
H755_GNC_001_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b088  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002148  0811b328  0811b328  0002b328  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0811d470  0811d470  0002d470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0811d478  0811d478  0002d478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0811d47c  0811d47c  0002d47c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001fc  10000000  0811d480  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  100001fc  0811d67c  000301fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  1000025c  0811d6dc  0003025c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxArraySection 000017d0  100002bc  0811d73c  000302bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000073e4  10001aa0  0811ef0c  00031aa0  2**5
                  ALLOC
 11 ._user_heap_stack 00002404  10008e84  0811ef0c  00038e84  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00031a8c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0006104a  00000000  00000000  00031abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009f00  00000000  00000000  00092b06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002a10  00000000  00000000  0009ca08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002720  00000000  00000000  0009f418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0004c6a4  00000000  00000000  000a1b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004357e  00000000  00000000  000ee1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001c1682  00000000  00000000  0013175a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  002f2ddc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c060  00000000  00000000  002f2e30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         0000003c  00000000  00000000  002fee90  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      00000076  00000000  00000000  002feecc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10001aa0 	.word	0x10001aa0
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0811b310 	.word	0x0811b310

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10001aa4 	.word	0x10001aa4
 81002dc:	0811b310 	.word	0x0811b310

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <memchr>:
 81002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002f4:	2a10      	cmp	r2, #16
 81002f6:	db2b      	blt.n	8100350 <memchr+0x60>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	d008      	beq.n	8100310 <memchr+0x20>
 81002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100302:	3a01      	subs	r2, #1
 8100304:	428b      	cmp	r3, r1
 8100306:	d02d      	beq.n	8100364 <memchr+0x74>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	b342      	cbz	r2, 8100360 <memchr+0x70>
 810030e:	d1f6      	bne.n	81002fe <memchr+0xe>
 8100310:	b4f0      	push	{r4, r5, r6, r7}
 8100312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810031a:	f022 0407 	bic.w	r4, r2, #7
 810031e:	f07f 0700 	mvns.w	r7, #0
 8100322:	2300      	movs	r3, #0
 8100324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100328:	3c08      	subs	r4, #8
 810032a:	ea85 0501 	eor.w	r5, r5, r1
 810032e:	ea86 0601 	eor.w	r6, r6, r1
 8100332:	fa85 f547 	uadd8	r5, r5, r7
 8100336:	faa3 f587 	sel	r5, r3, r7
 810033a:	fa86 f647 	uadd8	r6, r6, r7
 810033e:	faa5 f687 	sel	r6, r5, r7
 8100342:	b98e      	cbnz	r6, 8100368 <memchr+0x78>
 8100344:	d1ee      	bne.n	8100324 <memchr+0x34>
 8100346:	bcf0      	pop	{r4, r5, r6, r7}
 8100348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810034c:	f002 0207 	and.w	r2, r2, #7
 8100350:	b132      	cbz	r2, 8100360 <memchr+0x70>
 8100352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100356:	3a01      	subs	r2, #1
 8100358:	ea83 0301 	eor.w	r3, r3, r1
 810035c:	b113      	cbz	r3, 8100364 <memchr+0x74>
 810035e:	d1f8      	bne.n	8100352 <memchr+0x62>
 8100360:	2000      	movs	r0, #0
 8100362:	4770      	bx	lr
 8100364:	3801      	subs	r0, #1
 8100366:	4770      	bx	lr
 8100368:	2d00      	cmp	r5, #0
 810036a:	bf06      	itte	eq
 810036c:	4635      	moveq	r5, r6
 810036e:	3803      	subeq	r0, #3
 8100370:	3807      	subne	r0, #7
 8100372:	f015 0f01 	tst.w	r5, #1
 8100376:	d107      	bne.n	8100388 <memchr+0x98>
 8100378:	3001      	adds	r0, #1
 810037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810037e:	bf02      	ittt	eq
 8100380:	3001      	addeq	r0, #1
 8100382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100386:	3001      	addeq	r0, #1
 8100388:	bcf0      	pop	{r4, r5, r6, r7}
 810038a:	3801      	subs	r0, #1
 810038c:	4770      	bx	lr
 810038e:	bf00      	nop

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2f>:
 8100cb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100cc0:	bf24      	itt	cs
 8100cc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100cc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100cca:	d90d      	bls.n	8100ce8 <__aeabi_d2f+0x30>
 8100ccc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100cd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100cd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100cd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100cdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100ce0:	bf08      	it	eq
 8100ce2:	f020 0001 	biceq.w	r0, r0, #1
 8100ce6:	4770      	bx	lr
 8100ce8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100cec:	d121      	bne.n	8100d32 <__aeabi_d2f+0x7a>
 8100cee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100cf2:	bfbc      	itt	lt
 8100cf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100cf8:	4770      	bxlt	lr
 8100cfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100cfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d02:	f1c2 0218 	rsb	r2, r2, #24
 8100d06:	f1c2 0c20 	rsb	ip, r2, #32
 8100d0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d0e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d12:	bf18      	it	ne
 8100d14:	f040 0001 	orrne.w	r0, r0, #1
 8100d18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d24:	ea40 000c 	orr.w	r0, r0, ip
 8100d28:	fa23 f302 	lsr.w	r3, r3, r2
 8100d2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d30:	e7cc      	b.n	8100ccc <__aeabi_d2f+0x14>
 8100d32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d36:	d107      	bne.n	8100d48 <__aeabi_d2f+0x90>
 8100d38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d3c:	bf1e      	ittt	ne
 8100d3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d46:	4770      	bxne	lr
 8100d48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d54:	4770      	bx	lr
 8100d56:	bf00      	nop

08100d58 <__aeabi_ldivmod>:
 8100d58:	b97b      	cbnz	r3, 8100d7a <__aeabi_ldivmod+0x22>
 8100d5a:	b972      	cbnz	r2, 8100d7a <__aeabi_ldivmod+0x22>
 8100d5c:	2900      	cmp	r1, #0
 8100d5e:	bfbe      	ittt	lt
 8100d60:	2000      	movlt	r0, #0
 8100d62:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8100d66:	e006      	blt.n	8100d76 <__aeabi_ldivmod+0x1e>
 8100d68:	bf08      	it	eq
 8100d6a:	2800      	cmpeq	r0, #0
 8100d6c:	bf1c      	itt	ne
 8100d6e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8100d72:	f04f 30ff 	movne.w	r0, #4294967295
 8100d76:	f000 b9b9 	b.w	81010ec <__aeabi_idiv0>
 8100d7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8100d7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100d82:	2900      	cmp	r1, #0
 8100d84:	db09      	blt.n	8100d9a <__aeabi_ldivmod+0x42>
 8100d86:	2b00      	cmp	r3, #0
 8100d88:	db1a      	blt.n	8100dc0 <__aeabi_ldivmod+0x68>
 8100d8a:	f000 f84d 	bl	8100e28 <__udivmoddi4>
 8100d8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100d92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100d96:	b004      	add	sp, #16
 8100d98:	4770      	bx	lr
 8100d9a:	4240      	negs	r0, r0
 8100d9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100da0:	2b00      	cmp	r3, #0
 8100da2:	db1b      	blt.n	8100ddc <__aeabi_ldivmod+0x84>
 8100da4:	f000 f840 	bl	8100e28 <__udivmoddi4>
 8100da8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100db0:	b004      	add	sp, #16
 8100db2:	4240      	negs	r0, r0
 8100db4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100db8:	4252      	negs	r2, r2
 8100dba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100dbe:	4770      	bx	lr
 8100dc0:	4252      	negs	r2, r2
 8100dc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100dc6:	f000 f82f 	bl	8100e28 <__udivmoddi4>
 8100dca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dd2:	b004      	add	sp, #16
 8100dd4:	4240      	negs	r0, r0
 8100dd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100dda:	4770      	bx	lr
 8100ddc:	4252      	negs	r2, r2
 8100dde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100de2:	f000 f821 	bl	8100e28 <__udivmoddi4>
 8100de6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dee:	b004      	add	sp, #16
 8100df0:	4252      	negs	r2, r2
 8100df2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100df6:	4770      	bx	lr

08100df8 <__aeabi_uldivmod>:
 8100df8:	b953      	cbnz	r3, 8100e10 <__aeabi_uldivmod+0x18>
 8100dfa:	b94a      	cbnz	r2, 8100e10 <__aeabi_uldivmod+0x18>
 8100dfc:	2900      	cmp	r1, #0
 8100dfe:	bf08      	it	eq
 8100e00:	2800      	cmpeq	r0, #0
 8100e02:	bf1c      	itt	ne
 8100e04:	f04f 31ff 	movne.w	r1, #4294967295
 8100e08:	f04f 30ff 	movne.w	r0, #4294967295
 8100e0c:	f000 b96e 	b.w	81010ec <__aeabi_idiv0>
 8100e10:	f1ad 0c08 	sub.w	ip, sp, #8
 8100e14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100e18:	f000 f806 	bl	8100e28 <__udivmoddi4>
 8100e1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100e20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100e24:	b004      	add	sp, #16
 8100e26:	4770      	bx	lr

08100e28 <__udivmoddi4>:
 8100e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e2c:	9d08      	ldr	r5, [sp, #32]
 8100e2e:	4604      	mov	r4, r0
 8100e30:	468c      	mov	ip, r1
 8100e32:	2b00      	cmp	r3, #0
 8100e34:	f040 8083 	bne.w	8100f3e <__udivmoddi4+0x116>
 8100e38:	428a      	cmp	r2, r1
 8100e3a:	4617      	mov	r7, r2
 8100e3c:	d947      	bls.n	8100ece <__udivmoddi4+0xa6>
 8100e3e:	fab2 f282 	clz	r2, r2
 8100e42:	b142      	cbz	r2, 8100e56 <__udivmoddi4+0x2e>
 8100e44:	f1c2 0020 	rsb	r0, r2, #32
 8100e48:	fa24 f000 	lsr.w	r0, r4, r0
 8100e4c:	4091      	lsls	r1, r2
 8100e4e:	4097      	lsls	r7, r2
 8100e50:	ea40 0c01 	orr.w	ip, r0, r1
 8100e54:	4094      	lsls	r4, r2
 8100e56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8100e5a:	0c23      	lsrs	r3, r4, #16
 8100e5c:	fbbc f6f8 	udiv	r6, ip, r8
 8100e60:	fa1f fe87 	uxth.w	lr, r7
 8100e64:	fb08 c116 	mls	r1, r8, r6, ip
 8100e68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100e6c:	fb06 f10e 	mul.w	r1, r6, lr
 8100e70:	4299      	cmp	r1, r3
 8100e72:	d909      	bls.n	8100e88 <__udivmoddi4+0x60>
 8100e74:	18fb      	adds	r3, r7, r3
 8100e76:	f106 30ff 	add.w	r0, r6, #4294967295
 8100e7a:	f080 8119 	bcs.w	81010b0 <__udivmoddi4+0x288>
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	f240 8116 	bls.w	81010b0 <__udivmoddi4+0x288>
 8100e84:	3e02      	subs	r6, #2
 8100e86:	443b      	add	r3, r7
 8100e88:	1a5b      	subs	r3, r3, r1
 8100e8a:	b2a4      	uxth	r4, r4
 8100e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100e90:	fb08 3310 	mls	r3, r8, r0, r3
 8100e94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100e98:	fb00 fe0e 	mul.w	lr, r0, lr
 8100e9c:	45a6      	cmp	lr, r4
 8100e9e:	d909      	bls.n	8100eb4 <__udivmoddi4+0x8c>
 8100ea0:	193c      	adds	r4, r7, r4
 8100ea2:	f100 33ff 	add.w	r3, r0, #4294967295
 8100ea6:	f080 8105 	bcs.w	81010b4 <__udivmoddi4+0x28c>
 8100eaa:	45a6      	cmp	lr, r4
 8100eac:	f240 8102 	bls.w	81010b4 <__udivmoddi4+0x28c>
 8100eb0:	3802      	subs	r0, #2
 8100eb2:	443c      	add	r4, r7
 8100eb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100eb8:	eba4 040e 	sub.w	r4, r4, lr
 8100ebc:	2600      	movs	r6, #0
 8100ebe:	b11d      	cbz	r5, 8100ec8 <__udivmoddi4+0xa0>
 8100ec0:	40d4      	lsrs	r4, r2
 8100ec2:	2300      	movs	r3, #0
 8100ec4:	e9c5 4300 	strd	r4, r3, [r5]
 8100ec8:	4631      	mov	r1, r6
 8100eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ece:	b902      	cbnz	r2, 8100ed2 <__udivmoddi4+0xaa>
 8100ed0:	deff      	udf	#255	; 0xff
 8100ed2:	fab2 f282 	clz	r2, r2
 8100ed6:	2a00      	cmp	r2, #0
 8100ed8:	d150      	bne.n	8100f7c <__udivmoddi4+0x154>
 8100eda:	1bcb      	subs	r3, r1, r7
 8100edc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100ee0:	fa1f f887 	uxth.w	r8, r7
 8100ee4:	2601      	movs	r6, #1
 8100ee6:	fbb3 fcfe 	udiv	ip, r3, lr
 8100eea:	0c21      	lsrs	r1, r4, #16
 8100eec:	fb0e 331c 	mls	r3, lr, ip, r3
 8100ef0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100ef4:	fb08 f30c 	mul.w	r3, r8, ip
 8100ef8:	428b      	cmp	r3, r1
 8100efa:	d907      	bls.n	8100f0c <__udivmoddi4+0xe4>
 8100efc:	1879      	adds	r1, r7, r1
 8100efe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8100f02:	d202      	bcs.n	8100f0a <__udivmoddi4+0xe2>
 8100f04:	428b      	cmp	r3, r1
 8100f06:	f200 80e9 	bhi.w	81010dc <__udivmoddi4+0x2b4>
 8100f0a:	4684      	mov	ip, r0
 8100f0c:	1ac9      	subs	r1, r1, r3
 8100f0e:	b2a3      	uxth	r3, r4
 8100f10:	fbb1 f0fe 	udiv	r0, r1, lr
 8100f14:	fb0e 1110 	mls	r1, lr, r0, r1
 8100f18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8100f1c:	fb08 f800 	mul.w	r8, r8, r0
 8100f20:	45a0      	cmp	r8, r4
 8100f22:	d907      	bls.n	8100f34 <__udivmoddi4+0x10c>
 8100f24:	193c      	adds	r4, r7, r4
 8100f26:	f100 33ff 	add.w	r3, r0, #4294967295
 8100f2a:	d202      	bcs.n	8100f32 <__udivmoddi4+0x10a>
 8100f2c:	45a0      	cmp	r8, r4
 8100f2e:	f200 80d9 	bhi.w	81010e4 <__udivmoddi4+0x2bc>
 8100f32:	4618      	mov	r0, r3
 8100f34:	eba4 0408 	sub.w	r4, r4, r8
 8100f38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8100f3c:	e7bf      	b.n	8100ebe <__udivmoddi4+0x96>
 8100f3e:	428b      	cmp	r3, r1
 8100f40:	d909      	bls.n	8100f56 <__udivmoddi4+0x12e>
 8100f42:	2d00      	cmp	r5, #0
 8100f44:	f000 80b1 	beq.w	81010aa <__udivmoddi4+0x282>
 8100f48:	2600      	movs	r6, #0
 8100f4a:	e9c5 0100 	strd	r0, r1, [r5]
 8100f4e:	4630      	mov	r0, r6
 8100f50:	4631      	mov	r1, r6
 8100f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100f56:	fab3 f683 	clz	r6, r3
 8100f5a:	2e00      	cmp	r6, #0
 8100f5c:	d14a      	bne.n	8100ff4 <__udivmoddi4+0x1cc>
 8100f5e:	428b      	cmp	r3, r1
 8100f60:	d302      	bcc.n	8100f68 <__udivmoddi4+0x140>
 8100f62:	4282      	cmp	r2, r0
 8100f64:	f200 80b8 	bhi.w	81010d8 <__udivmoddi4+0x2b0>
 8100f68:	1a84      	subs	r4, r0, r2
 8100f6a:	eb61 0103 	sbc.w	r1, r1, r3
 8100f6e:	2001      	movs	r0, #1
 8100f70:	468c      	mov	ip, r1
 8100f72:	2d00      	cmp	r5, #0
 8100f74:	d0a8      	beq.n	8100ec8 <__udivmoddi4+0xa0>
 8100f76:	e9c5 4c00 	strd	r4, ip, [r5]
 8100f7a:	e7a5      	b.n	8100ec8 <__udivmoddi4+0xa0>
 8100f7c:	f1c2 0320 	rsb	r3, r2, #32
 8100f80:	fa20 f603 	lsr.w	r6, r0, r3
 8100f84:	4097      	lsls	r7, r2
 8100f86:	fa01 f002 	lsl.w	r0, r1, r2
 8100f8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100f8e:	40d9      	lsrs	r1, r3
 8100f90:	4330      	orrs	r0, r6
 8100f92:	0c03      	lsrs	r3, r0, #16
 8100f94:	fbb1 f6fe 	udiv	r6, r1, lr
 8100f98:	fa1f f887 	uxth.w	r8, r7
 8100f9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8100fa0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100fa4:	fb06 f108 	mul.w	r1, r6, r8
 8100fa8:	4299      	cmp	r1, r3
 8100faa:	fa04 f402 	lsl.w	r4, r4, r2
 8100fae:	d909      	bls.n	8100fc4 <__udivmoddi4+0x19c>
 8100fb0:	18fb      	adds	r3, r7, r3
 8100fb2:	f106 3cff 	add.w	ip, r6, #4294967295
 8100fb6:	f080 808d 	bcs.w	81010d4 <__udivmoddi4+0x2ac>
 8100fba:	4299      	cmp	r1, r3
 8100fbc:	f240 808a 	bls.w	81010d4 <__udivmoddi4+0x2ac>
 8100fc0:	3e02      	subs	r6, #2
 8100fc2:	443b      	add	r3, r7
 8100fc4:	1a5b      	subs	r3, r3, r1
 8100fc6:	b281      	uxth	r1, r0
 8100fc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8100fcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8100fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100fd4:	fb00 f308 	mul.w	r3, r0, r8
 8100fd8:	428b      	cmp	r3, r1
 8100fda:	d907      	bls.n	8100fec <__udivmoddi4+0x1c4>
 8100fdc:	1879      	adds	r1, r7, r1
 8100fde:	f100 3cff 	add.w	ip, r0, #4294967295
 8100fe2:	d273      	bcs.n	81010cc <__udivmoddi4+0x2a4>
 8100fe4:	428b      	cmp	r3, r1
 8100fe6:	d971      	bls.n	81010cc <__udivmoddi4+0x2a4>
 8100fe8:	3802      	subs	r0, #2
 8100fea:	4439      	add	r1, r7
 8100fec:	1acb      	subs	r3, r1, r3
 8100fee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8100ff2:	e778      	b.n	8100ee6 <__udivmoddi4+0xbe>
 8100ff4:	f1c6 0c20 	rsb	ip, r6, #32
 8100ff8:	fa03 f406 	lsl.w	r4, r3, r6
 8100ffc:	fa22 f30c 	lsr.w	r3, r2, ip
 8101000:	431c      	orrs	r4, r3
 8101002:	fa20 f70c 	lsr.w	r7, r0, ip
 8101006:	fa01 f306 	lsl.w	r3, r1, r6
 810100a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 810100e:	fa21 f10c 	lsr.w	r1, r1, ip
 8101012:	431f      	orrs	r7, r3
 8101014:	0c3b      	lsrs	r3, r7, #16
 8101016:	fbb1 f9fe 	udiv	r9, r1, lr
 810101a:	fa1f f884 	uxth.w	r8, r4
 810101e:	fb0e 1119 	mls	r1, lr, r9, r1
 8101022:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8101026:	fb09 fa08 	mul.w	sl, r9, r8
 810102a:	458a      	cmp	sl, r1
 810102c:	fa02 f206 	lsl.w	r2, r2, r6
 8101030:	fa00 f306 	lsl.w	r3, r0, r6
 8101034:	d908      	bls.n	8101048 <__udivmoddi4+0x220>
 8101036:	1861      	adds	r1, r4, r1
 8101038:	f109 30ff 	add.w	r0, r9, #4294967295
 810103c:	d248      	bcs.n	81010d0 <__udivmoddi4+0x2a8>
 810103e:	458a      	cmp	sl, r1
 8101040:	d946      	bls.n	81010d0 <__udivmoddi4+0x2a8>
 8101042:	f1a9 0902 	sub.w	r9, r9, #2
 8101046:	4421      	add	r1, r4
 8101048:	eba1 010a 	sub.w	r1, r1, sl
 810104c:	b2bf      	uxth	r7, r7
 810104e:	fbb1 f0fe 	udiv	r0, r1, lr
 8101052:	fb0e 1110 	mls	r1, lr, r0, r1
 8101056:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 810105a:	fb00 f808 	mul.w	r8, r0, r8
 810105e:	45b8      	cmp	r8, r7
 8101060:	d907      	bls.n	8101072 <__udivmoddi4+0x24a>
 8101062:	19e7      	adds	r7, r4, r7
 8101064:	f100 31ff 	add.w	r1, r0, #4294967295
 8101068:	d22e      	bcs.n	81010c8 <__udivmoddi4+0x2a0>
 810106a:	45b8      	cmp	r8, r7
 810106c:	d92c      	bls.n	81010c8 <__udivmoddi4+0x2a0>
 810106e:	3802      	subs	r0, #2
 8101070:	4427      	add	r7, r4
 8101072:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8101076:	eba7 0708 	sub.w	r7, r7, r8
 810107a:	fba0 8902 	umull	r8, r9, r0, r2
 810107e:	454f      	cmp	r7, r9
 8101080:	46c6      	mov	lr, r8
 8101082:	4649      	mov	r1, r9
 8101084:	d31a      	bcc.n	81010bc <__udivmoddi4+0x294>
 8101086:	d017      	beq.n	81010b8 <__udivmoddi4+0x290>
 8101088:	b15d      	cbz	r5, 81010a2 <__udivmoddi4+0x27a>
 810108a:	ebb3 020e 	subs.w	r2, r3, lr
 810108e:	eb67 0701 	sbc.w	r7, r7, r1
 8101092:	fa07 fc0c 	lsl.w	ip, r7, ip
 8101096:	40f2      	lsrs	r2, r6
 8101098:	ea4c 0202 	orr.w	r2, ip, r2
 810109c:	40f7      	lsrs	r7, r6
 810109e:	e9c5 2700 	strd	r2, r7, [r5]
 81010a2:	2600      	movs	r6, #0
 81010a4:	4631      	mov	r1, r6
 81010a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81010aa:	462e      	mov	r6, r5
 81010ac:	4628      	mov	r0, r5
 81010ae:	e70b      	b.n	8100ec8 <__udivmoddi4+0xa0>
 81010b0:	4606      	mov	r6, r0
 81010b2:	e6e9      	b.n	8100e88 <__udivmoddi4+0x60>
 81010b4:	4618      	mov	r0, r3
 81010b6:	e6fd      	b.n	8100eb4 <__udivmoddi4+0x8c>
 81010b8:	4543      	cmp	r3, r8
 81010ba:	d2e5      	bcs.n	8101088 <__udivmoddi4+0x260>
 81010bc:	ebb8 0e02 	subs.w	lr, r8, r2
 81010c0:	eb69 0104 	sbc.w	r1, r9, r4
 81010c4:	3801      	subs	r0, #1
 81010c6:	e7df      	b.n	8101088 <__udivmoddi4+0x260>
 81010c8:	4608      	mov	r0, r1
 81010ca:	e7d2      	b.n	8101072 <__udivmoddi4+0x24a>
 81010cc:	4660      	mov	r0, ip
 81010ce:	e78d      	b.n	8100fec <__udivmoddi4+0x1c4>
 81010d0:	4681      	mov	r9, r0
 81010d2:	e7b9      	b.n	8101048 <__udivmoddi4+0x220>
 81010d4:	4666      	mov	r6, ip
 81010d6:	e775      	b.n	8100fc4 <__udivmoddi4+0x19c>
 81010d8:	4630      	mov	r0, r6
 81010da:	e74a      	b.n	8100f72 <__udivmoddi4+0x14a>
 81010dc:	f1ac 0c02 	sub.w	ip, ip, #2
 81010e0:	4439      	add	r1, r7
 81010e2:	e713      	b.n	8100f0c <__udivmoddi4+0xe4>
 81010e4:	3802      	subs	r0, #2
 81010e6:	443c      	add	r4, r7
 81010e8:	e724      	b.n	8100f34 <__udivmoddi4+0x10c>
 81010ea:	bf00      	nop

081010ec <__aeabi_idiv0>:
 81010ec:	4770      	bx	lr
 81010ee:	bf00      	nop

081010f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81010f0:	b480      	push	{r7}
 81010f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81010f4:	4b0b      	ldr	r3, [pc, #44]	; (8101124 <SystemInit+0x34>)
 81010f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81010fa:	4a0a      	ldr	r2, [pc, #40]	; (8101124 <SystemInit+0x34>)
 81010fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101100:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101104:	4b07      	ldr	r3, [pc, #28]	; (8101124 <SystemInit+0x34>)
 8101106:	691b      	ldr	r3, [r3, #16]
 8101108:	4a06      	ldr	r2, [pc, #24]	; (8101124 <SystemInit+0x34>)
 810110a:	f043 0310 	orr.w	r3, r3, #16
 810110e:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8101110:	4b04      	ldr	r3, [pc, #16]	; (8101124 <SystemInit+0x34>)
 8101112:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 8101116:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8101118:	bf00      	nop
 810111a:	46bd      	mov	sp, r7
 810111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101120:	4770      	bx	lr
 8101122:	bf00      	nop
 8101124:	e000ed00 	.word	0xe000ed00

08101128 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8101128:	b480      	push	{r7}
 810112a:	b083      	sub	sp, #12
 810112c:	af00      	add	r7, sp, #0
 810112e:	6078      	str	r0, [r7, #4]
 8101130:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8101132:	687b      	ldr	r3, [r7, #4]
 8101134:	2b00      	cmp	r3, #0
 8101136:	d00b      	beq.n	8101150 <LAN8742_RegisterBusIO+0x28>
 8101138:	683b      	ldr	r3, [r7, #0]
 810113a:	68db      	ldr	r3, [r3, #12]
 810113c:	2b00      	cmp	r3, #0
 810113e:	d007      	beq.n	8101150 <LAN8742_RegisterBusIO+0x28>
 8101140:	683b      	ldr	r3, [r7, #0]
 8101142:	689b      	ldr	r3, [r3, #8]
 8101144:	2b00      	cmp	r3, #0
 8101146:	d003      	beq.n	8101150 <LAN8742_RegisterBusIO+0x28>
 8101148:	683b      	ldr	r3, [r7, #0]
 810114a:	691b      	ldr	r3, [r3, #16]
 810114c:	2b00      	cmp	r3, #0
 810114e:	d102      	bne.n	8101156 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8101150:	f04f 33ff 	mov.w	r3, #4294967295
 8101154:	e014      	b.n	8101180 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8101156:	683b      	ldr	r3, [r7, #0]
 8101158:	681a      	ldr	r2, [r3, #0]
 810115a:	687b      	ldr	r3, [r7, #4]
 810115c:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 810115e:	683b      	ldr	r3, [r7, #0]
 8101160:	685a      	ldr	r2, [r3, #4]
 8101162:	687b      	ldr	r3, [r7, #4]
 8101164:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8101166:	683b      	ldr	r3, [r7, #0]
 8101168:	68da      	ldr	r2, [r3, #12]
 810116a:	687b      	ldr	r3, [r7, #4]
 810116c:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 810116e:	683b      	ldr	r3, [r7, #0]
 8101170:	689a      	ldr	r2, [r3, #8]
 8101172:	687b      	ldr	r3, [r7, #4]
 8101174:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8101176:	683b      	ldr	r3, [r7, #0]
 8101178:	691a      	ldr	r2, [r3, #16]
 810117a:	687b      	ldr	r3, [r7, #4]
 810117c:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 810117e:	2300      	movs	r3, #0
}
 8101180:	4618      	mov	r0, r3
 8101182:	370c      	adds	r7, #12
 8101184:	46bd      	mov	sp, r7
 8101186:	f85d 7b04 	ldr.w	r7, [sp], #4
 810118a:	4770      	bx	lr

0810118c <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 810118c:	b580      	push	{r7, lr}
 810118e:	b086      	sub	sp, #24
 8101190:	af00      	add	r7, sp, #0
 8101192:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8101194:	2300      	movs	r3, #0
 8101196:	60fb      	str	r3, [r7, #12]
 8101198:	2300      	movs	r3, #0
 810119a:	60bb      	str	r3, [r7, #8]
 810119c:	2300      	movs	r3, #0
 810119e:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 81011a0:	2300      	movs	r3, #0
 81011a2:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 81011a4:	687b      	ldr	r3, [r7, #4]
 81011a6:	685b      	ldr	r3, [r3, #4]
 81011a8:	2b00      	cmp	r3, #0
 81011aa:	d17c      	bne.n	81012a6 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 81011ac:	687b      	ldr	r3, [r7, #4]
 81011ae:	689b      	ldr	r3, [r3, #8]
 81011b0:	2b00      	cmp	r3, #0
 81011b2:	d002      	beq.n	81011ba <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 81011b4:	687b      	ldr	r3, [r7, #4]
 81011b6:	689b      	ldr	r3, [r3, #8]
 81011b8:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 81011ba:	687b      	ldr	r3, [r7, #4]
 81011bc:	2220      	movs	r2, #32
 81011be:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 81011c0:	2300      	movs	r3, #0
 81011c2:	617b      	str	r3, [r7, #20]
 81011c4:	e01c      	b.n	8101200 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 81011c6:	687b      	ldr	r3, [r7, #4]
 81011c8:	695b      	ldr	r3, [r3, #20]
 81011ca:	f107 0208 	add.w	r2, r7, #8
 81011ce:	2112      	movs	r1, #18
 81011d0:	6978      	ldr	r0, [r7, #20]
 81011d2:	4798      	blx	r3
 81011d4:	4603      	mov	r3, r0
 81011d6:	2b00      	cmp	r3, #0
 81011d8:	da03      	bge.n	81011e2 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 81011da:	f06f 0304 	mvn.w	r3, #4
 81011de:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 81011e0:	e00b      	b.n	81011fa <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 81011e2:	68bb      	ldr	r3, [r7, #8]
 81011e4:	f003 031f 	and.w	r3, r3, #31
 81011e8:	697a      	ldr	r2, [r7, #20]
 81011ea:	429a      	cmp	r2, r3
 81011ec:	d105      	bne.n	81011fa <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 81011ee:	687b      	ldr	r3, [r7, #4]
 81011f0:	697a      	ldr	r2, [r7, #20]
 81011f2:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 81011f4:	2300      	movs	r3, #0
 81011f6:	613b      	str	r3, [r7, #16]
         break;
 81011f8:	e005      	b.n	8101206 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 81011fa:	697b      	ldr	r3, [r7, #20]
 81011fc:	3301      	adds	r3, #1
 81011fe:	617b      	str	r3, [r7, #20]
 8101200:	697b      	ldr	r3, [r7, #20]
 8101202:	2b1f      	cmp	r3, #31
 8101204:	d9df      	bls.n	81011c6 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8101206:	687b      	ldr	r3, [r7, #4]
 8101208:	681b      	ldr	r3, [r3, #0]
 810120a:	2b1f      	cmp	r3, #31
 810120c:	d902      	bls.n	8101214 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 810120e:	f06f 0302 	mvn.w	r3, #2
 8101212:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8101214:	693b      	ldr	r3, [r7, #16]
 8101216:	2b00      	cmp	r3, #0
 8101218:	d145      	bne.n	81012a6 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 810121a:	687b      	ldr	r3, [r7, #4]
 810121c:	691b      	ldr	r3, [r3, #16]
 810121e:	687a      	ldr	r2, [r7, #4]
 8101220:	6810      	ldr	r0, [r2, #0]
 8101222:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8101226:	2100      	movs	r1, #0
 8101228:	4798      	blx	r3
 810122a:	4603      	mov	r3, r0
 810122c:	2b00      	cmp	r3, #0
 810122e:	db37      	blt.n	81012a0 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8101230:	687b      	ldr	r3, [r7, #4]
 8101232:	695b      	ldr	r3, [r3, #20]
 8101234:	687a      	ldr	r2, [r7, #4]
 8101236:	6810      	ldr	r0, [r2, #0]
 8101238:	f107 0208 	add.w	r2, r7, #8
 810123c:	2100      	movs	r1, #0
 810123e:	4798      	blx	r3
 8101240:	4603      	mov	r3, r0
 8101242:	2b00      	cmp	r3, #0
 8101244:	db28      	blt.n	8101298 <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8101246:	687b      	ldr	r3, [r7, #4]
 8101248:	699b      	ldr	r3, [r3, #24]
 810124a:	4798      	blx	r3
 810124c:	4603      	mov	r3, r0
 810124e:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8101250:	e01c      	b.n	810128c <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8101252:	687b      	ldr	r3, [r7, #4]
 8101254:	699b      	ldr	r3, [r3, #24]
 8101256:	4798      	blx	r3
 8101258:	4603      	mov	r3, r0
 810125a:	461a      	mov	r2, r3
 810125c:	68fb      	ldr	r3, [r7, #12]
 810125e:	1ad3      	subs	r3, r2, r3
 8101260:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8101264:	d80e      	bhi.n	8101284 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8101266:	687b      	ldr	r3, [r7, #4]
 8101268:	695b      	ldr	r3, [r3, #20]
 810126a:	687a      	ldr	r2, [r7, #4]
 810126c:	6810      	ldr	r0, [r2, #0]
 810126e:	f107 0208 	add.w	r2, r7, #8
 8101272:	2100      	movs	r1, #0
 8101274:	4798      	blx	r3
 8101276:	4603      	mov	r3, r0
 8101278:	2b00      	cmp	r3, #0
 810127a:	da07      	bge.n	810128c <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 810127c:	f06f 0304 	mvn.w	r3, #4
 8101280:	613b      	str	r3, [r7, #16]
                 break;
 8101282:	e010      	b.n	81012a6 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8101284:	f06f 0301 	mvn.w	r3, #1
 8101288:	613b      	str	r3, [r7, #16]
               break;
 810128a:	e00c      	b.n	81012a6 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 810128c:	68bb      	ldr	r3, [r7, #8]
 810128e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8101292:	2b00      	cmp	r3, #0
 8101294:	d1dd      	bne.n	8101252 <LAN8742_Init+0xc6>
 8101296:	e006      	b.n	81012a6 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8101298:	f06f 0304 	mvn.w	r3, #4
 810129c:	613b      	str	r3, [r7, #16]
 810129e:	e002      	b.n	81012a6 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 81012a0:	f06f 0303 	mvn.w	r3, #3
 81012a4:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 81012a6:	693b      	ldr	r3, [r7, #16]
 81012a8:	2b00      	cmp	r3, #0
 81012aa:	d112      	bne.n	81012d2 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 81012ac:	687b      	ldr	r3, [r7, #4]
 81012ae:	699b      	ldr	r3, [r3, #24]
 81012b0:	4798      	blx	r3
 81012b2:	4603      	mov	r3, r0
 81012b4:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 81012b6:	bf00      	nop
 81012b8:	687b      	ldr	r3, [r7, #4]
 81012ba:	699b      	ldr	r3, [r3, #24]
 81012bc:	4798      	blx	r3
 81012be:	4603      	mov	r3, r0
 81012c0:	461a      	mov	r2, r3
 81012c2:	68fb      	ldr	r3, [r7, #12]
 81012c4:	1ad3      	subs	r3, r2, r3
 81012c6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 81012ca:	d9f5      	bls.n	81012b8 <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 81012cc:	687b      	ldr	r3, [r7, #4]
 81012ce:	2201      	movs	r2, #1
 81012d0:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 81012d2:	693b      	ldr	r3, [r7, #16]
 }
 81012d4:	4618      	mov	r0, r3
 81012d6:	3718      	adds	r7, #24
 81012d8:	46bd      	mov	sp, r7
 81012da:	bd80      	pop	{r7, pc}

081012dc <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 81012dc:	b580      	push	{r7, lr}
 81012de:	b084      	sub	sp, #16
 81012e0:	af00      	add	r7, sp, #0
 81012e2:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 81012e4:	2300      	movs	r3, #0
 81012e6:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 81012e8:	687b      	ldr	r3, [r7, #4]
 81012ea:	695b      	ldr	r3, [r3, #20]
 81012ec:	687a      	ldr	r2, [r7, #4]
 81012ee:	6810      	ldr	r0, [r2, #0]
 81012f0:	f107 020c 	add.w	r2, r7, #12
 81012f4:	2101      	movs	r1, #1
 81012f6:	4798      	blx	r3
 81012f8:	4603      	mov	r3, r0
 81012fa:	2b00      	cmp	r3, #0
 81012fc:	da02      	bge.n	8101304 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 81012fe:	f06f 0304 	mvn.w	r3, #4
 8101302:	e06e      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8101304:	687b      	ldr	r3, [r7, #4]
 8101306:	695b      	ldr	r3, [r3, #20]
 8101308:	687a      	ldr	r2, [r7, #4]
 810130a:	6810      	ldr	r0, [r2, #0]
 810130c:	f107 020c 	add.w	r2, r7, #12
 8101310:	2101      	movs	r1, #1
 8101312:	4798      	blx	r3
 8101314:	4603      	mov	r3, r0
 8101316:	2b00      	cmp	r3, #0
 8101318:	da02      	bge.n	8101320 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 810131a:	f06f 0304 	mvn.w	r3, #4
 810131e:	e060      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8101320:	68fb      	ldr	r3, [r7, #12]
 8101322:	f003 0304 	and.w	r3, r3, #4
 8101326:	2b00      	cmp	r3, #0
 8101328:	d101      	bne.n	810132e <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 810132a:	2301      	movs	r3, #1
 810132c:	e059      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 810132e:	687b      	ldr	r3, [r7, #4]
 8101330:	695b      	ldr	r3, [r3, #20]
 8101332:	687a      	ldr	r2, [r7, #4]
 8101334:	6810      	ldr	r0, [r2, #0]
 8101336:	f107 020c 	add.w	r2, r7, #12
 810133a:	2100      	movs	r1, #0
 810133c:	4798      	blx	r3
 810133e:	4603      	mov	r3, r0
 8101340:	2b00      	cmp	r3, #0
 8101342:	da02      	bge.n	810134a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8101344:	f06f 0304 	mvn.w	r3, #4
 8101348:	e04b      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 810134a:	68fb      	ldr	r3, [r7, #12]
 810134c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8101350:	2b00      	cmp	r3, #0
 8101352:	d11b      	bne.n	810138c <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8101354:	68fb      	ldr	r3, [r7, #12]
 8101356:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810135a:	2b00      	cmp	r3, #0
 810135c:	d006      	beq.n	810136c <LAN8742_GetLinkState+0x90>
 810135e:	68fb      	ldr	r3, [r7, #12]
 8101360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101364:	2b00      	cmp	r3, #0
 8101366:	d001      	beq.n	810136c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8101368:	2302      	movs	r3, #2
 810136a:	e03a      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 810136c:	68fb      	ldr	r3, [r7, #12]
 810136e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8101372:	2b00      	cmp	r3, #0
 8101374:	d001      	beq.n	810137a <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8101376:	2303      	movs	r3, #3
 8101378:	e033      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 810137a:	68fb      	ldr	r3, [r7, #12]
 810137c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101380:	2b00      	cmp	r3, #0
 8101382:	d001      	beq.n	8101388 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8101384:	2304      	movs	r3, #4
 8101386:	e02c      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8101388:	2305      	movs	r3, #5
 810138a:	e02a      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 810138c:	687b      	ldr	r3, [r7, #4]
 810138e:	695b      	ldr	r3, [r3, #20]
 8101390:	687a      	ldr	r2, [r7, #4]
 8101392:	6810      	ldr	r0, [r2, #0]
 8101394:	f107 020c 	add.w	r2, r7, #12
 8101398:	211f      	movs	r1, #31
 810139a:	4798      	blx	r3
 810139c:	4603      	mov	r3, r0
 810139e:	2b00      	cmp	r3, #0
 81013a0:	da02      	bge.n	81013a8 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 81013a2:	f06f 0304 	mvn.w	r3, #4
 81013a6:	e01c      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 81013a8:	68fb      	ldr	r3, [r7, #12]
 81013aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81013ae:	2b00      	cmp	r3, #0
 81013b0:	d101      	bne.n	81013b6 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 81013b2:	2306      	movs	r3, #6
 81013b4:	e015      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 81013b6:	68fb      	ldr	r3, [r7, #12]
 81013b8:	f003 031c 	and.w	r3, r3, #28
 81013bc:	2b18      	cmp	r3, #24
 81013be:	d101      	bne.n	81013c4 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 81013c0:	2302      	movs	r3, #2
 81013c2:	e00e      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 81013c4:	68fb      	ldr	r3, [r7, #12]
 81013c6:	f003 031c 	and.w	r3, r3, #28
 81013ca:	2b08      	cmp	r3, #8
 81013cc:	d101      	bne.n	81013d2 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 81013ce:	2303      	movs	r3, #3
 81013d0:	e007      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 81013d2:	68fb      	ldr	r3, [r7, #12]
 81013d4:	f003 031c 	and.w	r3, r3, #28
 81013d8:	2b14      	cmp	r3, #20
 81013da:	d101      	bne.n	81013e0 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 81013dc:	2304      	movs	r3, #4
 81013de:	e000      	b.n	81013e2 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 81013e0:	2305      	movs	r3, #5
    }				
  }
}
 81013e2:	4618      	mov	r0, r3
 81013e4:	3710      	adds	r7, #16
 81013e6:	46bd      	mov	sp, r7
 81013e8:	bd80      	pop	{r7, pc}
	...

081013ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81013ec:	b580      	push	{r7, lr}
 81013ee:	b082      	sub	sp, #8
 81013f0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81013f2:	4b28      	ldr	r3, [pc, #160]	; (8101494 <HAL_Init+0xa8>)
 81013f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81013f8:	4a26      	ldr	r2, [pc, #152]	; (8101494 <HAL_Init+0xa8>)
 81013fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81013fe:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101402:	4b24      	ldr	r3, [pc, #144]	; (8101494 <HAL_Init+0xa8>)
 8101404:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810140c:	603b      	str	r3, [r7, #0]
 810140e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101410:	4b21      	ldr	r3, [pc, #132]	; (8101498 <HAL_Init+0xac>)
 8101412:	681b      	ldr	r3, [r3, #0]
 8101414:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101418:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 810141c:	4a1e      	ldr	r2, [pc, #120]	; (8101498 <HAL_Init+0xac>)
 810141e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101422:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101424:	4b1c      	ldr	r3, [pc, #112]	; (8101498 <HAL_Init+0xac>)
 8101426:	681b      	ldr	r3, [r3, #0]
 8101428:	4a1b      	ldr	r2, [pc, #108]	; (8101498 <HAL_Init+0xac>)
 810142a:	f043 0301 	orr.w	r3, r3, #1
 810142e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101430:	2003      	movs	r0, #3
 8101432:	f001 fd52 	bl	8102eda <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101436:	f006 fadb 	bl	81079f0 <HAL_RCC_GetSysClockFreq>
 810143a:	4602      	mov	r2, r0
 810143c:	4b15      	ldr	r3, [pc, #84]	; (8101494 <HAL_Init+0xa8>)
 810143e:	699b      	ldr	r3, [r3, #24]
 8101440:	0a1b      	lsrs	r3, r3, #8
 8101442:	f003 030f 	and.w	r3, r3, #15
 8101446:	4915      	ldr	r1, [pc, #84]	; (810149c <HAL_Init+0xb0>)
 8101448:	5ccb      	ldrb	r3, [r1, r3]
 810144a:	f003 031f 	and.w	r3, r3, #31
 810144e:	fa22 f303 	lsr.w	r3, r2, r3
 8101452:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101454:	4b0f      	ldr	r3, [pc, #60]	; (8101494 <HAL_Init+0xa8>)
 8101456:	699b      	ldr	r3, [r3, #24]
 8101458:	f003 030f 	and.w	r3, r3, #15
 810145c:	4a0f      	ldr	r2, [pc, #60]	; (810149c <HAL_Init+0xb0>)
 810145e:	5cd3      	ldrb	r3, [r2, r3]
 8101460:	f003 031f 	and.w	r3, r3, #31
 8101464:	687a      	ldr	r2, [r7, #4]
 8101466:	fa22 f303 	lsr.w	r3, r2, r3
 810146a:	4a0d      	ldr	r2, [pc, #52]	; (81014a0 <HAL_Init+0xb4>)
 810146c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810146e:	4b0c      	ldr	r3, [pc, #48]	; (81014a0 <HAL_Init+0xb4>)
 8101470:	681b      	ldr	r3, [r3, #0]
 8101472:	4a0c      	ldr	r2, [pc, #48]	; (81014a4 <HAL_Init+0xb8>)
 8101474:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101476:	200f      	movs	r0, #15
 8101478:	f016 ff04 	bl	8118284 <HAL_InitTick>
 810147c:	4603      	mov	r3, r0
 810147e:	2b00      	cmp	r3, #0
 8101480:	d001      	beq.n	8101486 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101482:	2301      	movs	r3, #1
 8101484:	e002      	b.n	810148c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101486:	f016 fbd5 	bl	8117c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810148a:	2300      	movs	r3, #0
}
 810148c:	4618      	mov	r0, r3
 810148e:	3708      	adds	r7, #8
 8101490:	46bd      	mov	sp, r7
 8101492:	bd80      	pop	{r7, pc}
 8101494:	58024400 	.word	0x58024400
 8101498:	40024400 	.word	0x40024400
 810149c:	0811cf10 	.word	0x0811cf10
 81014a0:	10000004 	.word	0x10000004
 81014a4:	10000000 	.word	0x10000000

081014a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81014a8:	b480      	push	{r7}
 81014aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81014ac:	4b06      	ldr	r3, [pc, #24]	; (81014c8 <HAL_IncTick+0x20>)
 81014ae:	781b      	ldrb	r3, [r3, #0]
 81014b0:	461a      	mov	r2, r3
 81014b2:	4b06      	ldr	r3, [pc, #24]	; (81014cc <HAL_IncTick+0x24>)
 81014b4:	681b      	ldr	r3, [r3, #0]
 81014b6:	4413      	add	r3, r2
 81014b8:	4a04      	ldr	r2, [pc, #16]	; (81014cc <HAL_IncTick+0x24>)
 81014ba:	6013      	str	r3, [r2, #0]
}
 81014bc:	bf00      	nop
 81014be:	46bd      	mov	sp, r7
 81014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014c4:	4770      	bx	lr
 81014c6:	bf00      	nop
 81014c8:	1000000c 	.word	0x1000000c
 81014cc:	10005c8c 	.word	0x10005c8c

081014d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81014d0:	b480      	push	{r7}
 81014d2:	af00      	add	r7, sp, #0
  return uwTick;
 81014d4:	4b03      	ldr	r3, [pc, #12]	; (81014e4 <HAL_GetTick+0x14>)
 81014d6:	681b      	ldr	r3, [r3, #0]
}
 81014d8:	4618      	mov	r0, r3
 81014da:	46bd      	mov	sp, r7
 81014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014e0:	4770      	bx	lr
 81014e2:	bf00      	nop
 81014e4:	10005c8c 	.word	0x10005c8c

081014e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 81014e8:	b580      	push	{r7, lr}
 81014ea:	b084      	sub	sp, #16
 81014ec:	af00      	add	r7, sp, #0
 81014ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 81014f0:	f7ff ffee 	bl	81014d0 <HAL_GetTick>
 81014f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 81014f6:	687b      	ldr	r3, [r7, #4]
 81014f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81014fa:	68fb      	ldr	r3, [r7, #12]
 81014fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101500:	d005      	beq.n	810150e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8101502:	4b0a      	ldr	r3, [pc, #40]	; (810152c <HAL_Delay+0x44>)
 8101504:	781b      	ldrb	r3, [r3, #0]
 8101506:	461a      	mov	r2, r3
 8101508:	68fb      	ldr	r3, [r7, #12]
 810150a:	4413      	add	r3, r2
 810150c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810150e:	bf00      	nop
 8101510:	f7ff ffde 	bl	81014d0 <HAL_GetTick>
 8101514:	4602      	mov	r2, r0
 8101516:	68bb      	ldr	r3, [r7, #8]
 8101518:	1ad3      	subs	r3, r2, r3
 810151a:	68fa      	ldr	r2, [r7, #12]
 810151c:	429a      	cmp	r2, r3
 810151e:	d8f7      	bhi.n	8101510 <HAL_Delay+0x28>
  {
  }
}
 8101520:	bf00      	nop
 8101522:	bf00      	nop
 8101524:	3710      	adds	r7, #16
 8101526:	46bd      	mov	sp, r7
 8101528:	bd80      	pop	{r7, pc}
 810152a:	bf00      	nop
 810152c:	1000000c 	.word	0x1000000c

08101530 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8101530:	b480      	push	{r7}
 8101532:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8101534:	4b03      	ldr	r3, [pc, #12]	; (8101544 <HAL_GetREVID+0x14>)
 8101536:	681b      	ldr	r3, [r3, #0]
 8101538:	0c1b      	lsrs	r3, r3, #16
}
 810153a:	4618      	mov	r0, r3
 810153c:	46bd      	mov	sp, r7
 810153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101542:	4770      	bx	lr
 8101544:	5c001000 	.word	0x5c001000

08101548 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8101548:	b480      	push	{r7}
 810154a:	b083      	sub	sp, #12
 810154c:	af00      	add	r7, sp, #0
 810154e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8101550:	4b06      	ldr	r3, [pc, #24]	; (810156c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8101552:	685b      	ldr	r3, [r3, #4]
 8101554:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8101558:	4904      	ldr	r1, [pc, #16]	; (810156c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 810155a:	687b      	ldr	r3, [r7, #4]
 810155c:	4313      	orrs	r3, r2
 810155e:	604b      	str	r3, [r1, #4]
}
 8101560:	bf00      	nop
 8101562:	370c      	adds	r7, #12
 8101564:	46bd      	mov	sp, r7
 8101566:	f85d 7b04 	ldr.w	r7, [sp], #4
 810156a:	4770      	bx	lr
 810156c:	58000400 	.word	0x58000400

08101570 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8101570:	b480      	push	{r7}
 8101572:	b083      	sub	sp, #12
 8101574:	af00      	add	r7, sp, #0
 8101576:	6078      	str	r0, [r7, #4]
 8101578:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 810157a:	687b      	ldr	r3, [r7, #4]
 810157c:	689b      	ldr	r3, [r3, #8]
 810157e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8101582:	683b      	ldr	r3, [r7, #0]
 8101584:	431a      	orrs	r2, r3
 8101586:	687b      	ldr	r3, [r7, #4]
 8101588:	609a      	str	r2, [r3, #8]
}
 810158a:	bf00      	nop
 810158c:	370c      	adds	r7, #12
 810158e:	46bd      	mov	sp, r7
 8101590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101594:	4770      	bx	lr

08101596 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8101596:	b480      	push	{r7}
 8101598:	b083      	sub	sp, #12
 810159a:	af00      	add	r7, sp, #0
 810159c:	6078      	str	r0, [r7, #4]
 810159e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 81015a0:	687b      	ldr	r3, [r7, #4]
 81015a2:	689b      	ldr	r3, [r3, #8]
 81015a4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 81015a8:	683b      	ldr	r3, [r7, #0]
 81015aa:	431a      	orrs	r2, r3
 81015ac:	687b      	ldr	r3, [r7, #4]
 81015ae:	609a      	str	r2, [r3, #8]
}
 81015b0:	bf00      	nop
 81015b2:	370c      	adds	r7, #12
 81015b4:	46bd      	mov	sp, r7
 81015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015ba:	4770      	bx	lr

081015bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 81015bc:	b480      	push	{r7}
 81015be:	b083      	sub	sp, #12
 81015c0:	af00      	add	r7, sp, #0
 81015c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 81015c4:	687b      	ldr	r3, [r7, #4]
 81015c6:	689b      	ldr	r3, [r3, #8]
 81015c8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 81015cc:	4618      	mov	r0, r3
 81015ce:	370c      	adds	r7, #12
 81015d0:	46bd      	mov	sp, r7
 81015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015d6:	4770      	bx	lr

081015d8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 81015d8:	b480      	push	{r7}
 81015da:	b087      	sub	sp, #28
 81015dc:	af00      	add	r7, sp, #0
 81015de:	60f8      	str	r0, [r7, #12]
 81015e0:	60b9      	str	r1, [r7, #8]
 81015e2:	607a      	str	r2, [r7, #4]
 81015e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81015e6:	68fb      	ldr	r3, [r7, #12]
 81015e8:	3360      	adds	r3, #96	; 0x60
 81015ea:	461a      	mov	r2, r3
 81015ec:	68bb      	ldr	r3, [r7, #8]
 81015ee:	009b      	lsls	r3, r3, #2
 81015f0:	4413      	add	r3, r2
 81015f2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 81015f4:	697b      	ldr	r3, [r7, #20]
 81015f6:	681b      	ldr	r3, [r3, #0]
 81015f8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 81015fc:	687b      	ldr	r3, [r7, #4]
 81015fe:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8101602:	683b      	ldr	r3, [r7, #0]
 8101604:	430b      	orrs	r3, r1
 8101606:	431a      	orrs	r2, r3
 8101608:	697b      	ldr	r3, [r7, #20]
 810160a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 810160c:	bf00      	nop
 810160e:	371c      	adds	r7, #28
 8101610:	46bd      	mov	sp, r7
 8101612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101616:	4770      	bx	lr

08101618 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8101618:	b480      	push	{r7}
 810161a:	b085      	sub	sp, #20
 810161c:	af00      	add	r7, sp, #0
 810161e:	60f8      	str	r0, [r7, #12]
 8101620:	60b9      	str	r1, [r7, #8]
 8101622:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8101624:	68fb      	ldr	r3, [r7, #12]
 8101626:	691b      	ldr	r3, [r3, #16]
 8101628:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 810162c:	68bb      	ldr	r3, [r7, #8]
 810162e:	f003 031f 	and.w	r3, r3, #31
 8101632:	6879      	ldr	r1, [r7, #4]
 8101634:	fa01 f303 	lsl.w	r3, r1, r3
 8101638:	431a      	orrs	r2, r3
 810163a:	68fb      	ldr	r3, [r7, #12]
 810163c:	611a      	str	r2, [r3, #16]
}
 810163e:	bf00      	nop
 8101640:	3714      	adds	r7, #20
 8101642:	46bd      	mov	sp, r7
 8101644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101648:	4770      	bx	lr

0810164a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 810164a:	b480      	push	{r7}
 810164c:	b087      	sub	sp, #28
 810164e:	af00      	add	r7, sp, #0
 8101650:	60f8      	str	r0, [r7, #12]
 8101652:	60b9      	str	r1, [r7, #8]
 8101654:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8101656:	68fb      	ldr	r3, [r7, #12]
 8101658:	3360      	adds	r3, #96	; 0x60
 810165a:	461a      	mov	r2, r3
 810165c:	68bb      	ldr	r3, [r7, #8]
 810165e:	009b      	lsls	r3, r3, #2
 8101660:	4413      	add	r3, r2
 8101662:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8101664:	697b      	ldr	r3, [r7, #20]
 8101666:	681b      	ldr	r3, [r3, #0]
 8101668:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 810166c:	687b      	ldr	r3, [r7, #4]
 810166e:	431a      	orrs	r2, r3
 8101670:	697b      	ldr	r3, [r7, #20]
 8101672:	601a      	str	r2, [r3, #0]
  }
}
 8101674:	bf00      	nop
 8101676:	371c      	adds	r7, #28
 8101678:	46bd      	mov	sp, r7
 810167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810167e:	4770      	bx	lr

08101680 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8101680:	b480      	push	{r7}
 8101682:	b083      	sub	sp, #12
 8101684:	af00      	add	r7, sp, #0
 8101686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8101688:	687b      	ldr	r3, [r7, #4]
 810168a:	68db      	ldr	r3, [r3, #12]
 810168c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8101690:	2b00      	cmp	r3, #0
 8101692:	d101      	bne.n	8101698 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8101694:	2301      	movs	r3, #1
 8101696:	e000      	b.n	810169a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8101698:	2300      	movs	r3, #0
}
 810169a:	4618      	mov	r0, r3
 810169c:	370c      	adds	r7, #12
 810169e:	46bd      	mov	sp, r7
 81016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016a4:	4770      	bx	lr

081016a6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 81016a6:	b480      	push	{r7}
 81016a8:	b087      	sub	sp, #28
 81016aa:	af00      	add	r7, sp, #0
 81016ac:	60f8      	str	r0, [r7, #12]
 81016ae:	60b9      	str	r1, [r7, #8]
 81016b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 81016b2:	68fb      	ldr	r3, [r7, #12]
 81016b4:	3330      	adds	r3, #48	; 0x30
 81016b6:	461a      	mov	r2, r3
 81016b8:	68bb      	ldr	r3, [r7, #8]
 81016ba:	0a1b      	lsrs	r3, r3, #8
 81016bc:	009b      	lsls	r3, r3, #2
 81016be:	f003 030c 	and.w	r3, r3, #12
 81016c2:	4413      	add	r3, r2
 81016c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 81016c6:	697b      	ldr	r3, [r7, #20]
 81016c8:	681a      	ldr	r2, [r3, #0]
 81016ca:	68bb      	ldr	r3, [r7, #8]
 81016cc:	f003 031f 	and.w	r3, r3, #31
 81016d0:	211f      	movs	r1, #31
 81016d2:	fa01 f303 	lsl.w	r3, r1, r3
 81016d6:	43db      	mvns	r3, r3
 81016d8:	401a      	ands	r2, r3
 81016da:	687b      	ldr	r3, [r7, #4]
 81016dc:	0e9b      	lsrs	r3, r3, #26
 81016de:	f003 011f 	and.w	r1, r3, #31
 81016e2:	68bb      	ldr	r3, [r7, #8]
 81016e4:	f003 031f 	and.w	r3, r3, #31
 81016e8:	fa01 f303 	lsl.w	r3, r1, r3
 81016ec:	431a      	orrs	r2, r3
 81016ee:	697b      	ldr	r3, [r7, #20]
 81016f0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 81016f2:	bf00      	nop
 81016f4:	371c      	adds	r7, #28
 81016f6:	46bd      	mov	sp, r7
 81016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016fc:	4770      	bx	lr

081016fe <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 81016fe:	b480      	push	{r7}
 8101700:	b083      	sub	sp, #12
 8101702:	af00      	add	r7, sp, #0
 8101704:	6078      	str	r0, [r7, #4]
 8101706:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8101708:	687b      	ldr	r3, [r7, #4]
 810170a:	68db      	ldr	r3, [r3, #12]
 810170c:	f023 0203 	bic.w	r2, r3, #3
 8101710:	683b      	ldr	r3, [r7, #0]
 8101712:	431a      	orrs	r2, r3
 8101714:	687b      	ldr	r3, [r7, #4]
 8101716:	60da      	str	r2, [r3, #12]
}
 8101718:	bf00      	nop
 810171a:	370c      	adds	r7, #12
 810171c:	46bd      	mov	sp, r7
 810171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101722:	4770      	bx	lr

08101724 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8101724:	b480      	push	{r7}
 8101726:	b087      	sub	sp, #28
 8101728:	af00      	add	r7, sp, #0
 810172a:	60f8      	str	r0, [r7, #12]
 810172c:	60b9      	str	r1, [r7, #8]
 810172e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8101730:	68fb      	ldr	r3, [r7, #12]
 8101732:	3314      	adds	r3, #20
 8101734:	461a      	mov	r2, r3
 8101736:	68bb      	ldr	r3, [r7, #8]
 8101738:	0e5b      	lsrs	r3, r3, #25
 810173a:	009b      	lsls	r3, r3, #2
 810173c:	f003 0304 	and.w	r3, r3, #4
 8101740:	4413      	add	r3, r2
 8101742:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8101744:	697b      	ldr	r3, [r7, #20]
 8101746:	681a      	ldr	r2, [r3, #0]
 8101748:	68bb      	ldr	r3, [r7, #8]
 810174a:	0d1b      	lsrs	r3, r3, #20
 810174c:	f003 031f 	and.w	r3, r3, #31
 8101750:	2107      	movs	r1, #7
 8101752:	fa01 f303 	lsl.w	r3, r1, r3
 8101756:	43db      	mvns	r3, r3
 8101758:	401a      	ands	r2, r3
 810175a:	68bb      	ldr	r3, [r7, #8]
 810175c:	0d1b      	lsrs	r3, r3, #20
 810175e:	f003 031f 	and.w	r3, r3, #31
 8101762:	6879      	ldr	r1, [r7, #4]
 8101764:	fa01 f303 	lsl.w	r3, r1, r3
 8101768:	431a      	orrs	r2, r3
 810176a:	697b      	ldr	r3, [r7, #20]
 810176c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 810176e:	bf00      	nop
 8101770:	371c      	adds	r7, #28
 8101772:	46bd      	mov	sp, r7
 8101774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101778:	4770      	bx	lr
	...

0810177c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 810177c:	b480      	push	{r7}
 810177e:	b085      	sub	sp, #20
 8101780:	af00      	add	r7, sp, #0
 8101782:	60f8      	str	r0, [r7, #12]
 8101784:	60b9      	str	r1, [r7, #8]
 8101786:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8101788:	68fb      	ldr	r3, [r7, #12]
 810178a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 810178e:	68bb      	ldr	r3, [r7, #8]
 8101790:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8101794:	43db      	mvns	r3, r3
 8101796:	401a      	ands	r2, r3
 8101798:	687b      	ldr	r3, [r7, #4]
 810179a:	f003 0318 	and.w	r3, r3, #24
 810179e:	4908      	ldr	r1, [pc, #32]	; (81017c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 81017a0:	40d9      	lsrs	r1, r3
 81017a2:	68bb      	ldr	r3, [r7, #8]
 81017a4:	400b      	ands	r3, r1
 81017a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81017aa:	431a      	orrs	r2, r3
 81017ac:	68fb      	ldr	r3, [r7, #12]
 81017ae:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 81017b2:	bf00      	nop
 81017b4:	3714      	adds	r7, #20
 81017b6:	46bd      	mov	sp, r7
 81017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017bc:	4770      	bx	lr
 81017be:	bf00      	nop
 81017c0:	000fffff 	.word	0x000fffff

081017c4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 81017c4:	b480      	push	{r7}
 81017c6:	b083      	sub	sp, #12
 81017c8:	af00      	add	r7, sp, #0
 81017ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 81017cc:	687b      	ldr	r3, [r7, #4]
 81017ce:	689b      	ldr	r3, [r3, #8]
 81017d0:	f003 031f 	and.w	r3, r3, #31
}
 81017d4:	4618      	mov	r0, r3
 81017d6:	370c      	adds	r7, #12
 81017d8:	46bd      	mov	sp, r7
 81017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017de:	4770      	bx	lr

081017e0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 81017e0:	b480      	push	{r7}
 81017e2:	b083      	sub	sp, #12
 81017e4:	af00      	add	r7, sp, #0
 81017e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 81017e8:	687b      	ldr	r3, [r7, #4]
 81017ea:	689b      	ldr	r3, [r3, #8]
 81017ec:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 81017f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 81017f4:	687a      	ldr	r2, [r7, #4]
 81017f6:	6093      	str	r3, [r2, #8]
}
 81017f8:	bf00      	nop
 81017fa:	370c      	adds	r7, #12
 81017fc:	46bd      	mov	sp, r7
 81017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101802:	4770      	bx	lr

08101804 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8101804:	b480      	push	{r7}
 8101806:	b083      	sub	sp, #12
 8101808:	af00      	add	r7, sp, #0
 810180a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 810180c:	687b      	ldr	r3, [r7, #4]
 810180e:	689b      	ldr	r3, [r3, #8]
 8101810:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8101814:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101818:	d101      	bne.n	810181e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 810181a:	2301      	movs	r3, #1
 810181c:	e000      	b.n	8101820 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 810181e:	2300      	movs	r3, #0
}
 8101820:	4618      	mov	r0, r3
 8101822:	370c      	adds	r7, #12
 8101824:	46bd      	mov	sp, r7
 8101826:	f85d 7b04 	ldr.w	r7, [sp], #4
 810182a:	4770      	bx	lr

0810182c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 810182c:	b480      	push	{r7}
 810182e:	b083      	sub	sp, #12
 8101830:	af00      	add	r7, sp, #0
 8101832:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101834:	687b      	ldr	r3, [r7, #4]
 8101836:	689b      	ldr	r3, [r3, #8]
 8101838:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 810183c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8101840:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8101844:	687b      	ldr	r3, [r7, #4]
 8101846:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8101848:	bf00      	nop
 810184a:	370c      	adds	r7, #12
 810184c:	46bd      	mov	sp, r7
 810184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101852:	4770      	bx	lr

08101854 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8101854:	b480      	push	{r7}
 8101856:	b083      	sub	sp, #12
 8101858:	af00      	add	r7, sp, #0
 810185a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 810185c:	687b      	ldr	r3, [r7, #4]
 810185e:	689b      	ldr	r3, [r3, #8]
 8101860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8101864:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8101868:	d101      	bne.n	810186e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 810186a:	2301      	movs	r3, #1
 810186c:	e000      	b.n	8101870 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 810186e:	2300      	movs	r3, #0
}
 8101870:	4618      	mov	r0, r3
 8101872:	370c      	adds	r7, #12
 8101874:	46bd      	mov	sp, r7
 8101876:	f85d 7b04 	ldr.w	r7, [sp], #4
 810187a:	4770      	bx	lr

0810187c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 810187c:	b480      	push	{r7}
 810187e:	b083      	sub	sp, #12
 8101880:	af00      	add	r7, sp, #0
 8101882:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101884:	687b      	ldr	r3, [r7, #4]
 8101886:	689b      	ldr	r3, [r3, #8]
 8101888:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810188c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8101890:	f043 0201 	orr.w	r2, r3, #1
 8101894:	687b      	ldr	r3, [r7, #4]
 8101896:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8101898:	bf00      	nop
 810189a:	370c      	adds	r7, #12
 810189c:	46bd      	mov	sp, r7
 810189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018a2:	4770      	bx	lr

081018a4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 81018a4:	b480      	push	{r7}
 81018a6:	b083      	sub	sp, #12
 81018a8:	af00      	add	r7, sp, #0
 81018aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81018ac:	687b      	ldr	r3, [r7, #4]
 81018ae:	689b      	ldr	r3, [r3, #8]
 81018b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 81018b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 81018b8:	f043 0202 	orr.w	r2, r3, #2
 81018bc:	687b      	ldr	r3, [r7, #4]
 81018be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 81018c0:	bf00      	nop
 81018c2:	370c      	adds	r7, #12
 81018c4:	46bd      	mov	sp, r7
 81018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018ca:	4770      	bx	lr

081018cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 81018cc:	b480      	push	{r7}
 81018ce:	b083      	sub	sp, #12
 81018d0:	af00      	add	r7, sp, #0
 81018d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 81018d4:	687b      	ldr	r3, [r7, #4]
 81018d6:	689b      	ldr	r3, [r3, #8]
 81018d8:	f003 0301 	and.w	r3, r3, #1
 81018dc:	2b01      	cmp	r3, #1
 81018de:	d101      	bne.n	81018e4 <LL_ADC_IsEnabled+0x18>
 81018e0:	2301      	movs	r3, #1
 81018e2:	e000      	b.n	81018e6 <LL_ADC_IsEnabled+0x1a>
 81018e4:	2300      	movs	r3, #0
}
 81018e6:	4618      	mov	r0, r3
 81018e8:	370c      	adds	r7, #12
 81018ea:	46bd      	mov	sp, r7
 81018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018f0:	4770      	bx	lr

081018f2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 81018f2:	b480      	push	{r7}
 81018f4:	b083      	sub	sp, #12
 81018f6:	af00      	add	r7, sp, #0
 81018f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 81018fa:	687b      	ldr	r3, [r7, #4]
 81018fc:	689b      	ldr	r3, [r3, #8]
 81018fe:	f003 0302 	and.w	r3, r3, #2
 8101902:	2b02      	cmp	r3, #2
 8101904:	d101      	bne.n	810190a <LL_ADC_IsDisableOngoing+0x18>
 8101906:	2301      	movs	r3, #1
 8101908:	e000      	b.n	810190c <LL_ADC_IsDisableOngoing+0x1a>
 810190a:	2300      	movs	r3, #0
}
 810190c:	4618      	mov	r0, r3
 810190e:	370c      	adds	r7, #12
 8101910:	46bd      	mov	sp, r7
 8101912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101916:	4770      	bx	lr

08101918 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8101918:	b480      	push	{r7}
 810191a:	b083      	sub	sp, #12
 810191c:	af00      	add	r7, sp, #0
 810191e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101920:	687b      	ldr	r3, [r7, #4]
 8101922:	689b      	ldr	r3, [r3, #8]
 8101924:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8101928:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 810192c:	f043 0204 	orr.w	r2, r3, #4
 8101930:	687b      	ldr	r3, [r7, #4]
 8101932:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8101934:	bf00      	nop
 8101936:	370c      	adds	r7, #12
 8101938:	46bd      	mov	sp, r7
 810193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810193e:	4770      	bx	lr

08101940 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8101940:	b480      	push	{r7}
 8101942:	b083      	sub	sp, #12
 8101944:	af00      	add	r7, sp, #0
 8101946:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8101948:	687b      	ldr	r3, [r7, #4]
 810194a:	689b      	ldr	r3, [r3, #8]
 810194c:	f003 0304 	and.w	r3, r3, #4
 8101950:	2b04      	cmp	r3, #4
 8101952:	d101      	bne.n	8101958 <LL_ADC_REG_IsConversionOngoing+0x18>
 8101954:	2301      	movs	r3, #1
 8101956:	e000      	b.n	810195a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8101958:	2300      	movs	r3, #0
}
 810195a:	4618      	mov	r0, r3
 810195c:	370c      	adds	r7, #12
 810195e:	46bd      	mov	sp, r7
 8101960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101964:	4770      	bx	lr

08101966 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8101966:	b480      	push	{r7}
 8101968:	b083      	sub	sp, #12
 810196a:	af00      	add	r7, sp, #0
 810196c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 810196e:	687b      	ldr	r3, [r7, #4]
 8101970:	689b      	ldr	r3, [r3, #8]
 8101972:	f003 0308 	and.w	r3, r3, #8
 8101976:	2b08      	cmp	r3, #8
 8101978:	d101      	bne.n	810197e <LL_ADC_INJ_IsConversionOngoing+0x18>
 810197a:	2301      	movs	r3, #1
 810197c:	e000      	b.n	8101980 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 810197e:	2300      	movs	r3, #0
}
 8101980:	4618      	mov	r0, r3
 8101982:	370c      	adds	r7, #12
 8101984:	46bd      	mov	sp, r7
 8101986:	f85d 7b04 	ldr.w	r7, [sp], #4
 810198a:	4770      	bx	lr

0810198c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 810198c:	b590      	push	{r4, r7, lr}
 810198e:	b089      	sub	sp, #36	; 0x24
 8101990:	af00      	add	r7, sp, #0
 8101992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8101994:	2300      	movs	r3, #0
 8101996:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8101998:	2300      	movs	r3, #0
 810199a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 810199c:	687b      	ldr	r3, [r7, #4]
 810199e:	2b00      	cmp	r3, #0
 81019a0:	d101      	bne.n	81019a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 81019a2:	2301      	movs	r3, #1
 81019a4:	e18e      	b.n	8101cc4 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 81019a6:	687b      	ldr	r3, [r7, #4]
 81019a8:	68db      	ldr	r3, [r3, #12]
 81019aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 81019ac:	687b      	ldr	r3, [r7, #4]
 81019ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81019b0:	2b00      	cmp	r3, #0
 81019b2:	d109      	bne.n	81019c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 81019b4:	6878      	ldr	r0, [r7, #4]
 81019b6:	f016 f95b 	bl	8117c70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 81019ba:	687b      	ldr	r3, [r7, #4]
 81019bc:	2200      	movs	r2, #0
 81019be:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 81019c0:	687b      	ldr	r3, [r7, #4]
 81019c2:	2200      	movs	r2, #0
 81019c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 81019c8:	687b      	ldr	r3, [r7, #4]
 81019ca:	681b      	ldr	r3, [r3, #0]
 81019cc:	4618      	mov	r0, r3
 81019ce:	f7ff ff19 	bl	8101804 <LL_ADC_IsDeepPowerDownEnabled>
 81019d2:	4603      	mov	r3, r0
 81019d4:	2b00      	cmp	r3, #0
 81019d6:	d004      	beq.n	81019e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 81019d8:	687b      	ldr	r3, [r7, #4]
 81019da:	681b      	ldr	r3, [r3, #0]
 81019dc:	4618      	mov	r0, r3
 81019de:	f7ff feff 	bl	81017e0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 81019e2:	687b      	ldr	r3, [r7, #4]
 81019e4:	681b      	ldr	r3, [r3, #0]
 81019e6:	4618      	mov	r0, r3
 81019e8:	f7ff ff34 	bl	8101854 <LL_ADC_IsInternalRegulatorEnabled>
 81019ec:	4603      	mov	r3, r0
 81019ee:	2b00      	cmp	r3, #0
 81019f0:	d114      	bne.n	8101a1c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 81019f2:	687b      	ldr	r3, [r7, #4]
 81019f4:	681b      	ldr	r3, [r3, #0]
 81019f6:	4618      	mov	r0, r3
 81019f8:	f7ff ff18 	bl	810182c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 81019fc:	4b9b      	ldr	r3, [pc, #620]	; (8101c6c <HAL_ADC_Init+0x2e0>)
 81019fe:	681b      	ldr	r3, [r3, #0]
 8101a00:	099b      	lsrs	r3, r3, #6
 8101a02:	4a9b      	ldr	r2, [pc, #620]	; (8101c70 <HAL_ADC_Init+0x2e4>)
 8101a04:	fba2 2303 	umull	r2, r3, r2, r3
 8101a08:	099b      	lsrs	r3, r3, #6
 8101a0a:	3301      	adds	r3, #1
 8101a0c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8101a0e:	e002      	b.n	8101a16 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8101a10:	68bb      	ldr	r3, [r7, #8]
 8101a12:	3b01      	subs	r3, #1
 8101a14:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8101a16:	68bb      	ldr	r3, [r7, #8]
 8101a18:	2b00      	cmp	r3, #0
 8101a1a:	d1f9      	bne.n	8101a10 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8101a1c:	687b      	ldr	r3, [r7, #4]
 8101a1e:	681b      	ldr	r3, [r3, #0]
 8101a20:	4618      	mov	r0, r3
 8101a22:	f7ff ff17 	bl	8101854 <LL_ADC_IsInternalRegulatorEnabled>
 8101a26:	4603      	mov	r3, r0
 8101a28:	2b00      	cmp	r3, #0
 8101a2a:	d10d      	bne.n	8101a48 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8101a2c:	687b      	ldr	r3, [r7, #4]
 8101a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101a30:	f043 0210 	orr.w	r2, r3, #16
 8101a34:	687b      	ldr	r3, [r7, #4]
 8101a36:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8101a38:	687b      	ldr	r3, [r7, #4]
 8101a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101a3c:	f043 0201 	orr.w	r2, r3, #1
 8101a40:	687b      	ldr	r3, [r7, #4]
 8101a42:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8101a44:	2301      	movs	r3, #1
 8101a46:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8101a48:	687b      	ldr	r3, [r7, #4]
 8101a4a:	681b      	ldr	r3, [r3, #0]
 8101a4c:	4618      	mov	r0, r3
 8101a4e:	f7ff ff77 	bl	8101940 <LL_ADC_REG_IsConversionOngoing>
 8101a52:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8101a54:	687b      	ldr	r3, [r7, #4]
 8101a56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101a58:	f003 0310 	and.w	r3, r3, #16
 8101a5c:	2b00      	cmp	r3, #0
 8101a5e:	f040 8128 	bne.w	8101cb2 <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8101a62:	697b      	ldr	r3, [r7, #20]
 8101a64:	2b00      	cmp	r3, #0
 8101a66:	f040 8124 	bne.w	8101cb2 <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8101a6a:	687b      	ldr	r3, [r7, #4]
 8101a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101a6e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8101a72:	f043 0202 	orr.w	r2, r3, #2
 8101a76:	687b      	ldr	r3, [r7, #4]
 8101a78:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8101a7a:	687b      	ldr	r3, [r7, #4]
 8101a7c:	681b      	ldr	r3, [r3, #0]
 8101a7e:	4618      	mov	r0, r3
 8101a80:	f7ff ff24 	bl	81018cc <LL_ADC_IsEnabled>
 8101a84:	4603      	mov	r3, r0
 8101a86:	2b00      	cmp	r3, #0
 8101a88:	d136      	bne.n	8101af8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8101a8a:	687b      	ldr	r3, [r7, #4]
 8101a8c:	681b      	ldr	r3, [r3, #0]
 8101a8e:	4a79      	ldr	r2, [pc, #484]	; (8101c74 <HAL_ADC_Init+0x2e8>)
 8101a90:	4293      	cmp	r3, r2
 8101a92:	d004      	beq.n	8101a9e <HAL_ADC_Init+0x112>
 8101a94:	687b      	ldr	r3, [r7, #4]
 8101a96:	681b      	ldr	r3, [r3, #0]
 8101a98:	4a77      	ldr	r2, [pc, #476]	; (8101c78 <HAL_ADC_Init+0x2ec>)
 8101a9a:	4293      	cmp	r3, r2
 8101a9c:	d10e      	bne.n	8101abc <HAL_ADC_Init+0x130>
 8101a9e:	4875      	ldr	r0, [pc, #468]	; (8101c74 <HAL_ADC_Init+0x2e8>)
 8101aa0:	f7ff ff14 	bl	81018cc <LL_ADC_IsEnabled>
 8101aa4:	4604      	mov	r4, r0
 8101aa6:	4874      	ldr	r0, [pc, #464]	; (8101c78 <HAL_ADC_Init+0x2ec>)
 8101aa8:	f7ff ff10 	bl	81018cc <LL_ADC_IsEnabled>
 8101aac:	4603      	mov	r3, r0
 8101aae:	4323      	orrs	r3, r4
 8101ab0:	2b00      	cmp	r3, #0
 8101ab2:	bf0c      	ite	eq
 8101ab4:	2301      	moveq	r3, #1
 8101ab6:	2300      	movne	r3, #0
 8101ab8:	b2db      	uxtb	r3, r3
 8101aba:	e008      	b.n	8101ace <HAL_ADC_Init+0x142>
 8101abc:	486f      	ldr	r0, [pc, #444]	; (8101c7c <HAL_ADC_Init+0x2f0>)
 8101abe:	f7ff ff05 	bl	81018cc <LL_ADC_IsEnabled>
 8101ac2:	4603      	mov	r3, r0
 8101ac4:	2b00      	cmp	r3, #0
 8101ac6:	bf0c      	ite	eq
 8101ac8:	2301      	moveq	r3, #1
 8101aca:	2300      	movne	r3, #0
 8101acc:	b2db      	uxtb	r3, r3
 8101ace:	2b00      	cmp	r3, #0
 8101ad0:	d012      	beq.n	8101af8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8101ad2:	687b      	ldr	r3, [r7, #4]
 8101ad4:	681b      	ldr	r3, [r3, #0]
 8101ad6:	4a67      	ldr	r2, [pc, #412]	; (8101c74 <HAL_ADC_Init+0x2e8>)
 8101ad8:	4293      	cmp	r3, r2
 8101ada:	d004      	beq.n	8101ae6 <HAL_ADC_Init+0x15a>
 8101adc:	687b      	ldr	r3, [r7, #4]
 8101ade:	681b      	ldr	r3, [r3, #0]
 8101ae0:	4a65      	ldr	r2, [pc, #404]	; (8101c78 <HAL_ADC_Init+0x2ec>)
 8101ae2:	4293      	cmp	r3, r2
 8101ae4:	d101      	bne.n	8101aea <HAL_ADC_Init+0x15e>
 8101ae6:	4a66      	ldr	r2, [pc, #408]	; (8101c80 <HAL_ADC_Init+0x2f4>)
 8101ae8:	e000      	b.n	8101aec <HAL_ADC_Init+0x160>
 8101aea:	4a66      	ldr	r2, [pc, #408]	; (8101c84 <HAL_ADC_Init+0x2f8>)
 8101aec:	687b      	ldr	r3, [r7, #4]
 8101aee:	685b      	ldr	r3, [r3, #4]
 8101af0:	4619      	mov	r1, r3
 8101af2:	4610      	mov	r0, r2
 8101af4:	f7ff fd3c 	bl	8101570 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8101af8:	f7ff fd1a 	bl	8101530 <HAL_GetREVID>
 8101afc:	4603      	mov	r3, r0
 8101afe:	f241 0203 	movw	r2, #4099	; 0x1003
 8101b02:	4293      	cmp	r3, r2
 8101b04:	d914      	bls.n	8101b30 <HAL_ADC_Init+0x1a4>
 8101b06:	687b      	ldr	r3, [r7, #4]
 8101b08:	689b      	ldr	r3, [r3, #8]
 8101b0a:	2b10      	cmp	r3, #16
 8101b0c:	d110      	bne.n	8101b30 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101b0e:	687b      	ldr	r3, [r7, #4]
 8101b10:	7d5b      	ldrb	r3, [r3, #21]
 8101b12:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8101b14:	687b      	ldr	r3, [r7, #4]
 8101b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101b18:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8101b1a:	687b      	ldr	r3, [r7, #4]
 8101b1c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8101b1e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8101b20:	687b      	ldr	r3, [r7, #4]
 8101b22:	7f1b      	ldrb	r3, [r3, #28]
 8101b24:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8101b26:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101b28:	f043 030c 	orr.w	r3, r3, #12
 8101b2c:	61bb      	str	r3, [r7, #24]
 8101b2e:	e00d      	b.n	8101b4c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101b30:	687b      	ldr	r3, [r7, #4]
 8101b32:	7d5b      	ldrb	r3, [r3, #21]
 8101b34:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8101b36:	687b      	ldr	r3, [r7, #4]
 8101b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101b3a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8101b3c:	687b      	ldr	r3, [r7, #4]
 8101b3e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8101b40:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8101b42:	687b      	ldr	r3, [r7, #4]
 8101b44:	7f1b      	ldrb	r3, [r3, #28]
 8101b46:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101b48:	4313      	orrs	r3, r2
 8101b4a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8101b4c:	687b      	ldr	r3, [r7, #4]
 8101b4e:	7f1b      	ldrb	r3, [r3, #28]
 8101b50:	2b01      	cmp	r3, #1
 8101b52:	d106      	bne.n	8101b62 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8101b54:	687b      	ldr	r3, [r7, #4]
 8101b56:	6a1b      	ldr	r3, [r3, #32]
 8101b58:	3b01      	subs	r3, #1
 8101b5a:	045b      	lsls	r3, r3, #17
 8101b5c:	69ba      	ldr	r2, [r7, #24]
 8101b5e:	4313      	orrs	r3, r2
 8101b60:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8101b62:	687b      	ldr	r3, [r7, #4]
 8101b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8101b66:	2b00      	cmp	r3, #0
 8101b68:	d009      	beq.n	8101b7e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8101b6a:	687b      	ldr	r3, [r7, #4]
 8101b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8101b6e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8101b72:	687b      	ldr	r3, [r7, #4]
 8101b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101b76:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8101b78:	69ba      	ldr	r2, [r7, #24]
 8101b7a:	4313      	orrs	r3, r2
 8101b7c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8101b7e:	687b      	ldr	r3, [r7, #4]
 8101b80:	681b      	ldr	r3, [r3, #0]
 8101b82:	68da      	ldr	r2, [r3, #12]
 8101b84:	4b40      	ldr	r3, [pc, #256]	; (8101c88 <HAL_ADC_Init+0x2fc>)
 8101b86:	4013      	ands	r3, r2
 8101b88:	687a      	ldr	r2, [r7, #4]
 8101b8a:	6812      	ldr	r2, [r2, #0]
 8101b8c:	69b9      	ldr	r1, [r7, #24]
 8101b8e:	430b      	orrs	r3, r1
 8101b90:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8101b92:	687b      	ldr	r3, [r7, #4]
 8101b94:	681b      	ldr	r3, [r3, #0]
 8101b96:	4618      	mov	r0, r3
 8101b98:	f7ff fed2 	bl	8101940 <LL_ADC_REG_IsConversionOngoing>
 8101b9c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8101b9e:	687b      	ldr	r3, [r7, #4]
 8101ba0:	681b      	ldr	r3, [r3, #0]
 8101ba2:	4618      	mov	r0, r3
 8101ba4:	f7ff fedf 	bl	8101966 <LL_ADC_INJ_IsConversionOngoing>
 8101ba8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8101baa:	693b      	ldr	r3, [r7, #16]
 8101bac:	2b00      	cmp	r3, #0
 8101bae:	d14c      	bne.n	8101c4a <HAL_ADC_Init+0x2be>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8101bb0:	68fb      	ldr	r3, [r7, #12]
 8101bb2:	2b00      	cmp	r3, #0
 8101bb4:	d149      	bne.n	8101c4a <HAL_ADC_Init+0x2be>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8101bb6:	687b      	ldr	r3, [r7, #4]
 8101bb8:	7d1b      	ldrb	r3, [r3, #20]
 8101bba:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8101bbc:	687b      	ldr	r3, [r7, #4]
 8101bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8101bc0:	4313      	orrs	r3, r2
 8101bc2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8101bc4:	687b      	ldr	r3, [r7, #4]
 8101bc6:	681b      	ldr	r3, [r3, #0]
 8101bc8:	68db      	ldr	r3, [r3, #12]
 8101bca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8101bce:	f023 0303 	bic.w	r3, r3, #3
 8101bd2:	687a      	ldr	r2, [r7, #4]
 8101bd4:	6812      	ldr	r2, [r2, #0]
 8101bd6:	69b9      	ldr	r1, [r7, #24]
 8101bd8:	430b      	orrs	r3, r1
 8101bda:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8101bdc:	687b      	ldr	r3, [r7, #4]
 8101bde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8101be2:	2b01      	cmp	r3, #1
 8101be4:	d11b      	bne.n	8101c1e <HAL_ADC_Init+0x292>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8101be6:	687b      	ldr	r3, [r7, #4]
 8101be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8101bea:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8101bec:	687b      	ldr	r3, [r7, #4]
 8101bee:	681b      	ldr	r3, [r3, #0]
 8101bf0:	691a      	ldr	r2, [r3, #16]
 8101bf2:	4b26      	ldr	r3, [pc, #152]	; (8101c8c <HAL_ADC_Init+0x300>)
 8101bf4:	4013      	ands	r3, r2
 8101bf6:	687a      	ldr	r2, [r7, #4]
 8101bf8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8101bfa:	3a01      	subs	r2, #1
 8101bfc:	0411      	lsls	r1, r2, #16
 8101bfe:	687a      	ldr	r2, [r7, #4]
 8101c00:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8101c02:	4311      	orrs	r1, r2
 8101c04:	687a      	ldr	r2, [r7, #4]
 8101c06:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8101c08:	4311      	orrs	r1, r2
 8101c0a:	687a      	ldr	r2, [r7, #4]
 8101c0c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8101c0e:	430a      	orrs	r2, r1
 8101c10:	431a      	orrs	r2, r3
 8101c12:	687b      	ldr	r3, [r7, #4]
 8101c14:	681b      	ldr	r3, [r3, #0]
 8101c16:	f042 0201 	orr.w	r2, r2, #1
 8101c1a:	611a      	str	r2, [r3, #16]
 8101c1c:	e007      	b.n	8101c2e <HAL_ADC_Init+0x2a2>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8101c1e:	687b      	ldr	r3, [r7, #4]
 8101c20:	681b      	ldr	r3, [r3, #0]
 8101c22:	691a      	ldr	r2, [r3, #16]
 8101c24:	687b      	ldr	r3, [r7, #4]
 8101c26:	681b      	ldr	r3, [r3, #0]
 8101c28:	f022 0201 	bic.w	r2, r2, #1
 8101c2c:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8101c2e:	687b      	ldr	r3, [r7, #4]
 8101c30:	681b      	ldr	r3, [r3, #0]
 8101c32:	691b      	ldr	r3, [r3, #16]
 8101c34:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8101c38:	687b      	ldr	r3, [r7, #4]
 8101c3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8101c3c:	687b      	ldr	r3, [r7, #4]
 8101c3e:	681b      	ldr	r3, [r3, #0]
 8101c40:	430a      	orrs	r2, r1
 8101c42:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8101c44:	6878      	ldr	r0, [r7, #4]
 8101c46:	f000 fdf1 	bl	810282c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8101c4a:	687b      	ldr	r3, [r7, #4]
 8101c4c:	68db      	ldr	r3, [r3, #12]
 8101c4e:	2b01      	cmp	r3, #1
 8101c50:	d11e      	bne.n	8101c90 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8101c52:	687b      	ldr	r3, [r7, #4]
 8101c54:	681b      	ldr	r3, [r3, #0]
 8101c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101c58:	f023 010f 	bic.w	r1, r3, #15
 8101c5c:	687b      	ldr	r3, [r7, #4]
 8101c5e:	699b      	ldr	r3, [r3, #24]
 8101c60:	1e5a      	subs	r2, r3, #1
 8101c62:	687b      	ldr	r3, [r7, #4]
 8101c64:	681b      	ldr	r3, [r3, #0]
 8101c66:	430a      	orrs	r2, r1
 8101c68:	631a      	str	r2, [r3, #48]	; 0x30
 8101c6a:	e019      	b.n	8101ca0 <HAL_ADC_Init+0x314>
 8101c6c:	10000000 	.word	0x10000000
 8101c70:	053e2d63 	.word	0x053e2d63
 8101c74:	40022000 	.word	0x40022000
 8101c78:	40022100 	.word	0x40022100
 8101c7c:	58026000 	.word	0x58026000
 8101c80:	40022300 	.word	0x40022300
 8101c84:	58026300 	.word	0x58026300
 8101c88:	fff0c003 	.word	0xfff0c003
 8101c8c:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8101c90:	687b      	ldr	r3, [r7, #4]
 8101c92:	681b      	ldr	r3, [r3, #0]
 8101c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8101c96:	687b      	ldr	r3, [r7, #4]
 8101c98:	681b      	ldr	r3, [r3, #0]
 8101c9a:	f022 020f 	bic.w	r2, r2, #15
 8101c9e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8101ca0:	687b      	ldr	r3, [r7, #4]
 8101ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101ca4:	f023 0303 	bic.w	r3, r3, #3
 8101ca8:	f043 0201 	orr.w	r2, r3, #1
 8101cac:	687b      	ldr	r3, [r7, #4]
 8101cae:	655a      	str	r2, [r3, #84]	; 0x54
 8101cb0:	e007      	b.n	8101cc2 <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8101cb2:	687b      	ldr	r3, [r7, #4]
 8101cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101cb6:	f043 0210 	orr.w	r2, r3, #16
 8101cba:	687b      	ldr	r3, [r7, #4]
 8101cbc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8101cbe:	2301      	movs	r3, #1
 8101cc0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8101cc2:	7ffb      	ldrb	r3, [r7, #31]
}
 8101cc4:	4618      	mov	r0, r3
 8101cc6:	3724      	adds	r7, #36	; 0x24
 8101cc8:	46bd      	mov	sp, r7
 8101cca:	bd90      	pop	{r4, r7, pc}

08101ccc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8101ccc:	b580      	push	{r7, lr}
 8101cce:	b086      	sub	sp, #24
 8101cd0:	af00      	add	r7, sp, #0
 8101cd2:	60f8      	str	r0, [r7, #12]
 8101cd4:	60b9      	str	r1, [r7, #8]
 8101cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8101cd8:	68fb      	ldr	r3, [r7, #12]
 8101cda:	681b      	ldr	r3, [r3, #0]
 8101cdc:	4a56      	ldr	r2, [pc, #344]	; (8101e38 <HAL_ADC_Start_DMA+0x16c>)
 8101cde:	4293      	cmp	r3, r2
 8101ce0:	d004      	beq.n	8101cec <HAL_ADC_Start_DMA+0x20>
 8101ce2:	68fb      	ldr	r3, [r7, #12]
 8101ce4:	681b      	ldr	r3, [r3, #0]
 8101ce6:	4a55      	ldr	r2, [pc, #340]	; (8101e3c <HAL_ADC_Start_DMA+0x170>)
 8101ce8:	4293      	cmp	r3, r2
 8101cea:	d101      	bne.n	8101cf0 <HAL_ADC_Start_DMA+0x24>
 8101cec:	4b54      	ldr	r3, [pc, #336]	; (8101e40 <HAL_ADC_Start_DMA+0x174>)
 8101cee:	e000      	b.n	8101cf2 <HAL_ADC_Start_DMA+0x26>
 8101cf0:	4b54      	ldr	r3, [pc, #336]	; (8101e44 <HAL_ADC_Start_DMA+0x178>)
 8101cf2:	4618      	mov	r0, r3
 8101cf4:	f7ff fd66 	bl	81017c4 <LL_ADC_GetMultimode>
 8101cf8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8101cfa:	68fb      	ldr	r3, [r7, #12]
 8101cfc:	681b      	ldr	r3, [r3, #0]
 8101cfe:	4618      	mov	r0, r3
 8101d00:	f7ff fe1e 	bl	8101940 <LL_ADC_REG_IsConversionOngoing>
 8101d04:	4603      	mov	r3, r0
 8101d06:	2b00      	cmp	r3, #0
 8101d08:	f040 808e 	bne.w	8101e28 <HAL_ADC_Start_DMA+0x15c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8101d0c:	68fb      	ldr	r3, [r7, #12]
 8101d0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8101d12:	2b01      	cmp	r3, #1
 8101d14:	d101      	bne.n	8101d1a <HAL_ADC_Start_DMA+0x4e>
 8101d16:	2302      	movs	r3, #2
 8101d18:	e089      	b.n	8101e2e <HAL_ADC_Start_DMA+0x162>
 8101d1a:	68fb      	ldr	r3, [r7, #12]
 8101d1c:	2201      	movs	r2, #1
 8101d1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8101d22:	693b      	ldr	r3, [r7, #16]
 8101d24:	2b00      	cmp	r3, #0
 8101d26:	d005      	beq.n	8101d34 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8101d28:	693b      	ldr	r3, [r7, #16]
 8101d2a:	2b05      	cmp	r3, #5
 8101d2c:	d002      	beq.n	8101d34 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8101d2e:	693b      	ldr	r3, [r7, #16]
 8101d30:	2b09      	cmp	r3, #9
 8101d32:	d172      	bne.n	8101e1a <HAL_ADC_Start_DMA+0x14e>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8101d34:	68f8      	ldr	r0, [r7, #12]
 8101d36:	f000 fbfb 	bl	8102530 <ADC_Enable>
 8101d3a:	4603      	mov	r3, r0
 8101d3c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8101d3e:	7dfb      	ldrb	r3, [r7, #23]
 8101d40:	2b00      	cmp	r3, #0
 8101d42:	d165      	bne.n	8101e10 <HAL_ADC_Start_DMA+0x144>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8101d44:	68fb      	ldr	r3, [r7, #12]
 8101d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101d48:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101d4c:	f023 0301 	bic.w	r3, r3, #1
 8101d50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8101d54:	68fb      	ldr	r3, [r7, #12]
 8101d56:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8101d58:	68fb      	ldr	r3, [r7, #12]
 8101d5a:	681b      	ldr	r3, [r3, #0]
 8101d5c:	4a37      	ldr	r2, [pc, #220]	; (8101e3c <HAL_ADC_Start_DMA+0x170>)
 8101d5e:	4293      	cmp	r3, r2
 8101d60:	d002      	beq.n	8101d68 <HAL_ADC_Start_DMA+0x9c>
 8101d62:	68fb      	ldr	r3, [r7, #12]
 8101d64:	681b      	ldr	r3, [r3, #0]
 8101d66:	e000      	b.n	8101d6a <HAL_ADC_Start_DMA+0x9e>
 8101d68:	4b33      	ldr	r3, [pc, #204]	; (8101e38 <HAL_ADC_Start_DMA+0x16c>)
 8101d6a:	68fa      	ldr	r2, [r7, #12]
 8101d6c:	6812      	ldr	r2, [r2, #0]
 8101d6e:	4293      	cmp	r3, r2
 8101d70:	d002      	beq.n	8101d78 <HAL_ADC_Start_DMA+0xac>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8101d72:	693b      	ldr	r3, [r7, #16]
 8101d74:	2b00      	cmp	r3, #0
 8101d76:	d105      	bne.n	8101d84 <HAL_ADC_Start_DMA+0xb8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8101d78:	68fb      	ldr	r3, [r7, #12]
 8101d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101d7c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8101d80:	68fb      	ldr	r3, [r7, #12]
 8101d82:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8101d84:	68fb      	ldr	r3, [r7, #12]
 8101d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101d88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8101d8c:	2b00      	cmp	r3, #0
 8101d8e:	d006      	beq.n	8101d9e <HAL_ADC_Start_DMA+0xd2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8101d90:	68fb      	ldr	r3, [r7, #12]
 8101d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101d94:	f023 0206 	bic.w	r2, r3, #6
 8101d98:	68fb      	ldr	r3, [r7, #12]
 8101d9a:	659a      	str	r2, [r3, #88]	; 0x58
 8101d9c:	e002      	b.n	8101da4 <HAL_ADC_Start_DMA+0xd8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8101d9e:	68fb      	ldr	r3, [r7, #12]
 8101da0:	2200      	movs	r2, #0
 8101da2:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8101da4:	68fb      	ldr	r3, [r7, #12]
 8101da6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8101da8:	4a27      	ldr	r2, [pc, #156]	; (8101e48 <HAL_ADC_Start_DMA+0x17c>)
 8101daa:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8101dac:	68fb      	ldr	r3, [r7, #12]
 8101dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8101db0:	4a26      	ldr	r2, [pc, #152]	; (8101e4c <HAL_ADC_Start_DMA+0x180>)
 8101db2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8101db4:	68fb      	ldr	r3, [r7, #12]
 8101db6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8101db8:	4a25      	ldr	r2, [pc, #148]	; (8101e50 <HAL_ADC_Start_DMA+0x184>)
 8101dba:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8101dbc:	68fb      	ldr	r3, [r7, #12]
 8101dbe:	681b      	ldr	r3, [r3, #0]
 8101dc0:	221c      	movs	r2, #28
 8101dc2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8101dc4:	68fb      	ldr	r3, [r7, #12]
 8101dc6:	2200      	movs	r2, #0
 8101dc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8101dcc:	68fb      	ldr	r3, [r7, #12]
 8101dce:	681b      	ldr	r3, [r3, #0]
 8101dd0:	685a      	ldr	r2, [r3, #4]
 8101dd2:	68fb      	ldr	r3, [r7, #12]
 8101dd4:	681b      	ldr	r3, [r3, #0]
 8101dd6:	f042 0210 	orr.w	r2, r2, #16
 8101dda:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8101ddc:	68fb      	ldr	r3, [r7, #12]
 8101dde:	681a      	ldr	r2, [r3, #0]
 8101de0:	68fb      	ldr	r3, [r7, #12]
 8101de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101de4:	4619      	mov	r1, r3
 8101de6:	4610      	mov	r0, r2
 8101de8:	f7ff fc89 	bl	81016fe <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8101dec:	68fb      	ldr	r3, [r7, #12]
 8101dee:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8101df0:	68fb      	ldr	r3, [r7, #12]
 8101df2:	681b      	ldr	r3, [r3, #0]
 8101df4:	3340      	adds	r3, #64	; 0x40
 8101df6:	4619      	mov	r1, r3
 8101df8:	68ba      	ldr	r2, [r7, #8]
 8101dfa:	687b      	ldr	r3, [r7, #4]
 8101dfc:	f001 fc0e 	bl	810361c <HAL_DMA_Start_IT>
 8101e00:	4603      	mov	r3, r0
 8101e02:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8101e04:	68fb      	ldr	r3, [r7, #12]
 8101e06:	681b      	ldr	r3, [r3, #0]
 8101e08:	4618      	mov	r0, r3
 8101e0a:	f7ff fd85 	bl	8101918 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8101e0e:	e00d      	b.n	8101e2c <HAL_ADC_Start_DMA+0x160>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8101e10:	68fb      	ldr	r3, [r7, #12]
 8101e12:	2200      	movs	r2, #0
 8101e14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8101e18:	e008      	b.n	8101e2c <HAL_ADC_Start_DMA+0x160>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8101e1a:	2301      	movs	r3, #1
 8101e1c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8101e1e:	68fb      	ldr	r3, [r7, #12]
 8101e20:	2200      	movs	r2, #0
 8101e22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8101e26:	e001      	b.n	8101e2c <HAL_ADC_Start_DMA+0x160>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8101e28:	2302      	movs	r3, #2
 8101e2a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8101e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8101e2e:	4618      	mov	r0, r3
 8101e30:	3718      	adds	r7, #24
 8101e32:	46bd      	mov	sp, r7
 8101e34:	bd80      	pop	{r7, pc}
 8101e36:	bf00      	nop
 8101e38:	40022000 	.word	0x40022000
 8101e3c:	40022100 	.word	0x40022100
 8101e40:	40022300 	.word	0x40022300
 8101e44:	58026300 	.word	0x58026300
 8101e48:	08102703 	.word	0x08102703
 8101e4c:	081027db 	.word	0x081027db
 8101e50:	081027f7 	.word	0x081027f7

08101e54 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8101e54:	b480      	push	{r7}
 8101e56:	b083      	sub	sp, #12
 8101e58:	af00      	add	r7, sp, #0
 8101e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8101e5c:	bf00      	nop
 8101e5e:	370c      	adds	r7, #12
 8101e60:	46bd      	mov	sp, r7
 8101e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e66:	4770      	bx	lr

08101e68 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8101e68:	b480      	push	{r7}
 8101e6a:	b083      	sub	sp, #12
 8101e6c:	af00      	add	r7, sp, #0
 8101e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8101e70:	bf00      	nop
 8101e72:	370c      	adds	r7, #12
 8101e74:	46bd      	mov	sp, r7
 8101e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e7a:	4770      	bx	lr

08101e7c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8101e7c:	b480      	push	{r7}
 8101e7e:	b083      	sub	sp, #12
 8101e80:	af00      	add	r7, sp, #0
 8101e82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8101e84:	bf00      	nop
 8101e86:	370c      	adds	r7, #12
 8101e88:	46bd      	mov	sp, r7
 8101e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e8e:	4770      	bx	lr

08101e90 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8101e90:	b590      	push	{r4, r7, lr}
 8101e92:	b0a1      	sub	sp, #132	; 0x84
 8101e94:	af00      	add	r7, sp, #0
 8101e96:	6078      	str	r0, [r7, #4]
 8101e98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8101e9a:	2300      	movs	r3, #0
 8101e9c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8101ea0:	2300      	movs	r3, #0
 8101ea2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8101ea4:	683b      	ldr	r3, [r7, #0]
 8101ea6:	68db      	ldr	r3, [r3, #12]
 8101ea8:	4a9d      	ldr	r2, [pc, #628]	; (8102120 <HAL_ADC_ConfigChannel+0x290>)
 8101eaa:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8101eac:	687b      	ldr	r3, [r7, #4]
 8101eae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8101eb2:	2b01      	cmp	r3, #1
 8101eb4:	d101      	bne.n	8101eba <HAL_ADC_ConfigChannel+0x2a>
 8101eb6:	2302      	movs	r3, #2
 8101eb8:	e321      	b.n	81024fe <HAL_ADC_ConfigChannel+0x66e>
 8101eba:	687b      	ldr	r3, [r7, #4]
 8101ebc:	2201      	movs	r2, #1
 8101ebe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8101ec2:	687b      	ldr	r3, [r7, #4]
 8101ec4:	681b      	ldr	r3, [r3, #0]
 8101ec6:	4618      	mov	r0, r3
 8101ec8:	f7ff fd3a 	bl	8101940 <LL_ADC_REG_IsConversionOngoing>
 8101ecc:	4603      	mov	r3, r0
 8101ece:	2b00      	cmp	r3, #0
 8101ed0:	f040 8306 	bne.w	81024e0 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8101ed4:	683b      	ldr	r3, [r7, #0]
 8101ed6:	681b      	ldr	r3, [r3, #0]
 8101ed8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8101edc:	2b00      	cmp	r3, #0
 8101ede:	d108      	bne.n	8101ef2 <HAL_ADC_ConfigChannel+0x62>
 8101ee0:	683b      	ldr	r3, [r7, #0]
 8101ee2:	681b      	ldr	r3, [r3, #0]
 8101ee4:	0e9b      	lsrs	r3, r3, #26
 8101ee6:	f003 031f 	and.w	r3, r3, #31
 8101eea:	2201      	movs	r2, #1
 8101eec:	fa02 f303 	lsl.w	r3, r2, r3
 8101ef0:	e016      	b.n	8101f20 <HAL_ADC_ConfigChannel+0x90>
 8101ef2:	683b      	ldr	r3, [r7, #0]
 8101ef4:	681b      	ldr	r3, [r3, #0]
 8101ef6:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8101ef8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8101efa:	fa93 f3a3 	rbit	r3, r3
 8101efe:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8101f00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8101f02:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8101f04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8101f06:	2b00      	cmp	r3, #0
 8101f08:	d101      	bne.n	8101f0e <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8101f0a:	2320      	movs	r3, #32
 8101f0c:	e003      	b.n	8101f16 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8101f0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8101f10:	fab3 f383 	clz	r3, r3
 8101f14:	b2db      	uxtb	r3, r3
 8101f16:	f003 031f 	and.w	r3, r3, #31
 8101f1a:	2201      	movs	r2, #1
 8101f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8101f20:	687a      	ldr	r2, [r7, #4]
 8101f22:	6812      	ldr	r2, [r2, #0]
 8101f24:	69d1      	ldr	r1, [r2, #28]
 8101f26:	687a      	ldr	r2, [r7, #4]
 8101f28:	6812      	ldr	r2, [r2, #0]
 8101f2a:	430b      	orrs	r3, r1
 8101f2c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8101f2e:	687b      	ldr	r3, [r7, #4]
 8101f30:	6818      	ldr	r0, [r3, #0]
 8101f32:	683b      	ldr	r3, [r7, #0]
 8101f34:	6859      	ldr	r1, [r3, #4]
 8101f36:	683b      	ldr	r3, [r7, #0]
 8101f38:	681b      	ldr	r3, [r3, #0]
 8101f3a:	461a      	mov	r2, r3
 8101f3c:	f7ff fbb3 	bl	81016a6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8101f40:	687b      	ldr	r3, [r7, #4]
 8101f42:	681b      	ldr	r3, [r3, #0]
 8101f44:	4618      	mov	r0, r3
 8101f46:	f7ff fcfb 	bl	8101940 <LL_ADC_REG_IsConversionOngoing>
 8101f4a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8101f4c:	687b      	ldr	r3, [r7, #4]
 8101f4e:	681b      	ldr	r3, [r3, #0]
 8101f50:	4618      	mov	r0, r3
 8101f52:	f7ff fd08 	bl	8101966 <LL_ADC_INJ_IsConversionOngoing>
 8101f56:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8101f58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8101f5a:	2b00      	cmp	r3, #0
 8101f5c:	f040 80b3 	bne.w	81020c6 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8101f60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8101f62:	2b00      	cmp	r3, #0
 8101f64:	f040 80af 	bne.w	81020c6 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8101f68:	687b      	ldr	r3, [r7, #4]
 8101f6a:	6818      	ldr	r0, [r3, #0]
 8101f6c:	683b      	ldr	r3, [r7, #0]
 8101f6e:	6819      	ldr	r1, [r3, #0]
 8101f70:	683b      	ldr	r3, [r7, #0]
 8101f72:	689b      	ldr	r3, [r3, #8]
 8101f74:	461a      	mov	r2, r3
 8101f76:	f7ff fbd5 	bl	8101724 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8101f7a:	4b6a      	ldr	r3, [pc, #424]	; (8102124 <HAL_ADC_ConfigChannel+0x294>)
 8101f7c:	681b      	ldr	r3, [r3, #0]
 8101f7e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8101f82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8101f86:	d10b      	bne.n	8101fa0 <HAL_ADC_ConfigChannel+0x110>
 8101f88:	683b      	ldr	r3, [r7, #0]
 8101f8a:	695a      	ldr	r2, [r3, #20]
 8101f8c:	687b      	ldr	r3, [r7, #4]
 8101f8e:	681b      	ldr	r3, [r3, #0]
 8101f90:	68db      	ldr	r3, [r3, #12]
 8101f92:	089b      	lsrs	r3, r3, #2
 8101f94:	f003 0307 	and.w	r3, r3, #7
 8101f98:	005b      	lsls	r3, r3, #1
 8101f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8101f9e:	e01d      	b.n	8101fdc <HAL_ADC_ConfigChannel+0x14c>
 8101fa0:	687b      	ldr	r3, [r7, #4]
 8101fa2:	681b      	ldr	r3, [r3, #0]
 8101fa4:	68db      	ldr	r3, [r3, #12]
 8101fa6:	f003 0310 	and.w	r3, r3, #16
 8101faa:	2b00      	cmp	r3, #0
 8101fac:	d10b      	bne.n	8101fc6 <HAL_ADC_ConfigChannel+0x136>
 8101fae:	683b      	ldr	r3, [r7, #0]
 8101fb0:	695a      	ldr	r2, [r3, #20]
 8101fb2:	687b      	ldr	r3, [r7, #4]
 8101fb4:	681b      	ldr	r3, [r3, #0]
 8101fb6:	68db      	ldr	r3, [r3, #12]
 8101fb8:	089b      	lsrs	r3, r3, #2
 8101fba:	f003 0307 	and.w	r3, r3, #7
 8101fbe:	005b      	lsls	r3, r3, #1
 8101fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8101fc4:	e00a      	b.n	8101fdc <HAL_ADC_ConfigChannel+0x14c>
 8101fc6:	683b      	ldr	r3, [r7, #0]
 8101fc8:	695a      	ldr	r2, [r3, #20]
 8101fca:	687b      	ldr	r3, [r7, #4]
 8101fcc:	681b      	ldr	r3, [r3, #0]
 8101fce:	68db      	ldr	r3, [r3, #12]
 8101fd0:	089b      	lsrs	r3, r3, #2
 8101fd2:	f003 0304 	and.w	r3, r3, #4
 8101fd6:	005b      	lsls	r3, r3, #1
 8101fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8101fdc:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8101fde:	683b      	ldr	r3, [r7, #0]
 8101fe0:	691b      	ldr	r3, [r3, #16]
 8101fe2:	2b04      	cmp	r3, #4
 8101fe4:	d027      	beq.n	8102036 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8101fe6:	687b      	ldr	r3, [r7, #4]
 8101fe8:	6818      	ldr	r0, [r3, #0]
 8101fea:	683b      	ldr	r3, [r7, #0]
 8101fec:	6919      	ldr	r1, [r3, #16]
 8101fee:	683b      	ldr	r3, [r7, #0]
 8101ff0:	681a      	ldr	r2, [r3, #0]
 8101ff2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8101ff4:	f7ff faf0 	bl	81015d8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8101ff8:	687b      	ldr	r3, [r7, #4]
 8101ffa:	6818      	ldr	r0, [r3, #0]
 8101ffc:	683b      	ldr	r3, [r7, #0]
 8101ffe:	6919      	ldr	r1, [r3, #16]
 8102000:	683b      	ldr	r3, [r7, #0]
 8102002:	7e5b      	ldrb	r3, [r3, #25]
 8102004:	2b01      	cmp	r3, #1
 8102006:	d102      	bne.n	810200e <HAL_ADC_ConfigChannel+0x17e>
 8102008:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810200c:	e000      	b.n	8102010 <HAL_ADC_ConfigChannel+0x180>
 810200e:	2300      	movs	r3, #0
 8102010:	461a      	mov	r2, r3
 8102012:	f7ff fb1a 	bl	810164a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8102016:	687b      	ldr	r3, [r7, #4]
 8102018:	6818      	ldr	r0, [r3, #0]
 810201a:	683b      	ldr	r3, [r7, #0]
 810201c:	6919      	ldr	r1, [r3, #16]
 810201e:	683b      	ldr	r3, [r7, #0]
 8102020:	7e1b      	ldrb	r3, [r3, #24]
 8102022:	2b01      	cmp	r3, #1
 8102024:	d102      	bne.n	810202c <HAL_ADC_ConfigChannel+0x19c>
 8102026:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810202a:	e000      	b.n	810202e <HAL_ADC_ConfigChannel+0x19e>
 810202c:	2300      	movs	r3, #0
 810202e:	461a      	mov	r2, r3
 8102030:	f7ff faf2 	bl	8101618 <LL_ADC_SetDataRightShift>
 8102034:	e047      	b.n	81020c6 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102036:	687b      	ldr	r3, [r7, #4]
 8102038:	681b      	ldr	r3, [r3, #0]
 810203a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810203c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102040:	683b      	ldr	r3, [r7, #0]
 8102042:	681b      	ldr	r3, [r3, #0]
 8102044:	069b      	lsls	r3, r3, #26
 8102046:	429a      	cmp	r2, r3
 8102048:	d107      	bne.n	810205a <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 810204a:	687b      	ldr	r3, [r7, #4]
 810204c:	681b      	ldr	r3, [r3, #0]
 810204e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8102050:	687b      	ldr	r3, [r7, #4]
 8102052:	681b      	ldr	r3, [r3, #0]
 8102054:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102058:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810205a:	687b      	ldr	r3, [r7, #4]
 810205c:	681b      	ldr	r3, [r3, #0]
 810205e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102060:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102064:	683b      	ldr	r3, [r7, #0]
 8102066:	681b      	ldr	r3, [r3, #0]
 8102068:	069b      	lsls	r3, r3, #26
 810206a:	429a      	cmp	r2, r3
 810206c:	d107      	bne.n	810207e <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 810206e:	687b      	ldr	r3, [r7, #4]
 8102070:	681b      	ldr	r3, [r3, #0]
 8102072:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8102074:	687b      	ldr	r3, [r7, #4]
 8102076:	681b      	ldr	r3, [r3, #0]
 8102078:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 810207c:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810207e:	687b      	ldr	r3, [r7, #4]
 8102080:	681b      	ldr	r3, [r3, #0]
 8102082:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102084:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102088:	683b      	ldr	r3, [r7, #0]
 810208a:	681b      	ldr	r3, [r3, #0]
 810208c:	069b      	lsls	r3, r3, #26
 810208e:	429a      	cmp	r2, r3
 8102090:	d107      	bne.n	81020a2 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8102092:	687b      	ldr	r3, [r7, #4]
 8102094:	681b      	ldr	r3, [r3, #0]
 8102096:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8102098:	687b      	ldr	r3, [r7, #4]
 810209a:	681b      	ldr	r3, [r3, #0]
 810209c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81020a0:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 81020a2:	687b      	ldr	r3, [r7, #4]
 81020a4:	681b      	ldr	r3, [r3, #0]
 81020a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81020a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81020ac:	683b      	ldr	r3, [r7, #0]
 81020ae:	681b      	ldr	r3, [r3, #0]
 81020b0:	069b      	lsls	r3, r3, #26
 81020b2:	429a      	cmp	r2, r3
 81020b4:	d107      	bne.n	81020c6 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 81020b6:	687b      	ldr	r3, [r7, #4]
 81020b8:	681b      	ldr	r3, [r3, #0]
 81020ba:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 81020bc:	687b      	ldr	r3, [r7, #4]
 81020be:	681b      	ldr	r3, [r3, #0]
 81020c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81020c4:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81020c6:	687b      	ldr	r3, [r7, #4]
 81020c8:	681b      	ldr	r3, [r3, #0]
 81020ca:	4618      	mov	r0, r3
 81020cc:	f7ff fbfe 	bl	81018cc <LL_ADC_IsEnabled>
 81020d0:	4603      	mov	r3, r0
 81020d2:	2b00      	cmp	r3, #0
 81020d4:	f040 820d 	bne.w	81024f2 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 81020d8:	687b      	ldr	r3, [r7, #4]
 81020da:	6818      	ldr	r0, [r3, #0]
 81020dc:	683b      	ldr	r3, [r7, #0]
 81020de:	6819      	ldr	r1, [r3, #0]
 81020e0:	683b      	ldr	r3, [r7, #0]
 81020e2:	68db      	ldr	r3, [r3, #12]
 81020e4:	461a      	mov	r2, r3
 81020e6:	f7ff fb49 	bl	810177c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 81020ea:	683b      	ldr	r3, [r7, #0]
 81020ec:	68db      	ldr	r3, [r3, #12]
 81020ee:	4a0c      	ldr	r2, [pc, #48]	; (8102120 <HAL_ADC_ConfigChannel+0x290>)
 81020f0:	4293      	cmp	r3, r2
 81020f2:	f040 8133 	bne.w	810235c <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 81020f6:	687b      	ldr	r3, [r7, #4]
 81020f8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 81020fa:	683b      	ldr	r3, [r7, #0]
 81020fc:	681b      	ldr	r3, [r3, #0]
 81020fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102102:	2b00      	cmp	r3, #0
 8102104:	d110      	bne.n	8102128 <HAL_ADC_ConfigChannel+0x298>
 8102106:	683b      	ldr	r3, [r7, #0]
 8102108:	681b      	ldr	r3, [r3, #0]
 810210a:	0e9b      	lsrs	r3, r3, #26
 810210c:	3301      	adds	r3, #1
 810210e:	f003 031f 	and.w	r3, r3, #31
 8102112:	2b09      	cmp	r3, #9
 8102114:	bf94      	ite	ls
 8102116:	2301      	movls	r3, #1
 8102118:	2300      	movhi	r3, #0
 810211a:	b2db      	uxtb	r3, r3
 810211c:	e01e      	b.n	810215c <HAL_ADC_ConfigChannel+0x2cc>
 810211e:	bf00      	nop
 8102120:	47ff0000 	.word	0x47ff0000
 8102124:	5c001000 	.word	0x5c001000
 8102128:	683b      	ldr	r3, [r7, #0]
 810212a:	681b      	ldr	r3, [r3, #0]
 810212c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810212e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8102130:	fa93 f3a3 	rbit	r3, r3
 8102134:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8102136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8102138:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 810213a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 810213c:	2b00      	cmp	r3, #0
 810213e:	d101      	bne.n	8102144 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8102140:	2320      	movs	r3, #32
 8102142:	e003      	b.n	810214c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8102144:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102146:	fab3 f383 	clz	r3, r3
 810214a:	b2db      	uxtb	r3, r3
 810214c:	3301      	adds	r3, #1
 810214e:	f003 031f 	and.w	r3, r3, #31
 8102152:	2b09      	cmp	r3, #9
 8102154:	bf94      	ite	ls
 8102156:	2301      	movls	r3, #1
 8102158:	2300      	movhi	r3, #0
 810215a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 810215c:	2b00      	cmp	r3, #0
 810215e:	d079      	beq.n	8102254 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102160:	683b      	ldr	r3, [r7, #0]
 8102162:	681b      	ldr	r3, [r3, #0]
 8102164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102168:	2b00      	cmp	r3, #0
 810216a:	d107      	bne.n	810217c <HAL_ADC_ConfigChannel+0x2ec>
 810216c:	683b      	ldr	r3, [r7, #0]
 810216e:	681b      	ldr	r3, [r3, #0]
 8102170:	0e9b      	lsrs	r3, r3, #26
 8102172:	3301      	adds	r3, #1
 8102174:	069b      	lsls	r3, r3, #26
 8102176:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 810217a:	e015      	b.n	81021a8 <HAL_ADC_ConfigChannel+0x318>
 810217c:	683b      	ldr	r3, [r7, #0]
 810217e:	681b      	ldr	r3, [r3, #0]
 8102180:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8102184:	fa93 f3a3 	rbit	r3, r3
 8102188:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 810218a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 810218c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 810218e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102190:	2b00      	cmp	r3, #0
 8102192:	d101      	bne.n	8102198 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8102194:	2320      	movs	r3, #32
 8102196:	e003      	b.n	81021a0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8102198:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810219a:	fab3 f383 	clz	r3, r3
 810219e:	b2db      	uxtb	r3, r3
 81021a0:	3301      	adds	r3, #1
 81021a2:	069b      	lsls	r3, r3, #26
 81021a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81021a8:	683b      	ldr	r3, [r7, #0]
 81021aa:	681b      	ldr	r3, [r3, #0]
 81021ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81021b0:	2b00      	cmp	r3, #0
 81021b2:	d109      	bne.n	81021c8 <HAL_ADC_ConfigChannel+0x338>
 81021b4:	683b      	ldr	r3, [r7, #0]
 81021b6:	681b      	ldr	r3, [r3, #0]
 81021b8:	0e9b      	lsrs	r3, r3, #26
 81021ba:	3301      	adds	r3, #1
 81021bc:	f003 031f 	and.w	r3, r3, #31
 81021c0:	2101      	movs	r1, #1
 81021c2:	fa01 f303 	lsl.w	r3, r1, r3
 81021c6:	e017      	b.n	81021f8 <HAL_ADC_ConfigChannel+0x368>
 81021c8:	683b      	ldr	r3, [r7, #0]
 81021ca:	681b      	ldr	r3, [r3, #0]
 81021cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81021ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81021d0:	fa93 f3a3 	rbit	r3, r3
 81021d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 81021d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81021d8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 81021da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81021dc:	2b00      	cmp	r3, #0
 81021de:	d101      	bne.n	81021e4 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 81021e0:	2320      	movs	r3, #32
 81021e2:	e003      	b.n	81021ec <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 81021e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81021e6:	fab3 f383 	clz	r3, r3
 81021ea:	b2db      	uxtb	r3, r3
 81021ec:	3301      	adds	r3, #1
 81021ee:	f003 031f 	and.w	r3, r3, #31
 81021f2:	2101      	movs	r1, #1
 81021f4:	fa01 f303 	lsl.w	r3, r1, r3
 81021f8:	ea42 0103 	orr.w	r1, r2, r3
 81021fc:	683b      	ldr	r3, [r7, #0]
 81021fe:	681b      	ldr	r3, [r3, #0]
 8102200:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102204:	2b00      	cmp	r3, #0
 8102206:	d10a      	bne.n	810221e <HAL_ADC_ConfigChannel+0x38e>
 8102208:	683b      	ldr	r3, [r7, #0]
 810220a:	681b      	ldr	r3, [r3, #0]
 810220c:	0e9b      	lsrs	r3, r3, #26
 810220e:	3301      	adds	r3, #1
 8102210:	f003 021f 	and.w	r2, r3, #31
 8102214:	4613      	mov	r3, r2
 8102216:	005b      	lsls	r3, r3, #1
 8102218:	4413      	add	r3, r2
 810221a:	051b      	lsls	r3, r3, #20
 810221c:	e018      	b.n	8102250 <HAL_ADC_ConfigChannel+0x3c0>
 810221e:	683b      	ldr	r3, [r7, #0]
 8102220:	681b      	ldr	r3, [r3, #0]
 8102222:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102226:	fa93 f3a3 	rbit	r3, r3
 810222a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 810222c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810222e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8102230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102232:	2b00      	cmp	r3, #0
 8102234:	d101      	bne.n	810223a <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8102236:	2320      	movs	r3, #32
 8102238:	e003      	b.n	8102242 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 810223a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810223c:	fab3 f383 	clz	r3, r3
 8102240:	b2db      	uxtb	r3, r3
 8102242:	3301      	adds	r3, #1
 8102244:	f003 021f 	and.w	r2, r3, #31
 8102248:	4613      	mov	r3, r2
 810224a:	005b      	lsls	r3, r3, #1
 810224c:	4413      	add	r3, r2
 810224e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102250:	430b      	orrs	r3, r1
 8102252:	e07e      	b.n	8102352 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102254:	683b      	ldr	r3, [r7, #0]
 8102256:	681b      	ldr	r3, [r3, #0]
 8102258:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810225c:	2b00      	cmp	r3, #0
 810225e:	d107      	bne.n	8102270 <HAL_ADC_ConfigChannel+0x3e0>
 8102260:	683b      	ldr	r3, [r7, #0]
 8102262:	681b      	ldr	r3, [r3, #0]
 8102264:	0e9b      	lsrs	r3, r3, #26
 8102266:	3301      	adds	r3, #1
 8102268:	069b      	lsls	r3, r3, #26
 810226a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 810226e:	e015      	b.n	810229c <HAL_ADC_ConfigChannel+0x40c>
 8102270:	683b      	ldr	r3, [r7, #0]
 8102272:	681b      	ldr	r3, [r3, #0]
 8102274:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102278:	fa93 f3a3 	rbit	r3, r3
 810227c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 810227e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102280:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8102282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102284:	2b00      	cmp	r3, #0
 8102286:	d101      	bne.n	810228c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8102288:	2320      	movs	r3, #32
 810228a:	e003      	b.n	8102294 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 810228c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810228e:	fab3 f383 	clz	r3, r3
 8102292:	b2db      	uxtb	r3, r3
 8102294:	3301      	adds	r3, #1
 8102296:	069b      	lsls	r3, r3, #26
 8102298:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 810229c:	683b      	ldr	r3, [r7, #0]
 810229e:	681b      	ldr	r3, [r3, #0]
 81022a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81022a4:	2b00      	cmp	r3, #0
 81022a6:	d109      	bne.n	81022bc <HAL_ADC_ConfigChannel+0x42c>
 81022a8:	683b      	ldr	r3, [r7, #0]
 81022aa:	681b      	ldr	r3, [r3, #0]
 81022ac:	0e9b      	lsrs	r3, r3, #26
 81022ae:	3301      	adds	r3, #1
 81022b0:	f003 031f 	and.w	r3, r3, #31
 81022b4:	2101      	movs	r1, #1
 81022b6:	fa01 f303 	lsl.w	r3, r1, r3
 81022ba:	e017      	b.n	81022ec <HAL_ADC_ConfigChannel+0x45c>
 81022bc:	683b      	ldr	r3, [r7, #0]
 81022be:	681b      	ldr	r3, [r3, #0]
 81022c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81022c2:	69fb      	ldr	r3, [r7, #28]
 81022c4:	fa93 f3a3 	rbit	r3, r3
 81022c8:	61bb      	str	r3, [r7, #24]
  return result;
 81022ca:	69bb      	ldr	r3, [r7, #24]
 81022cc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 81022ce:	6a3b      	ldr	r3, [r7, #32]
 81022d0:	2b00      	cmp	r3, #0
 81022d2:	d101      	bne.n	81022d8 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 81022d4:	2320      	movs	r3, #32
 81022d6:	e003      	b.n	81022e0 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 81022d8:	6a3b      	ldr	r3, [r7, #32]
 81022da:	fab3 f383 	clz	r3, r3
 81022de:	b2db      	uxtb	r3, r3
 81022e0:	3301      	adds	r3, #1
 81022e2:	f003 031f 	and.w	r3, r3, #31
 81022e6:	2101      	movs	r1, #1
 81022e8:	fa01 f303 	lsl.w	r3, r1, r3
 81022ec:	ea42 0103 	orr.w	r1, r2, r3
 81022f0:	683b      	ldr	r3, [r7, #0]
 81022f2:	681b      	ldr	r3, [r3, #0]
 81022f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81022f8:	2b00      	cmp	r3, #0
 81022fa:	d10d      	bne.n	8102318 <HAL_ADC_ConfigChannel+0x488>
 81022fc:	683b      	ldr	r3, [r7, #0]
 81022fe:	681b      	ldr	r3, [r3, #0]
 8102300:	0e9b      	lsrs	r3, r3, #26
 8102302:	3301      	adds	r3, #1
 8102304:	f003 021f 	and.w	r2, r3, #31
 8102308:	4613      	mov	r3, r2
 810230a:	005b      	lsls	r3, r3, #1
 810230c:	4413      	add	r3, r2
 810230e:	3b1e      	subs	r3, #30
 8102310:	051b      	lsls	r3, r3, #20
 8102312:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102316:	e01b      	b.n	8102350 <HAL_ADC_ConfigChannel+0x4c0>
 8102318:	683b      	ldr	r3, [r7, #0]
 810231a:	681b      	ldr	r3, [r3, #0]
 810231c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810231e:	693b      	ldr	r3, [r7, #16]
 8102320:	fa93 f3a3 	rbit	r3, r3
 8102324:	60fb      	str	r3, [r7, #12]
  return result;
 8102326:	68fb      	ldr	r3, [r7, #12]
 8102328:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 810232a:	697b      	ldr	r3, [r7, #20]
 810232c:	2b00      	cmp	r3, #0
 810232e:	d101      	bne.n	8102334 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8102330:	2320      	movs	r3, #32
 8102332:	e003      	b.n	810233c <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8102334:	697b      	ldr	r3, [r7, #20]
 8102336:	fab3 f383 	clz	r3, r3
 810233a:	b2db      	uxtb	r3, r3
 810233c:	3301      	adds	r3, #1
 810233e:	f003 021f 	and.w	r2, r3, #31
 8102342:	4613      	mov	r3, r2
 8102344:	005b      	lsls	r3, r3, #1
 8102346:	4413      	add	r3, r2
 8102348:	3b1e      	subs	r3, #30
 810234a:	051b      	lsls	r3, r3, #20
 810234c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102350:	430b      	orrs	r3, r1
 8102352:	683a      	ldr	r2, [r7, #0]
 8102354:	6892      	ldr	r2, [r2, #8]
 8102356:	4619      	mov	r1, r3
 8102358:	f7ff f9e4 	bl	8101724 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 810235c:	683b      	ldr	r3, [r7, #0]
 810235e:	681b      	ldr	r3, [r3, #0]
 8102360:	2b00      	cmp	r3, #0
 8102362:	f280 80c6 	bge.w	81024f2 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102366:	687b      	ldr	r3, [r7, #4]
 8102368:	681b      	ldr	r3, [r3, #0]
 810236a:	4a67      	ldr	r2, [pc, #412]	; (8102508 <HAL_ADC_ConfigChannel+0x678>)
 810236c:	4293      	cmp	r3, r2
 810236e:	d004      	beq.n	810237a <HAL_ADC_ConfigChannel+0x4ea>
 8102370:	687b      	ldr	r3, [r7, #4]
 8102372:	681b      	ldr	r3, [r3, #0]
 8102374:	4a65      	ldr	r2, [pc, #404]	; (810250c <HAL_ADC_ConfigChannel+0x67c>)
 8102376:	4293      	cmp	r3, r2
 8102378:	d101      	bne.n	810237e <HAL_ADC_ConfigChannel+0x4ee>
 810237a:	4b65      	ldr	r3, [pc, #404]	; (8102510 <HAL_ADC_ConfigChannel+0x680>)
 810237c:	e000      	b.n	8102380 <HAL_ADC_ConfigChannel+0x4f0>
 810237e:	4b65      	ldr	r3, [pc, #404]	; (8102514 <HAL_ADC_ConfigChannel+0x684>)
 8102380:	4618      	mov	r0, r3
 8102382:	f7ff f91b 	bl	81015bc <LL_ADC_GetCommonPathInternalCh>
 8102386:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102388:	687b      	ldr	r3, [r7, #4]
 810238a:	681b      	ldr	r3, [r3, #0]
 810238c:	4a5e      	ldr	r2, [pc, #376]	; (8102508 <HAL_ADC_ConfigChannel+0x678>)
 810238e:	4293      	cmp	r3, r2
 8102390:	d004      	beq.n	810239c <HAL_ADC_ConfigChannel+0x50c>
 8102392:	687b      	ldr	r3, [r7, #4]
 8102394:	681b      	ldr	r3, [r3, #0]
 8102396:	4a5d      	ldr	r2, [pc, #372]	; (810250c <HAL_ADC_ConfigChannel+0x67c>)
 8102398:	4293      	cmp	r3, r2
 810239a:	d10e      	bne.n	81023ba <HAL_ADC_ConfigChannel+0x52a>
 810239c:	485a      	ldr	r0, [pc, #360]	; (8102508 <HAL_ADC_ConfigChannel+0x678>)
 810239e:	f7ff fa95 	bl	81018cc <LL_ADC_IsEnabled>
 81023a2:	4604      	mov	r4, r0
 81023a4:	4859      	ldr	r0, [pc, #356]	; (810250c <HAL_ADC_ConfigChannel+0x67c>)
 81023a6:	f7ff fa91 	bl	81018cc <LL_ADC_IsEnabled>
 81023aa:	4603      	mov	r3, r0
 81023ac:	4323      	orrs	r3, r4
 81023ae:	2b00      	cmp	r3, #0
 81023b0:	bf0c      	ite	eq
 81023b2:	2301      	moveq	r3, #1
 81023b4:	2300      	movne	r3, #0
 81023b6:	b2db      	uxtb	r3, r3
 81023b8:	e008      	b.n	81023cc <HAL_ADC_ConfigChannel+0x53c>
 81023ba:	4857      	ldr	r0, [pc, #348]	; (8102518 <HAL_ADC_ConfigChannel+0x688>)
 81023bc:	f7ff fa86 	bl	81018cc <LL_ADC_IsEnabled>
 81023c0:	4603      	mov	r3, r0
 81023c2:	2b00      	cmp	r3, #0
 81023c4:	bf0c      	ite	eq
 81023c6:	2301      	moveq	r3, #1
 81023c8:	2300      	movne	r3, #0
 81023ca:	b2db      	uxtb	r3, r3
 81023cc:	2b00      	cmp	r3, #0
 81023ce:	d07d      	beq.n	81024cc <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 81023d0:	683b      	ldr	r3, [r7, #0]
 81023d2:	681b      	ldr	r3, [r3, #0]
 81023d4:	4a51      	ldr	r2, [pc, #324]	; (810251c <HAL_ADC_ConfigChannel+0x68c>)
 81023d6:	4293      	cmp	r3, r2
 81023d8:	d130      	bne.n	810243c <HAL_ADC_ConfigChannel+0x5ac>
 81023da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81023dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 81023e0:	2b00      	cmp	r3, #0
 81023e2:	d12b      	bne.n	810243c <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 81023e4:	687b      	ldr	r3, [r7, #4]
 81023e6:	681b      	ldr	r3, [r3, #0]
 81023e8:	4a4b      	ldr	r2, [pc, #300]	; (8102518 <HAL_ADC_ConfigChannel+0x688>)
 81023ea:	4293      	cmp	r3, r2
 81023ec:	f040 8081 	bne.w	81024f2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 81023f0:	687b      	ldr	r3, [r7, #4]
 81023f2:	681b      	ldr	r3, [r3, #0]
 81023f4:	4a44      	ldr	r2, [pc, #272]	; (8102508 <HAL_ADC_ConfigChannel+0x678>)
 81023f6:	4293      	cmp	r3, r2
 81023f8:	d004      	beq.n	8102404 <HAL_ADC_ConfigChannel+0x574>
 81023fa:	687b      	ldr	r3, [r7, #4]
 81023fc:	681b      	ldr	r3, [r3, #0]
 81023fe:	4a43      	ldr	r2, [pc, #268]	; (810250c <HAL_ADC_ConfigChannel+0x67c>)
 8102400:	4293      	cmp	r3, r2
 8102402:	d101      	bne.n	8102408 <HAL_ADC_ConfigChannel+0x578>
 8102404:	4a42      	ldr	r2, [pc, #264]	; (8102510 <HAL_ADC_ConfigChannel+0x680>)
 8102406:	e000      	b.n	810240a <HAL_ADC_ConfigChannel+0x57a>
 8102408:	4a42      	ldr	r2, [pc, #264]	; (8102514 <HAL_ADC_ConfigChannel+0x684>)
 810240a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810240c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8102410:	4619      	mov	r1, r3
 8102412:	4610      	mov	r0, r2
 8102414:	f7ff f8bf 	bl	8101596 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102418:	4b41      	ldr	r3, [pc, #260]	; (8102520 <HAL_ADC_ConfigChannel+0x690>)
 810241a:	681b      	ldr	r3, [r3, #0]
 810241c:	099b      	lsrs	r3, r3, #6
 810241e:	4a41      	ldr	r2, [pc, #260]	; (8102524 <HAL_ADC_ConfigChannel+0x694>)
 8102420:	fba2 2303 	umull	r2, r3, r2, r3
 8102424:	099b      	lsrs	r3, r3, #6
 8102426:	3301      	adds	r3, #1
 8102428:	005b      	lsls	r3, r3, #1
 810242a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 810242c:	e002      	b.n	8102434 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 810242e:	68bb      	ldr	r3, [r7, #8]
 8102430:	3b01      	subs	r3, #1
 8102432:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8102434:	68bb      	ldr	r3, [r7, #8]
 8102436:	2b00      	cmp	r3, #0
 8102438:	d1f9      	bne.n	810242e <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 810243a:	e05a      	b.n	81024f2 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 810243c:	683b      	ldr	r3, [r7, #0]
 810243e:	681b      	ldr	r3, [r3, #0]
 8102440:	4a39      	ldr	r2, [pc, #228]	; (8102528 <HAL_ADC_ConfigChannel+0x698>)
 8102442:	4293      	cmp	r3, r2
 8102444:	d11e      	bne.n	8102484 <HAL_ADC_ConfigChannel+0x5f4>
 8102446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102448:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810244c:	2b00      	cmp	r3, #0
 810244e:	d119      	bne.n	8102484 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102450:	687b      	ldr	r3, [r7, #4]
 8102452:	681b      	ldr	r3, [r3, #0]
 8102454:	4a30      	ldr	r2, [pc, #192]	; (8102518 <HAL_ADC_ConfigChannel+0x688>)
 8102456:	4293      	cmp	r3, r2
 8102458:	d14b      	bne.n	81024f2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 810245a:	687b      	ldr	r3, [r7, #4]
 810245c:	681b      	ldr	r3, [r3, #0]
 810245e:	4a2a      	ldr	r2, [pc, #168]	; (8102508 <HAL_ADC_ConfigChannel+0x678>)
 8102460:	4293      	cmp	r3, r2
 8102462:	d004      	beq.n	810246e <HAL_ADC_ConfigChannel+0x5de>
 8102464:	687b      	ldr	r3, [r7, #4]
 8102466:	681b      	ldr	r3, [r3, #0]
 8102468:	4a28      	ldr	r2, [pc, #160]	; (810250c <HAL_ADC_ConfigChannel+0x67c>)
 810246a:	4293      	cmp	r3, r2
 810246c:	d101      	bne.n	8102472 <HAL_ADC_ConfigChannel+0x5e2>
 810246e:	4a28      	ldr	r2, [pc, #160]	; (8102510 <HAL_ADC_ConfigChannel+0x680>)
 8102470:	e000      	b.n	8102474 <HAL_ADC_ConfigChannel+0x5e4>
 8102472:	4a28      	ldr	r2, [pc, #160]	; (8102514 <HAL_ADC_ConfigChannel+0x684>)
 8102474:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102476:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810247a:	4619      	mov	r1, r3
 810247c:	4610      	mov	r0, r2
 810247e:	f7ff f88a 	bl	8101596 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102482:	e036      	b.n	81024f2 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8102484:	683b      	ldr	r3, [r7, #0]
 8102486:	681b      	ldr	r3, [r3, #0]
 8102488:	4a28      	ldr	r2, [pc, #160]	; (810252c <HAL_ADC_ConfigChannel+0x69c>)
 810248a:	4293      	cmp	r3, r2
 810248c:	d131      	bne.n	81024f2 <HAL_ADC_ConfigChannel+0x662>
 810248e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102490:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102494:	2b00      	cmp	r3, #0
 8102496:	d12c      	bne.n	81024f2 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8102498:	687b      	ldr	r3, [r7, #4]
 810249a:	681b      	ldr	r3, [r3, #0]
 810249c:	4a1e      	ldr	r2, [pc, #120]	; (8102518 <HAL_ADC_ConfigChannel+0x688>)
 810249e:	4293      	cmp	r3, r2
 81024a0:	d127      	bne.n	81024f2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 81024a2:	687b      	ldr	r3, [r7, #4]
 81024a4:	681b      	ldr	r3, [r3, #0]
 81024a6:	4a18      	ldr	r2, [pc, #96]	; (8102508 <HAL_ADC_ConfigChannel+0x678>)
 81024a8:	4293      	cmp	r3, r2
 81024aa:	d004      	beq.n	81024b6 <HAL_ADC_ConfigChannel+0x626>
 81024ac:	687b      	ldr	r3, [r7, #4]
 81024ae:	681b      	ldr	r3, [r3, #0]
 81024b0:	4a16      	ldr	r2, [pc, #88]	; (810250c <HAL_ADC_ConfigChannel+0x67c>)
 81024b2:	4293      	cmp	r3, r2
 81024b4:	d101      	bne.n	81024ba <HAL_ADC_ConfigChannel+0x62a>
 81024b6:	4a16      	ldr	r2, [pc, #88]	; (8102510 <HAL_ADC_ConfigChannel+0x680>)
 81024b8:	e000      	b.n	81024bc <HAL_ADC_ConfigChannel+0x62c>
 81024ba:	4a16      	ldr	r2, [pc, #88]	; (8102514 <HAL_ADC_ConfigChannel+0x684>)
 81024bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81024be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81024c2:	4619      	mov	r1, r3
 81024c4:	4610      	mov	r0, r2
 81024c6:	f7ff f866 	bl	8101596 <LL_ADC_SetCommonPathInternalCh>
 81024ca:	e012      	b.n	81024f2 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81024cc:	687b      	ldr	r3, [r7, #4]
 81024ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81024d0:	f043 0220 	orr.w	r2, r3, #32
 81024d4:	687b      	ldr	r3, [r7, #4]
 81024d6:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 81024d8:	2301      	movs	r3, #1
 81024da:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 81024de:	e008      	b.n	81024f2 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81024e0:	687b      	ldr	r3, [r7, #4]
 81024e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81024e4:	f043 0220 	orr.w	r2, r3, #32
 81024e8:	687b      	ldr	r3, [r7, #4]
 81024ea:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 81024ec:	2301      	movs	r3, #1
 81024ee:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81024f2:	687b      	ldr	r3, [r7, #4]
 81024f4:	2200      	movs	r2, #0
 81024f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 81024fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 81024fe:	4618      	mov	r0, r3
 8102500:	3784      	adds	r7, #132	; 0x84
 8102502:	46bd      	mov	sp, r7
 8102504:	bd90      	pop	{r4, r7, pc}
 8102506:	bf00      	nop
 8102508:	40022000 	.word	0x40022000
 810250c:	40022100 	.word	0x40022100
 8102510:	40022300 	.word	0x40022300
 8102514:	58026300 	.word	0x58026300
 8102518:	58026000 	.word	0x58026000
 810251c:	cb840000 	.word	0xcb840000
 8102520:	10000000 	.word	0x10000000
 8102524:	053e2d63 	.word	0x053e2d63
 8102528:	c7520000 	.word	0xc7520000
 810252c:	cfb80000 	.word	0xcfb80000

08102530 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8102530:	b580      	push	{r7, lr}
 8102532:	b084      	sub	sp, #16
 8102534:	af00      	add	r7, sp, #0
 8102536:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102538:	687b      	ldr	r3, [r7, #4]
 810253a:	681b      	ldr	r3, [r3, #0]
 810253c:	4618      	mov	r0, r3
 810253e:	f7ff f9c5 	bl	81018cc <LL_ADC_IsEnabled>
 8102542:	4603      	mov	r3, r0
 8102544:	2b00      	cmp	r3, #0
 8102546:	d16e      	bne.n	8102626 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8102548:	687b      	ldr	r3, [r7, #4]
 810254a:	681b      	ldr	r3, [r3, #0]
 810254c:	689a      	ldr	r2, [r3, #8]
 810254e:	4b38      	ldr	r3, [pc, #224]	; (8102630 <ADC_Enable+0x100>)
 8102550:	4013      	ands	r3, r2
 8102552:	2b00      	cmp	r3, #0
 8102554:	d00d      	beq.n	8102572 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102556:	687b      	ldr	r3, [r7, #4]
 8102558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810255a:	f043 0210 	orr.w	r2, r3, #16
 810255e:	687b      	ldr	r3, [r7, #4]
 8102560:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102562:	687b      	ldr	r3, [r7, #4]
 8102564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102566:	f043 0201 	orr.w	r2, r3, #1
 810256a:	687b      	ldr	r3, [r7, #4]
 810256c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 810256e:	2301      	movs	r3, #1
 8102570:	e05a      	b.n	8102628 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8102572:	687b      	ldr	r3, [r7, #4]
 8102574:	681b      	ldr	r3, [r3, #0]
 8102576:	4618      	mov	r0, r3
 8102578:	f7ff f980 	bl	810187c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 810257c:	f7fe ffa8 	bl	81014d0 <HAL_GetTick>
 8102580:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102582:	687b      	ldr	r3, [r7, #4]
 8102584:	681b      	ldr	r3, [r3, #0]
 8102586:	4a2b      	ldr	r2, [pc, #172]	; (8102634 <ADC_Enable+0x104>)
 8102588:	4293      	cmp	r3, r2
 810258a:	d004      	beq.n	8102596 <ADC_Enable+0x66>
 810258c:	687b      	ldr	r3, [r7, #4]
 810258e:	681b      	ldr	r3, [r3, #0]
 8102590:	4a29      	ldr	r2, [pc, #164]	; (8102638 <ADC_Enable+0x108>)
 8102592:	4293      	cmp	r3, r2
 8102594:	d101      	bne.n	810259a <ADC_Enable+0x6a>
 8102596:	4b29      	ldr	r3, [pc, #164]	; (810263c <ADC_Enable+0x10c>)
 8102598:	e000      	b.n	810259c <ADC_Enable+0x6c>
 810259a:	4b29      	ldr	r3, [pc, #164]	; (8102640 <ADC_Enable+0x110>)
 810259c:	4618      	mov	r0, r3
 810259e:	f7ff f911 	bl	81017c4 <LL_ADC_GetMultimode>
 81025a2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81025a4:	687b      	ldr	r3, [r7, #4]
 81025a6:	681b      	ldr	r3, [r3, #0]
 81025a8:	4a23      	ldr	r2, [pc, #140]	; (8102638 <ADC_Enable+0x108>)
 81025aa:	4293      	cmp	r3, r2
 81025ac:	d002      	beq.n	81025b4 <ADC_Enable+0x84>
 81025ae:	687b      	ldr	r3, [r7, #4]
 81025b0:	681b      	ldr	r3, [r3, #0]
 81025b2:	e000      	b.n	81025b6 <ADC_Enable+0x86>
 81025b4:	4b1f      	ldr	r3, [pc, #124]	; (8102634 <ADC_Enable+0x104>)
 81025b6:	687a      	ldr	r2, [r7, #4]
 81025b8:	6812      	ldr	r2, [r2, #0]
 81025ba:	4293      	cmp	r3, r2
 81025bc:	d02c      	beq.n	8102618 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81025be:	68bb      	ldr	r3, [r7, #8]
 81025c0:	2b00      	cmp	r3, #0
 81025c2:	d130      	bne.n	8102626 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 81025c4:	e028      	b.n	8102618 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81025c6:	687b      	ldr	r3, [r7, #4]
 81025c8:	681b      	ldr	r3, [r3, #0]
 81025ca:	4618      	mov	r0, r3
 81025cc:	f7ff f97e 	bl	81018cc <LL_ADC_IsEnabled>
 81025d0:	4603      	mov	r3, r0
 81025d2:	2b00      	cmp	r3, #0
 81025d4:	d104      	bne.n	81025e0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 81025d6:	687b      	ldr	r3, [r7, #4]
 81025d8:	681b      	ldr	r3, [r3, #0]
 81025da:	4618      	mov	r0, r3
 81025dc:	f7ff f94e 	bl	810187c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 81025e0:	f7fe ff76 	bl	81014d0 <HAL_GetTick>
 81025e4:	4602      	mov	r2, r0
 81025e6:	68fb      	ldr	r3, [r7, #12]
 81025e8:	1ad3      	subs	r3, r2, r3
 81025ea:	2b02      	cmp	r3, #2
 81025ec:	d914      	bls.n	8102618 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 81025ee:	687b      	ldr	r3, [r7, #4]
 81025f0:	681b      	ldr	r3, [r3, #0]
 81025f2:	681b      	ldr	r3, [r3, #0]
 81025f4:	f003 0301 	and.w	r3, r3, #1
 81025f8:	2b01      	cmp	r3, #1
 81025fa:	d00d      	beq.n	8102618 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81025fc:	687b      	ldr	r3, [r7, #4]
 81025fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102600:	f043 0210 	orr.w	r2, r3, #16
 8102604:	687b      	ldr	r3, [r7, #4]
 8102606:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102608:	687b      	ldr	r3, [r7, #4]
 810260a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810260c:	f043 0201 	orr.w	r2, r3, #1
 8102610:	687b      	ldr	r3, [r7, #4]
 8102612:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8102614:	2301      	movs	r3, #1
 8102616:	e007      	b.n	8102628 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102618:	687b      	ldr	r3, [r7, #4]
 810261a:	681b      	ldr	r3, [r3, #0]
 810261c:	681b      	ldr	r3, [r3, #0]
 810261e:	f003 0301 	and.w	r3, r3, #1
 8102622:	2b01      	cmp	r3, #1
 8102624:	d1cf      	bne.n	81025c6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8102626:	2300      	movs	r3, #0
}
 8102628:	4618      	mov	r0, r3
 810262a:	3710      	adds	r7, #16
 810262c:	46bd      	mov	sp, r7
 810262e:	bd80      	pop	{r7, pc}
 8102630:	8000003f 	.word	0x8000003f
 8102634:	40022000 	.word	0x40022000
 8102638:	40022100 	.word	0x40022100
 810263c:	40022300 	.word	0x40022300
 8102640:	58026300 	.word	0x58026300

08102644 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8102644:	b580      	push	{r7, lr}
 8102646:	b084      	sub	sp, #16
 8102648:	af00      	add	r7, sp, #0
 810264a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 810264c:	687b      	ldr	r3, [r7, #4]
 810264e:	681b      	ldr	r3, [r3, #0]
 8102650:	4618      	mov	r0, r3
 8102652:	f7ff f94e 	bl	81018f2 <LL_ADC_IsDisableOngoing>
 8102656:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8102658:	687b      	ldr	r3, [r7, #4]
 810265a:	681b      	ldr	r3, [r3, #0]
 810265c:	4618      	mov	r0, r3
 810265e:	f7ff f935 	bl	81018cc <LL_ADC_IsEnabled>
 8102662:	4603      	mov	r3, r0
 8102664:	2b00      	cmp	r3, #0
 8102666:	d047      	beq.n	81026f8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8102668:	68fb      	ldr	r3, [r7, #12]
 810266a:	2b00      	cmp	r3, #0
 810266c:	d144      	bne.n	81026f8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 810266e:	687b      	ldr	r3, [r7, #4]
 8102670:	681b      	ldr	r3, [r3, #0]
 8102672:	689b      	ldr	r3, [r3, #8]
 8102674:	f003 030d 	and.w	r3, r3, #13
 8102678:	2b01      	cmp	r3, #1
 810267a:	d10c      	bne.n	8102696 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 810267c:	687b      	ldr	r3, [r7, #4]
 810267e:	681b      	ldr	r3, [r3, #0]
 8102680:	4618      	mov	r0, r3
 8102682:	f7ff f90f 	bl	81018a4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8102686:	687b      	ldr	r3, [r7, #4]
 8102688:	681b      	ldr	r3, [r3, #0]
 810268a:	2203      	movs	r2, #3
 810268c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 810268e:	f7fe ff1f 	bl	81014d0 <HAL_GetTick>
 8102692:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8102694:	e029      	b.n	81026ea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102696:	687b      	ldr	r3, [r7, #4]
 8102698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810269a:	f043 0210 	orr.w	r2, r3, #16
 810269e:	687b      	ldr	r3, [r7, #4]
 81026a0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81026a2:	687b      	ldr	r3, [r7, #4]
 81026a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81026a6:	f043 0201 	orr.w	r2, r3, #1
 81026aa:	687b      	ldr	r3, [r7, #4]
 81026ac:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 81026ae:	2301      	movs	r3, #1
 81026b0:	e023      	b.n	81026fa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 81026b2:	f7fe ff0d 	bl	81014d0 <HAL_GetTick>
 81026b6:	4602      	mov	r2, r0
 81026b8:	68bb      	ldr	r3, [r7, #8]
 81026ba:	1ad3      	subs	r3, r2, r3
 81026bc:	2b02      	cmp	r3, #2
 81026be:	d914      	bls.n	81026ea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 81026c0:	687b      	ldr	r3, [r7, #4]
 81026c2:	681b      	ldr	r3, [r3, #0]
 81026c4:	689b      	ldr	r3, [r3, #8]
 81026c6:	f003 0301 	and.w	r3, r3, #1
 81026ca:	2b00      	cmp	r3, #0
 81026cc:	d00d      	beq.n	81026ea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81026ce:	687b      	ldr	r3, [r7, #4]
 81026d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81026d2:	f043 0210 	orr.w	r2, r3, #16
 81026d6:	687b      	ldr	r3, [r7, #4]
 81026d8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81026da:	687b      	ldr	r3, [r7, #4]
 81026dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81026de:	f043 0201 	orr.w	r2, r3, #1
 81026e2:	687b      	ldr	r3, [r7, #4]
 81026e4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 81026e6:	2301      	movs	r3, #1
 81026e8:	e007      	b.n	81026fa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 81026ea:	687b      	ldr	r3, [r7, #4]
 81026ec:	681b      	ldr	r3, [r3, #0]
 81026ee:	689b      	ldr	r3, [r3, #8]
 81026f0:	f003 0301 	and.w	r3, r3, #1
 81026f4:	2b00      	cmp	r3, #0
 81026f6:	d1dc      	bne.n	81026b2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 81026f8:	2300      	movs	r3, #0
}
 81026fa:	4618      	mov	r0, r3
 81026fc:	3710      	adds	r7, #16
 81026fe:	46bd      	mov	sp, r7
 8102700:	bd80      	pop	{r7, pc}

08102702 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8102702:	b580      	push	{r7, lr}
 8102704:	b084      	sub	sp, #16
 8102706:	af00      	add	r7, sp, #0
 8102708:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 810270a:	687b      	ldr	r3, [r7, #4]
 810270c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810270e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8102710:	68fb      	ldr	r3, [r7, #12]
 8102712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102714:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8102718:	2b00      	cmp	r3, #0
 810271a:	d14b      	bne.n	81027b4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 810271c:	68fb      	ldr	r3, [r7, #12]
 810271e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102720:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8102724:	68fb      	ldr	r3, [r7, #12]
 8102726:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8102728:	68fb      	ldr	r3, [r7, #12]
 810272a:	681b      	ldr	r3, [r3, #0]
 810272c:	681b      	ldr	r3, [r3, #0]
 810272e:	f003 0308 	and.w	r3, r3, #8
 8102732:	2b00      	cmp	r3, #0
 8102734:	d021      	beq.n	810277a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8102736:	68fb      	ldr	r3, [r7, #12]
 8102738:	681b      	ldr	r3, [r3, #0]
 810273a:	4618      	mov	r0, r3
 810273c:	f7fe ffa0 	bl	8101680 <LL_ADC_REG_IsTriggerSourceSWStart>
 8102740:	4603      	mov	r3, r0
 8102742:	2b00      	cmp	r3, #0
 8102744:	d032      	beq.n	81027ac <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8102746:	68fb      	ldr	r3, [r7, #12]
 8102748:	681b      	ldr	r3, [r3, #0]
 810274a:	68db      	ldr	r3, [r3, #12]
 810274c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8102750:	2b00      	cmp	r3, #0
 8102752:	d12b      	bne.n	81027ac <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8102754:	68fb      	ldr	r3, [r7, #12]
 8102756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102758:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 810275c:	68fb      	ldr	r3, [r7, #12]
 810275e:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8102760:	68fb      	ldr	r3, [r7, #12]
 8102762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102764:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8102768:	2b00      	cmp	r3, #0
 810276a:	d11f      	bne.n	81027ac <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 810276c:	68fb      	ldr	r3, [r7, #12]
 810276e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102770:	f043 0201 	orr.w	r2, r3, #1
 8102774:	68fb      	ldr	r3, [r7, #12]
 8102776:	655a      	str	r2, [r3, #84]	; 0x54
 8102778:	e018      	b.n	81027ac <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 810277a:	68fb      	ldr	r3, [r7, #12]
 810277c:	681b      	ldr	r3, [r3, #0]
 810277e:	68db      	ldr	r3, [r3, #12]
 8102780:	f003 0303 	and.w	r3, r3, #3
 8102784:	2b00      	cmp	r3, #0
 8102786:	d111      	bne.n	81027ac <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8102788:	68fb      	ldr	r3, [r7, #12]
 810278a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810278c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8102790:	68fb      	ldr	r3, [r7, #12]
 8102792:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8102794:	68fb      	ldr	r3, [r7, #12]
 8102796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810279c:	2b00      	cmp	r3, #0
 810279e:	d105      	bne.n	81027ac <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 81027a0:	68fb      	ldr	r3, [r7, #12]
 81027a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81027a4:	f043 0201 	orr.w	r2, r3, #1
 81027a8:	68fb      	ldr	r3, [r7, #12]
 81027aa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 81027ac:	68f8      	ldr	r0, [r7, #12]
 81027ae:	f7ff fb51 	bl	8101e54 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 81027b2:	e00e      	b.n	81027d2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 81027b4:	68fb      	ldr	r3, [r7, #12]
 81027b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81027b8:	f003 0310 	and.w	r3, r3, #16
 81027bc:	2b00      	cmp	r3, #0
 81027be:	d003      	beq.n	81027c8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 81027c0:	68f8      	ldr	r0, [r7, #12]
 81027c2:	f7ff fb5b 	bl	8101e7c <HAL_ADC_ErrorCallback>
}
 81027c6:	e004      	b.n	81027d2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 81027c8:	68fb      	ldr	r3, [r7, #12]
 81027ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81027cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81027ce:	6878      	ldr	r0, [r7, #4]
 81027d0:	4798      	blx	r3
}
 81027d2:	bf00      	nop
 81027d4:	3710      	adds	r7, #16
 81027d6:	46bd      	mov	sp, r7
 81027d8:	bd80      	pop	{r7, pc}

081027da <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 81027da:	b580      	push	{r7, lr}
 81027dc:	b084      	sub	sp, #16
 81027de:	af00      	add	r7, sp, #0
 81027e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81027e2:	687b      	ldr	r3, [r7, #4]
 81027e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81027e6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 81027e8:	68f8      	ldr	r0, [r7, #12]
 81027ea:	f7ff fb3d 	bl	8101e68 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 81027ee:	bf00      	nop
 81027f0:	3710      	adds	r7, #16
 81027f2:	46bd      	mov	sp, r7
 81027f4:	bd80      	pop	{r7, pc}

081027f6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 81027f6:	b580      	push	{r7, lr}
 81027f8:	b084      	sub	sp, #16
 81027fa:	af00      	add	r7, sp, #0
 81027fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81027fe:	687b      	ldr	r3, [r7, #4]
 8102800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102802:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8102804:	68fb      	ldr	r3, [r7, #12]
 8102806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102808:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810280c:	68fb      	ldr	r3, [r7, #12]
 810280e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8102810:	68fb      	ldr	r3, [r7, #12]
 8102812:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102814:	f043 0204 	orr.w	r2, r3, #4
 8102818:	68fb      	ldr	r3, [r7, #12]
 810281a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 810281c:	68f8      	ldr	r0, [r7, #12]
 810281e:	f7ff fb2d 	bl	8101e7c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8102822:	bf00      	nop
 8102824:	3710      	adds	r7, #16
 8102826:	46bd      	mov	sp, r7
 8102828:	bd80      	pop	{r7, pc}
	...

0810282c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 810282c:	b580      	push	{r7, lr}
 810282e:	b084      	sub	sp, #16
 8102830:	af00      	add	r7, sp, #0
 8102832:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8102834:	687b      	ldr	r3, [r7, #4]
 8102836:	681b      	ldr	r3, [r3, #0]
 8102838:	4a79      	ldr	r2, [pc, #484]	; (8102a20 <ADC_ConfigureBoostMode+0x1f4>)
 810283a:	4293      	cmp	r3, r2
 810283c:	d004      	beq.n	8102848 <ADC_ConfigureBoostMode+0x1c>
 810283e:	687b      	ldr	r3, [r7, #4]
 8102840:	681b      	ldr	r3, [r3, #0]
 8102842:	4a78      	ldr	r2, [pc, #480]	; (8102a24 <ADC_ConfigureBoostMode+0x1f8>)
 8102844:	4293      	cmp	r3, r2
 8102846:	d109      	bne.n	810285c <ADC_ConfigureBoostMode+0x30>
 8102848:	4b77      	ldr	r3, [pc, #476]	; (8102a28 <ADC_ConfigureBoostMode+0x1fc>)
 810284a:	689b      	ldr	r3, [r3, #8]
 810284c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8102850:	2b00      	cmp	r3, #0
 8102852:	bf14      	ite	ne
 8102854:	2301      	movne	r3, #1
 8102856:	2300      	moveq	r3, #0
 8102858:	b2db      	uxtb	r3, r3
 810285a:	e008      	b.n	810286e <ADC_ConfigureBoostMode+0x42>
 810285c:	4b73      	ldr	r3, [pc, #460]	; (8102a2c <ADC_ConfigureBoostMode+0x200>)
 810285e:	689b      	ldr	r3, [r3, #8]
 8102860:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8102864:	2b00      	cmp	r3, #0
 8102866:	bf14      	ite	ne
 8102868:	2301      	movne	r3, #1
 810286a:	2300      	moveq	r3, #0
 810286c:	b2db      	uxtb	r3, r3
 810286e:	2b00      	cmp	r3, #0
 8102870:	d01c      	beq.n	81028ac <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8102872:	f005 fa37 	bl	8107ce4 <HAL_RCC_GetHCLKFreq>
 8102876:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8102878:	687b      	ldr	r3, [r7, #4]
 810287a:	685b      	ldr	r3, [r3, #4]
 810287c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102880:	d010      	beq.n	81028a4 <ADC_ConfigureBoostMode+0x78>
 8102882:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102886:	d871      	bhi.n	810296c <ADC_ConfigureBoostMode+0x140>
 8102888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810288c:	d002      	beq.n	8102894 <ADC_ConfigureBoostMode+0x68>
 810288e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102892:	d16b      	bne.n	810296c <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8102894:	687b      	ldr	r3, [r7, #4]
 8102896:	685b      	ldr	r3, [r3, #4]
 8102898:	0c1b      	lsrs	r3, r3, #16
 810289a:	68fa      	ldr	r2, [r7, #12]
 810289c:	fbb2 f3f3 	udiv	r3, r2, r3
 81028a0:	60fb      	str	r3, [r7, #12]
        break;
 81028a2:	e066      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 81028a4:	68fb      	ldr	r3, [r7, #12]
 81028a6:	089b      	lsrs	r3, r3, #2
 81028a8:	60fb      	str	r3, [r7, #12]
        break;
 81028aa:	e062      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 81028ac:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 81028b0:	f006 f9f8 	bl	8108ca4 <HAL_RCCEx_GetPeriphCLKFreq>
 81028b4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81028b6:	687b      	ldr	r3, [r7, #4]
 81028b8:	685b      	ldr	r3, [r3, #4]
 81028ba:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 81028be:	d051      	beq.n	8102964 <ADC_ConfigureBoostMode+0x138>
 81028c0:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 81028c4:	d854      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 81028c6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 81028ca:	d047      	beq.n	810295c <ADC_ConfigureBoostMode+0x130>
 81028cc:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 81028d0:	d84e      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 81028d2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 81028d6:	d03d      	beq.n	8102954 <ADC_ConfigureBoostMode+0x128>
 81028d8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 81028dc:	d848      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 81028de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81028e2:	d033      	beq.n	810294c <ADC_ConfigureBoostMode+0x120>
 81028e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81028e8:	d842      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 81028ea:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 81028ee:	d029      	beq.n	8102944 <ADC_ConfigureBoostMode+0x118>
 81028f0:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 81028f4:	d83c      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 81028f6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 81028fa:	d01a      	beq.n	8102932 <ADC_ConfigureBoostMode+0x106>
 81028fc:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8102900:	d836      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 8102902:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8102906:	d014      	beq.n	8102932 <ADC_ConfigureBoostMode+0x106>
 8102908:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 810290c:	d830      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 810290e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102912:	d00e      	beq.n	8102932 <ADC_ConfigureBoostMode+0x106>
 8102914:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102918:	d82a      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 810291a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 810291e:	d008      	beq.n	8102932 <ADC_ConfigureBoostMode+0x106>
 8102920:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8102924:	d824      	bhi.n	8102970 <ADC_ConfigureBoostMode+0x144>
 8102926:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810292a:	d002      	beq.n	8102932 <ADC_ConfigureBoostMode+0x106>
 810292c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8102930:	d11e      	bne.n	8102970 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8102932:	687b      	ldr	r3, [r7, #4]
 8102934:	685b      	ldr	r3, [r3, #4]
 8102936:	0c9b      	lsrs	r3, r3, #18
 8102938:	005b      	lsls	r3, r3, #1
 810293a:	68fa      	ldr	r2, [r7, #12]
 810293c:	fbb2 f3f3 	udiv	r3, r2, r3
 8102940:	60fb      	str	r3, [r7, #12]
        break;
 8102942:	e016      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8102944:	68fb      	ldr	r3, [r7, #12]
 8102946:	091b      	lsrs	r3, r3, #4
 8102948:	60fb      	str	r3, [r7, #12]
        break;
 810294a:	e012      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 810294c:	68fb      	ldr	r3, [r7, #12]
 810294e:	095b      	lsrs	r3, r3, #5
 8102950:	60fb      	str	r3, [r7, #12]
        break;
 8102952:	e00e      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8102954:	68fb      	ldr	r3, [r7, #12]
 8102956:	099b      	lsrs	r3, r3, #6
 8102958:	60fb      	str	r3, [r7, #12]
        break;
 810295a:	e00a      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 810295c:	68fb      	ldr	r3, [r7, #12]
 810295e:	09db      	lsrs	r3, r3, #7
 8102960:	60fb      	str	r3, [r7, #12]
        break;
 8102962:	e006      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8102964:	68fb      	ldr	r3, [r7, #12]
 8102966:	0a1b      	lsrs	r3, r3, #8
 8102968:	60fb      	str	r3, [r7, #12]
        break;
 810296a:	e002      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
        break;
 810296c:	bf00      	nop
 810296e:	e000      	b.n	8102972 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8102970:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8102972:	f7fe fddd 	bl	8101530 <HAL_GetREVID>
 8102976:	4603      	mov	r3, r0
 8102978:	f241 0203 	movw	r2, #4099	; 0x1003
 810297c:	4293      	cmp	r3, r2
 810297e:	d815      	bhi.n	81029ac <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8102980:	68fb      	ldr	r3, [r7, #12]
 8102982:	4a2b      	ldr	r2, [pc, #172]	; (8102a30 <ADC_ConfigureBoostMode+0x204>)
 8102984:	4293      	cmp	r3, r2
 8102986:	d908      	bls.n	810299a <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8102988:	687b      	ldr	r3, [r7, #4]
 810298a:	681b      	ldr	r3, [r3, #0]
 810298c:	689a      	ldr	r2, [r3, #8]
 810298e:	687b      	ldr	r3, [r7, #4]
 8102990:	681b      	ldr	r3, [r3, #0]
 8102992:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102996:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8102998:	e03e      	b.n	8102a18 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 810299a:	687b      	ldr	r3, [r7, #4]
 810299c:	681b      	ldr	r3, [r3, #0]
 810299e:	689a      	ldr	r2, [r3, #8]
 81029a0:	687b      	ldr	r3, [r7, #4]
 81029a2:	681b      	ldr	r3, [r3, #0]
 81029a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81029a8:	609a      	str	r2, [r3, #8]
}
 81029aa:	e035      	b.n	8102a18 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 81029ac:	68fb      	ldr	r3, [r7, #12]
 81029ae:	085b      	lsrs	r3, r3, #1
 81029b0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 81029b2:	68fb      	ldr	r3, [r7, #12]
 81029b4:	4a1f      	ldr	r2, [pc, #124]	; (8102a34 <ADC_ConfigureBoostMode+0x208>)
 81029b6:	4293      	cmp	r3, r2
 81029b8:	d808      	bhi.n	81029cc <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 81029ba:	687b      	ldr	r3, [r7, #4]
 81029bc:	681b      	ldr	r3, [r3, #0]
 81029be:	689a      	ldr	r2, [r3, #8]
 81029c0:	687b      	ldr	r3, [r7, #4]
 81029c2:	681b      	ldr	r3, [r3, #0]
 81029c4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 81029c8:	609a      	str	r2, [r3, #8]
}
 81029ca:	e025      	b.n	8102a18 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 81029cc:	68fb      	ldr	r3, [r7, #12]
 81029ce:	4a1a      	ldr	r2, [pc, #104]	; (8102a38 <ADC_ConfigureBoostMode+0x20c>)
 81029d0:	4293      	cmp	r3, r2
 81029d2:	d80a      	bhi.n	81029ea <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 81029d4:	687b      	ldr	r3, [r7, #4]
 81029d6:	681b      	ldr	r3, [r3, #0]
 81029d8:	689b      	ldr	r3, [r3, #8]
 81029da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81029de:	687b      	ldr	r3, [r7, #4]
 81029e0:	681b      	ldr	r3, [r3, #0]
 81029e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81029e6:	609a      	str	r2, [r3, #8]
}
 81029e8:	e016      	b.n	8102a18 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 81029ea:	68fb      	ldr	r3, [r7, #12]
 81029ec:	4a13      	ldr	r2, [pc, #76]	; (8102a3c <ADC_ConfigureBoostMode+0x210>)
 81029ee:	4293      	cmp	r3, r2
 81029f0:	d80a      	bhi.n	8102a08 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 81029f2:	687b      	ldr	r3, [r7, #4]
 81029f4:	681b      	ldr	r3, [r3, #0]
 81029f6:	689b      	ldr	r3, [r3, #8]
 81029f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81029fc:	687b      	ldr	r3, [r7, #4]
 81029fe:	681b      	ldr	r3, [r3, #0]
 8102a00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8102a04:	609a      	str	r2, [r3, #8]
}
 8102a06:	e007      	b.n	8102a18 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8102a08:	687b      	ldr	r3, [r7, #4]
 8102a0a:	681b      	ldr	r3, [r3, #0]
 8102a0c:	689a      	ldr	r2, [r3, #8]
 8102a0e:	687b      	ldr	r3, [r7, #4]
 8102a10:	681b      	ldr	r3, [r3, #0]
 8102a12:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8102a16:	609a      	str	r2, [r3, #8]
}
 8102a18:	bf00      	nop
 8102a1a:	3710      	adds	r7, #16
 8102a1c:	46bd      	mov	sp, r7
 8102a1e:	bd80      	pop	{r7, pc}
 8102a20:	40022000 	.word	0x40022000
 8102a24:	40022100 	.word	0x40022100
 8102a28:	40022300 	.word	0x40022300
 8102a2c:	58026300 	.word	0x58026300
 8102a30:	01312d00 	.word	0x01312d00
 8102a34:	005f5e10 	.word	0x005f5e10
 8102a38:	00bebc20 	.word	0x00bebc20
 8102a3c:	017d7840 	.word	0x017d7840

08102a40 <LL_ADC_IsEnabled>:
{
 8102a40:	b480      	push	{r7}
 8102a42:	b083      	sub	sp, #12
 8102a44:	af00      	add	r7, sp, #0
 8102a46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102a48:	687b      	ldr	r3, [r7, #4]
 8102a4a:	689b      	ldr	r3, [r3, #8]
 8102a4c:	f003 0301 	and.w	r3, r3, #1
 8102a50:	2b01      	cmp	r3, #1
 8102a52:	d101      	bne.n	8102a58 <LL_ADC_IsEnabled+0x18>
 8102a54:	2301      	movs	r3, #1
 8102a56:	e000      	b.n	8102a5a <LL_ADC_IsEnabled+0x1a>
 8102a58:	2300      	movs	r3, #0
}
 8102a5a:	4618      	mov	r0, r3
 8102a5c:	370c      	adds	r7, #12
 8102a5e:	46bd      	mov	sp, r7
 8102a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a64:	4770      	bx	lr
	...

08102a68 <LL_ADC_StartCalibration>:
{
 8102a68:	b480      	push	{r7}
 8102a6a:	b085      	sub	sp, #20
 8102a6c:	af00      	add	r7, sp, #0
 8102a6e:	60f8      	str	r0, [r7, #12]
 8102a70:	60b9      	str	r1, [r7, #8]
 8102a72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8102a74:	68fb      	ldr	r3, [r7, #12]
 8102a76:	689a      	ldr	r2, [r3, #8]
 8102a78:	4b09      	ldr	r3, [pc, #36]	; (8102aa0 <LL_ADC_StartCalibration+0x38>)
 8102a7a:	4013      	ands	r3, r2
 8102a7c:	68ba      	ldr	r2, [r7, #8]
 8102a7e:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8102a82:	687a      	ldr	r2, [r7, #4]
 8102a84:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8102a88:	430a      	orrs	r2, r1
 8102a8a:	4313      	orrs	r3, r2
 8102a8c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8102a90:	68fb      	ldr	r3, [r7, #12]
 8102a92:	609a      	str	r2, [r3, #8]
}
 8102a94:	bf00      	nop
 8102a96:	3714      	adds	r7, #20
 8102a98:	46bd      	mov	sp, r7
 8102a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a9e:	4770      	bx	lr
 8102aa0:	3ffeffc0 	.word	0x3ffeffc0

08102aa4 <LL_ADC_IsCalibrationOnGoing>:
{
 8102aa4:	b480      	push	{r7}
 8102aa6:	b083      	sub	sp, #12
 8102aa8:	af00      	add	r7, sp, #0
 8102aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8102aac:	687b      	ldr	r3, [r7, #4]
 8102aae:	689b      	ldr	r3, [r3, #8]
 8102ab0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8102ab4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8102ab8:	d101      	bne.n	8102abe <LL_ADC_IsCalibrationOnGoing+0x1a>
 8102aba:	2301      	movs	r3, #1
 8102abc:	e000      	b.n	8102ac0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8102abe:	2300      	movs	r3, #0
}
 8102ac0:	4618      	mov	r0, r3
 8102ac2:	370c      	adds	r7, #12
 8102ac4:	46bd      	mov	sp, r7
 8102ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102aca:	4770      	bx	lr

08102acc <LL_ADC_REG_IsConversionOngoing>:
{
 8102acc:	b480      	push	{r7}
 8102ace:	b083      	sub	sp, #12
 8102ad0:	af00      	add	r7, sp, #0
 8102ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8102ad4:	687b      	ldr	r3, [r7, #4]
 8102ad6:	689b      	ldr	r3, [r3, #8]
 8102ad8:	f003 0304 	and.w	r3, r3, #4
 8102adc:	2b04      	cmp	r3, #4
 8102ade:	d101      	bne.n	8102ae4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8102ae0:	2301      	movs	r3, #1
 8102ae2:	e000      	b.n	8102ae6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8102ae4:	2300      	movs	r3, #0
}
 8102ae6:	4618      	mov	r0, r3
 8102ae8:	370c      	adds	r7, #12
 8102aea:	46bd      	mov	sp, r7
 8102aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102af0:	4770      	bx	lr
	...

08102af4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8102af4:	b580      	push	{r7, lr}
 8102af6:	b086      	sub	sp, #24
 8102af8:	af00      	add	r7, sp, #0
 8102afa:	60f8      	str	r0, [r7, #12]
 8102afc:	60b9      	str	r1, [r7, #8]
 8102afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8102b00:	2300      	movs	r3, #0
 8102b02:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8102b04:	68fb      	ldr	r3, [r7, #12]
 8102b06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8102b0a:	2b01      	cmp	r3, #1
 8102b0c:	d101      	bne.n	8102b12 <HAL_ADCEx_Calibration_Start+0x1e>
 8102b0e:	2302      	movs	r3, #2
 8102b10:	e04e      	b.n	8102bb0 <HAL_ADCEx_Calibration_Start+0xbc>
 8102b12:	68fb      	ldr	r3, [r7, #12]
 8102b14:	2201      	movs	r2, #1
 8102b16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8102b1a:	68f8      	ldr	r0, [r7, #12]
 8102b1c:	f7ff fd92 	bl	8102644 <ADC_Disable>
 8102b20:	4603      	mov	r3, r0
 8102b22:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8102b24:	7dfb      	ldrb	r3, [r7, #23]
 8102b26:	2b00      	cmp	r3, #0
 8102b28:	d137      	bne.n	8102b9a <HAL_ADCEx_Calibration_Start+0xa6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8102b2a:	68fb      	ldr	r3, [r7, #12]
 8102b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8102b32:	f023 0302 	bic.w	r3, r3, #2
 8102b36:	f043 0202 	orr.w	r2, r3, #2
 8102b3a:	68fb      	ldr	r3, [r7, #12]
 8102b3c:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8102b3e:	68fb      	ldr	r3, [r7, #12]
 8102b40:	681b      	ldr	r3, [r3, #0]
 8102b42:	687a      	ldr	r2, [r7, #4]
 8102b44:	68b9      	ldr	r1, [r7, #8]
 8102b46:	4618      	mov	r0, r3
 8102b48:	f7ff ff8e 	bl	8102a68 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8102b4c:	e014      	b.n	8102b78 <HAL_ADCEx_Calibration_Start+0x84>
    {
      wait_loop_index++;
 8102b4e:	693b      	ldr	r3, [r7, #16]
 8102b50:	3301      	adds	r3, #1
 8102b52:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8102b54:	693b      	ldr	r3, [r7, #16]
 8102b56:	4a18      	ldr	r2, [pc, #96]	; (8102bb8 <HAL_ADCEx_Calibration_Start+0xc4>)
 8102b58:	4293      	cmp	r3, r2
 8102b5a:	d30d      	bcc.n	8102b78 <HAL_ADCEx_Calibration_Start+0x84>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8102b5c:	68fb      	ldr	r3, [r7, #12]
 8102b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b60:	f023 0312 	bic.w	r3, r3, #18
 8102b64:	f043 0210 	orr.w	r2, r3, #16
 8102b68:	68fb      	ldr	r3, [r7, #12]
 8102b6a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8102b6c:	68fb      	ldr	r3, [r7, #12]
 8102b6e:	2200      	movs	r2, #0
 8102b70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8102b74:	2301      	movs	r3, #1
 8102b76:	e01b      	b.n	8102bb0 <HAL_ADCEx_Calibration_Start+0xbc>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8102b78:	68fb      	ldr	r3, [r7, #12]
 8102b7a:	681b      	ldr	r3, [r3, #0]
 8102b7c:	4618      	mov	r0, r3
 8102b7e:	f7ff ff91 	bl	8102aa4 <LL_ADC_IsCalibrationOnGoing>
 8102b82:	4603      	mov	r3, r0
 8102b84:	2b00      	cmp	r3, #0
 8102b86:	d1e2      	bne.n	8102b4e <HAL_ADCEx_Calibration_Start+0x5a>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8102b88:	68fb      	ldr	r3, [r7, #12]
 8102b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b8c:	f023 0303 	bic.w	r3, r3, #3
 8102b90:	f043 0201 	orr.w	r2, r3, #1
 8102b94:	68fb      	ldr	r3, [r7, #12]
 8102b96:	655a      	str	r2, [r3, #84]	; 0x54
 8102b98:	e005      	b.n	8102ba6 <HAL_ADCEx_Calibration_Start+0xb2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102b9a:	68fb      	ldr	r3, [r7, #12]
 8102b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b9e:	f043 0210 	orr.w	r2, r3, #16
 8102ba2:	68fb      	ldr	r3, [r7, #12]
 8102ba4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8102ba6:	68fb      	ldr	r3, [r7, #12]
 8102ba8:	2200      	movs	r2, #0
 8102baa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8102bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8102bb0:	4618      	mov	r0, r3
 8102bb2:	3718      	adds	r7, #24
 8102bb4:	46bd      	mov	sp, r7
 8102bb6:	bd80      	pop	{r7, pc}
 8102bb8:	25c3f800 	.word	0x25c3f800

08102bbc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8102bbc:	b590      	push	{r4, r7, lr}
 8102bbe:	b09f      	sub	sp, #124	; 0x7c
 8102bc0:	af00      	add	r7, sp, #0
 8102bc2:	6078      	str	r0, [r7, #4]
 8102bc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102bc6:	2300      	movs	r3, #0
 8102bc8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102bcc:	687b      	ldr	r3, [r7, #4]
 8102bce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8102bd2:	2b01      	cmp	r3, #1
 8102bd4:	d101      	bne.n	8102bda <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8102bd6:	2302      	movs	r3, #2
 8102bd8:	e0c4      	b.n	8102d64 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 8102bda:	687b      	ldr	r3, [r7, #4]
 8102bdc:	2201      	movs	r2, #1
 8102bde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8102be2:	2300      	movs	r3, #0
 8102be4:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8102be6:	2300      	movs	r3, #0
 8102be8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8102bea:	687b      	ldr	r3, [r7, #4]
 8102bec:	681b      	ldr	r3, [r3, #0]
 8102bee:	4a5f      	ldr	r2, [pc, #380]	; (8102d6c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8102bf0:	4293      	cmp	r3, r2
 8102bf2:	d102      	bne.n	8102bfa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8102bf4:	4b5e      	ldr	r3, [pc, #376]	; (8102d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8102bf6:	60bb      	str	r3, [r7, #8]
 8102bf8:	e001      	b.n	8102bfe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8102bfa:	2300      	movs	r3, #0
 8102bfc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8102bfe:	68bb      	ldr	r3, [r7, #8]
 8102c00:	2b00      	cmp	r3, #0
 8102c02:	d10b      	bne.n	8102c1c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102c04:	687b      	ldr	r3, [r7, #4]
 8102c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102c08:	f043 0220 	orr.w	r2, r3, #32
 8102c0c:	687b      	ldr	r3, [r7, #4]
 8102c0e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8102c10:	687b      	ldr	r3, [r7, #4]
 8102c12:	2200      	movs	r2, #0
 8102c14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8102c18:	2301      	movs	r3, #1
 8102c1a:	e0a3      	b.n	8102d64 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8102c1c:	68bb      	ldr	r3, [r7, #8]
 8102c1e:	4618      	mov	r0, r3
 8102c20:	f7ff ff54 	bl	8102acc <LL_ADC_REG_IsConversionOngoing>
 8102c24:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102c26:	687b      	ldr	r3, [r7, #4]
 8102c28:	681b      	ldr	r3, [r3, #0]
 8102c2a:	4618      	mov	r0, r3
 8102c2c:	f7ff ff4e 	bl	8102acc <LL_ADC_REG_IsConversionOngoing>
 8102c30:	4603      	mov	r3, r0
 8102c32:	2b00      	cmp	r3, #0
 8102c34:	f040 8085 	bne.w	8102d42 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8102c38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8102c3a:	2b00      	cmp	r3, #0
 8102c3c:	f040 8081 	bne.w	8102d42 <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8102c40:	687b      	ldr	r3, [r7, #4]
 8102c42:	681b      	ldr	r3, [r3, #0]
 8102c44:	4a49      	ldr	r2, [pc, #292]	; (8102d6c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8102c46:	4293      	cmp	r3, r2
 8102c48:	d004      	beq.n	8102c54 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8102c4a:	687b      	ldr	r3, [r7, #4]
 8102c4c:	681b      	ldr	r3, [r3, #0]
 8102c4e:	4a48      	ldr	r2, [pc, #288]	; (8102d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8102c50:	4293      	cmp	r3, r2
 8102c52:	d101      	bne.n	8102c58 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8102c54:	4b47      	ldr	r3, [pc, #284]	; (8102d74 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8102c56:	e000      	b.n	8102c5a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8102c58:	4b47      	ldr	r3, [pc, #284]	; (8102d78 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8102c5a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102c5c:	683b      	ldr	r3, [r7, #0]
 8102c5e:	681b      	ldr	r3, [r3, #0]
 8102c60:	2b00      	cmp	r3, #0
 8102c62:	d03b      	beq.n	8102cdc <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8102c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102c66:	689b      	ldr	r3, [r3, #8]
 8102c68:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8102c6c:	683b      	ldr	r3, [r7, #0]
 8102c6e:	685b      	ldr	r3, [r3, #4]
 8102c70:	431a      	orrs	r2, r3
 8102c72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102c74:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102c76:	687b      	ldr	r3, [r7, #4]
 8102c78:	681b      	ldr	r3, [r3, #0]
 8102c7a:	4a3c      	ldr	r2, [pc, #240]	; (8102d6c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8102c7c:	4293      	cmp	r3, r2
 8102c7e:	d004      	beq.n	8102c8a <HAL_ADCEx_MultiModeConfigChannel+0xce>
 8102c80:	687b      	ldr	r3, [r7, #4]
 8102c82:	681b      	ldr	r3, [r3, #0]
 8102c84:	4a3a      	ldr	r2, [pc, #232]	; (8102d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8102c86:	4293      	cmp	r3, r2
 8102c88:	d10e      	bne.n	8102ca8 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8102c8a:	4838      	ldr	r0, [pc, #224]	; (8102d6c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8102c8c:	f7ff fed8 	bl	8102a40 <LL_ADC_IsEnabled>
 8102c90:	4604      	mov	r4, r0
 8102c92:	4837      	ldr	r0, [pc, #220]	; (8102d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8102c94:	f7ff fed4 	bl	8102a40 <LL_ADC_IsEnabled>
 8102c98:	4603      	mov	r3, r0
 8102c9a:	4323      	orrs	r3, r4
 8102c9c:	2b00      	cmp	r3, #0
 8102c9e:	bf0c      	ite	eq
 8102ca0:	2301      	moveq	r3, #1
 8102ca2:	2300      	movne	r3, #0
 8102ca4:	b2db      	uxtb	r3, r3
 8102ca6:	e008      	b.n	8102cba <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8102ca8:	4834      	ldr	r0, [pc, #208]	; (8102d7c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8102caa:	f7ff fec9 	bl	8102a40 <LL_ADC_IsEnabled>
 8102cae:	4603      	mov	r3, r0
 8102cb0:	2b00      	cmp	r3, #0
 8102cb2:	bf0c      	ite	eq
 8102cb4:	2301      	moveq	r3, #1
 8102cb6:	2300      	movne	r3, #0
 8102cb8:	b2db      	uxtb	r3, r3
 8102cba:	2b00      	cmp	r3, #0
 8102cbc:	d04b      	beq.n	8102d56 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8102cbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102cc0:	689b      	ldr	r3, [r3, #8]
 8102cc2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8102cc6:	f023 030f 	bic.w	r3, r3, #15
 8102cca:	683a      	ldr	r2, [r7, #0]
 8102ccc:	6811      	ldr	r1, [r2, #0]
 8102cce:	683a      	ldr	r2, [r7, #0]
 8102cd0:	6892      	ldr	r2, [r2, #8]
 8102cd2:	430a      	orrs	r2, r1
 8102cd4:	431a      	orrs	r2, r3
 8102cd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102cd8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102cda:	e03c      	b.n	8102d56 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8102cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102cde:	689b      	ldr	r3, [r3, #8]
 8102ce0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8102ce4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102ce6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102ce8:	687b      	ldr	r3, [r7, #4]
 8102cea:	681b      	ldr	r3, [r3, #0]
 8102cec:	4a1f      	ldr	r2, [pc, #124]	; (8102d6c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8102cee:	4293      	cmp	r3, r2
 8102cf0:	d004      	beq.n	8102cfc <HAL_ADCEx_MultiModeConfigChannel+0x140>
 8102cf2:	687b      	ldr	r3, [r7, #4]
 8102cf4:	681b      	ldr	r3, [r3, #0]
 8102cf6:	4a1e      	ldr	r2, [pc, #120]	; (8102d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8102cf8:	4293      	cmp	r3, r2
 8102cfa:	d10e      	bne.n	8102d1a <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 8102cfc:	481b      	ldr	r0, [pc, #108]	; (8102d6c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8102cfe:	f7ff fe9f 	bl	8102a40 <LL_ADC_IsEnabled>
 8102d02:	4604      	mov	r4, r0
 8102d04:	481a      	ldr	r0, [pc, #104]	; (8102d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8102d06:	f7ff fe9b 	bl	8102a40 <LL_ADC_IsEnabled>
 8102d0a:	4603      	mov	r3, r0
 8102d0c:	4323      	orrs	r3, r4
 8102d0e:	2b00      	cmp	r3, #0
 8102d10:	bf0c      	ite	eq
 8102d12:	2301      	moveq	r3, #1
 8102d14:	2300      	movne	r3, #0
 8102d16:	b2db      	uxtb	r3, r3
 8102d18:	e008      	b.n	8102d2c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8102d1a:	4818      	ldr	r0, [pc, #96]	; (8102d7c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8102d1c:	f7ff fe90 	bl	8102a40 <LL_ADC_IsEnabled>
 8102d20:	4603      	mov	r3, r0
 8102d22:	2b00      	cmp	r3, #0
 8102d24:	bf0c      	ite	eq
 8102d26:	2301      	moveq	r3, #1
 8102d28:	2300      	movne	r3, #0
 8102d2a:	b2db      	uxtb	r3, r3
 8102d2c:	2b00      	cmp	r3, #0
 8102d2e:	d012      	beq.n	8102d56 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8102d30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102d32:	689b      	ldr	r3, [r3, #8]
 8102d34:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8102d38:	f023 030f 	bic.w	r3, r3, #15
 8102d3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8102d3e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102d40:	e009      	b.n	8102d56 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102d42:	687b      	ldr	r3, [r7, #4]
 8102d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d46:	f043 0220 	orr.w	r2, r3, #32
 8102d4a:	687b      	ldr	r3, [r7, #4]
 8102d4c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8102d4e:	2301      	movs	r3, #1
 8102d50:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8102d54:	e000      	b.n	8102d58 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102d56:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8102d58:	687b      	ldr	r3, [r7, #4]
 8102d5a:	2200      	movs	r2, #0
 8102d5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8102d60:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8102d64:	4618      	mov	r0, r3
 8102d66:	377c      	adds	r7, #124	; 0x7c
 8102d68:	46bd      	mov	sp, r7
 8102d6a:	bd90      	pop	{r4, r7, pc}
 8102d6c:	40022000 	.word	0x40022000
 8102d70:	40022100 	.word	0x40022100
 8102d74:	40022300 	.word	0x40022300
 8102d78:	58026300 	.word	0x58026300
 8102d7c:	58026000 	.word	0x58026000

08102d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102d80:	b480      	push	{r7}
 8102d82:	b085      	sub	sp, #20
 8102d84:	af00      	add	r7, sp, #0
 8102d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102d88:	687b      	ldr	r3, [r7, #4]
 8102d8a:	f003 0307 	and.w	r3, r3, #7
 8102d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102d90:	4b0c      	ldr	r3, [pc, #48]	; (8102dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8102d92:	68db      	ldr	r3, [r3, #12]
 8102d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102d96:	68ba      	ldr	r2, [r7, #8]
 8102d98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102d9c:	4013      	ands	r3, r2
 8102d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102da0:	68fb      	ldr	r3, [r7, #12]
 8102da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102da4:	68bb      	ldr	r3, [r7, #8]
 8102da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102da8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8102dac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8102db2:	4a04      	ldr	r2, [pc, #16]	; (8102dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8102db4:	68bb      	ldr	r3, [r7, #8]
 8102db6:	60d3      	str	r3, [r2, #12]
}
 8102db8:	bf00      	nop
 8102dba:	3714      	adds	r7, #20
 8102dbc:	46bd      	mov	sp, r7
 8102dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102dc2:	4770      	bx	lr
 8102dc4:	e000ed00 	.word	0xe000ed00

08102dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8102dc8:	b480      	push	{r7}
 8102dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102dcc:	4b04      	ldr	r3, [pc, #16]	; (8102de0 <__NVIC_GetPriorityGrouping+0x18>)
 8102dce:	68db      	ldr	r3, [r3, #12]
 8102dd0:	0a1b      	lsrs	r3, r3, #8
 8102dd2:	f003 0307 	and.w	r3, r3, #7
}
 8102dd6:	4618      	mov	r0, r3
 8102dd8:	46bd      	mov	sp, r7
 8102dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102dde:	4770      	bx	lr
 8102de0:	e000ed00 	.word	0xe000ed00

08102de4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102de4:	b480      	push	{r7}
 8102de6:	b083      	sub	sp, #12
 8102de8:	af00      	add	r7, sp, #0
 8102dea:	4603      	mov	r3, r0
 8102dec:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102dee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102df2:	2b00      	cmp	r3, #0
 8102df4:	db0b      	blt.n	8102e0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8102df6:	88fb      	ldrh	r3, [r7, #6]
 8102df8:	f003 021f 	and.w	r2, r3, #31
 8102dfc:	4907      	ldr	r1, [pc, #28]	; (8102e1c <__NVIC_EnableIRQ+0x38>)
 8102dfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102e02:	095b      	lsrs	r3, r3, #5
 8102e04:	2001      	movs	r0, #1
 8102e06:	fa00 f202 	lsl.w	r2, r0, r2
 8102e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8102e0e:	bf00      	nop
 8102e10:	370c      	adds	r7, #12
 8102e12:	46bd      	mov	sp, r7
 8102e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102e18:	4770      	bx	lr
 8102e1a:	bf00      	nop
 8102e1c:	e000e100 	.word	0xe000e100

08102e20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102e20:	b480      	push	{r7}
 8102e22:	b083      	sub	sp, #12
 8102e24:	af00      	add	r7, sp, #0
 8102e26:	4603      	mov	r3, r0
 8102e28:	6039      	str	r1, [r7, #0]
 8102e2a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102e2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102e30:	2b00      	cmp	r3, #0
 8102e32:	db0a      	blt.n	8102e4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102e34:	683b      	ldr	r3, [r7, #0]
 8102e36:	b2da      	uxtb	r2, r3
 8102e38:	490c      	ldr	r1, [pc, #48]	; (8102e6c <__NVIC_SetPriority+0x4c>)
 8102e3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102e3e:	0112      	lsls	r2, r2, #4
 8102e40:	b2d2      	uxtb	r2, r2
 8102e42:	440b      	add	r3, r1
 8102e44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8102e48:	e00a      	b.n	8102e60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102e4a:	683b      	ldr	r3, [r7, #0]
 8102e4c:	b2da      	uxtb	r2, r3
 8102e4e:	4908      	ldr	r1, [pc, #32]	; (8102e70 <__NVIC_SetPriority+0x50>)
 8102e50:	88fb      	ldrh	r3, [r7, #6]
 8102e52:	f003 030f 	and.w	r3, r3, #15
 8102e56:	3b04      	subs	r3, #4
 8102e58:	0112      	lsls	r2, r2, #4
 8102e5a:	b2d2      	uxtb	r2, r2
 8102e5c:	440b      	add	r3, r1
 8102e5e:	761a      	strb	r2, [r3, #24]
}
 8102e60:	bf00      	nop
 8102e62:	370c      	adds	r7, #12
 8102e64:	46bd      	mov	sp, r7
 8102e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102e6a:	4770      	bx	lr
 8102e6c:	e000e100 	.word	0xe000e100
 8102e70:	e000ed00 	.word	0xe000ed00

08102e74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102e74:	b480      	push	{r7}
 8102e76:	b089      	sub	sp, #36	; 0x24
 8102e78:	af00      	add	r7, sp, #0
 8102e7a:	60f8      	str	r0, [r7, #12]
 8102e7c:	60b9      	str	r1, [r7, #8]
 8102e7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102e80:	68fb      	ldr	r3, [r7, #12]
 8102e82:	f003 0307 	and.w	r3, r3, #7
 8102e86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102e88:	69fb      	ldr	r3, [r7, #28]
 8102e8a:	f1c3 0307 	rsb	r3, r3, #7
 8102e8e:	2b04      	cmp	r3, #4
 8102e90:	bf28      	it	cs
 8102e92:	2304      	movcs	r3, #4
 8102e94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102e96:	69fb      	ldr	r3, [r7, #28]
 8102e98:	3304      	adds	r3, #4
 8102e9a:	2b06      	cmp	r3, #6
 8102e9c:	d902      	bls.n	8102ea4 <NVIC_EncodePriority+0x30>
 8102e9e:	69fb      	ldr	r3, [r7, #28]
 8102ea0:	3b03      	subs	r3, #3
 8102ea2:	e000      	b.n	8102ea6 <NVIC_EncodePriority+0x32>
 8102ea4:	2300      	movs	r3, #0
 8102ea6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8102eac:	69bb      	ldr	r3, [r7, #24]
 8102eae:	fa02 f303 	lsl.w	r3, r2, r3
 8102eb2:	43da      	mvns	r2, r3
 8102eb4:	68bb      	ldr	r3, [r7, #8]
 8102eb6:	401a      	ands	r2, r3
 8102eb8:	697b      	ldr	r3, [r7, #20]
 8102eba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8102ec0:	697b      	ldr	r3, [r7, #20]
 8102ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8102ec6:	43d9      	mvns	r1, r3
 8102ec8:	687b      	ldr	r3, [r7, #4]
 8102eca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102ecc:	4313      	orrs	r3, r2
         );
}
 8102ece:	4618      	mov	r0, r3
 8102ed0:	3724      	adds	r7, #36	; 0x24
 8102ed2:	46bd      	mov	sp, r7
 8102ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ed8:	4770      	bx	lr

08102eda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102eda:	b580      	push	{r7, lr}
 8102edc:	b082      	sub	sp, #8
 8102ede:	af00      	add	r7, sp, #0
 8102ee0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102ee2:	6878      	ldr	r0, [r7, #4]
 8102ee4:	f7ff ff4c 	bl	8102d80 <__NVIC_SetPriorityGrouping>
}
 8102ee8:	bf00      	nop
 8102eea:	3708      	adds	r7, #8
 8102eec:	46bd      	mov	sp, r7
 8102eee:	bd80      	pop	{r7, pc}

08102ef0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102ef0:	b580      	push	{r7, lr}
 8102ef2:	b086      	sub	sp, #24
 8102ef4:	af00      	add	r7, sp, #0
 8102ef6:	4603      	mov	r3, r0
 8102ef8:	60b9      	str	r1, [r7, #8]
 8102efa:	607a      	str	r2, [r7, #4]
 8102efc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102efe:	f7ff ff63 	bl	8102dc8 <__NVIC_GetPriorityGrouping>
 8102f02:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8102f04:	687a      	ldr	r2, [r7, #4]
 8102f06:	68b9      	ldr	r1, [r7, #8]
 8102f08:	6978      	ldr	r0, [r7, #20]
 8102f0a:	f7ff ffb3 	bl	8102e74 <NVIC_EncodePriority>
 8102f0e:	4602      	mov	r2, r0
 8102f10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102f14:	4611      	mov	r1, r2
 8102f16:	4618      	mov	r0, r3
 8102f18:	f7ff ff82 	bl	8102e20 <__NVIC_SetPriority>
}
 8102f1c:	bf00      	nop
 8102f1e:	3718      	adds	r7, #24
 8102f20:	46bd      	mov	sp, r7
 8102f22:	bd80      	pop	{r7, pc}

08102f24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102f24:	b580      	push	{r7, lr}
 8102f26:	b082      	sub	sp, #8
 8102f28:	af00      	add	r7, sp, #0
 8102f2a:	4603      	mov	r3, r0
 8102f2c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102f2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102f32:	4618      	mov	r0, r3
 8102f34:	f7ff ff56 	bl	8102de4 <__NVIC_EnableIRQ>
}
 8102f38:	bf00      	nop
 8102f3a:	3708      	adds	r7, #8
 8102f3c:	46bd      	mov	sp, r7
 8102f3e:	bd80      	pop	{r7, pc}

08102f40 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102f40:	b480      	push	{r7}
 8102f42:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8102f44:	4b07      	ldr	r3, [pc, #28]	; (8102f64 <HAL_GetCurrentCPUID+0x24>)
 8102f46:	681b      	ldr	r3, [r3, #0]
 8102f48:	091b      	lsrs	r3, r3, #4
 8102f4a:	f003 030f 	and.w	r3, r3, #15
 8102f4e:	2b07      	cmp	r3, #7
 8102f50:	d101      	bne.n	8102f56 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8102f52:	2303      	movs	r3, #3
 8102f54:	e000      	b.n	8102f58 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8102f56:	2301      	movs	r3, #1
  }
}
 8102f58:	4618      	mov	r0, r3
 8102f5a:	46bd      	mov	sp, r7
 8102f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f60:	4770      	bx	lr
 8102f62:	bf00      	nop
 8102f64:	e000ed00 	.word	0xe000ed00

08102f68 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8102f68:	b580      	push	{r7, lr}
 8102f6a:	b086      	sub	sp, #24
 8102f6c:	af00      	add	r7, sp, #0
 8102f6e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8102f70:	f7fe faae 	bl	81014d0 <HAL_GetTick>
 8102f74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8102f76:	687b      	ldr	r3, [r7, #4]
 8102f78:	2b00      	cmp	r3, #0
 8102f7a:	d101      	bne.n	8102f80 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8102f7c:	2301      	movs	r3, #1
 8102f7e:	e314      	b.n	81035aa <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102f80:	687b      	ldr	r3, [r7, #4]
 8102f82:	681b      	ldr	r3, [r3, #0]
 8102f84:	4a66      	ldr	r2, [pc, #408]	; (8103120 <HAL_DMA_Init+0x1b8>)
 8102f86:	4293      	cmp	r3, r2
 8102f88:	d04a      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102f8a:	687b      	ldr	r3, [r7, #4]
 8102f8c:	681b      	ldr	r3, [r3, #0]
 8102f8e:	4a65      	ldr	r2, [pc, #404]	; (8103124 <HAL_DMA_Init+0x1bc>)
 8102f90:	4293      	cmp	r3, r2
 8102f92:	d045      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102f94:	687b      	ldr	r3, [r7, #4]
 8102f96:	681b      	ldr	r3, [r3, #0]
 8102f98:	4a63      	ldr	r2, [pc, #396]	; (8103128 <HAL_DMA_Init+0x1c0>)
 8102f9a:	4293      	cmp	r3, r2
 8102f9c:	d040      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102f9e:	687b      	ldr	r3, [r7, #4]
 8102fa0:	681b      	ldr	r3, [r3, #0]
 8102fa2:	4a62      	ldr	r2, [pc, #392]	; (810312c <HAL_DMA_Init+0x1c4>)
 8102fa4:	4293      	cmp	r3, r2
 8102fa6:	d03b      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102fa8:	687b      	ldr	r3, [r7, #4]
 8102faa:	681b      	ldr	r3, [r3, #0]
 8102fac:	4a60      	ldr	r2, [pc, #384]	; (8103130 <HAL_DMA_Init+0x1c8>)
 8102fae:	4293      	cmp	r3, r2
 8102fb0:	d036      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102fb2:	687b      	ldr	r3, [r7, #4]
 8102fb4:	681b      	ldr	r3, [r3, #0]
 8102fb6:	4a5f      	ldr	r2, [pc, #380]	; (8103134 <HAL_DMA_Init+0x1cc>)
 8102fb8:	4293      	cmp	r3, r2
 8102fba:	d031      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102fbc:	687b      	ldr	r3, [r7, #4]
 8102fbe:	681b      	ldr	r3, [r3, #0]
 8102fc0:	4a5d      	ldr	r2, [pc, #372]	; (8103138 <HAL_DMA_Init+0x1d0>)
 8102fc2:	4293      	cmp	r3, r2
 8102fc4:	d02c      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102fc6:	687b      	ldr	r3, [r7, #4]
 8102fc8:	681b      	ldr	r3, [r3, #0]
 8102fca:	4a5c      	ldr	r2, [pc, #368]	; (810313c <HAL_DMA_Init+0x1d4>)
 8102fcc:	4293      	cmp	r3, r2
 8102fce:	d027      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102fd0:	687b      	ldr	r3, [r7, #4]
 8102fd2:	681b      	ldr	r3, [r3, #0]
 8102fd4:	4a5a      	ldr	r2, [pc, #360]	; (8103140 <HAL_DMA_Init+0x1d8>)
 8102fd6:	4293      	cmp	r3, r2
 8102fd8:	d022      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102fda:	687b      	ldr	r3, [r7, #4]
 8102fdc:	681b      	ldr	r3, [r3, #0]
 8102fde:	4a59      	ldr	r2, [pc, #356]	; (8103144 <HAL_DMA_Init+0x1dc>)
 8102fe0:	4293      	cmp	r3, r2
 8102fe2:	d01d      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102fe4:	687b      	ldr	r3, [r7, #4]
 8102fe6:	681b      	ldr	r3, [r3, #0]
 8102fe8:	4a57      	ldr	r2, [pc, #348]	; (8103148 <HAL_DMA_Init+0x1e0>)
 8102fea:	4293      	cmp	r3, r2
 8102fec:	d018      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102fee:	687b      	ldr	r3, [r7, #4]
 8102ff0:	681b      	ldr	r3, [r3, #0]
 8102ff2:	4a56      	ldr	r2, [pc, #344]	; (810314c <HAL_DMA_Init+0x1e4>)
 8102ff4:	4293      	cmp	r3, r2
 8102ff6:	d013      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8102ff8:	687b      	ldr	r3, [r7, #4]
 8102ffa:	681b      	ldr	r3, [r3, #0]
 8102ffc:	4a54      	ldr	r2, [pc, #336]	; (8103150 <HAL_DMA_Init+0x1e8>)
 8102ffe:	4293      	cmp	r3, r2
 8103000:	d00e      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8103002:	687b      	ldr	r3, [r7, #4]
 8103004:	681b      	ldr	r3, [r3, #0]
 8103006:	4a53      	ldr	r2, [pc, #332]	; (8103154 <HAL_DMA_Init+0x1ec>)
 8103008:	4293      	cmp	r3, r2
 810300a:	d009      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 810300c:	687b      	ldr	r3, [r7, #4]
 810300e:	681b      	ldr	r3, [r3, #0]
 8103010:	4a51      	ldr	r2, [pc, #324]	; (8103158 <HAL_DMA_Init+0x1f0>)
 8103012:	4293      	cmp	r3, r2
 8103014:	d004      	beq.n	8103020 <HAL_DMA_Init+0xb8>
 8103016:	687b      	ldr	r3, [r7, #4]
 8103018:	681b      	ldr	r3, [r3, #0]
 810301a:	4a50      	ldr	r2, [pc, #320]	; (810315c <HAL_DMA_Init+0x1f4>)
 810301c:	4293      	cmp	r3, r2
 810301e:	d101      	bne.n	8103024 <HAL_DMA_Init+0xbc>
 8103020:	2301      	movs	r3, #1
 8103022:	e000      	b.n	8103026 <HAL_DMA_Init+0xbe>
 8103024:	2300      	movs	r3, #0
 8103026:	2b00      	cmp	r3, #0
 8103028:	f000 813b 	beq.w	81032a2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 810302c:	687b      	ldr	r3, [r7, #4]
 810302e:	2202      	movs	r2, #2
 8103030:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8103034:	687b      	ldr	r3, [r7, #4]
 8103036:	2200      	movs	r2, #0
 8103038:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 810303c:	687b      	ldr	r3, [r7, #4]
 810303e:	681b      	ldr	r3, [r3, #0]
 8103040:	4a37      	ldr	r2, [pc, #220]	; (8103120 <HAL_DMA_Init+0x1b8>)
 8103042:	4293      	cmp	r3, r2
 8103044:	d04a      	beq.n	81030dc <HAL_DMA_Init+0x174>
 8103046:	687b      	ldr	r3, [r7, #4]
 8103048:	681b      	ldr	r3, [r3, #0]
 810304a:	4a36      	ldr	r2, [pc, #216]	; (8103124 <HAL_DMA_Init+0x1bc>)
 810304c:	4293      	cmp	r3, r2
 810304e:	d045      	beq.n	81030dc <HAL_DMA_Init+0x174>
 8103050:	687b      	ldr	r3, [r7, #4]
 8103052:	681b      	ldr	r3, [r3, #0]
 8103054:	4a34      	ldr	r2, [pc, #208]	; (8103128 <HAL_DMA_Init+0x1c0>)
 8103056:	4293      	cmp	r3, r2
 8103058:	d040      	beq.n	81030dc <HAL_DMA_Init+0x174>
 810305a:	687b      	ldr	r3, [r7, #4]
 810305c:	681b      	ldr	r3, [r3, #0]
 810305e:	4a33      	ldr	r2, [pc, #204]	; (810312c <HAL_DMA_Init+0x1c4>)
 8103060:	4293      	cmp	r3, r2
 8103062:	d03b      	beq.n	81030dc <HAL_DMA_Init+0x174>
 8103064:	687b      	ldr	r3, [r7, #4]
 8103066:	681b      	ldr	r3, [r3, #0]
 8103068:	4a31      	ldr	r2, [pc, #196]	; (8103130 <HAL_DMA_Init+0x1c8>)
 810306a:	4293      	cmp	r3, r2
 810306c:	d036      	beq.n	81030dc <HAL_DMA_Init+0x174>
 810306e:	687b      	ldr	r3, [r7, #4]
 8103070:	681b      	ldr	r3, [r3, #0]
 8103072:	4a30      	ldr	r2, [pc, #192]	; (8103134 <HAL_DMA_Init+0x1cc>)
 8103074:	4293      	cmp	r3, r2
 8103076:	d031      	beq.n	81030dc <HAL_DMA_Init+0x174>
 8103078:	687b      	ldr	r3, [r7, #4]
 810307a:	681b      	ldr	r3, [r3, #0]
 810307c:	4a2e      	ldr	r2, [pc, #184]	; (8103138 <HAL_DMA_Init+0x1d0>)
 810307e:	4293      	cmp	r3, r2
 8103080:	d02c      	beq.n	81030dc <HAL_DMA_Init+0x174>
 8103082:	687b      	ldr	r3, [r7, #4]
 8103084:	681b      	ldr	r3, [r3, #0]
 8103086:	4a2d      	ldr	r2, [pc, #180]	; (810313c <HAL_DMA_Init+0x1d4>)
 8103088:	4293      	cmp	r3, r2
 810308a:	d027      	beq.n	81030dc <HAL_DMA_Init+0x174>
 810308c:	687b      	ldr	r3, [r7, #4]
 810308e:	681b      	ldr	r3, [r3, #0]
 8103090:	4a2b      	ldr	r2, [pc, #172]	; (8103140 <HAL_DMA_Init+0x1d8>)
 8103092:	4293      	cmp	r3, r2
 8103094:	d022      	beq.n	81030dc <HAL_DMA_Init+0x174>
 8103096:	687b      	ldr	r3, [r7, #4]
 8103098:	681b      	ldr	r3, [r3, #0]
 810309a:	4a2a      	ldr	r2, [pc, #168]	; (8103144 <HAL_DMA_Init+0x1dc>)
 810309c:	4293      	cmp	r3, r2
 810309e:	d01d      	beq.n	81030dc <HAL_DMA_Init+0x174>
 81030a0:	687b      	ldr	r3, [r7, #4]
 81030a2:	681b      	ldr	r3, [r3, #0]
 81030a4:	4a28      	ldr	r2, [pc, #160]	; (8103148 <HAL_DMA_Init+0x1e0>)
 81030a6:	4293      	cmp	r3, r2
 81030a8:	d018      	beq.n	81030dc <HAL_DMA_Init+0x174>
 81030aa:	687b      	ldr	r3, [r7, #4]
 81030ac:	681b      	ldr	r3, [r3, #0]
 81030ae:	4a27      	ldr	r2, [pc, #156]	; (810314c <HAL_DMA_Init+0x1e4>)
 81030b0:	4293      	cmp	r3, r2
 81030b2:	d013      	beq.n	81030dc <HAL_DMA_Init+0x174>
 81030b4:	687b      	ldr	r3, [r7, #4]
 81030b6:	681b      	ldr	r3, [r3, #0]
 81030b8:	4a25      	ldr	r2, [pc, #148]	; (8103150 <HAL_DMA_Init+0x1e8>)
 81030ba:	4293      	cmp	r3, r2
 81030bc:	d00e      	beq.n	81030dc <HAL_DMA_Init+0x174>
 81030be:	687b      	ldr	r3, [r7, #4]
 81030c0:	681b      	ldr	r3, [r3, #0]
 81030c2:	4a24      	ldr	r2, [pc, #144]	; (8103154 <HAL_DMA_Init+0x1ec>)
 81030c4:	4293      	cmp	r3, r2
 81030c6:	d009      	beq.n	81030dc <HAL_DMA_Init+0x174>
 81030c8:	687b      	ldr	r3, [r7, #4]
 81030ca:	681b      	ldr	r3, [r3, #0]
 81030cc:	4a22      	ldr	r2, [pc, #136]	; (8103158 <HAL_DMA_Init+0x1f0>)
 81030ce:	4293      	cmp	r3, r2
 81030d0:	d004      	beq.n	81030dc <HAL_DMA_Init+0x174>
 81030d2:	687b      	ldr	r3, [r7, #4]
 81030d4:	681b      	ldr	r3, [r3, #0]
 81030d6:	4a21      	ldr	r2, [pc, #132]	; (810315c <HAL_DMA_Init+0x1f4>)
 81030d8:	4293      	cmp	r3, r2
 81030da:	d108      	bne.n	81030ee <HAL_DMA_Init+0x186>
 81030dc:	687b      	ldr	r3, [r7, #4]
 81030de:	681b      	ldr	r3, [r3, #0]
 81030e0:	681a      	ldr	r2, [r3, #0]
 81030e2:	687b      	ldr	r3, [r7, #4]
 81030e4:	681b      	ldr	r3, [r3, #0]
 81030e6:	f022 0201 	bic.w	r2, r2, #1
 81030ea:	601a      	str	r2, [r3, #0]
 81030ec:	e007      	b.n	81030fe <HAL_DMA_Init+0x196>
 81030ee:	687b      	ldr	r3, [r7, #4]
 81030f0:	681b      	ldr	r3, [r3, #0]
 81030f2:	681a      	ldr	r2, [r3, #0]
 81030f4:	687b      	ldr	r3, [r7, #4]
 81030f6:	681b      	ldr	r3, [r3, #0]
 81030f8:	f022 0201 	bic.w	r2, r2, #1
 81030fc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81030fe:	e02f      	b.n	8103160 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8103100:	f7fe f9e6 	bl	81014d0 <HAL_GetTick>
 8103104:	4602      	mov	r2, r0
 8103106:	693b      	ldr	r3, [r7, #16]
 8103108:	1ad3      	subs	r3, r2, r3
 810310a:	2b05      	cmp	r3, #5
 810310c:	d928      	bls.n	8103160 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 810310e:	687b      	ldr	r3, [r7, #4]
 8103110:	2220      	movs	r2, #32
 8103112:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8103114:	687b      	ldr	r3, [r7, #4]
 8103116:	2203      	movs	r2, #3
 8103118:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 810311c:	2301      	movs	r3, #1
 810311e:	e244      	b.n	81035aa <HAL_DMA_Init+0x642>
 8103120:	40020010 	.word	0x40020010
 8103124:	40020028 	.word	0x40020028
 8103128:	40020040 	.word	0x40020040
 810312c:	40020058 	.word	0x40020058
 8103130:	40020070 	.word	0x40020070
 8103134:	40020088 	.word	0x40020088
 8103138:	400200a0 	.word	0x400200a0
 810313c:	400200b8 	.word	0x400200b8
 8103140:	40020410 	.word	0x40020410
 8103144:	40020428 	.word	0x40020428
 8103148:	40020440 	.word	0x40020440
 810314c:	40020458 	.word	0x40020458
 8103150:	40020470 	.word	0x40020470
 8103154:	40020488 	.word	0x40020488
 8103158:	400204a0 	.word	0x400204a0
 810315c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8103160:	687b      	ldr	r3, [r7, #4]
 8103162:	681b      	ldr	r3, [r3, #0]
 8103164:	681b      	ldr	r3, [r3, #0]
 8103166:	f003 0301 	and.w	r3, r3, #1
 810316a:	2b00      	cmp	r3, #0
 810316c:	d1c8      	bne.n	8103100 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 810316e:	687b      	ldr	r3, [r7, #4]
 8103170:	681b      	ldr	r3, [r3, #0]
 8103172:	681b      	ldr	r3, [r3, #0]
 8103174:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8103176:	697a      	ldr	r2, [r7, #20]
 8103178:	4b84      	ldr	r3, [pc, #528]	; (810338c <HAL_DMA_Init+0x424>)
 810317a:	4013      	ands	r3, r2
 810317c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 810317e:	687b      	ldr	r3, [r7, #4]
 8103180:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8103182:	687b      	ldr	r3, [r7, #4]
 8103184:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8103186:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8103188:	687b      	ldr	r3, [r7, #4]
 810318a:	691b      	ldr	r3, [r3, #16]
 810318c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810318e:	687b      	ldr	r3, [r7, #4]
 8103190:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8103192:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8103194:	687b      	ldr	r3, [r7, #4]
 8103196:	699b      	ldr	r3, [r3, #24]
 8103198:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 810319a:	687b      	ldr	r3, [r7, #4]
 810319c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810319e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 81031a0:	687b      	ldr	r3, [r7, #4]
 81031a2:	6a1b      	ldr	r3, [r3, #32]
 81031a4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 81031a6:	697a      	ldr	r2, [r7, #20]
 81031a8:	4313      	orrs	r3, r2
 81031aa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 81031ac:	687b      	ldr	r3, [r7, #4]
 81031ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81031b0:	2b04      	cmp	r3, #4
 81031b2:	d107      	bne.n	81031c4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 81031b4:	687b      	ldr	r3, [r7, #4]
 81031b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81031b8:	687b      	ldr	r3, [r7, #4]
 81031ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81031bc:	4313      	orrs	r3, r2
 81031be:	697a      	ldr	r2, [r7, #20]
 81031c0:	4313      	orrs	r3, r2
 81031c2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 81031c4:	4b72      	ldr	r3, [pc, #456]	; (8103390 <HAL_DMA_Init+0x428>)
 81031c6:	681b      	ldr	r3, [r3, #0]
 81031c8:	0c1b      	lsrs	r3, r3, #16
 81031ca:	041b      	lsls	r3, r3, #16
 81031cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81031d0:	d328      	bcc.n	8103224 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 81031d2:	687b      	ldr	r3, [r7, #4]
 81031d4:	685b      	ldr	r3, [r3, #4]
 81031d6:	2b28      	cmp	r3, #40	; 0x28
 81031d8:	d903      	bls.n	81031e2 <HAL_DMA_Init+0x27a>
 81031da:	687b      	ldr	r3, [r7, #4]
 81031dc:	685b      	ldr	r3, [r3, #4]
 81031de:	2b2e      	cmp	r3, #46	; 0x2e
 81031e0:	d917      	bls.n	8103212 <HAL_DMA_Init+0x2aa>
 81031e2:	687b      	ldr	r3, [r7, #4]
 81031e4:	685b      	ldr	r3, [r3, #4]
 81031e6:	2b3e      	cmp	r3, #62	; 0x3e
 81031e8:	d903      	bls.n	81031f2 <HAL_DMA_Init+0x28a>
 81031ea:	687b      	ldr	r3, [r7, #4]
 81031ec:	685b      	ldr	r3, [r3, #4]
 81031ee:	2b42      	cmp	r3, #66	; 0x42
 81031f0:	d90f      	bls.n	8103212 <HAL_DMA_Init+0x2aa>
 81031f2:	687b      	ldr	r3, [r7, #4]
 81031f4:	685b      	ldr	r3, [r3, #4]
 81031f6:	2b46      	cmp	r3, #70	; 0x46
 81031f8:	d903      	bls.n	8103202 <HAL_DMA_Init+0x29a>
 81031fa:	687b      	ldr	r3, [r7, #4]
 81031fc:	685b      	ldr	r3, [r3, #4]
 81031fe:	2b48      	cmp	r3, #72	; 0x48
 8103200:	d907      	bls.n	8103212 <HAL_DMA_Init+0x2aa>
 8103202:	687b      	ldr	r3, [r7, #4]
 8103204:	685b      	ldr	r3, [r3, #4]
 8103206:	2b4e      	cmp	r3, #78	; 0x4e
 8103208:	d905      	bls.n	8103216 <HAL_DMA_Init+0x2ae>
 810320a:	687b      	ldr	r3, [r7, #4]
 810320c:	685b      	ldr	r3, [r3, #4]
 810320e:	2b52      	cmp	r3, #82	; 0x52
 8103210:	d801      	bhi.n	8103216 <HAL_DMA_Init+0x2ae>
 8103212:	2301      	movs	r3, #1
 8103214:	e000      	b.n	8103218 <HAL_DMA_Init+0x2b0>
 8103216:	2300      	movs	r3, #0
 8103218:	2b00      	cmp	r3, #0
 810321a:	d003      	beq.n	8103224 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 810321c:	697b      	ldr	r3, [r7, #20]
 810321e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8103222:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8103224:	687b      	ldr	r3, [r7, #4]
 8103226:	681b      	ldr	r3, [r3, #0]
 8103228:	697a      	ldr	r2, [r7, #20]
 810322a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 810322c:	687b      	ldr	r3, [r7, #4]
 810322e:	681b      	ldr	r3, [r3, #0]
 8103230:	695b      	ldr	r3, [r3, #20]
 8103232:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8103234:	697b      	ldr	r3, [r7, #20]
 8103236:	f023 0307 	bic.w	r3, r3, #7
 810323a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 810323c:	687b      	ldr	r3, [r7, #4]
 810323e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103240:	697a      	ldr	r2, [r7, #20]
 8103242:	4313      	orrs	r3, r2
 8103244:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8103246:	687b      	ldr	r3, [r7, #4]
 8103248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810324a:	2b04      	cmp	r3, #4
 810324c:	d117      	bne.n	810327e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 810324e:	687b      	ldr	r3, [r7, #4]
 8103250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103252:	697a      	ldr	r2, [r7, #20]
 8103254:	4313      	orrs	r3, r2
 8103256:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8103258:	687b      	ldr	r3, [r7, #4]
 810325a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810325c:	2b00      	cmp	r3, #0
 810325e:	d00e      	beq.n	810327e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8103260:	6878      	ldr	r0, [r7, #4]
 8103262:	f001 fdcd 	bl	8104e00 <DMA_CheckFifoParam>
 8103266:	4603      	mov	r3, r0
 8103268:	2b00      	cmp	r3, #0
 810326a:	d008      	beq.n	810327e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 810326c:	687b      	ldr	r3, [r7, #4]
 810326e:	2240      	movs	r2, #64	; 0x40
 8103270:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8103272:	687b      	ldr	r3, [r7, #4]
 8103274:	2201      	movs	r2, #1
 8103276:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 810327a:	2301      	movs	r3, #1
 810327c:	e195      	b.n	81035aa <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 810327e:	687b      	ldr	r3, [r7, #4]
 8103280:	681b      	ldr	r3, [r3, #0]
 8103282:	697a      	ldr	r2, [r7, #20]
 8103284:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8103286:	6878      	ldr	r0, [r7, #4]
 8103288:	f001 fd08 	bl	8104c9c <DMA_CalcBaseAndBitshift>
 810328c:	4603      	mov	r3, r0
 810328e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103290:	687b      	ldr	r3, [r7, #4]
 8103292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103294:	f003 031f 	and.w	r3, r3, #31
 8103298:	223f      	movs	r2, #63	; 0x3f
 810329a:	409a      	lsls	r2, r3
 810329c:	68bb      	ldr	r3, [r7, #8]
 810329e:	609a      	str	r2, [r3, #8]
 81032a0:	e0cb      	b.n	810343a <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81032a2:	687b      	ldr	r3, [r7, #4]
 81032a4:	681b      	ldr	r3, [r3, #0]
 81032a6:	4a3b      	ldr	r2, [pc, #236]	; (8103394 <HAL_DMA_Init+0x42c>)
 81032a8:	4293      	cmp	r3, r2
 81032aa:	d022      	beq.n	81032f2 <HAL_DMA_Init+0x38a>
 81032ac:	687b      	ldr	r3, [r7, #4]
 81032ae:	681b      	ldr	r3, [r3, #0]
 81032b0:	4a39      	ldr	r2, [pc, #228]	; (8103398 <HAL_DMA_Init+0x430>)
 81032b2:	4293      	cmp	r3, r2
 81032b4:	d01d      	beq.n	81032f2 <HAL_DMA_Init+0x38a>
 81032b6:	687b      	ldr	r3, [r7, #4]
 81032b8:	681b      	ldr	r3, [r3, #0]
 81032ba:	4a38      	ldr	r2, [pc, #224]	; (810339c <HAL_DMA_Init+0x434>)
 81032bc:	4293      	cmp	r3, r2
 81032be:	d018      	beq.n	81032f2 <HAL_DMA_Init+0x38a>
 81032c0:	687b      	ldr	r3, [r7, #4]
 81032c2:	681b      	ldr	r3, [r3, #0]
 81032c4:	4a36      	ldr	r2, [pc, #216]	; (81033a0 <HAL_DMA_Init+0x438>)
 81032c6:	4293      	cmp	r3, r2
 81032c8:	d013      	beq.n	81032f2 <HAL_DMA_Init+0x38a>
 81032ca:	687b      	ldr	r3, [r7, #4]
 81032cc:	681b      	ldr	r3, [r3, #0]
 81032ce:	4a35      	ldr	r2, [pc, #212]	; (81033a4 <HAL_DMA_Init+0x43c>)
 81032d0:	4293      	cmp	r3, r2
 81032d2:	d00e      	beq.n	81032f2 <HAL_DMA_Init+0x38a>
 81032d4:	687b      	ldr	r3, [r7, #4]
 81032d6:	681b      	ldr	r3, [r3, #0]
 81032d8:	4a33      	ldr	r2, [pc, #204]	; (81033a8 <HAL_DMA_Init+0x440>)
 81032da:	4293      	cmp	r3, r2
 81032dc:	d009      	beq.n	81032f2 <HAL_DMA_Init+0x38a>
 81032de:	687b      	ldr	r3, [r7, #4]
 81032e0:	681b      	ldr	r3, [r3, #0]
 81032e2:	4a32      	ldr	r2, [pc, #200]	; (81033ac <HAL_DMA_Init+0x444>)
 81032e4:	4293      	cmp	r3, r2
 81032e6:	d004      	beq.n	81032f2 <HAL_DMA_Init+0x38a>
 81032e8:	687b      	ldr	r3, [r7, #4]
 81032ea:	681b      	ldr	r3, [r3, #0]
 81032ec:	4a30      	ldr	r2, [pc, #192]	; (81033b0 <HAL_DMA_Init+0x448>)
 81032ee:	4293      	cmp	r3, r2
 81032f0:	d101      	bne.n	81032f6 <HAL_DMA_Init+0x38e>
 81032f2:	2301      	movs	r3, #1
 81032f4:	e000      	b.n	81032f8 <HAL_DMA_Init+0x390>
 81032f6:	2300      	movs	r3, #0
 81032f8:	2b00      	cmp	r3, #0
 81032fa:	f000 8095 	beq.w	8103428 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81032fe:	687b      	ldr	r3, [r7, #4]
 8103300:	681b      	ldr	r3, [r3, #0]
 8103302:	4a24      	ldr	r2, [pc, #144]	; (8103394 <HAL_DMA_Init+0x42c>)
 8103304:	4293      	cmp	r3, r2
 8103306:	d021      	beq.n	810334c <HAL_DMA_Init+0x3e4>
 8103308:	687b      	ldr	r3, [r7, #4]
 810330a:	681b      	ldr	r3, [r3, #0]
 810330c:	4a22      	ldr	r2, [pc, #136]	; (8103398 <HAL_DMA_Init+0x430>)
 810330e:	4293      	cmp	r3, r2
 8103310:	d01c      	beq.n	810334c <HAL_DMA_Init+0x3e4>
 8103312:	687b      	ldr	r3, [r7, #4]
 8103314:	681b      	ldr	r3, [r3, #0]
 8103316:	4a21      	ldr	r2, [pc, #132]	; (810339c <HAL_DMA_Init+0x434>)
 8103318:	4293      	cmp	r3, r2
 810331a:	d017      	beq.n	810334c <HAL_DMA_Init+0x3e4>
 810331c:	687b      	ldr	r3, [r7, #4]
 810331e:	681b      	ldr	r3, [r3, #0]
 8103320:	4a1f      	ldr	r2, [pc, #124]	; (81033a0 <HAL_DMA_Init+0x438>)
 8103322:	4293      	cmp	r3, r2
 8103324:	d012      	beq.n	810334c <HAL_DMA_Init+0x3e4>
 8103326:	687b      	ldr	r3, [r7, #4]
 8103328:	681b      	ldr	r3, [r3, #0]
 810332a:	4a1e      	ldr	r2, [pc, #120]	; (81033a4 <HAL_DMA_Init+0x43c>)
 810332c:	4293      	cmp	r3, r2
 810332e:	d00d      	beq.n	810334c <HAL_DMA_Init+0x3e4>
 8103330:	687b      	ldr	r3, [r7, #4]
 8103332:	681b      	ldr	r3, [r3, #0]
 8103334:	4a1c      	ldr	r2, [pc, #112]	; (81033a8 <HAL_DMA_Init+0x440>)
 8103336:	4293      	cmp	r3, r2
 8103338:	d008      	beq.n	810334c <HAL_DMA_Init+0x3e4>
 810333a:	687b      	ldr	r3, [r7, #4]
 810333c:	681b      	ldr	r3, [r3, #0]
 810333e:	4a1b      	ldr	r2, [pc, #108]	; (81033ac <HAL_DMA_Init+0x444>)
 8103340:	4293      	cmp	r3, r2
 8103342:	d003      	beq.n	810334c <HAL_DMA_Init+0x3e4>
 8103344:	687b      	ldr	r3, [r7, #4]
 8103346:	681b      	ldr	r3, [r3, #0]
 8103348:	4a19      	ldr	r2, [pc, #100]	; (81033b0 <HAL_DMA_Init+0x448>)
 810334a:	4293      	cmp	r3, r2
 810334c:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 810334e:	687b      	ldr	r3, [r7, #4]
 8103350:	2202      	movs	r2, #2
 8103352:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	2200      	movs	r2, #0
 810335a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 810335e:	687b      	ldr	r3, [r7, #4]
 8103360:	681b      	ldr	r3, [r3, #0]
 8103362:	681b      	ldr	r3, [r3, #0]
 8103364:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8103366:	697b      	ldr	r3, [r7, #20]
 8103368:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 810336c:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8103370:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8103372:	687b      	ldr	r3, [r7, #4]
 8103374:	689b      	ldr	r3, [r3, #8]
 8103376:	2b40      	cmp	r3, #64	; 0x40
 8103378:	d01c      	beq.n	81033b4 <HAL_DMA_Init+0x44c>
 810337a:	687b      	ldr	r3, [r7, #4]
 810337c:	689b      	ldr	r3, [r3, #8]
 810337e:	2b80      	cmp	r3, #128	; 0x80
 8103380:	d102      	bne.n	8103388 <HAL_DMA_Init+0x420>
 8103382:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8103386:	e016      	b.n	81033b6 <HAL_DMA_Init+0x44e>
 8103388:	2300      	movs	r3, #0
 810338a:	e014      	b.n	81033b6 <HAL_DMA_Init+0x44e>
 810338c:	fe10803f 	.word	0xfe10803f
 8103390:	5c001000 	.word	0x5c001000
 8103394:	58025408 	.word	0x58025408
 8103398:	5802541c 	.word	0x5802541c
 810339c:	58025430 	.word	0x58025430
 81033a0:	58025444 	.word	0x58025444
 81033a4:	58025458 	.word	0x58025458
 81033a8:	5802546c 	.word	0x5802546c
 81033ac:	58025480 	.word	0x58025480
 81033b0:	58025494 	.word	0x58025494
 81033b4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 81033b6:	687a      	ldr	r2, [r7, #4]
 81033b8:	68d2      	ldr	r2, [r2, #12]
 81033ba:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81033bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 81033be:	687b      	ldr	r3, [r7, #4]
 81033c0:	691b      	ldr	r3, [r3, #16]
 81033c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 81033c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 81033c6:	687b      	ldr	r3, [r7, #4]
 81033c8:	695b      	ldr	r3, [r3, #20]
 81033ca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 81033cc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 81033ce:	687b      	ldr	r3, [r7, #4]
 81033d0:	699b      	ldr	r3, [r3, #24]
 81033d2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 81033d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 81033d6:	687b      	ldr	r3, [r7, #4]
 81033d8:	69db      	ldr	r3, [r3, #28]
 81033da:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 81033dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 81033de:	687b      	ldr	r3, [r7, #4]
 81033e0:	6a1b      	ldr	r3, [r3, #32]
 81033e2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 81033e4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81033e6:	697a      	ldr	r2, [r7, #20]
 81033e8:	4313      	orrs	r3, r2
 81033ea:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 81033ec:	687b      	ldr	r3, [r7, #4]
 81033ee:	681b      	ldr	r3, [r3, #0]
 81033f0:	697a      	ldr	r2, [r7, #20]
 81033f2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 81033f4:	687b      	ldr	r3, [r7, #4]
 81033f6:	681b      	ldr	r3, [r3, #0]
 81033f8:	461a      	mov	r2, r3
 81033fa:	4b6e      	ldr	r3, [pc, #440]	; (81035b4 <HAL_DMA_Init+0x64c>)
 81033fc:	4413      	add	r3, r2
 81033fe:	4a6e      	ldr	r2, [pc, #440]	; (81035b8 <HAL_DMA_Init+0x650>)
 8103400:	fba2 2303 	umull	r2, r3, r2, r3
 8103404:	091b      	lsrs	r3, r3, #4
 8103406:	009a      	lsls	r2, r3, #2
 8103408:	687b      	ldr	r3, [r7, #4]
 810340a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 810340c:	6878      	ldr	r0, [r7, #4]
 810340e:	f001 fc45 	bl	8104c9c <DMA_CalcBaseAndBitshift>
 8103412:	4603      	mov	r3, r0
 8103414:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103416:	687b      	ldr	r3, [r7, #4]
 8103418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810341a:	f003 031f 	and.w	r3, r3, #31
 810341e:	2201      	movs	r2, #1
 8103420:	409a      	lsls	r2, r3
 8103422:	68fb      	ldr	r3, [r7, #12]
 8103424:	605a      	str	r2, [r3, #4]
 8103426:	e008      	b.n	810343a <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8103428:	687b      	ldr	r3, [r7, #4]
 810342a:	2240      	movs	r2, #64	; 0x40
 810342c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 810342e:	687b      	ldr	r3, [r7, #4]
 8103430:	2203      	movs	r2, #3
 8103432:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8103436:	2301      	movs	r3, #1
 8103438:	e0b7      	b.n	81035aa <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810343a:	687b      	ldr	r3, [r7, #4]
 810343c:	681b      	ldr	r3, [r3, #0]
 810343e:	4a5f      	ldr	r2, [pc, #380]	; (81035bc <HAL_DMA_Init+0x654>)
 8103440:	4293      	cmp	r3, r2
 8103442:	d072      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103444:	687b      	ldr	r3, [r7, #4]
 8103446:	681b      	ldr	r3, [r3, #0]
 8103448:	4a5d      	ldr	r2, [pc, #372]	; (81035c0 <HAL_DMA_Init+0x658>)
 810344a:	4293      	cmp	r3, r2
 810344c:	d06d      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 810344e:	687b      	ldr	r3, [r7, #4]
 8103450:	681b      	ldr	r3, [r3, #0]
 8103452:	4a5c      	ldr	r2, [pc, #368]	; (81035c4 <HAL_DMA_Init+0x65c>)
 8103454:	4293      	cmp	r3, r2
 8103456:	d068      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103458:	687b      	ldr	r3, [r7, #4]
 810345a:	681b      	ldr	r3, [r3, #0]
 810345c:	4a5a      	ldr	r2, [pc, #360]	; (81035c8 <HAL_DMA_Init+0x660>)
 810345e:	4293      	cmp	r3, r2
 8103460:	d063      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103462:	687b      	ldr	r3, [r7, #4]
 8103464:	681b      	ldr	r3, [r3, #0]
 8103466:	4a59      	ldr	r2, [pc, #356]	; (81035cc <HAL_DMA_Init+0x664>)
 8103468:	4293      	cmp	r3, r2
 810346a:	d05e      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 810346c:	687b      	ldr	r3, [r7, #4]
 810346e:	681b      	ldr	r3, [r3, #0]
 8103470:	4a57      	ldr	r2, [pc, #348]	; (81035d0 <HAL_DMA_Init+0x668>)
 8103472:	4293      	cmp	r3, r2
 8103474:	d059      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103476:	687b      	ldr	r3, [r7, #4]
 8103478:	681b      	ldr	r3, [r3, #0]
 810347a:	4a56      	ldr	r2, [pc, #344]	; (81035d4 <HAL_DMA_Init+0x66c>)
 810347c:	4293      	cmp	r3, r2
 810347e:	d054      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103480:	687b      	ldr	r3, [r7, #4]
 8103482:	681b      	ldr	r3, [r3, #0]
 8103484:	4a54      	ldr	r2, [pc, #336]	; (81035d8 <HAL_DMA_Init+0x670>)
 8103486:	4293      	cmp	r3, r2
 8103488:	d04f      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 810348a:	687b      	ldr	r3, [r7, #4]
 810348c:	681b      	ldr	r3, [r3, #0]
 810348e:	4a53      	ldr	r2, [pc, #332]	; (81035dc <HAL_DMA_Init+0x674>)
 8103490:	4293      	cmp	r3, r2
 8103492:	d04a      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103494:	687b      	ldr	r3, [r7, #4]
 8103496:	681b      	ldr	r3, [r3, #0]
 8103498:	4a51      	ldr	r2, [pc, #324]	; (81035e0 <HAL_DMA_Init+0x678>)
 810349a:	4293      	cmp	r3, r2
 810349c:	d045      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 810349e:	687b      	ldr	r3, [r7, #4]
 81034a0:	681b      	ldr	r3, [r3, #0]
 81034a2:	4a50      	ldr	r2, [pc, #320]	; (81035e4 <HAL_DMA_Init+0x67c>)
 81034a4:	4293      	cmp	r3, r2
 81034a6:	d040      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034a8:	687b      	ldr	r3, [r7, #4]
 81034aa:	681b      	ldr	r3, [r3, #0]
 81034ac:	4a4e      	ldr	r2, [pc, #312]	; (81035e8 <HAL_DMA_Init+0x680>)
 81034ae:	4293      	cmp	r3, r2
 81034b0:	d03b      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034b2:	687b      	ldr	r3, [r7, #4]
 81034b4:	681b      	ldr	r3, [r3, #0]
 81034b6:	4a4d      	ldr	r2, [pc, #308]	; (81035ec <HAL_DMA_Init+0x684>)
 81034b8:	4293      	cmp	r3, r2
 81034ba:	d036      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034bc:	687b      	ldr	r3, [r7, #4]
 81034be:	681b      	ldr	r3, [r3, #0]
 81034c0:	4a4b      	ldr	r2, [pc, #300]	; (81035f0 <HAL_DMA_Init+0x688>)
 81034c2:	4293      	cmp	r3, r2
 81034c4:	d031      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034c6:	687b      	ldr	r3, [r7, #4]
 81034c8:	681b      	ldr	r3, [r3, #0]
 81034ca:	4a4a      	ldr	r2, [pc, #296]	; (81035f4 <HAL_DMA_Init+0x68c>)
 81034cc:	4293      	cmp	r3, r2
 81034ce:	d02c      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034d0:	687b      	ldr	r3, [r7, #4]
 81034d2:	681b      	ldr	r3, [r3, #0]
 81034d4:	4a48      	ldr	r2, [pc, #288]	; (81035f8 <HAL_DMA_Init+0x690>)
 81034d6:	4293      	cmp	r3, r2
 81034d8:	d027      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034da:	687b      	ldr	r3, [r7, #4]
 81034dc:	681b      	ldr	r3, [r3, #0]
 81034de:	4a47      	ldr	r2, [pc, #284]	; (81035fc <HAL_DMA_Init+0x694>)
 81034e0:	4293      	cmp	r3, r2
 81034e2:	d022      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034e4:	687b      	ldr	r3, [r7, #4]
 81034e6:	681b      	ldr	r3, [r3, #0]
 81034e8:	4a45      	ldr	r2, [pc, #276]	; (8103600 <HAL_DMA_Init+0x698>)
 81034ea:	4293      	cmp	r3, r2
 81034ec:	d01d      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034ee:	687b      	ldr	r3, [r7, #4]
 81034f0:	681b      	ldr	r3, [r3, #0]
 81034f2:	4a44      	ldr	r2, [pc, #272]	; (8103604 <HAL_DMA_Init+0x69c>)
 81034f4:	4293      	cmp	r3, r2
 81034f6:	d018      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 81034f8:	687b      	ldr	r3, [r7, #4]
 81034fa:	681b      	ldr	r3, [r3, #0]
 81034fc:	4a42      	ldr	r2, [pc, #264]	; (8103608 <HAL_DMA_Init+0x6a0>)
 81034fe:	4293      	cmp	r3, r2
 8103500:	d013      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103502:	687b      	ldr	r3, [r7, #4]
 8103504:	681b      	ldr	r3, [r3, #0]
 8103506:	4a41      	ldr	r2, [pc, #260]	; (810360c <HAL_DMA_Init+0x6a4>)
 8103508:	4293      	cmp	r3, r2
 810350a:	d00e      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	681b      	ldr	r3, [r3, #0]
 8103510:	4a3f      	ldr	r2, [pc, #252]	; (8103610 <HAL_DMA_Init+0x6a8>)
 8103512:	4293      	cmp	r3, r2
 8103514:	d009      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103516:	687b      	ldr	r3, [r7, #4]
 8103518:	681b      	ldr	r3, [r3, #0]
 810351a:	4a3e      	ldr	r2, [pc, #248]	; (8103614 <HAL_DMA_Init+0x6ac>)
 810351c:	4293      	cmp	r3, r2
 810351e:	d004      	beq.n	810352a <HAL_DMA_Init+0x5c2>
 8103520:	687b      	ldr	r3, [r7, #4]
 8103522:	681b      	ldr	r3, [r3, #0]
 8103524:	4a3c      	ldr	r2, [pc, #240]	; (8103618 <HAL_DMA_Init+0x6b0>)
 8103526:	4293      	cmp	r3, r2
 8103528:	d101      	bne.n	810352e <HAL_DMA_Init+0x5c6>
 810352a:	2301      	movs	r3, #1
 810352c:	e000      	b.n	8103530 <HAL_DMA_Init+0x5c8>
 810352e:	2300      	movs	r3, #0
 8103530:	2b00      	cmp	r3, #0
 8103532:	d032      	beq.n	810359a <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8103534:	6878      	ldr	r0, [r7, #4]
 8103536:	f001 fcdf 	bl	8104ef8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 810353a:	687b      	ldr	r3, [r7, #4]
 810353c:	689b      	ldr	r3, [r3, #8]
 810353e:	2b80      	cmp	r3, #128	; 0x80
 8103540:	d102      	bne.n	8103548 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8103542:	687b      	ldr	r3, [r7, #4]
 8103544:	2200      	movs	r2, #0
 8103546:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8103548:	687b      	ldr	r3, [r7, #4]
 810354a:	685a      	ldr	r2, [r3, #4]
 810354c:	687b      	ldr	r3, [r7, #4]
 810354e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103550:	b2d2      	uxtb	r2, r2
 8103552:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103554:	687b      	ldr	r3, [r7, #4]
 8103556:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103558:	687a      	ldr	r2, [r7, #4]
 810355a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 810355c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 810355e:	687b      	ldr	r3, [r7, #4]
 8103560:	685b      	ldr	r3, [r3, #4]
 8103562:	2b00      	cmp	r3, #0
 8103564:	d010      	beq.n	8103588 <HAL_DMA_Init+0x620>
 8103566:	687b      	ldr	r3, [r7, #4]
 8103568:	685b      	ldr	r3, [r3, #4]
 810356a:	2b08      	cmp	r3, #8
 810356c:	d80c      	bhi.n	8103588 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 810356e:	6878      	ldr	r0, [r7, #4]
 8103570:	f001 fd5c 	bl	810502c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103578:	2200      	movs	r2, #0
 810357a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 810357c:	687b      	ldr	r3, [r7, #4]
 810357e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103580:	687a      	ldr	r2, [r7, #4]
 8103582:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8103584:	605a      	str	r2, [r3, #4]
 8103586:	e008      	b.n	810359a <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8103588:	687b      	ldr	r3, [r7, #4]
 810358a:	2200      	movs	r2, #0
 810358c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 810358e:	687b      	ldr	r3, [r7, #4]
 8103590:	2200      	movs	r2, #0
 8103592:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8103594:	687b      	ldr	r3, [r7, #4]
 8103596:	2200      	movs	r2, #0
 8103598:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810359a:	687b      	ldr	r3, [r7, #4]
 810359c:	2200      	movs	r2, #0
 810359e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 81035a0:	687b      	ldr	r3, [r7, #4]
 81035a2:	2201      	movs	r2, #1
 81035a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 81035a8:	2300      	movs	r3, #0
}
 81035aa:	4618      	mov	r0, r3
 81035ac:	3718      	adds	r7, #24
 81035ae:	46bd      	mov	sp, r7
 81035b0:	bd80      	pop	{r7, pc}
 81035b2:	bf00      	nop
 81035b4:	a7fdabf8 	.word	0xa7fdabf8
 81035b8:	cccccccd 	.word	0xcccccccd
 81035bc:	40020010 	.word	0x40020010
 81035c0:	40020028 	.word	0x40020028
 81035c4:	40020040 	.word	0x40020040
 81035c8:	40020058 	.word	0x40020058
 81035cc:	40020070 	.word	0x40020070
 81035d0:	40020088 	.word	0x40020088
 81035d4:	400200a0 	.word	0x400200a0
 81035d8:	400200b8 	.word	0x400200b8
 81035dc:	40020410 	.word	0x40020410
 81035e0:	40020428 	.word	0x40020428
 81035e4:	40020440 	.word	0x40020440
 81035e8:	40020458 	.word	0x40020458
 81035ec:	40020470 	.word	0x40020470
 81035f0:	40020488 	.word	0x40020488
 81035f4:	400204a0 	.word	0x400204a0
 81035f8:	400204b8 	.word	0x400204b8
 81035fc:	58025408 	.word	0x58025408
 8103600:	5802541c 	.word	0x5802541c
 8103604:	58025430 	.word	0x58025430
 8103608:	58025444 	.word	0x58025444
 810360c:	58025458 	.word	0x58025458
 8103610:	5802546c 	.word	0x5802546c
 8103614:	58025480 	.word	0x58025480
 8103618:	58025494 	.word	0x58025494

0810361c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 810361c:	b580      	push	{r7, lr}
 810361e:	b086      	sub	sp, #24
 8103620:	af00      	add	r7, sp, #0
 8103622:	60f8      	str	r0, [r7, #12]
 8103624:	60b9      	str	r1, [r7, #8]
 8103626:	607a      	str	r2, [r7, #4]
 8103628:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810362a:	2300      	movs	r3, #0
 810362c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 810362e:	68fb      	ldr	r3, [r7, #12]
 8103630:	2b00      	cmp	r3, #0
 8103632:	d101      	bne.n	8103638 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8103634:	2301      	movs	r3, #1
 8103636:	e226      	b.n	8103a86 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8103638:	68fb      	ldr	r3, [r7, #12]
 810363a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 810363e:	2b01      	cmp	r3, #1
 8103640:	d101      	bne.n	8103646 <HAL_DMA_Start_IT+0x2a>
 8103642:	2302      	movs	r3, #2
 8103644:	e21f      	b.n	8103a86 <HAL_DMA_Start_IT+0x46a>
 8103646:	68fb      	ldr	r3, [r7, #12]
 8103648:	2201      	movs	r2, #1
 810364a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 810364e:	68fb      	ldr	r3, [r7, #12]
 8103650:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8103654:	b2db      	uxtb	r3, r3
 8103656:	2b01      	cmp	r3, #1
 8103658:	f040 820a 	bne.w	8103a70 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 810365c:	68fb      	ldr	r3, [r7, #12]
 810365e:	2202      	movs	r2, #2
 8103660:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8103664:	68fb      	ldr	r3, [r7, #12]
 8103666:	2200      	movs	r2, #0
 8103668:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 810366a:	68fb      	ldr	r3, [r7, #12]
 810366c:	681b      	ldr	r3, [r3, #0]
 810366e:	4a68      	ldr	r2, [pc, #416]	; (8103810 <HAL_DMA_Start_IT+0x1f4>)
 8103670:	4293      	cmp	r3, r2
 8103672:	d04a      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 8103674:	68fb      	ldr	r3, [r7, #12]
 8103676:	681b      	ldr	r3, [r3, #0]
 8103678:	4a66      	ldr	r2, [pc, #408]	; (8103814 <HAL_DMA_Start_IT+0x1f8>)
 810367a:	4293      	cmp	r3, r2
 810367c:	d045      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 810367e:	68fb      	ldr	r3, [r7, #12]
 8103680:	681b      	ldr	r3, [r3, #0]
 8103682:	4a65      	ldr	r2, [pc, #404]	; (8103818 <HAL_DMA_Start_IT+0x1fc>)
 8103684:	4293      	cmp	r3, r2
 8103686:	d040      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 8103688:	68fb      	ldr	r3, [r7, #12]
 810368a:	681b      	ldr	r3, [r3, #0]
 810368c:	4a63      	ldr	r2, [pc, #396]	; (810381c <HAL_DMA_Start_IT+0x200>)
 810368e:	4293      	cmp	r3, r2
 8103690:	d03b      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 8103692:	68fb      	ldr	r3, [r7, #12]
 8103694:	681b      	ldr	r3, [r3, #0]
 8103696:	4a62      	ldr	r2, [pc, #392]	; (8103820 <HAL_DMA_Start_IT+0x204>)
 8103698:	4293      	cmp	r3, r2
 810369a:	d036      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 810369c:	68fb      	ldr	r3, [r7, #12]
 810369e:	681b      	ldr	r3, [r3, #0]
 81036a0:	4a60      	ldr	r2, [pc, #384]	; (8103824 <HAL_DMA_Start_IT+0x208>)
 81036a2:	4293      	cmp	r3, r2
 81036a4:	d031      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036a6:	68fb      	ldr	r3, [r7, #12]
 81036a8:	681b      	ldr	r3, [r3, #0]
 81036aa:	4a5f      	ldr	r2, [pc, #380]	; (8103828 <HAL_DMA_Start_IT+0x20c>)
 81036ac:	4293      	cmp	r3, r2
 81036ae:	d02c      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036b0:	68fb      	ldr	r3, [r7, #12]
 81036b2:	681b      	ldr	r3, [r3, #0]
 81036b4:	4a5d      	ldr	r2, [pc, #372]	; (810382c <HAL_DMA_Start_IT+0x210>)
 81036b6:	4293      	cmp	r3, r2
 81036b8:	d027      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036ba:	68fb      	ldr	r3, [r7, #12]
 81036bc:	681b      	ldr	r3, [r3, #0]
 81036be:	4a5c      	ldr	r2, [pc, #368]	; (8103830 <HAL_DMA_Start_IT+0x214>)
 81036c0:	4293      	cmp	r3, r2
 81036c2:	d022      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036c4:	68fb      	ldr	r3, [r7, #12]
 81036c6:	681b      	ldr	r3, [r3, #0]
 81036c8:	4a5a      	ldr	r2, [pc, #360]	; (8103834 <HAL_DMA_Start_IT+0x218>)
 81036ca:	4293      	cmp	r3, r2
 81036cc:	d01d      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036ce:	68fb      	ldr	r3, [r7, #12]
 81036d0:	681b      	ldr	r3, [r3, #0]
 81036d2:	4a59      	ldr	r2, [pc, #356]	; (8103838 <HAL_DMA_Start_IT+0x21c>)
 81036d4:	4293      	cmp	r3, r2
 81036d6:	d018      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036d8:	68fb      	ldr	r3, [r7, #12]
 81036da:	681b      	ldr	r3, [r3, #0]
 81036dc:	4a57      	ldr	r2, [pc, #348]	; (810383c <HAL_DMA_Start_IT+0x220>)
 81036de:	4293      	cmp	r3, r2
 81036e0:	d013      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036e2:	68fb      	ldr	r3, [r7, #12]
 81036e4:	681b      	ldr	r3, [r3, #0]
 81036e6:	4a56      	ldr	r2, [pc, #344]	; (8103840 <HAL_DMA_Start_IT+0x224>)
 81036e8:	4293      	cmp	r3, r2
 81036ea:	d00e      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036ec:	68fb      	ldr	r3, [r7, #12]
 81036ee:	681b      	ldr	r3, [r3, #0]
 81036f0:	4a54      	ldr	r2, [pc, #336]	; (8103844 <HAL_DMA_Start_IT+0x228>)
 81036f2:	4293      	cmp	r3, r2
 81036f4:	d009      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 81036f6:	68fb      	ldr	r3, [r7, #12]
 81036f8:	681b      	ldr	r3, [r3, #0]
 81036fa:	4a53      	ldr	r2, [pc, #332]	; (8103848 <HAL_DMA_Start_IT+0x22c>)
 81036fc:	4293      	cmp	r3, r2
 81036fe:	d004      	beq.n	810370a <HAL_DMA_Start_IT+0xee>
 8103700:	68fb      	ldr	r3, [r7, #12]
 8103702:	681b      	ldr	r3, [r3, #0]
 8103704:	4a51      	ldr	r2, [pc, #324]	; (810384c <HAL_DMA_Start_IT+0x230>)
 8103706:	4293      	cmp	r3, r2
 8103708:	d108      	bne.n	810371c <HAL_DMA_Start_IT+0x100>
 810370a:	68fb      	ldr	r3, [r7, #12]
 810370c:	681b      	ldr	r3, [r3, #0]
 810370e:	681a      	ldr	r2, [r3, #0]
 8103710:	68fb      	ldr	r3, [r7, #12]
 8103712:	681b      	ldr	r3, [r3, #0]
 8103714:	f022 0201 	bic.w	r2, r2, #1
 8103718:	601a      	str	r2, [r3, #0]
 810371a:	e007      	b.n	810372c <HAL_DMA_Start_IT+0x110>
 810371c:	68fb      	ldr	r3, [r7, #12]
 810371e:	681b      	ldr	r3, [r3, #0]
 8103720:	681a      	ldr	r2, [r3, #0]
 8103722:	68fb      	ldr	r3, [r7, #12]
 8103724:	681b      	ldr	r3, [r3, #0]
 8103726:	f022 0201 	bic.w	r2, r2, #1
 810372a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 810372c:	683b      	ldr	r3, [r7, #0]
 810372e:	687a      	ldr	r2, [r7, #4]
 8103730:	68b9      	ldr	r1, [r7, #8]
 8103732:	68f8      	ldr	r0, [r7, #12]
 8103734:	f001 f906 	bl	8104944 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103738:	68fb      	ldr	r3, [r7, #12]
 810373a:	681b      	ldr	r3, [r3, #0]
 810373c:	4a34      	ldr	r2, [pc, #208]	; (8103810 <HAL_DMA_Start_IT+0x1f4>)
 810373e:	4293      	cmp	r3, r2
 8103740:	d04a      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 8103742:	68fb      	ldr	r3, [r7, #12]
 8103744:	681b      	ldr	r3, [r3, #0]
 8103746:	4a33      	ldr	r2, [pc, #204]	; (8103814 <HAL_DMA_Start_IT+0x1f8>)
 8103748:	4293      	cmp	r3, r2
 810374a:	d045      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 810374c:	68fb      	ldr	r3, [r7, #12]
 810374e:	681b      	ldr	r3, [r3, #0]
 8103750:	4a31      	ldr	r2, [pc, #196]	; (8103818 <HAL_DMA_Start_IT+0x1fc>)
 8103752:	4293      	cmp	r3, r2
 8103754:	d040      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 8103756:	68fb      	ldr	r3, [r7, #12]
 8103758:	681b      	ldr	r3, [r3, #0]
 810375a:	4a30      	ldr	r2, [pc, #192]	; (810381c <HAL_DMA_Start_IT+0x200>)
 810375c:	4293      	cmp	r3, r2
 810375e:	d03b      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 8103760:	68fb      	ldr	r3, [r7, #12]
 8103762:	681b      	ldr	r3, [r3, #0]
 8103764:	4a2e      	ldr	r2, [pc, #184]	; (8103820 <HAL_DMA_Start_IT+0x204>)
 8103766:	4293      	cmp	r3, r2
 8103768:	d036      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 810376a:	68fb      	ldr	r3, [r7, #12]
 810376c:	681b      	ldr	r3, [r3, #0]
 810376e:	4a2d      	ldr	r2, [pc, #180]	; (8103824 <HAL_DMA_Start_IT+0x208>)
 8103770:	4293      	cmp	r3, r2
 8103772:	d031      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 8103774:	68fb      	ldr	r3, [r7, #12]
 8103776:	681b      	ldr	r3, [r3, #0]
 8103778:	4a2b      	ldr	r2, [pc, #172]	; (8103828 <HAL_DMA_Start_IT+0x20c>)
 810377a:	4293      	cmp	r3, r2
 810377c:	d02c      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 810377e:	68fb      	ldr	r3, [r7, #12]
 8103780:	681b      	ldr	r3, [r3, #0]
 8103782:	4a2a      	ldr	r2, [pc, #168]	; (810382c <HAL_DMA_Start_IT+0x210>)
 8103784:	4293      	cmp	r3, r2
 8103786:	d027      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 8103788:	68fb      	ldr	r3, [r7, #12]
 810378a:	681b      	ldr	r3, [r3, #0]
 810378c:	4a28      	ldr	r2, [pc, #160]	; (8103830 <HAL_DMA_Start_IT+0x214>)
 810378e:	4293      	cmp	r3, r2
 8103790:	d022      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 8103792:	68fb      	ldr	r3, [r7, #12]
 8103794:	681b      	ldr	r3, [r3, #0]
 8103796:	4a27      	ldr	r2, [pc, #156]	; (8103834 <HAL_DMA_Start_IT+0x218>)
 8103798:	4293      	cmp	r3, r2
 810379a:	d01d      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 810379c:	68fb      	ldr	r3, [r7, #12]
 810379e:	681b      	ldr	r3, [r3, #0]
 81037a0:	4a25      	ldr	r2, [pc, #148]	; (8103838 <HAL_DMA_Start_IT+0x21c>)
 81037a2:	4293      	cmp	r3, r2
 81037a4:	d018      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 81037a6:	68fb      	ldr	r3, [r7, #12]
 81037a8:	681b      	ldr	r3, [r3, #0]
 81037aa:	4a24      	ldr	r2, [pc, #144]	; (810383c <HAL_DMA_Start_IT+0x220>)
 81037ac:	4293      	cmp	r3, r2
 81037ae:	d013      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 81037b0:	68fb      	ldr	r3, [r7, #12]
 81037b2:	681b      	ldr	r3, [r3, #0]
 81037b4:	4a22      	ldr	r2, [pc, #136]	; (8103840 <HAL_DMA_Start_IT+0x224>)
 81037b6:	4293      	cmp	r3, r2
 81037b8:	d00e      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 81037ba:	68fb      	ldr	r3, [r7, #12]
 81037bc:	681b      	ldr	r3, [r3, #0]
 81037be:	4a21      	ldr	r2, [pc, #132]	; (8103844 <HAL_DMA_Start_IT+0x228>)
 81037c0:	4293      	cmp	r3, r2
 81037c2:	d009      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 81037c4:	68fb      	ldr	r3, [r7, #12]
 81037c6:	681b      	ldr	r3, [r3, #0]
 81037c8:	4a1f      	ldr	r2, [pc, #124]	; (8103848 <HAL_DMA_Start_IT+0x22c>)
 81037ca:	4293      	cmp	r3, r2
 81037cc:	d004      	beq.n	81037d8 <HAL_DMA_Start_IT+0x1bc>
 81037ce:	68fb      	ldr	r3, [r7, #12]
 81037d0:	681b      	ldr	r3, [r3, #0]
 81037d2:	4a1e      	ldr	r2, [pc, #120]	; (810384c <HAL_DMA_Start_IT+0x230>)
 81037d4:	4293      	cmp	r3, r2
 81037d6:	d101      	bne.n	81037dc <HAL_DMA_Start_IT+0x1c0>
 81037d8:	2301      	movs	r3, #1
 81037da:	e000      	b.n	81037de <HAL_DMA_Start_IT+0x1c2>
 81037dc:	2300      	movs	r3, #0
 81037de:	2b00      	cmp	r3, #0
 81037e0:	d036      	beq.n	8103850 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 81037e2:	68fb      	ldr	r3, [r7, #12]
 81037e4:	681b      	ldr	r3, [r3, #0]
 81037e6:	681b      	ldr	r3, [r3, #0]
 81037e8:	f023 021e 	bic.w	r2, r3, #30
 81037ec:	68fb      	ldr	r3, [r7, #12]
 81037ee:	681b      	ldr	r3, [r3, #0]
 81037f0:	f042 0216 	orr.w	r2, r2, #22
 81037f4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 81037f6:	68fb      	ldr	r3, [r7, #12]
 81037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81037fa:	2b00      	cmp	r3, #0
 81037fc:	d03e      	beq.n	810387c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 81037fe:	68fb      	ldr	r3, [r7, #12]
 8103800:	681b      	ldr	r3, [r3, #0]
 8103802:	681a      	ldr	r2, [r3, #0]
 8103804:	68fb      	ldr	r3, [r7, #12]
 8103806:	681b      	ldr	r3, [r3, #0]
 8103808:	f042 0208 	orr.w	r2, r2, #8
 810380c:	601a      	str	r2, [r3, #0]
 810380e:	e035      	b.n	810387c <HAL_DMA_Start_IT+0x260>
 8103810:	40020010 	.word	0x40020010
 8103814:	40020028 	.word	0x40020028
 8103818:	40020040 	.word	0x40020040
 810381c:	40020058 	.word	0x40020058
 8103820:	40020070 	.word	0x40020070
 8103824:	40020088 	.word	0x40020088
 8103828:	400200a0 	.word	0x400200a0
 810382c:	400200b8 	.word	0x400200b8
 8103830:	40020410 	.word	0x40020410
 8103834:	40020428 	.word	0x40020428
 8103838:	40020440 	.word	0x40020440
 810383c:	40020458 	.word	0x40020458
 8103840:	40020470 	.word	0x40020470
 8103844:	40020488 	.word	0x40020488
 8103848:	400204a0 	.word	0x400204a0
 810384c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8103850:	68fb      	ldr	r3, [r7, #12]
 8103852:	681b      	ldr	r3, [r3, #0]
 8103854:	681b      	ldr	r3, [r3, #0]
 8103856:	f023 020e 	bic.w	r2, r3, #14
 810385a:	68fb      	ldr	r3, [r7, #12]
 810385c:	681b      	ldr	r3, [r3, #0]
 810385e:	f042 020a 	orr.w	r2, r2, #10
 8103862:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8103864:	68fb      	ldr	r3, [r7, #12]
 8103866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103868:	2b00      	cmp	r3, #0
 810386a:	d007      	beq.n	810387c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 810386c:	68fb      	ldr	r3, [r7, #12]
 810386e:	681b      	ldr	r3, [r3, #0]
 8103870:	681a      	ldr	r2, [r3, #0]
 8103872:	68fb      	ldr	r3, [r7, #12]
 8103874:	681b      	ldr	r3, [r3, #0]
 8103876:	f042 0204 	orr.w	r2, r2, #4
 810387a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810387c:	68fb      	ldr	r3, [r7, #12]
 810387e:	681b      	ldr	r3, [r3, #0]
 8103880:	4a83      	ldr	r2, [pc, #524]	; (8103a90 <HAL_DMA_Start_IT+0x474>)
 8103882:	4293      	cmp	r3, r2
 8103884:	d072      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103886:	68fb      	ldr	r3, [r7, #12]
 8103888:	681b      	ldr	r3, [r3, #0]
 810388a:	4a82      	ldr	r2, [pc, #520]	; (8103a94 <HAL_DMA_Start_IT+0x478>)
 810388c:	4293      	cmp	r3, r2
 810388e:	d06d      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103890:	68fb      	ldr	r3, [r7, #12]
 8103892:	681b      	ldr	r3, [r3, #0]
 8103894:	4a80      	ldr	r2, [pc, #512]	; (8103a98 <HAL_DMA_Start_IT+0x47c>)
 8103896:	4293      	cmp	r3, r2
 8103898:	d068      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 810389a:	68fb      	ldr	r3, [r7, #12]
 810389c:	681b      	ldr	r3, [r3, #0]
 810389e:	4a7f      	ldr	r2, [pc, #508]	; (8103a9c <HAL_DMA_Start_IT+0x480>)
 81038a0:	4293      	cmp	r3, r2
 81038a2:	d063      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038a4:	68fb      	ldr	r3, [r7, #12]
 81038a6:	681b      	ldr	r3, [r3, #0]
 81038a8:	4a7d      	ldr	r2, [pc, #500]	; (8103aa0 <HAL_DMA_Start_IT+0x484>)
 81038aa:	4293      	cmp	r3, r2
 81038ac:	d05e      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038ae:	68fb      	ldr	r3, [r7, #12]
 81038b0:	681b      	ldr	r3, [r3, #0]
 81038b2:	4a7c      	ldr	r2, [pc, #496]	; (8103aa4 <HAL_DMA_Start_IT+0x488>)
 81038b4:	4293      	cmp	r3, r2
 81038b6:	d059      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038b8:	68fb      	ldr	r3, [r7, #12]
 81038ba:	681b      	ldr	r3, [r3, #0]
 81038bc:	4a7a      	ldr	r2, [pc, #488]	; (8103aa8 <HAL_DMA_Start_IT+0x48c>)
 81038be:	4293      	cmp	r3, r2
 81038c0:	d054      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038c2:	68fb      	ldr	r3, [r7, #12]
 81038c4:	681b      	ldr	r3, [r3, #0]
 81038c6:	4a79      	ldr	r2, [pc, #484]	; (8103aac <HAL_DMA_Start_IT+0x490>)
 81038c8:	4293      	cmp	r3, r2
 81038ca:	d04f      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038cc:	68fb      	ldr	r3, [r7, #12]
 81038ce:	681b      	ldr	r3, [r3, #0]
 81038d0:	4a77      	ldr	r2, [pc, #476]	; (8103ab0 <HAL_DMA_Start_IT+0x494>)
 81038d2:	4293      	cmp	r3, r2
 81038d4:	d04a      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038d6:	68fb      	ldr	r3, [r7, #12]
 81038d8:	681b      	ldr	r3, [r3, #0]
 81038da:	4a76      	ldr	r2, [pc, #472]	; (8103ab4 <HAL_DMA_Start_IT+0x498>)
 81038dc:	4293      	cmp	r3, r2
 81038de:	d045      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038e0:	68fb      	ldr	r3, [r7, #12]
 81038e2:	681b      	ldr	r3, [r3, #0]
 81038e4:	4a74      	ldr	r2, [pc, #464]	; (8103ab8 <HAL_DMA_Start_IT+0x49c>)
 81038e6:	4293      	cmp	r3, r2
 81038e8:	d040      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038ea:	68fb      	ldr	r3, [r7, #12]
 81038ec:	681b      	ldr	r3, [r3, #0]
 81038ee:	4a73      	ldr	r2, [pc, #460]	; (8103abc <HAL_DMA_Start_IT+0x4a0>)
 81038f0:	4293      	cmp	r3, r2
 81038f2:	d03b      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038f4:	68fb      	ldr	r3, [r7, #12]
 81038f6:	681b      	ldr	r3, [r3, #0]
 81038f8:	4a71      	ldr	r2, [pc, #452]	; (8103ac0 <HAL_DMA_Start_IT+0x4a4>)
 81038fa:	4293      	cmp	r3, r2
 81038fc:	d036      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 81038fe:	68fb      	ldr	r3, [r7, #12]
 8103900:	681b      	ldr	r3, [r3, #0]
 8103902:	4a70      	ldr	r2, [pc, #448]	; (8103ac4 <HAL_DMA_Start_IT+0x4a8>)
 8103904:	4293      	cmp	r3, r2
 8103906:	d031      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103908:	68fb      	ldr	r3, [r7, #12]
 810390a:	681b      	ldr	r3, [r3, #0]
 810390c:	4a6e      	ldr	r2, [pc, #440]	; (8103ac8 <HAL_DMA_Start_IT+0x4ac>)
 810390e:	4293      	cmp	r3, r2
 8103910:	d02c      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103912:	68fb      	ldr	r3, [r7, #12]
 8103914:	681b      	ldr	r3, [r3, #0]
 8103916:	4a6d      	ldr	r2, [pc, #436]	; (8103acc <HAL_DMA_Start_IT+0x4b0>)
 8103918:	4293      	cmp	r3, r2
 810391a:	d027      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 810391c:	68fb      	ldr	r3, [r7, #12]
 810391e:	681b      	ldr	r3, [r3, #0]
 8103920:	4a6b      	ldr	r2, [pc, #428]	; (8103ad0 <HAL_DMA_Start_IT+0x4b4>)
 8103922:	4293      	cmp	r3, r2
 8103924:	d022      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103926:	68fb      	ldr	r3, [r7, #12]
 8103928:	681b      	ldr	r3, [r3, #0]
 810392a:	4a6a      	ldr	r2, [pc, #424]	; (8103ad4 <HAL_DMA_Start_IT+0x4b8>)
 810392c:	4293      	cmp	r3, r2
 810392e:	d01d      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103930:	68fb      	ldr	r3, [r7, #12]
 8103932:	681b      	ldr	r3, [r3, #0]
 8103934:	4a68      	ldr	r2, [pc, #416]	; (8103ad8 <HAL_DMA_Start_IT+0x4bc>)
 8103936:	4293      	cmp	r3, r2
 8103938:	d018      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 810393a:	68fb      	ldr	r3, [r7, #12]
 810393c:	681b      	ldr	r3, [r3, #0]
 810393e:	4a67      	ldr	r2, [pc, #412]	; (8103adc <HAL_DMA_Start_IT+0x4c0>)
 8103940:	4293      	cmp	r3, r2
 8103942:	d013      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103944:	68fb      	ldr	r3, [r7, #12]
 8103946:	681b      	ldr	r3, [r3, #0]
 8103948:	4a65      	ldr	r2, [pc, #404]	; (8103ae0 <HAL_DMA_Start_IT+0x4c4>)
 810394a:	4293      	cmp	r3, r2
 810394c:	d00e      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 810394e:	68fb      	ldr	r3, [r7, #12]
 8103950:	681b      	ldr	r3, [r3, #0]
 8103952:	4a64      	ldr	r2, [pc, #400]	; (8103ae4 <HAL_DMA_Start_IT+0x4c8>)
 8103954:	4293      	cmp	r3, r2
 8103956:	d009      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103958:	68fb      	ldr	r3, [r7, #12]
 810395a:	681b      	ldr	r3, [r3, #0]
 810395c:	4a62      	ldr	r2, [pc, #392]	; (8103ae8 <HAL_DMA_Start_IT+0x4cc>)
 810395e:	4293      	cmp	r3, r2
 8103960:	d004      	beq.n	810396c <HAL_DMA_Start_IT+0x350>
 8103962:	68fb      	ldr	r3, [r7, #12]
 8103964:	681b      	ldr	r3, [r3, #0]
 8103966:	4a61      	ldr	r2, [pc, #388]	; (8103aec <HAL_DMA_Start_IT+0x4d0>)
 8103968:	4293      	cmp	r3, r2
 810396a:	d101      	bne.n	8103970 <HAL_DMA_Start_IT+0x354>
 810396c:	2301      	movs	r3, #1
 810396e:	e000      	b.n	8103972 <HAL_DMA_Start_IT+0x356>
 8103970:	2300      	movs	r3, #0
 8103972:	2b00      	cmp	r3, #0
 8103974:	d01a      	beq.n	81039ac <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8103976:	68fb      	ldr	r3, [r7, #12]
 8103978:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810397a:	681b      	ldr	r3, [r3, #0]
 810397c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103980:	2b00      	cmp	r3, #0
 8103982:	d007      	beq.n	8103994 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8103984:	68fb      	ldr	r3, [r7, #12]
 8103986:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103988:	681a      	ldr	r2, [r3, #0]
 810398a:	68fb      	ldr	r3, [r7, #12]
 810398c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810398e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8103992:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8103994:	68fb      	ldr	r3, [r7, #12]
 8103996:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103998:	2b00      	cmp	r3, #0
 810399a:	d007      	beq.n	81039ac <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 810399c:	68fb      	ldr	r3, [r7, #12]
 810399e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81039a0:	681a      	ldr	r2, [r3, #0]
 81039a2:	68fb      	ldr	r3, [r7, #12]
 81039a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81039a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81039aa:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 81039ac:	68fb      	ldr	r3, [r7, #12]
 81039ae:	681b      	ldr	r3, [r3, #0]
 81039b0:	4a37      	ldr	r2, [pc, #220]	; (8103a90 <HAL_DMA_Start_IT+0x474>)
 81039b2:	4293      	cmp	r3, r2
 81039b4:	d04a      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 81039b6:	68fb      	ldr	r3, [r7, #12]
 81039b8:	681b      	ldr	r3, [r3, #0]
 81039ba:	4a36      	ldr	r2, [pc, #216]	; (8103a94 <HAL_DMA_Start_IT+0x478>)
 81039bc:	4293      	cmp	r3, r2
 81039be:	d045      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 81039c0:	68fb      	ldr	r3, [r7, #12]
 81039c2:	681b      	ldr	r3, [r3, #0]
 81039c4:	4a34      	ldr	r2, [pc, #208]	; (8103a98 <HAL_DMA_Start_IT+0x47c>)
 81039c6:	4293      	cmp	r3, r2
 81039c8:	d040      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 81039ca:	68fb      	ldr	r3, [r7, #12]
 81039cc:	681b      	ldr	r3, [r3, #0]
 81039ce:	4a33      	ldr	r2, [pc, #204]	; (8103a9c <HAL_DMA_Start_IT+0x480>)
 81039d0:	4293      	cmp	r3, r2
 81039d2:	d03b      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 81039d4:	68fb      	ldr	r3, [r7, #12]
 81039d6:	681b      	ldr	r3, [r3, #0]
 81039d8:	4a31      	ldr	r2, [pc, #196]	; (8103aa0 <HAL_DMA_Start_IT+0x484>)
 81039da:	4293      	cmp	r3, r2
 81039dc:	d036      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 81039de:	68fb      	ldr	r3, [r7, #12]
 81039e0:	681b      	ldr	r3, [r3, #0]
 81039e2:	4a30      	ldr	r2, [pc, #192]	; (8103aa4 <HAL_DMA_Start_IT+0x488>)
 81039e4:	4293      	cmp	r3, r2
 81039e6:	d031      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 81039e8:	68fb      	ldr	r3, [r7, #12]
 81039ea:	681b      	ldr	r3, [r3, #0]
 81039ec:	4a2e      	ldr	r2, [pc, #184]	; (8103aa8 <HAL_DMA_Start_IT+0x48c>)
 81039ee:	4293      	cmp	r3, r2
 81039f0:	d02c      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 81039f2:	68fb      	ldr	r3, [r7, #12]
 81039f4:	681b      	ldr	r3, [r3, #0]
 81039f6:	4a2d      	ldr	r2, [pc, #180]	; (8103aac <HAL_DMA_Start_IT+0x490>)
 81039f8:	4293      	cmp	r3, r2
 81039fa:	d027      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 81039fc:	68fb      	ldr	r3, [r7, #12]
 81039fe:	681b      	ldr	r3, [r3, #0]
 8103a00:	4a2b      	ldr	r2, [pc, #172]	; (8103ab0 <HAL_DMA_Start_IT+0x494>)
 8103a02:	4293      	cmp	r3, r2
 8103a04:	d022      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 8103a06:	68fb      	ldr	r3, [r7, #12]
 8103a08:	681b      	ldr	r3, [r3, #0]
 8103a0a:	4a2a      	ldr	r2, [pc, #168]	; (8103ab4 <HAL_DMA_Start_IT+0x498>)
 8103a0c:	4293      	cmp	r3, r2
 8103a0e:	d01d      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 8103a10:	68fb      	ldr	r3, [r7, #12]
 8103a12:	681b      	ldr	r3, [r3, #0]
 8103a14:	4a28      	ldr	r2, [pc, #160]	; (8103ab8 <HAL_DMA_Start_IT+0x49c>)
 8103a16:	4293      	cmp	r3, r2
 8103a18:	d018      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 8103a1a:	68fb      	ldr	r3, [r7, #12]
 8103a1c:	681b      	ldr	r3, [r3, #0]
 8103a1e:	4a27      	ldr	r2, [pc, #156]	; (8103abc <HAL_DMA_Start_IT+0x4a0>)
 8103a20:	4293      	cmp	r3, r2
 8103a22:	d013      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 8103a24:	68fb      	ldr	r3, [r7, #12]
 8103a26:	681b      	ldr	r3, [r3, #0]
 8103a28:	4a25      	ldr	r2, [pc, #148]	; (8103ac0 <HAL_DMA_Start_IT+0x4a4>)
 8103a2a:	4293      	cmp	r3, r2
 8103a2c:	d00e      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 8103a2e:	68fb      	ldr	r3, [r7, #12]
 8103a30:	681b      	ldr	r3, [r3, #0]
 8103a32:	4a24      	ldr	r2, [pc, #144]	; (8103ac4 <HAL_DMA_Start_IT+0x4a8>)
 8103a34:	4293      	cmp	r3, r2
 8103a36:	d009      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 8103a38:	68fb      	ldr	r3, [r7, #12]
 8103a3a:	681b      	ldr	r3, [r3, #0]
 8103a3c:	4a22      	ldr	r2, [pc, #136]	; (8103ac8 <HAL_DMA_Start_IT+0x4ac>)
 8103a3e:	4293      	cmp	r3, r2
 8103a40:	d004      	beq.n	8103a4c <HAL_DMA_Start_IT+0x430>
 8103a42:	68fb      	ldr	r3, [r7, #12]
 8103a44:	681b      	ldr	r3, [r3, #0]
 8103a46:	4a21      	ldr	r2, [pc, #132]	; (8103acc <HAL_DMA_Start_IT+0x4b0>)
 8103a48:	4293      	cmp	r3, r2
 8103a4a:	d108      	bne.n	8103a5e <HAL_DMA_Start_IT+0x442>
 8103a4c:	68fb      	ldr	r3, [r7, #12]
 8103a4e:	681b      	ldr	r3, [r3, #0]
 8103a50:	681a      	ldr	r2, [r3, #0]
 8103a52:	68fb      	ldr	r3, [r7, #12]
 8103a54:	681b      	ldr	r3, [r3, #0]
 8103a56:	f042 0201 	orr.w	r2, r2, #1
 8103a5a:	601a      	str	r2, [r3, #0]
 8103a5c:	e012      	b.n	8103a84 <HAL_DMA_Start_IT+0x468>
 8103a5e:	68fb      	ldr	r3, [r7, #12]
 8103a60:	681b      	ldr	r3, [r3, #0]
 8103a62:	681a      	ldr	r2, [r3, #0]
 8103a64:	68fb      	ldr	r3, [r7, #12]
 8103a66:	681b      	ldr	r3, [r3, #0]
 8103a68:	f042 0201 	orr.w	r2, r2, #1
 8103a6c:	601a      	str	r2, [r3, #0]
 8103a6e:	e009      	b.n	8103a84 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8103a70:	68fb      	ldr	r3, [r7, #12]
 8103a72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8103a76:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8103a78:	68fb      	ldr	r3, [r7, #12]
 8103a7a:	2200      	movs	r2, #0
 8103a7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8103a80:	2301      	movs	r3, #1
 8103a82:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8103a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8103a86:	4618      	mov	r0, r3
 8103a88:	3718      	adds	r7, #24
 8103a8a:	46bd      	mov	sp, r7
 8103a8c:	bd80      	pop	{r7, pc}
 8103a8e:	bf00      	nop
 8103a90:	40020010 	.word	0x40020010
 8103a94:	40020028 	.word	0x40020028
 8103a98:	40020040 	.word	0x40020040
 8103a9c:	40020058 	.word	0x40020058
 8103aa0:	40020070 	.word	0x40020070
 8103aa4:	40020088 	.word	0x40020088
 8103aa8:	400200a0 	.word	0x400200a0
 8103aac:	400200b8 	.word	0x400200b8
 8103ab0:	40020410 	.word	0x40020410
 8103ab4:	40020428 	.word	0x40020428
 8103ab8:	40020440 	.word	0x40020440
 8103abc:	40020458 	.word	0x40020458
 8103ac0:	40020470 	.word	0x40020470
 8103ac4:	40020488 	.word	0x40020488
 8103ac8:	400204a0 	.word	0x400204a0
 8103acc:	400204b8 	.word	0x400204b8
 8103ad0:	58025408 	.word	0x58025408
 8103ad4:	5802541c 	.word	0x5802541c
 8103ad8:	58025430 	.word	0x58025430
 8103adc:	58025444 	.word	0x58025444
 8103ae0:	58025458 	.word	0x58025458
 8103ae4:	5802546c 	.word	0x5802546c
 8103ae8:	58025480 	.word	0x58025480
 8103aec:	58025494 	.word	0x58025494

08103af0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8103af0:	b580      	push	{r7, lr}
 8103af2:	b08a      	sub	sp, #40	; 0x28
 8103af4:	af00      	add	r7, sp, #0
 8103af6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8103af8:	2300      	movs	r3, #0
 8103afa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8103afc:	4b67      	ldr	r3, [pc, #412]	; (8103c9c <HAL_DMA_IRQHandler+0x1ac>)
 8103afe:	681b      	ldr	r3, [r3, #0]
 8103b00:	4a67      	ldr	r2, [pc, #412]	; (8103ca0 <HAL_DMA_IRQHandler+0x1b0>)
 8103b02:	fba2 2303 	umull	r2, r3, r2, r3
 8103b06:	0a9b      	lsrs	r3, r3, #10
 8103b08:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8103b0a:	687b      	ldr	r3, [r7, #4]
 8103b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103b0e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8103b10:	687b      	ldr	r3, [r7, #4]
 8103b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103b14:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8103b16:	6a3b      	ldr	r3, [r7, #32]
 8103b18:	681b      	ldr	r3, [r3, #0]
 8103b1a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8103b1c:	69fb      	ldr	r3, [r7, #28]
 8103b1e:	681b      	ldr	r3, [r3, #0]
 8103b20:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103b22:	687b      	ldr	r3, [r7, #4]
 8103b24:	681b      	ldr	r3, [r3, #0]
 8103b26:	4a5f      	ldr	r2, [pc, #380]	; (8103ca4 <HAL_DMA_IRQHandler+0x1b4>)
 8103b28:	4293      	cmp	r3, r2
 8103b2a:	d04a      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b2c:	687b      	ldr	r3, [r7, #4]
 8103b2e:	681b      	ldr	r3, [r3, #0]
 8103b30:	4a5d      	ldr	r2, [pc, #372]	; (8103ca8 <HAL_DMA_IRQHandler+0x1b8>)
 8103b32:	4293      	cmp	r3, r2
 8103b34:	d045      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b36:	687b      	ldr	r3, [r7, #4]
 8103b38:	681b      	ldr	r3, [r3, #0]
 8103b3a:	4a5c      	ldr	r2, [pc, #368]	; (8103cac <HAL_DMA_IRQHandler+0x1bc>)
 8103b3c:	4293      	cmp	r3, r2
 8103b3e:	d040      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b40:	687b      	ldr	r3, [r7, #4]
 8103b42:	681b      	ldr	r3, [r3, #0]
 8103b44:	4a5a      	ldr	r2, [pc, #360]	; (8103cb0 <HAL_DMA_IRQHandler+0x1c0>)
 8103b46:	4293      	cmp	r3, r2
 8103b48:	d03b      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b4a:	687b      	ldr	r3, [r7, #4]
 8103b4c:	681b      	ldr	r3, [r3, #0]
 8103b4e:	4a59      	ldr	r2, [pc, #356]	; (8103cb4 <HAL_DMA_IRQHandler+0x1c4>)
 8103b50:	4293      	cmp	r3, r2
 8103b52:	d036      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b54:	687b      	ldr	r3, [r7, #4]
 8103b56:	681b      	ldr	r3, [r3, #0]
 8103b58:	4a57      	ldr	r2, [pc, #348]	; (8103cb8 <HAL_DMA_IRQHandler+0x1c8>)
 8103b5a:	4293      	cmp	r3, r2
 8103b5c:	d031      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b5e:	687b      	ldr	r3, [r7, #4]
 8103b60:	681b      	ldr	r3, [r3, #0]
 8103b62:	4a56      	ldr	r2, [pc, #344]	; (8103cbc <HAL_DMA_IRQHandler+0x1cc>)
 8103b64:	4293      	cmp	r3, r2
 8103b66:	d02c      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b68:	687b      	ldr	r3, [r7, #4]
 8103b6a:	681b      	ldr	r3, [r3, #0]
 8103b6c:	4a54      	ldr	r2, [pc, #336]	; (8103cc0 <HAL_DMA_IRQHandler+0x1d0>)
 8103b6e:	4293      	cmp	r3, r2
 8103b70:	d027      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b72:	687b      	ldr	r3, [r7, #4]
 8103b74:	681b      	ldr	r3, [r3, #0]
 8103b76:	4a53      	ldr	r2, [pc, #332]	; (8103cc4 <HAL_DMA_IRQHandler+0x1d4>)
 8103b78:	4293      	cmp	r3, r2
 8103b7a:	d022      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b7c:	687b      	ldr	r3, [r7, #4]
 8103b7e:	681b      	ldr	r3, [r3, #0]
 8103b80:	4a51      	ldr	r2, [pc, #324]	; (8103cc8 <HAL_DMA_IRQHandler+0x1d8>)
 8103b82:	4293      	cmp	r3, r2
 8103b84:	d01d      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b86:	687b      	ldr	r3, [r7, #4]
 8103b88:	681b      	ldr	r3, [r3, #0]
 8103b8a:	4a50      	ldr	r2, [pc, #320]	; (8103ccc <HAL_DMA_IRQHandler+0x1dc>)
 8103b8c:	4293      	cmp	r3, r2
 8103b8e:	d018      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b90:	687b      	ldr	r3, [r7, #4]
 8103b92:	681b      	ldr	r3, [r3, #0]
 8103b94:	4a4e      	ldr	r2, [pc, #312]	; (8103cd0 <HAL_DMA_IRQHandler+0x1e0>)
 8103b96:	4293      	cmp	r3, r2
 8103b98:	d013      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103b9a:	687b      	ldr	r3, [r7, #4]
 8103b9c:	681b      	ldr	r3, [r3, #0]
 8103b9e:	4a4d      	ldr	r2, [pc, #308]	; (8103cd4 <HAL_DMA_IRQHandler+0x1e4>)
 8103ba0:	4293      	cmp	r3, r2
 8103ba2:	d00e      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103ba4:	687b      	ldr	r3, [r7, #4]
 8103ba6:	681b      	ldr	r3, [r3, #0]
 8103ba8:	4a4b      	ldr	r2, [pc, #300]	; (8103cd8 <HAL_DMA_IRQHandler+0x1e8>)
 8103baa:	4293      	cmp	r3, r2
 8103bac:	d009      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103bae:	687b      	ldr	r3, [r7, #4]
 8103bb0:	681b      	ldr	r3, [r3, #0]
 8103bb2:	4a4a      	ldr	r2, [pc, #296]	; (8103cdc <HAL_DMA_IRQHandler+0x1ec>)
 8103bb4:	4293      	cmp	r3, r2
 8103bb6:	d004      	beq.n	8103bc2 <HAL_DMA_IRQHandler+0xd2>
 8103bb8:	687b      	ldr	r3, [r7, #4]
 8103bba:	681b      	ldr	r3, [r3, #0]
 8103bbc:	4a48      	ldr	r2, [pc, #288]	; (8103ce0 <HAL_DMA_IRQHandler+0x1f0>)
 8103bbe:	4293      	cmp	r3, r2
 8103bc0:	d101      	bne.n	8103bc6 <HAL_DMA_IRQHandler+0xd6>
 8103bc2:	2301      	movs	r3, #1
 8103bc4:	e000      	b.n	8103bc8 <HAL_DMA_IRQHandler+0xd8>
 8103bc6:	2300      	movs	r3, #0
 8103bc8:	2b00      	cmp	r3, #0
 8103bca:	f000 842b 	beq.w	8104424 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103bce:	687b      	ldr	r3, [r7, #4]
 8103bd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103bd2:	f003 031f 	and.w	r3, r3, #31
 8103bd6:	2208      	movs	r2, #8
 8103bd8:	409a      	lsls	r2, r3
 8103bda:	69bb      	ldr	r3, [r7, #24]
 8103bdc:	4013      	ands	r3, r2
 8103bde:	2b00      	cmp	r3, #0
 8103be0:	f000 80a2 	beq.w	8103d28 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8103be4:	687b      	ldr	r3, [r7, #4]
 8103be6:	681b      	ldr	r3, [r3, #0]
 8103be8:	4a2e      	ldr	r2, [pc, #184]	; (8103ca4 <HAL_DMA_IRQHandler+0x1b4>)
 8103bea:	4293      	cmp	r3, r2
 8103bec:	d04a      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103bee:	687b      	ldr	r3, [r7, #4]
 8103bf0:	681b      	ldr	r3, [r3, #0]
 8103bf2:	4a2d      	ldr	r2, [pc, #180]	; (8103ca8 <HAL_DMA_IRQHandler+0x1b8>)
 8103bf4:	4293      	cmp	r3, r2
 8103bf6:	d045      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103bf8:	687b      	ldr	r3, [r7, #4]
 8103bfa:	681b      	ldr	r3, [r3, #0]
 8103bfc:	4a2b      	ldr	r2, [pc, #172]	; (8103cac <HAL_DMA_IRQHandler+0x1bc>)
 8103bfe:	4293      	cmp	r3, r2
 8103c00:	d040      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c02:	687b      	ldr	r3, [r7, #4]
 8103c04:	681b      	ldr	r3, [r3, #0]
 8103c06:	4a2a      	ldr	r2, [pc, #168]	; (8103cb0 <HAL_DMA_IRQHandler+0x1c0>)
 8103c08:	4293      	cmp	r3, r2
 8103c0a:	d03b      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c0c:	687b      	ldr	r3, [r7, #4]
 8103c0e:	681b      	ldr	r3, [r3, #0]
 8103c10:	4a28      	ldr	r2, [pc, #160]	; (8103cb4 <HAL_DMA_IRQHandler+0x1c4>)
 8103c12:	4293      	cmp	r3, r2
 8103c14:	d036      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c16:	687b      	ldr	r3, [r7, #4]
 8103c18:	681b      	ldr	r3, [r3, #0]
 8103c1a:	4a27      	ldr	r2, [pc, #156]	; (8103cb8 <HAL_DMA_IRQHandler+0x1c8>)
 8103c1c:	4293      	cmp	r3, r2
 8103c1e:	d031      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c20:	687b      	ldr	r3, [r7, #4]
 8103c22:	681b      	ldr	r3, [r3, #0]
 8103c24:	4a25      	ldr	r2, [pc, #148]	; (8103cbc <HAL_DMA_IRQHandler+0x1cc>)
 8103c26:	4293      	cmp	r3, r2
 8103c28:	d02c      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c2a:	687b      	ldr	r3, [r7, #4]
 8103c2c:	681b      	ldr	r3, [r3, #0]
 8103c2e:	4a24      	ldr	r2, [pc, #144]	; (8103cc0 <HAL_DMA_IRQHandler+0x1d0>)
 8103c30:	4293      	cmp	r3, r2
 8103c32:	d027      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c34:	687b      	ldr	r3, [r7, #4]
 8103c36:	681b      	ldr	r3, [r3, #0]
 8103c38:	4a22      	ldr	r2, [pc, #136]	; (8103cc4 <HAL_DMA_IRQHandler+0x1d4>)
 8103c3a:	4293      	cmp	r3, r2
 8103c3c:	d022      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c3e:	687b      	ldr	r3, [r7, #4]
 8103c40:	681b      	ldr	r3, [r3, #0]
 8103c42:	4a21      	ldr	r2, [pc, #132]	; (8103cc8 <HAL_DMA_IRQHandler+0x1d8>)
 8103c44:	4293      	cmp	r3, r2
 8103c46:	d01d      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c48:	687b      	ldr	r3, [r7, #4]
 8103c4a:	681b      	ldr	r3, [r3, #0]
 8103c4c:	4a1f      	ldr	r2, [pc, #124]	; (8103ccc <HAL_DMA_IRQHandler+0x1dc>)
 8103c4e:	4293      	cmp	r3, r2
 8103c50:	d018      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c52:	687b      	ldr	r3, [r7, #4]
 8103c54:	681b      	ldr	r3, [r3, #0]
 8103c56:	4a1e      	ldr	r2, [pc, #120]	; (8103cd0 <HAL_DMA_IRQHandler+0x1e0>)
 8103c58:	4293      	cmp	r3, r2
 8103c5a:	d013      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c5c:	687b      	ldr	r3, [r7, #4]
 8103c5e:	681b      	ldr	r3, [r3, #0]
 8103c60:	4a1c      	ldr	r2, [pc, #112]	; (8103cd4 <HAL_DMA_IRQHandler+0x1e4>)
 8103c62:	4293      	cmp	r3, r2
 8103c64:	d00e      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c66:	687b      	ldr	r3, [r7, #4]
 8103c68:	681b      	ldr	r3, [r3, #0]
 8103c6a:	4a1b      	ldr	r2, [pc, #108]	; (8103cd8 <HAL_DMA_IRQHandler+0x1e8>)
 8103c6c:	4293      	cmp	r3, r2
 8103c6e:	d009      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c70:	687b      	ldr	r3, [r7, #4]
 8103c72:	681b      	ldr	r3, [r3, #0]
 8103c74:	4a19      	ldr	r2, [pc, #100]	; (8103cdc <HAL_DMA_IRQHandler+0x1ec>)
 8103c76:	4293      	cmp	r3, r2
 8103c78:	d004      	beq.n	8103c84 <HAL_DMA_IRQHandler+0x194>
 8103c7a:	687b      	ldr	r3, [r7, #4]
 8103c7c:	681b      	ldr	r3, [r3, #0]
 8103c7e:	4a18      	ldr	r2, [pc, #96]	; (8103ce0 <HAL_DMA_IRQHandler+0x1f0>)
 8103c80:	4293      	cmp	r3, r2
 8103c82:	d12f      	bne.n	8103ce4 <HAL_DMA_IRQHandler+0x1f4>
 8103c84:	687b      	ldr	r3, [r7, #4]
 8103c86:	681b      	ldr	r3, [r3, #0]
 8103c88:	681b      	ldr	r3, [r3, #0]
 8103c8a:	f003 0304 	and.w	r3, r3, #4
 8103c8e:	2b00      	cmp	r3, #0
 8103c90:	bf14      	ite	ne
 8103c92:	2301      	movne	r3, #1
 8103c94:	2300      	moveq	r3, #0
 8103c96:	b2db      	uxtb	r3, r3
 8103c98:	e02e      	b.n	8103cf8 <HAL_DMA_IRQHandler+0x208>
 8103c9a:	bf00      	nop
 8103c9c:	10000000 	.word	0x10000000
 8103ca0:	1b4e81b5 	.word	0x1b4e81b5
 8103ca4:	40020010 	.word	0x40020010
 8103ca8:	40020028 	.word	0x40020028
 8103cac:	40020040 	.word	0x40020040
 8103cb0:	40020058 	.word	0x40020058
 8103cb4:	40020070 	.word	0x40020070
 8103cb8:	40020088 	.word	0x40020088
 8103cbc:	400200a0 	.word	0x400200a0
 8103cc0:	400200b8 	.word	0x400200b8
 8103cc4:	40020410 	.word	0x40020410
 8103cc8:	40020428 	.word	0x40020428
 8103ccc:	40020440 	.word	0x40020440
 8103cd0:	40020458 	.word	0x40020458
 8103cd4:	40020470 	.word	0x40020470
 8103cd8:	40020488 	.word	0x40020488
 8103cdc:	400204a0 	.word	0x400204a0
 8103ce0:	400204b8 	.word	0x400204b8
 8103ce4:	687b      	ldr	r3, [r7, #4]
 8103ce6:	681b      	ldr	r3, [r3, #0]
 8103ce8:	681b      	ldr	r3, [r3, #0]
 8103cea:	f003 0308 	and.w	r3, r3, #8
 8103cee:	2b00      	cmp	r3, #0
 8103cf0:	bf14      	ite	ne
 8103cf2:	2301      	movne	r3, #1
 8103cf4:	2300      	moveq	r3, #0
 8103cf6:	b2db      	uxtb	r3, r3
 8103cf8:	2b00      	cmp	r3, #0
 8103cfa:	d015      	beq.n	8103d28 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8103cfc:	687b      	ldr	r3, [r7, #4]
 8103cfe:	681b      	ldr	r3, [r3, #0]
 8103d00:	681a      	ldr	r2, [r3, #0]
 8103d02:	687b      	ldr	r3, [r7, #4]
 8103d04:	681b      	ldr	r3, [r3, #0]
 8103d06:	f022 0204 	bic.w	r2, r2, #4
 8103d0a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103d0c:	687b      	ldr	r3, [r7, #4]
 8103d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103d10:	f003 031f 	and.w	r3, r3, #31
 8103d14:	2208      	movs	r2, #8
 8103d16:	409a      	lsls	r2, r3
 8103d18:	6a3b      	ldr	r3, [r7, #32]
 8103d1a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8103d1c:	687b      	ldr	r3, [r7, #4]
 8103d1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103d20:	f043 0201 	orr.w	r2, r3, #1
 8103d24:	687b      	ldr	r3, [r7, #4]
 8103d26:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103d28:	687b      	ldr	r3, [r7, #4]
 8103d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103d2c:	f003 031f 	and.w	r3, r3, #31
 8103d30:	69ba      	ldr	r2, [r7, #24]
 8103d32:	fa22 f303 	lsr.w	r3, r2, r3
 8103d36:	f003 0301 	and.w	r3, r3, #1
 8103d3a:	2b00      	cmp	r3, #0
 8103d3c:	d06e      	beq.n	8103e1c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8103d3e:	687b      	ldr	r3, [r7, #4]
 8103d40:	681b      	ldr	r3, [r3, #0]
 8103d42:	4a69      	ldr	r2, [pc, #420]	; (8103ee8 <HAL_DMA_IRQHandler+0x3f8>)
 8103d44:	4293      	cmp	r3, r2
 8103d46:	d04a      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d48:	687b      	ldr	r3, [r7, #4]
 8103d4a:	681b      	ldr	r3, [r3, #0]
 8103d4c:	4a67      	ldr	r2, [pc, #412]	; (8103eec <HAL_DMA_IRQHandler+0x3fc>)
 8103d4e:	4293      	cmp	r3, r2
 8103d50:	d045      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d52:	687b      	ldr	r3, [r7, #4]
 8103d54:	681b      	ldr	r3, [r3, #0]
 8103d56:	4a66      	ldr	r2, [pc, #408]	; (8103ef0 <HAL_DMA_IRQHandler+0x400>)
 8103d58:	4293      	cmp	r3, r2
 8103d5a:	d040      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d5c:	687b      	ldr	r3, [r7, #4]
 8103d5e:	681b      	ldr	r3, [r3, #0]
 8103d60:	4a64      	ldr	r2, [pc, #400]	; (8103ef4 <HAL_DMA_IRQHandler+0x404>)
 8103d62:	4293      	cmp	r3, r2
 8103d64:	d03b      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d66:	687b      	ldr	r3, [r7, #4]
 8103d68:	681b      	ldr	r3, [r3, #0]
 8103d6a:	4a63      	ldr	r2, [pc, #396]	; (8103ef8 <HAL_DMA_IRQHandler+0x408>)
 8103d6c:	4293      	cmp	r3, r2
 8103d6e:	d036      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d70:	687b      	ldr	r3, [r7, #4]
 8103d72:	681b      	ldr	r3, [r3, #0]
 8103d74:	4a61      	ldr	r2, [pc, #388]	; (8103efc <HAL_DMA_IRQHandler+0x40c>)
 8103d76:	4293      	cmp	r3, r2
 8103d78:	d031      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d7a:	687b      	ldr	r3, [r7, #4]
 8103d7c:	681b      	ldr	r3, [r3, #0]
 8103d7e:	4a60      	ldr	r2, [pc, #384]	; (8103f00 <HAL_DMA_IRQHandler+0x410>)
 8103d80:	4293      	cmp	r3, r2
 8103d82:	d02c      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d84:	687b      	ldr	r3, [r7, #4]
 8103d86:	681b      	ldr	r3, [r3, #0]
 8103d88:	4a5e      	ldr	r2, [pc, #376]	; (8103f04 <HAL_DMA_IRQHandler+0x414>)
 8103d8a:	4293      	cmp	r3, r2
 8103d8c:	d027      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d8e:	687b      	ldr	r3, [r7, #4]
 8103d90:	681b      	ldr	r3, [r3, #0]
 8103d92:	4a5d      	ldr	r2, [pc, #372]	; (8103f08 <HAL_DMA_IRQHandler+0x418>)
 8103d94:	4293      	cmp	r3, r2
 8103d96:	d022      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103d98:	687b      	ldr	r3, [r7, #4]
 8103d9a:	681b      	ldr	r3, [r3, #0]
 8103d9c:	4a5b      	ldr	r2, [pc, #364]	; (8103f0c <HAL_DMA_IRQHandler+0x41c>)
 8103d9e:	4293      	cmp	r3, r2
 8103da0:	d01d      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103da2:	687b      	ldr	r3, [r7, #4]
 8103da4:	681b      	ldr	r3, [r3, #0]
 8103da6:	4a5a      	ldr	r2, [pc, #360]	; (8103f10 <HAL_DMA_IRQHandler+0x420>)
 8103da8:	4293      	cmp	r3, r2
 8103daa:	d018      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103dac:	687b      	ldr	r3, [r7, #4]
 8103dae:	681b      	ldr	r3, [r3, #0]
 8103db0:	4a58      	ldr	r2, [pc, #352]	; (8103f14 <HAL_DMA_IRQHandler+0x424>)
 8103db2:	4293      	cmp	r3, r2
 8103db4:	d013      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103db6:	687b      	ldr	r3, [r7, #4]
 8103db8:	681b      	ldr	r3, [r3, #0]
 8103dba:	4a57      	ldr	r2, [pc, #348]	; (8103f18 <HAL_DMA_IRQHandler+0x428>)
 8103dbc:	4293      	cmp	r3, r2
 8103dbe:	d00e      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103dc0:	687b      	ldr	r3, [r7, #4]
 8103dc2:	681b      	ldr	r3, [r3, #0]
 8103dc4:	4a55      	ldr	r2, [pc, #340]	; (8103f1c <HAL_DMA_IRQHandler+0x42c>)
 8103dc6:	4293      	cmp	r3, r2
 8103dc8:	d009      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103dca:	687b      	ldr	r3, [r7, #4]
 8103dcc:	681b      	ldr	r3, [r3, #0]
 8103dce:	4a54      	ldr	r2, [pc, #336]	; (8103f20 <HAL_DMA_IRQHandler+0x430>)
 8103dd0:	4293      	cmp	r3, r2
 8103dd2:	d004      	beq.n	8103dde <HAL_DMA_IRQHandler+0x2ee>
 8103dd4:	687b      	ldr	r3, [r7, #4]
 8103dd6:	681b      	ldr	r3, [r3, #0]
 8103dd8:	4a52      	ldr	r2, [pc, #328]	; (8103f24 <HAL_DMA_IRQHandler+0x434>)
 8103dda:	4293      	cmp	r3, r2
 8103ddc:	d10a      	bne.n	8103df4 <HAL_DMA_IRQHandler+0x304>
 8103dde:	687b      	ldr	r3, [r7, #4]
 8103de0:	681b      	ldr	r3, [r3, #0]
 8103de2:	695b      	ldr	r3, [r3, #20]
 8103de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103de8:	2b00      	cmp	r3, #0
 8103dea:	bf14      	ite	ne
 8103dec:	2301      	movne	r3, #1
 8103dee:	2300      	moveq	r3, #0
 8103df0:	b2db      	uxtb	r3, r3
 8103df2:	e003      	b.n	8103dfc <HAL_DMA_IRQHandler+0x30c>
 8103df4:	687b      	ldr	r3, [r7, #4]
 8103df6:	681b      	ldr	r3, [r3, #0]
 8103df8:	681b      	ldr	r3, [r3, #0]
 8103dfa:	2300      	movs	r3, #0
 8103dfc:	2b00      	cmp	r3, #0
 8103dfe:	d00d      	beq.n	8103e1c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103e00:	687b      	ldr	r3, [r7, #4]
 8103e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103e04:	f003 031f 	and.w	r3, r3, #31
 8103e08:	2201      	movs	r2, #1
 8103e0a:	409a      	lsls	r2, r3
 8103e0c:	6a3b      	ldr	r3, [r7, #32]
 8103e0e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8103e10:	687b      	ldr	r3, [r7, #4]
 8103e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103e14:	f043 0202 	orr.w	r2, r3, #2
 8103e18:	687b      	ldr	r3, [r7, #4]
 8103e1a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103e1c:	687b      	ldr	r3, [r7, #4]
 8103e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103e20:	f003 031f 	and.w	r3, r3, #31
 8103e24:	2204      	movs	r2, #4
 8103e26:	409a      	lsls	r2, r3
 8103e28:	69bb      	ldr	r3, [r7, #24]
 8103e2a:	4013      	ands	r3, r2
 8103e2c:	2b00      	cmp	r3, #0
 8103e2e:	f000 808f 	beq.w	8103f50 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8103e32:	687b      	ldr	r3, [r7, #4]
 8103e34:	681b      	ldr	r3, [r3, #0]
 8103e36:	4a2c      	ldr	r2, [pc, #176]	; (8103ee8 <HAL_DMA_IRQHandler+0x3f8>)
 8103e38:	4293      	cmp	r3, r2
 8103e3a:	d04a      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e3c:	687b      	ldr	r3, [r7, #4]
 8103e3e:	681b      	ldr	r3, [r3, #0]
 8103e40:	4a2a      	ldr	r2, [pc, #168]	; (8103eec <HAL_DMA_IRQHandler+0x3fc>)
 8103e42:	4293      	cmp	r3, r2
 8103e44:	d045      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e46:	687b      	ldr	r3, [r7, #4]
 8103e48:	681b      	ldr	r3, [r3, #0]
 8103e4a:	4a29      	ldr	r2, [pc, #164]	; (8103ef0 <HAL_DMA_IRQHandler+0x400>)
 8103e4c:	4293      	cmp	r3, r2
 8103e4e:	d040      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e50:	687b      	ldr	r3, [r7, #4]
 8103e52:	681b      	ldr	r3, [r3, #0]
 8103e54:	4a27      	ldr	r2, [pc, #156]	; (8103ef4 <HAL_DMA_IRQHandler+0x404>)
 8103e56:	4293      	cmp	r3, r2
 8103e58:	d03b      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e5a:	687b      	ldr	r3, [r7, #4]
 8103e5c:	681b      	ldr	r3, [r3, #0]
 8103e5e:	4a26      	ldr	r2, [pc, #152]	; (8103ef8 <HAL_DMA_IRQHandler+0x408>)
 8103e60:	4293      	cmp	r3, r2
 8103e62:	d036      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e64:	687b      	ldr	r3, [r7, #4]
 8103e66:	681b      	ldr	r3, [r3, #0]
 8103e68:	4a24      	ldr	r2, [pc, #144]	; (8103efc <HAL_DMA_IRQHandler+0x40c>)
 8103e6a:	4293      	cmp	r3, r2
 8103e6c:	d031      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e6e:	687b      	ldr	r3, [r7, #4]
 8103e70:	681b      	ldr	r3, [r3, #0]
 8103e72:	4a23      	ldr	r2, [pc, #140]	; (8103f00 <HAL_DMA_IRQHandler+0x410>)
 8103e74:	4293      	cmp	r3, r2
 8103e76:	d02c      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e78:	687b      	ldr	r3, [r7, #4]
 8103e7a:	681b      	ldr	r3, [r3, #0]
 8103e7c:	4a21      	ldr	r2, [pc, #132]	; (8103f04 <HAL_DMA_IRQHandler+0x414>)
 8103e7e:	4293      	cmp	r3, r2
 8103e80:	d027      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e82:	687b      	ldr	r3, [r7, #4]
 8103e84:	681b      	ldr	r3, [r3, #0]
 8103e86:	4a20      	ldr	r2, [pc, #128]	; (8103f08 <HAL_DMA_IRQHandler+0x418>)
 8103e88:	4293      	cmp	r3, r2
 8103e8a:	d022      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e8c:	687b      	ldr	r3, [r7, #4]
 8103e8e:	681b      	ldr	r3, [r3, #0]
 8103e90:	4a1e      	ldr	r2, [pc, #120]	; (8103f0c <HAL_DMA_IRQHandler+0x41c>)
 8103e92:	4293      	cmp	r3, r2
 8103e94:	d01d      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103e96:	687b      	ldr	r3, [r7, #4]
 8103e98:	681b      	ldr	r3, [r3, #0]
 8103e9a:	4a1d      	ldr	r2, [pc, #116]	; (8103f10 <HAL_DMA_IRQHandler+0x420>)
 8103e9c:	4293      	cmp	r3, r2
 8103e9e:	d018      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103ea0:	687b      	ldr	r3, [r7, #4]
 8103ea2:	681b      	ldr	r3, [r3, #0]
 8103ea4:	4a1b      	ldr	r2, [pc, #108]	; (8103f14 <HAL_DMA_IRQHandler+0x424>)
 8103ea6:	4293      	cmp	r3, r2
 8103ea8:	d013      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103eaa:	687b      	ldr	r3, [r7, #4]
 8103eac:	681b      	ldr	r3, [r3, #0]
 8103eae:	4a1a      	ldr	r2, [pc, #104]	; (8103f18 <HAL_DMA_IRQHandler+0x428>)
 8103eb0:	4293      	cmp	r3, r2
 8103eb2:	d00e      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103eb4:	687b      	ldr	r3, [r7, #4]
 8103eb6:	681b      	ldr	r3, [r3, #0]
 8103eb8:	4a18      	ldr	r2, [pc, #96]	; (8103f1c <HAL_DMA_IRQHandler+0x42c>)
 8103eba:	4293      	cmp	r3, r2
 8103ebc:	d009      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103ebe:	687b      	ldr	r3, [r7, #4]
 8103ec0:	681b      	ldr	r3, [r3, #0]
 8103ec2:	4a17      	ldr	r2, [pc, #92]	; (8103f20 <HAL_DMA_IRQHandler+0x430>)
 8103ec4:	4293      	cmp	r3, r2
 8103ec6:	d004      	beq.n	8103ed2 <HAL_DMA_IRQHandler+0x3e2>
 8103ec8:	687b      	ldr	r3, [r7, #4]
 8103eca:	681b      	ldr	r3, [r3, #0]
 8103ecc:	4a15      	ldr	r2, [pc, #84]	; (8103f24 <HAL_DMA_IRQHandler+0x434>)
 8103ece:	4293      	cmp	r3, r2
 8103ed0:	d12a      	bne.n	8103f28 <HAL_DMA_IRQHandler+0x438>
 8103ed2:	687b      	ldr	r3, [r7, #4]
 8103ed4:	681b      	ldr	r3, [r3, #0]
 8103ed6:	681b      	ldr	r3, [r3, #0]
 8103ed8:	f003 0302 	and.w	r3, r3, #2
 8103edc:	2b00      	cmp	r3, #0
 8103ede:	bf14      	ite	ne
 8103ee0:	2301      	movne	r3, #1
 8103ee2:	2300      	moveq	r3, #0
 8103ee4:	b2db      	uxtb	r3, r3
 8103ee6:	e023      	b.n	8103f30 <HAL_DMA_IRQHandler+0x440>
 8103ee8:	40020010 	.word	0x40020010
 8103eec:	40020028 	.word	0x40020028
 8103ef0:	40020040 	.word	0x40020040
 8103ef4:	40020058 	.word	0x40020058
 8103ef8:	40020070 	.word	0x40020070
 8103efc:	40020088 	.word	0x40020088
 8103f00:	400200a0 	.word	0x400200a0
 8103f04:	400200b8 	.word	0x400200b8
 8103f08:	40020410 	.word	0x40020410
 8103f0c:	40020428 	.word	0x40020428
 8103f10:	40020440 	.word	0x40020440
 8103f14:	40020458 	.word	0x40020458
 8103f18:	40020470 	.word	0x40020470
 8103f1c:	40020488 	.word	0x40020488
 8103f20:	400204a0 	.word	0x400204a0
 8103f24:	400204b8 	.word	0x400204b8
 8103f28:	687b      	ldr	r3, [r7, #4]
 8103f2a:	681b      	ldr	r3, [r3, #0]
 8103f2c:	681b      	ldr	r3, [r3, #0]
 8103f2e:	2300      	movs	r3, #0
 8103f30:	2b00      	cmp	r3, #0
 8103f32:	d00d      	beq.n	8103f50 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103f34:	687b      	ldr	r3, [r7, #4]
 8103f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f38:	f003 031f 	and.w	r3, r3, #31
 8103f3c:	2204      	movs	r2, #4
 8103f3e:	409a      	lsls	r2, r3
 8103f40:	6a3b      	ldr	r3, [r7, #32]
 8103f42:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8103f44:	687b      	ldr	r3, [r7, #4]
 8103f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103f48:	f043 0204 	orr.w	r2, r3, #4
 8103f4c:	687b      	ldr	r3, [r7, #4]
 8103f4e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103f50:	687b      	ldr	r3, [r7, #4]
 8103f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f54:	f003 031f 	and.w	r3, r3, #31
 8103f58:	2210      	movs	r2, #16
 8103f5a:	409a      	lsls	r2, r3
 8103f5c:	69bb      	ldr	r3, [r7, #24]
 8103f5e:	4013      	ands	r3, r2
 8103f60:	2b00      	cmp	r3, #0
 8103f62:	f000 80a6 	beq.w	81040b2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8103f66:	687b      	ldr	r3, [r7, #4]
 8103f68:	681b      	ldr	r3, [r3, #0]
 8103f6a:	4a85      	ldr	r2, [pc, #532]	; (8104180 <HAL_DMA_IRQHandler+0x690>)
 8103f6c:	4293      	cmp	r3, r2
 8103f6e:	d04a      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103f70:	687b      	ldr	r3, [r7, #4]
 8103f72:	681b      	ldr	r3, [r3, #0]
 8103f74:	4a83      	ldr	r2, [pc, #524]	; (8104184 <HAL_DMA_IRQHandler+0x694>)
 8103f76:	4293      	cmp	r3, r2
 8103f78:	d045      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103f7a:	687b      	ldr	r3, [r7, #4]
 8103f7c:	681b      	ldr	r3, [r3, #0]
 8103f7e:	4a82      	ldr	r2, [pc, #520]	; (8104188 <HAL_DMA_IRQHandler+0x698>)
 8103f80:	4293      	cmp	r3, r2
 8103f82:	d040      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103f84:	687b      	ldr	r3, [r7, #4]
 8103f86:	681b      	ldr	r3, [r3, #0]
 8103f88:	4a80      	ldr	r2, [pc, #512]	; (810418c <HAL_DMA_IRQHandler+0x69c>)
 8103f8a:	4293      	cmp	r3, r2
 8103f8c:	d03b      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103f8e:	687b      	ldr	r3, [r7, #4]
 8103f90:	681b      	ldr	r3, [r3, #0]
 8103f92:	4a7f      	ldr	r2, [pc, #508]	; (8104190 <HAL_DMA_IRQHandler+0x6a0>)
 8103f94:	4293      	cmp	r3, r2
 8103f96:	d036      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103f98:	687b      	ldr	r3, [r7, #4]
 8103f9a:	681b      	ldr	r3, [r3, #0]
 8103f9c:	4a7d      	ldr	r2, [pc, #500]	; (8104194 <HAL_DMA_IRQHandler+0x6a4>)
 8103f9e:	4293      	cmp	r3, r2
 8103fa0:	d031      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103fa2:	687b      	ldr	r3, [r7, #4]
 8103fa4:	681b      	ldr	r3, [r3, #0]
 8103fa6:	4a7c      	ldr	r2, [pc, #496]	; (8104198 <HAL_DMA_IRQHandler+0x6a8>)
 8103fa8:	4293      	cmp	r3, r2
 8103faa:	d02c      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103fac:	687b      	ldr	r3, [r7, #4]
 8103fae:	681b      	ldr	r3, [r3, #0]
 8103fb0:	4a7a      	ldr	r2, [pc, #488]	; (810419c <HAL_DMA_IRQHandler+0x6ac>)
 8103fb2:	4293      	cmp	r3, r2
 8103fb4:	d027      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103fb6:	687b      	ldr	r3, [r7, #4]
 8103fb8:	681b      	ldr	r3, [r3, #0]
 8103fba:	4a79      	ldr	r2, [pc, #484]	; (81041a0 <HAL_DMA_IRQHandler+0x6b0>)
 8103fbc:	4293      	cmp	r3, r2
 8103fbe:	d022      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103fc0:	687b      	ldr	r3, [r7, #4]
 8103fc2:	681b      	ldr	r3, [r3, #0]
 8103fc4:	4a77      	ldr	r2, [pc, #476]	; (81041a4 <HAL_DMA_IRQHandler+0x6b4>)
 8103fc6:	4293      	cmp	r3, r2
 8103fc8:	d01d      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103fca:	687b      	ldr	r3, [r7, #4]
 8103fcc:	681b      	ldr	r3, [r3, #0]
 8103fce:	4a76      	ldr	r2, [pc, #472]	; (81041a8 <HAL_DMA_IRQHandler+0x6b8>)
 8103fd0:	4293      	cmp	r3, r2
 8103fd2:	d018      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103fd4:	687b      	ldr	r3, [r7, #4]
 8103fd6:	681b      	ldr	r3, [r3, #0]
 8103fd8:	4a74      	ldr	r2, [pc, #464]	; (81041ac <HAL_DMA_IRQHandler+0x6bc>)
 8103fda:	4293      	cmp	r3, r2
 8103fdc:	d013      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103fde:	687b      	ldr	r3, [r7, #4]
 8103fe0:	681b      	ldr	r3, [r3, #0]
 8103fe2:	4a73      	ldr	r2, [pc, #460]	; (81041b0 <HAL_DMA_IRQHandler+0x6c0>)
 8103fe4:	4293      	cmp	r3, r2
 8103fe6:	d00e      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103fe8:	687b      	ldr	r3, [r7, #4]
 8103fea:	681b      	ldr	r3, [r3, #0]
 8103fec:	4a71      	ldr	r2, [pc, #452]	; (81041b4 <HAL_DMA_IRQHandler+0x6c4>)
 8103fee:	4293      	cmp	r3, r2
 8103ff0:	d009      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103ff2:	687b      	ldr	r3, [r7, #4]
 8103ff4:	681b      	ldr	r3, [r3, #0]
 8103ff6:	4a70      	ldr	r2, [pc, #448]	; (81041b8 <HAL_DMA_IRQHandler+0x6c8>)
 8103ff8:	4293      	cmp	r3, r2
 8103ffa:	d004      	beq.n	8104006 <HAL_DMA_IRQHandler+0x516>
 8103ffc:	687b      	ldr	r3, [r7, #4]
 8103ffe:	681b      	ldr	r3, [r3, #0]
 8104000:	4a6e      	ldr	r2, [pc, #440]	; (81041bc <HAL_DMA_IRQHandler+0x6cc>)
 8104002:	4293      	cmp	r3, r2
 8104004:	d10a      	bne.n	810401c <HAL_DMA_IRQHandler+0x52c>
 8104006:	687b      	ldr	r3, [r7, #4]
 8104008:	681b      	ldr	r3, [r3, #0]
 810400a:	681b      	ldr	r3, [r3, #0]
 810400c:	f003 0308 	and.w	r3, r3, #8
 8104010:	2b00      	cmp	r3, #0
 8104012:	bf14      	ite	ne
 8104014:	2301      	movne	r3, #1
 8104016:	2300      	moveq	r3, #0
 8104018:	b2db      	uxtb	r3, r3
 810401a:	e009      	b.n	8104030 <HAL_DMA_IRQHandler+0x540>
 810401c:	687b      	ldr	r3, [r7, #4]
 810401e:	681b      	ldr	r3, [r3, #0]
 8104020:	681b      	ldr	r3, [r3, #0]
 8104022:	f003 0304 	and.w	r3, r3, #4
 8104026:	2b00      	cmp	r3, #0
 8104028:	bf14      	ite	ne
 810402a:	2301      	movne	r3, #1
 810402c:	2300      	moveq	r3, #0
 810402e:	b2db      	uxtb	r3, r3
 8104030:	2b00      	cmp	r3, #0
 8104032:	d03e      	beq.n	81040b2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104034:	687b      	ldr	r3, [r7, #4]
 8104036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104038:	f003 031f 	and.w	r3, r3, #31
 810403c:	2210      	movs	r2, #16
 810403e:	409a      	lsls	r2, r3
 8104040:	6a3b      	ldr	r3, [r7, #32]
 8104042:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8104044:	687b      	ldr	r3, [r7, #4]
 8104046:	681b      	ldr	r3, [r3, #0]
 8104048:	681b      	ldr	r3, [r3, #0]
 810404a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810404e:	2b00      	cmp	r3, #0
 8104050:	d018      	beq.n	8104084 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8104052:	687b      	ldr	r3, [r7, #4]
 8104054:	681b      	ldr	r3, [r3, #0]
 8104056:	681b      	ldr	r3, [r3, #0]
 8104058:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 810405c:	2b00      	cmp	r3, #0
 810405e:	d108      	bne.n	8104072 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8104060:	687b      	ldr	r3, [r7, #4]
 8104062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104064:	2b00      	cmp	r3, #0
 8104066:	d024      	beq.n	81040b2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8104068:	687b      	ldr	r3, [r7, #4]
 810406a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810406c:	6878      	ldr	r0, [r7, #4]
 810406e:	4798      	blx	r3
 8104070:	e01f      	b.n	81040b2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8104072:	687b      	ldr	r3, [r7, #4]
 8104074:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104076:	2b00      	cmp	r3, #0
 8104078:	d01b      	beq.n	81040b2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 810407a:	687b      	ldr	r3, [r7, #4]
 810407c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810407e:	6878      	ldr	r0, [r7, #4]
 8104080:	4798      	blx	r3
 8104082:	e016      	b.n	81040b2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8104084:	687b      	ldr	r3, [r7, #4]
 8104086:	681b      	ldr	r3, [r3, #0]
 8104088:	681b      	ldr	r3, [r3, #0]
 810408a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810408e:	2b00      	cmp	r3, #0
 8104090:	d107      	bne.n	81040a2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8104092:	687b      	ldr	r3, [r7, #4]
 8104094:	681b      	ldr	r3, [r3, #0]
 8104096:	681a      	ldr	r2, [r3, #0]
 8104098:	687b      	ldr	r3, [r7, #4]
 810409a:	681b      	ldr	r3, [r3, #0]
 810409c:	f022 0208 	bic.w	r2, r2, #8
 81040a0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 81040a2:	687b      	ldr	r3, [r7, #4]
 81040a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81040a6:	2b00      	cmp	r3, #0
 81040a8:	d003      	beq.n	81040b2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 81040aa:	687b      	ldr	r3, [r7, #4]
 81040ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81040ae:	6878      	ldr	r0, [r7, #4]
 81040b0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81040b2:	687b      	ldr	r3, [r7, #4]
 81040b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81040b6:	f003 031f 	and.w	r3, r3, #31
 81040ba:	2220      	movs	r2, #32
 81040bc:	409a      	lsls	r2, r3
 81040be:	69bb      	ldr	r3, [r7, #24]
 81040c0:	4013      	ands	r3, r2
 81040c2:	2b00      	cmp	r3, #0
 81040c4:	f000 8110 	beq.w	81042e8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 81040c8:	687b      	ldr	r3, [r7, #4]
 81040ca:	681b      	ldr	r3, [r3, #0]
 81040cc:	4a2c      	ldr	r2, [pc, #176]	; (8104180 <HAL_DMA_IRQHandler+0x690>)
 81040ce:	4293      	cmp	r3, r2
 81040d0:	d04a      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 81040d2:	687b      	ldr	r3, [r7, #4]
 81040d4:	681b      	ldr	r3, [r3, #0]
 81040d6:	4a2b      	ldr	r2, [pc, #172]	; (8104184 <HAL_DMA_IRQHandler+0x694>)
 81040d8:	4293      	cmp	r3, r2
 81040da:	d045      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 81040dc:	687b      	ldr	r3, [r7, #4]
 81040de:	681b      	ldr	r3, [r3, #0]
 81040e0:	4a29      	ldr	r2, [pc, #164]	; (8104188 <HAL_DMA_IRQHandler+0x698>)
 81040e2:	4293      	cmp	r3, r2
 81040e4:	d040      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 81040e6:	687b      	ldr	r3, [r7, #4]
 81040e8:	681b      	ldr	r3, [r3, #0]
 81040ea:	4a28      	ldr	r2, [pc, #160]	; (810418c <HAL_DMA_IRQHandler+0x69c>)
 81040ec:	4293      	cmp	r3, r2
 81040ee:	d03b      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 81040f0:	687b      	ldr	r3, [r7, #4]
 81040f2:	681b      	ldr	r3, [r3, #0]
 81040f4:	4a26      	ldr	r2, [pc, #152]	; (8104190 <HAL_DMA_IRQHandler+0x6a0>)
 81040f6:	4293      	cmp	r3, r2
 81040f8:	d036      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 81040fa:	687b      	ldr	r3, [r7, #4]
 81040fc:	681b      	ldr	r3, [r3, #0]
 81040fe:	4a25      	ldr	r2, [pc, #148]	; (8104194 <HAL_DMA_IRQHandler+0x6a4>)
 8104100:	4293      	cmp	r3, r2
 8104102:	d031      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 8104104:	687b      	ldr	r3, [r7, #4]
 8104106:	681b      	ldr	r3, [r3, #0]
 8104108:	4a23      	ldr	r2, [pc, #140]	; (8104198 <HAL_DMA_IRQHandler+0x6a8>)
 810410a:	4293      	cmp	r3, r2
 810410c:	d02c      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 810410e:	687b      	ldr	r3, [r7, #4]
 8104110:	681b      	ldr	r3, [r3, #0]
 8104112:	4a22      	ldr	r2, [pc, #136]	; (810419c <HAL_DMA_IRQHandler+0x6ac>)
 8104114:	4293      	cmp	r3, r2
 8104116:	d027      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 8104118:	687b      	ldr	r3, [r7, #4]
 810411a:	681b      	ldr	r3, [r3, #0]
 810411c:	4a20      	ldr	r2, [pc, #128]	; (81041a0 <HAL_DMA_IRQHandler+0x6b0>)
 810411e:	4293      	cmp	r3, r2
 8104120:	d022      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 8104122:	687b      	ldr	r3, [r7, #4]
 8104124:	681b      	ldr	r3, [r3, #0]
 8104126:	4a1f      	ldr	r2, [pc, #124]	; (81041a4 <HAL_DMA_IRQHandler+0x6b4>)
 8104128:	4293      	cmp	r3, r2
 810412a:	d01d      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 810412c:	687b      	ldr	r3, [r7, #4]
 810412e:	681b      	ldr	r3, [r3, #0]
 8104130:	4a1d      	ldr	r2, [pc, #116]	; (81041a8 <HAL_DMA_IRQHandler+0x6b8>)
 8104132:	4293      	cmp	r3, r2
 8104134:	d018      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 8104136:	687b      	ldr	r3, [r7, #4]
 8104138:	681b      	ldr	r3, [r3, #0]
 810413a:	4a1c      	ldr	r2, [pc, #112]	; (81041ac <HAL_DMA_IRQHandler+0x6bc>)
 810413c:	4293      	cmp	r3, r2
 810413e:	d013      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 8104140:	687b      	ldr	r3, [r7, #4]
 8104142:	681b      	ldr	r3, [r3, #0]
 8104144:	4a1a      	ldr	r2, [pc, #104]	; (81041b0 <HAL_DMA_IRQHandler+0x6c0>)
 8104146:	4293      	cmp	r3, r2
 8104148:	d00e      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 810414a:	687b      	ldr	r3, [r7, #4]
 810414c:	681b      	ldr	r3, [r3, #0]
 810414e:	4a19      	ldr	r2, [pc, #100]	; (81041b4 <HAL_DMA_IRQHandler+0x6c4>)
 8104150:	4293      	cmp	r3, r2
 8104152:	d009      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 8104154:	687b      	ldr	r3, [r7, #4]
 8104156:	681b      	ldr	r3, [r3, #0]
 8104158:	4a17      	ldr	r2, [pc, #92]	; (81041b8 <HAL_DMA_IRQHandler+0x6c8>)
 810415a:	4293      	cmp	r3, r2
 810415c:	d004      	beq.n	8104168 <HAL_DMA_IRQHandler+0x678>
 810415e:	687b      	ldr	r3, [r7, #4]
 8104160:	681b      	ldr	r3, [r3, #0]
 8104162:	4a16      	ldr	r2, [pc, #88]	; (81041bc <HAL_DMA_IRQHandler+0x6cc>)
 8104164:	4293      	cmp	r3, r2
 8104166:	d12b      	bne.n	81041c0 <HAL_DMA_IRQHandler+0x6d0>
 8104168:	687b      	ldr	r3, [r7, #4]
 810416a:	681b      	ldr	r3, [r3, #0]
 810416c:	681b      	ldr	r3, [r3, #0]
 810416e:	f003 0310 	and.w	r3, r3, #16
 8104172:	2b00      	cmp	r3, #0
 8104174:	bf14      	ite	ne
 8104176:	2301      	movne	r3, #1
 8104178:	2300      	moveq	r3, #0
 810417a:	b2db      	uxtb	r3, r3
 810417c:	e02a      	b.n	81041d4 <HAL_DMA_IRQHandler+0x6e4>
 810417e:	bf00      	nop
 8104180:	40020010 	.word	0x40020010
 8104184:	40020028 	.word	0x40020028
 8104188:	40020040 	.word	0x40020040
 810418c:	40020058 	.word	0x40020058
 8104190:	40020070 	.word	0x40020070
 8104194:	40020088 	.word	0x40020088
 8104198:	400200a0 	.word	0x400200a0
 810419c:	400200b8 	.word	0x400200b8
 81041a0:	40020410 	.word	0x40020410
 81041a4:	40020428 	.word	0x40020428
 81041a8:	40020440 	.word	0x40020440
 81041ac:	40020458 	.word	0x40020458
 81041b0:	40020470 	.word	0x40020470
 81041b4:	40020488 	.word	0x40020488
 81041b8:	400204a0 	.word	0x400204a0
 81041bc:	400204b8 	.word	0x400204b8
 81041c0:	687b      	ldr	r3, [r7, #4]
 81041c2:	681b      	ldr	r3, [r3, #0]
 81041c4:	681b      	ldr	r3, [r3, #0]
 81041c6:	f003 0302 	and.w	r3, r3, #2
 81041ca:	2b00      	cmp	r3, #0
 81041cc:	bf14      	ite	ne
 81041ce:	2301      	movne	r3, #1
 81041d0:	2300      	moveq	r3, #0
 81041d2:	b2db      	uxtb	r3, r3
 81041d4:	2b00      	cmp	r3, #0
 81041d6:	f000 8087 	beq.w	81042e8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 81041da:	687b      	ldr	r3, [r7, #4]
 81041dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81041de:	f003 031f 	and.w	r3, r3, #31
 81041e2:	2220      	movs	r2, #32
 81041e4:	409a      	lsls	r2, r3
 81041e6:	6a3b      	ldr	r3, [r7, #32]
 81041e8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 81041ea:	687b      	ldr	r3, [r7, #4]
 81041ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 81041f0:	b2db      	uxtb	r3, r3
 81041f2:	2b04      	cmp	r3, #4
 81041f4:	d139      	bne.n	810426a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 81041f6:	687b      	ldr	r3, [r7, #4]
 81041f8:	681b      	ldr	r3, [r3, #0]
 81041fa:	681a      	ldr	r2, [r3, #0]
 81041fc:	687b      	ldr	r3, [r7, #4]
 81041fe:	681b      	ldr	r3, [r3, #0]
 8104200:	f022 0216 	bic.w	r2, r2, #22
 8104204:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8104206:	687b      	ldr	r3, [r7, #4]
 8104208:	681b      	ldr	r3, [r3, #0]
 810420a:	695a      	ldr	r2, [r3, #20]
 810420c:	687b      	ldr	r3, [r7, #4]
 810420e:	681b      	ldr	r3, [r3, #0]
 8104210:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8104214:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8104216:	687b      	ldr	r3, [r7, #4]
 8104218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810421a:	2b00      	cmp	r3, #0
 810421c:	d103      	bne.n	8104226 <HAL_DMA_IRQHandler+0x736>
 810421e:	687b      	ldr	r3, [r7, #4]
 8104220:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104222:	2b00      	cmp	r3, #0
 8104224:	d007      	beq.n	8104236 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8104226:	687b      	ldr	r3, [r7, #4]
 8104228:	681b      	ldr	r3, [r3, #0]
 810422a:	681a      	ldr	r2, [r3, #0]
 810422c:	687b      	ldr	r3, [r7, #4]
 810422e:	681b      	ldr	r3, [r3, #0]
 8104230:	f022 0208 	bic.w	r2, r2, #8
 8104234:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8104236:	687b      	ldr	r3, [r7, #4]
 8104238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810423a:	f003 031f 	and.w	r3, r3, #31
 810423e:	223f      	movs	r2, #63	; 0x3f
 8104240:	409a      	lsls	r2, r3
 8104242:	6a3b      	ldr	r3, [r7, #32]
 8104244:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8104246:	687b      	ldr	r3, [r7, #4]
 8104248:	2201      	movs	r2, #1
 810424a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 810424e:	687b      	ldr	r3, [r7, #4]
 8104250:	2200      	movs	r2, #0
 8104252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8104256:	687b      	ldr	r3, [r7, #4]
 8104258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810425a:	2b00      	cmp	r3, #0
 810425c:	f000 834a 	beq.w	81048f4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8104260:	687b      	ldr	r3, [r7, #4]
 8104262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104264:	6878      	ldr	r0, [r7, #4]
 8104266:	4798      	blx	r3
          }
          return;
 8104268:	e344      	b.n	81048f4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 810426a:	687b      	ldr	r3, [r7, #4]
 810426c:	681b      	ldr	r3, [r3, #0]
 810426e:	681b      	ldr	r3, [r3, #0]
 8104270:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8104274:	2b00      	cmp	r3, #0
 8104276:	d018      	beq.n	81042aa <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8104278:	687b      	ldr	r3, [r7, #4]
 810427a:	681b      	ldr	r3, [r3, #0]
 810427c:	681b      	ldr	r3, [r3, #0]
 810427e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8104282:	2b00      	cmp	r3, #0
 8104284:	d108      	bne.n	8104298 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8104286:	687b      	ldr	r3, [r7, #4]
 8104288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810428a:	2b00      	cmp	r3, #0
 810428c:	d02c      	beq.n	81042e8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 810428e:	687b      	ldr	r3, [r7, #4]
 8104290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104292:	6878      	ldr	r0, [r7, #4]
 8104294:	4798      	blx	r3
 8104296:	e027      	b.n	81042e8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8104298:	687b      	ldr	r3, [r7, #4]
 810429a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810429c:	2b00      	cmp	r3, #0
 810429e:	d023      	beq.n	81042e8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 81042a0:	687b      	ldr	r3, [r7, #4]
 81042a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81042a4:	6878      	ldr	r0, [r7, #4]
 81042a6:	4798      	blx	r3
 81042a8:	e01e      	b.n	81042e8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81042aa:	687b      	ldr	r3, [r7, #4]
 81042ac:	681b      	ldr	r3, [r3, #0]
 81042ae:	681b      	ldr	r3, [r3, #0]
 81042b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81042b4:	2b00      	cmp	r3, #0
 81042b6:	d10f      	bne.n	81042d8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 81042b8:	687b      	ldr	r3, [r7, #4]
 81042ba:	681b      	ldr	r3, [r3, #0]
 81042bc:	681a      	ldr	r2, [r3, #0]
 81042be:	687b      	ldr	r3, [r7, #4]
 81042c0:	681b      	ldr	r3, [r3, #0]
 81042c2:	f022 0210 	bic.w	r2, r2, #16
 81042c6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 81042c8:	687b      	ldr	r3, [r7, #4]
 81042ca:	2201      	movs	r2, #1
 81042cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 81042d0:	687b      	ldr	r3, [r7, #4]
 81042d2:	2200      	movs	r2, #0
 81042d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 81042d8:	687b      	ldr	r3, [r7, #4]
 81042da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81042dc:	2b00      	cmp	r3, #0
 81042de:	d003      	beq.n	81042e8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 81042e0:	687b      	ldr	r3, [r7, #4]
 81042e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81042e4:	6878      	ldr	r0, [r7, #4]
 81042e6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 81042e8:	687b      	ldr	r3, [r7, #4]
 81042ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81042ec:	2b00      	cmp	r3, #0
 81042ee:	f000 8306 	beq.w	81048fe <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 81042f2:	687b      	ldr	r3, [r7, #4]
 81042f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81042f6:	f003 0301 	and.w	r3, r3, #1
 81042fa:	2b00      	cmp	r3, #0
 81042fc:	f000 8088 	beq.w	8104410 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8104300:	687b      	ldr	r3, [r7, #4]
 8104302:	2204      	movs	r2, #4
 8104304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8104308:	687b      	ldr	r3, [r7, #4]
 810430a:	681b      	ldr	r3, [r3, #0]
 810430c:	4a7a      	ldr	r2, [pc, #488]	; (81044f8 <HAL_DMA_IRQHandler+0xa08>)
 810430e:	4293      	cmp	r3, r2
 8104310:	d04a      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104312:	687b      	ldr	r3, [r7, #4]
 8104314:	681b      	ldr	r3, [r3, #0]
 8104316:	4a79      	ldr	r2, [pc, #484]	; (81044fc <HAL_DMA_IRQHandler+0xa0c>)
 8104318:	4293      	cmp	r3, r2
 810431a:	d045      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 810431c:	687b      	ldr	r3, [r7, #4]
 810431e:	681b      	ldr	r3, [r3, #0]
 8104320:	4a77      	ldr	r2, [pc, #476]	; (8104500 <HAL_DMA_IRQHandler+0xa10>)
 8104322:	4293      	cmp	r3, r2
 8104324:	d040      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104326:	687b      	ldr	r3, [r7, #4]
 8104328:	681b      	ldr	r3, [r3, #0]
 810432a:	4a76      	ldr	r2, [pc, #472]	; (8104504 <HAL_DMA_IRQHandler+0xa14>)
 810432c:	4293      	cmp	r3, r2
 810432e:	d03b      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104330:	687b      	ldr	r3, [r7, #4]
 8104332:	681b      	ldr	r3, [r3, #0]
 8104334:	4a74      	ldr	r2, [pc, #464]	; (8104508 <HAL_DMA_IRQHandler+0xa18>)
 8104336:	4293      	cmp	r3, r2
 8104338:	d036      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 810433a:	687b      	ldr	r3, [r7, #4]
 810433c:	681b      	ldr	r3, [r3, #0]
 810433e:	4a73      	ldr	r2, [pc, #460]	; (810450c <HAL_DMA_IRQHandler+0xa1c>)
 8104340:	4293      	cmp	r3, r2
 8104342:	d031      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104344:	687b      	ldr	r3, [r7, #4]
 8104346:	681b      	ldr	r3, [r3, #0]
 8104348:	4a71      	ldr	r2, [pc, #452]	; (8104510 <HAL_DMA_IRQHandler+0xa20>)
 810434a:	4293      	cmp	r3, r2
 810434c:	d02c      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 810434e:	687b      	ldr	r3, [r7, #4]
 8104350:	681b      	ldr	r3, [r3, #0]
 8104352:	4a70      	ldr	r2, [pc, #448]	; (8104514 <HAL_DMA_IRQHandler+0xa24>)
 8104354:	4293      	cmp	r3, r2
 8104356:	d027      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104358:	687b      	ldr	r3, [r7, #4]
 810435a:	681b      	ldr	r3, [r3, #0]
 810435c:	4a6e      	ldr	r2, [pc, #440]	; (8104518 <HAL_DMA_IRQHandler+0xa28>)
 810435e:	4293      	cmp	r3, r2
 8104360:	d022      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104362:	687b      	ldr	r3, [r7, #4]
 8104364:	681b      	ldr	r3, [r3, #0]
 8104366:	4a6d      	ldr	r2, [pc, #436]	; (810451c <HAL_DMA_IRQHandler+0xa2c>)
 8104368:	4293      	cmp	r3, r2
 810436a:	d01d      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 810436c:	687b      	ldr	r3, [r7, #4]
 810436e:	681b      	ldr	r3, [r3, #0]
 8104370:	4a6b      	ldr	r2, [pc, #428]	; (8104520 <HAL_DMA_IRQHandler+0xa30>)
 8104372:	4293      	cmp	r3, r2
 8104374:	d018      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104376:	687b      	ldr	r3, [r7, #4]
 8104378:	681b      	ldr	r3, [r3, #0]
 810437a:	4a6a      	ldr	r2, [pc, #424]	; (8104524 <HAL_DMA_IRQHandler+0xa34>)
 810437c:	4293      	cmp	r3, r2
 810437e:	d013      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104380:	687b      	ldr	r3, [r7, #4]
 8104382:	681b      	ldr	r3, [r3, #0]
 8104384:	4a68      	ldr	r2, [pc, #416]	; (8104528 <HAL_DMA_IRQHandler+0xa38>)
 8104386:	4293      	cmp	r3, r2
 8104388:	d00e      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 810438a:	687b      	ldr	r3, [r7, #4]
 810438c:	681b      	ldr	r3, [r3, #0]
 810438e:	4a67      	ldr	r2, [pc, #412]	; (810452c <HAL_DMA_IRQHandler+0xa3c>)
 8104390:	4293      	cmp	r3, r2
 8104392:	d009      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 8104394:	687b      	ldr	r3, [r7, #4]
 8104396:	681b      	ldr	r3, [r3, #0]
 8104398:	4a65      	ldr	r2, [pc, #404]	; (8104530 <HAL_DMA_IRQHandler+0xa40>)
 810439a:	4293      	cmp	r3, r2
 810439c:	d004      	beq.n	81043a8 <HAL_DMA_IRQHandler+0x8b8>
 810439e:	687b      	ldr	r3, [r7, #4]
 81043a0:	681b      	ldr	r3, [r3, #0]
 81043a2:	4a64      	ldr	r2, [pc, #400]	; (8104534 <HAL_DMA_IRQHandler+0xa44>)
 81043a4:	4293      	cmp	r3, r2
 81043a6:	d108      	bne.n	81043ba <HAL_DMA_IRQHandler+0x8ca>
 81043a8:	687b      	ldr	r3, [r7, #4]
 81043aa:	681b      	ldr	r3, [r3, #0]
 81043ac:	681a      	ldr	r2, [r3, #0]
 81043ae:	687b      	ldr	r3, [r7, #4]
 81043b0:	681b      	ldr	r3, [r3, #0]
 81043b2:	f022 0201 	bic.w	r2, r2, #1
 81043b6:	601a      	str	r2, [r3, #0]
 81043b8:	e007      	b.n	81043ca <HAL_DMA_IRQHandler+0x8da>
 81043ba:	687b      	ldr	r3, [r7, #4]
 81043bc:	681b      	ldr	r3, [r3, #0]
 81043be:	681a      	ldr	r2, [r3, #0]
 81043c0:	687b      	ldr	r3, [r7, #4]
 81043c2:	681b      	ldr	r3, [r3, #0]
 81043c4:	f022 0201 	bic.w	r2, r2, #1
 81043c8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 81043ca:	68fb      	ldr	r3, [r7, #12]
 81043cc:	3301      	adds	r3, #1
 81043ce:	60fb      	str	r3, [r7, #12]
 81043d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81043d2:	429a      	cmp	r2, r3
 81043d4:	d307      	bcc.n	81043e6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 81043d6:	687b      	ldr	r3, [r7, #4]
 81043d8:	681b      	ldr	r3, [r3, #0]
 81043da:	681b      	ldr	r3, [r3, #0]
 81043dc:	f003 0301 	and.w	r3, r3, #1
 81043e0:	2b00      	cmp	r3, #0
 81043e2:	d1f2      	bne.n	81043ca <HAL_DMA_IRQHandler+0x8da>
 81043e4:	e000      	b.n	81043e8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 81043e6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81043e8:	687b      	ldr	r3, [r7, #4]
 81043ea:	681b      	ldr	r3, [r3, #0]
 81043ec:	681b      	ldr	r3, [r3, #0]
 81043ee:	f003 0301 	and.w	r3, r3, #1
 81043f2:	2b00      	cmp	r3, #0
 81043f4:	d004      	beq.n	8104400 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 81043f6:	687b      	ldr	r3, [r7, #4]
 81043f8:	2203      	movs	r2, #3
 81043fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 81043fe:	e003      	b.n	8104408 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8104400:	687b      	ldr	r3, [r7, #4]
 8104402:	2201      	movs	r2, #1
 8104404:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8104408:	687b      	ldr	r3, [r7, #4]
 810440a:	2200      	movs	r2, #0
 810440c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8104410:	687b      	ldr	r3, [r7, #4]
 8104412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104414:	2b00      	cmp	r3, #0
 8104416:	f000 8272 	beq.w	81048fe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 810441a:	687b      	ldr	r3, [r7, #4]
 810441c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810441e:	6878      	ldr	r0, [r7, #4]
 8104420:	4798      	blx	r3
 8104422:	e26c      	b.n	81048fe <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8104424:	687b      	ldr	r3, [r7, #4]
 8104426:	681b      	ldr	r3, [r3, #0]
 8104428:	4a43      	ldr	r2, [pc, #268]	; (8104538 <HAL_DMA_IRQHandler+0xa48>)
 810442a:	4293      	cmp	r3, r2
 810442c:	d022      	beq.n	8104474 <HAL_DMA_IRQHandler+0x984>
 810442e:	687b      	ldr	r3, [r7, #4]
 8104430:	681b      	ldr	r3, [r3, #0]
 8104432:	4a42      	ldr	r2, [pc, #264]	; (810453c <HAL_DMA_IRQHandler+0xa4c>)
 8104434:	4293      	cmp	r3, r2
 8104436:	d01d      	beq.n	8104474 <HAL_DMA_IRQHandler+0x984>
 8104438:	687b      	ldr	r3, [r7, #4]
 810443a:	681b      	ldr	r3, [r3, #0]
 810443c:	4a40      	ldr	r2, [pc, #256]	; (8104540 <HAL_DMA_IRQHandler+0xa50>)
 810443e:	4293      	cmp	r3, r2
 8104440:	d018      	beq.n	8104474 <HAL_DMA_IRQHandler+0x984>
 8104442:	687b      	ldr	r3, [r7, #4]
 8104444:	681b      	ldr	r3, [r3, #0]
 8104446:	4a3f      	ldr	r2, [pc, #252]	; (8104544 <HAL_DMA_IRQHandler+0xa54>)
 8104448:	4293      	cmp	r3, r2
 810444a:	d013      	beq.n	8104474 <HAL_DMA_IRQHandler+0x984>
 810444c:	687b      	ldr	r3, [r7, #4]
 810444e:	681b      	ldr	r3, [r3, #0]
 8104450:	4a3d      	ldr	r2, [pc, #244]	; (8104548 <HAL_DMA_IRQHandler+0xa58>)
 8104452:	4293      	cmp	r3, r2
 8104454:	d00e      	beq.n	8104474 <HAL_DMA_IRQHandler+0x984>
 8104456:	687b      	ldr	r3, [r7, #4]
 8104458:	681b      	ldr	r3, [r3, #0]
 810445a:	4a3c      	ldr	r2, [pc, #240]	; (810454c <HAL_DMA_IRQHandler+0xa5c>)
 810445c:	4293      	cmp	r3, r2
 810445e:	d009      	beq.n	8104474 <HAL_DMA_IRQHandler+0x984>
 8104460:	687b      	ldr	r3, [r7, #4]
 8104462:	681b      	ldr	r3, [r3, #0]
 8104464:	4a3a      	ldr	r2, [pc, #232]	; (8104550 <HAL_DMA_IRQHandler+0xa60>)
 8104466:	4293      	cmp	r3, r2
 8104468:	d004      	beq.n	8104474 <HAL_DMA_IRQHandler+0x984>
 810446a:	687b      	ldr	r3, [r7, #4]
 810446c:	681b      	ldr	r3, [r3, #0]
 810446e:	4a39      	ldr	r2, [pc, #228]	; (8104554 <HAL_DMA_IRQHandler+0xa64>)
 8104470:	4293      	cmp	r3, r2
 8104472:	d101      	bne.n	8104478 <HAL_DMA_IRQHandler+0x988>
 8104474:	2301      	movs	r3, #1
 8104476:	e000      	b.n	810447a <HAL_DMA_IRQHandler+0x98a>
 8104478:	2300      	movs	r3, #0
 810447a:	2b00      	cmp	r3, #0
 810447c:	f000 823f 	beq.w	81048fe <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8104480:	687b      	ldr	r3, [r7, #4]
 8104482:	681b      	ldr	r3, [r3, #0]
 8104484:	681b      	ldr	r3, [r3, #0]
 8104486:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8104488:	687b      	ldr	r3, [r7, #4]
 810448a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810448c:	f003 031f 	and.w	r3, r3, #31
 8104490:	2204      	movs	r2, #4
 8104492:	409a      	lsls	r2, r3
 8104494:	697b      	ldr	r3, [r7, #20]
 8104496:	4013      	ands	r3, r2
 8104498:	2b00      	cmp	r3, #0
 810449a:	f000 80cd 	beq.w	8104638 <HAL_DMA_IRQHandler+0xb48>
 810449e:	693b      	ldr	r3, [r7, #16]
 81044a0:	f003 0304 	and.w	r3, r3, #4
 81044a4:	2b00      	cmp	r3, #0
 81044a6:	f000 80c7 	beq.w	8104638 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 81044aa:	687b      	ldr	r3, [r7, #4]
 81044ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81044ae:	f003 031f 	and.w	r3, r3, #31
 81044b2:	2204      	movs	r2, #4
 81044b4:	409a      	lsls	r2, r3
 81044b6:	69fb      	ldr	r3, [r7, #28]
 81044b8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81044ba:	693b      	ldr	r3, [r7, #16]
 81044bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81044c0:	2b00      	cmp	r3, #0
 81044c2:	d049      	beq.n	8104558 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 81044c4:	693b      	ldr	r3, [r7, #16]
 81044c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81044ca:	2b00      	cmp	r3, #0
 81044cc:	d109      	bne.n	81044e2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 81044ce:	687b      	ldr	r3, [r7, #4]
 81044d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81044d2:	2b00      	cmp	r3, #0
 81044d4:	f000 8210 	beq.w	81048f8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 81044d8:	687b      	ldr	r3, [r7, #4]
 81044da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81044dc:	6878      	ldr	r0, [r7, #4]
 81044de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81044e0:	e20a      	b.n	81048f8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 81044e2:	687b      	ldr	r3, [r7, #4]
 81044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81044e6:	2b00      	cmp	r3, #0
 81044e8:	f000 8206 	beq.w	81048f8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 81044ec:	687b      	ldr	r3, [r7, #4]
 81044ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81044f0:	6878      	ldr	r0, [r7, #4]
 81044f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81044f4:	e200      	b.n	81048f8 <HAL_DMA_IRQHandler+0xe08>
 81044f6:	bf00      	nop
 81044f8:	40020010 	.word	0x40020010
 81044fc:	40020028 	.word	0x40020028
 8104500:	40020040 	.word	0x40020040
 8104504:	40020058 	.word	0x40020058
 8104508:	40020070 	.word	0x40020070
 810450c:	40020088 	.word	0x40020088
 8104510:	400200a0 	.word	0x400200a0
 8104514:	400200b8 	.word	0x400200b8
 8104518:	40020410 	.word	0x40020410
 810451c:	40020428 	.word	0x40020428
 8104520:	40020440 	.word	0x40020440
 8104524:	40020458 	.word	0x40020458
 8104528:	40020470 	.word	0x40020470
 810452c:	40020488 	.word	0x40020488
 8104530:	400204a0 	.word	0x400204a0
 8104534:	400204b8 	.word	0x400204b8
 8104538:	58025408 	.word	0x58025408
 810453c:	5802541c 	.word	0x5802541c
 8104540:	58025430 	.word	0x58025430
 8104544:	58025444 	.word	0x58025444
 8104548:	58025458 	.word	0x58025458
 810454c:	5802546c 	.word	0x5802546c
 8104550:	58025480 	.word	0x58025480
 8104554:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8104558:	693b      	ldr	r3, [r7, #16]
 810455a:	f003 0320 	and.w	r3, r3, #32
 810455e:	2b00      	cmp	r3, #0
 8104560:	d160      	bne.n	8104624 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8104562:	687b      	ldr	r3, [r7, #4]
 8104564:	681b      	ldr	r3, [r3, #0]
 8104566:	4a8c      	ldr	r2, [pc, #560]	; (8104798 <HAL_DMA_IRQHandler+0xca8>)
 8104568:	4293      	cmp	r3, r2
 810456a:	d04a      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 810456c:	687b      	ldr	r3, [r7, #4]
 810456e:	681b      	ldr	r3, [r3, #0]
 8104570:	4a8a      	ldr	r2, [pc, #552]	; (810479c <HAL_DMA_IRQHandler+0xcac>)
 8104572:	4293      	cmp	r3, r2
 8104574:	d045      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 8104576:	687b      	ldr	r3, [r7, #4]
 8104578:	681b      	ldr	r3, [r3, #0]
 810457a:	4a89      	ldr	r2, [pc, #548]	; (81047a0 <HAL_DMA_IRQHandler+0xcb0>)
 810457c:	4293      	cmp	r3, r2
 810457e:	d040      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 8104580:	687b      	ldr	r3, [r7, #4]
 8104582:	681b      	ldr	r3, [r3, #0]
 8104584:	4a87      	ldr	r2, [pc, #540]	; (81047a4 <HAL_DMA_IRQHandler+0xcb4>)
 8104586:	4293      	cmp	r3, r2
 8104588:	d03b      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 810458a:	687b      	ldr	r3, [r7, #4]
 810458c:	681b      	ldr	r3, [r3, #0]
 810458e:	4a86      	ldr	r2, [pc, #536]	; (81047a8 <HAL_DMA_IRQHandler+0xcb8>)
 8104590:	4293      	cmp	r3, r2
 8104592:	d036      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 8104594:	687b      	ldr	r3, [r7, #4]
 8104596:	681b      	ldr	r3, [r3, #0]
 8104598:	4a84      	ldr	r2, [pc, #528]	; (81047ac <HAL_DMA_IRQHandler+0xcbc>)
 810459a:	4293      	cmp	r3, r2
 810459c:	d031      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 810459e:	687b      	ldr	r3, [r7, #4]
 81045a0:	681b      	ldr	r3, [r3, #0]
 81045a2:	4a83      	ldr	r2, [pc, #524]	; (81047b0 <HAL_DMA_IRQHandler+0xcc0>)
 81045a4:	4293      	cmp	r3, r2
 81045a6:	d02c      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045a8:	687b      	ldr	r3, [r7, #4]
 81045aa:	681b      	ldr	r3, [r3, #0]
 81045ac:	4a81      	ldr	r2, [pc, #516]	; (81047b4 <HAL_DMA_IRQHandler+0xcc4>)
 81045ae:	4293      	cmp	r3, r2
 81045b0:	d027      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045b2:	687b      	ldr	r3, [r7, #4]
 81045b4:	681b      	ldr	r3, [r3, #0]
 81045b6:	4a80      	ldr	r2, [pc, #512]	; (81047b8 <HAL_DMA_IRQHandler+0xcc8>)
 81045b8:	4293      	cmp	r3, r2
 81045ba:	d022      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045bc:	687b      	ldr	r3, [r7, #4]
 81045be:	681b      	ldr	r3, [r3, #0]
 81045c0:	4a7e      	ldr	r2, [pc, #504]	; (81047bc <HAL_DMA_IRQHandler+0xccc>)
 81045c2:	4293      	cmp	r3, r2
 81045c4:	d01d      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045c6:	687b      	ldr	r3, [r7, #4]
 81045c8:	681b      	ldr	r3, [r3, #0]
 81045ca:	4a7d      	ldr	r2, [pc, #500]	; (81047c0 <HAL_DMA_IRQHandler+0xcd0>)
 81045cc:	4293      	cmp	r3, r2
 81045ce:	d018      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045d0:	687b      	ldr	r3, [r7, #4]
 81045d2:	681b      	ldr	r3, [r3, #0]
 81045d4:	4a7b      	ldr	r2, [pc, #492]	; (81047c4 <HAL_DMA_IRQHandler+0xcd4>)
 81045d6:	4293      	cmp	r3, r2
 81045d8:	d013      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045da:	687b      	ldr	r3, [r7, #4]
 81045dc:	681b      	ldr	r3, [r3, #0]
 81045de:	4a7a      	ldr	r2, [pc, #488]	; (81047c8 <HAL_DMA_IRQHandler+0xcd8>)
 81045e0:	4293      	cmp	r3, r2
 81045e2:	d00e      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045e4:	687b      	ldr	r3, [r7, #4]
 81045e6:	681b      	ldr	r3, [r3, #0]
 81045e8:	4a78      	ldr	r2, [pc, #480]	; (81047cc <HAL_DMA_IRQHandler+0xcdc>)
 81045ea:	4293      	cmp	r3, r2
 81045ec:	d009      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045ee:	687b      	ldr	r3, [r7, #4]
 81045f0:	681b      	ldr	r3, [r3, #0]
 81045f2:	4a77      	ldr	r2, [pc, #476]	; (81047d0 <HAL_DMA_IRQHandler+0xce0>)
 81045f4:	4293      	cmp	r3, r2
 81045f6:	d004      	beq.n	8104602 <HAL_DMA_IRQHandler+0xb12>
 81045f8:	687b      	ldr	r3, [r7, #4]
 81045fa:	681b      	ldr	r3, [r3, #0]
 81045fc:	4a75      	ldr	r2, [pc, #468]	; (81047d4 <HAL_DMA_IRQHandler+0xce4>)
 81045fe:	4293      	cmp	r3, r2
 8104600:	d108      	bne.n	8104614 <HAL_DMA_IRQHandler+0xb24>
 8104602:	687b      	ldr	r3, [r7, #4]
 8104604:	681b      	ldr	r3, [r3, #0]
 8104606:	681a      	ldr	r2, [r3, #0]
 8104608:	687b      	ldr	r3, [r7, #4]
 810460a:	681b      	ldr	r3, [r3, #0]
 810460c:	f022 0208 	bic.w	r2, r2, #8
 8104610:	601a      	str	r2, [r3, #0]
 8104612:	e007      	b.n	8104624 <HAL_DMA_IRQHandler+0xb34>
 8104614:	687b      	ldr	r3, [r7, #4]
 8104616:	681b      	ldr	r3, [r3, #0]
 8104618:	681a      	ldr	r2, [r3, #0]
 810461a:	687b      	ldr	r3, [r7, #4]
 810461c:	681b      	ldr	r3, [r3, #0]
 810461e:	f022 0204 	bic.w	r2, r2, #4
 8104622:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8104624:	687b      	ldr	r3, [r7, #4]
 8104626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104628:	2b00      	cmp	r3, #0
 810462a:	f000 8165 	beq.w	81048f8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 810462e:	687b      	ldr	r3, [r7, #4]
 8104630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104632:	6878      	ldr	r0, [r7, #4]
 8104634:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104636:	e15f      	b.n	81048f8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8104638:	687b      	ldr	r3, [r7, #4]
 810463a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810463c:	f003 031f 	and.w	r3, r3, #31
 8104640:	2202      	movs	r2, #2
 8104642:	409a      	lsls	r2, r3
 8104644:	697b      	ldr	r3, [r7, #20]
 8104646:	4013      	ands	r3, r2
 8104648:	2b00      	cmp	r3, #0
 810464a:	f000 80c5 	beq.w	81047d8 <HAL_DMA_IRQHandler+0xce8>
 810464e:	693b      	ldr	r3, [r7, #16]
 8104650:	f003 0302 	and.w	r3, r3, #2
 8104654:	2b00      	cmp	r3, #0
 8104656:	f000 80bf 	beq.w	81047d8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 810465a:	687b      	ldr	r3, [r7, #4]
 810465c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810465e:	f003 031f 	and.w	r3, r3, #31
 8104662:	2202      	movs	r2, #2
 8104664:	409a      	lsls	r2, r3
 8104666:	69fb      	ldr	r3, [r7, #28]
 8104668:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810466a:	693b      	ldr	r3, [r7, #16]
 810466c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104670:	2b00      	cmp	r3, #0
 8104672:	d018      	beq.n	81046a6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8104674:	693b      	ldr	r3, [r7, #16]
 8104676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810467a:	2b00      	cmp	r3, #0
 810467c:	d109      	bne.n	8104692 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 810467e:	687b      	ldr	r3, [r7, #4]
 8104680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104682:	2b00      	cmp	r3, #0
 8104684:	f000 813a 	beq.w	81048fc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8104688:	687b      	ldr	r3, [r7, #4]
 810468a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810468c:	6878      	ldr	r0, [r7, #4]
 810468e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104690:	e134      	b.n	81048fc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8104692:	687b      	ldr	r3, [r7, #4]
 8104694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104696:	2b00      	cmp	r3, #0
 8104698:	f000 8130 	beq.w	81048fc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 810469c:	687b      	ldr	r3, [r7, #4]
 810469e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81046a0:	6878      	ldr	r0, [r7, #4]
 81046a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81046a4:	e12a      	b.n	81048fc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 81046a6:	693b      	ldr	r3, [r7, #16]
 81046a8:	f003 0320 	and.w	r3, r3, #32
 81046ac:	2b00      	cmp	r3, #0
 81046ae:	d168      	bne.n	8104782 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 81046b0:	687b      	ldr	r3, [r7, #4]
 81046b2:	681b      	ldr	r3, [r3, #0]
 81046b4:	4a38      	ldr	r2, [pc, #224]	; (8104798 <HAL_DMA_IRQHandler+0xca8>)
 81046b6:	4293      	cmp	r3, r2
 81046b8:	d04a      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 81046ba:	687b      	ldr	r3, [r7, #4]
 81046bc:	681b      	ldr	r3, [r3, #0]
 81046be:	4a37      	ldr	r2, [pc, #220]	; (810479c <HAL_DMA_IRQHandler+0xcac>)
 81046c0:	4293      	cmp	r3, r2
 81046c2:	d045      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 81046c4:	687b      	ldr	r3, [r7, #4]
 81046c6:	681b      	ldr	r3, [r3, #0]
 81046c8:	4a35      	ldr	r2, [pc, #212]	; (81047a0 <HAL_DMA_IRQHandler+0xcb0>)
 81046ca:	4293      	cmp	r3, r2
 81046cc:	d040      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 81046ce:	687b      	ldr	r3, [r7, #4]
 81046d0:	681b      	ldr	r3, [r3, #0]
 81046d2:	4a34      	ldr	r2, [pc, #208]	; (81047a4 <HAL_DMA_IRQHandler+0xcb4>)
 81046d4:	4293      	cmp	r3, r2
 81046d6:	d03b      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 81046d8:	687b      	ldr	r3, [r7, #4]
 81046da:	681b      	ldr	r3, [r3, #0]
 81046dc:	4a32      	ldr	r2, [pc, #200]	; (81047a8 <HAL_DMA_IRQHandler+0xcb8>)
 81046de:	4293      	cmp	r3, r2
 81046e0:	d036      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 81046e2:	687b      	ldr	r3, [r7, #4]
 81046e4:	681b      	ldr	r3, [r3, #0]
 81046e6:	4a31      	ldr	r2, [pc, #196]	; (81047ac <HAL_DMA_IRQHandler+0xcbc>)
 81046e8:	4293      	cmp	r3, r2
 81046ea:	d031      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 81046ec:	687b      	ldr	r3, [r7, #4]
 81046ee:	681b      	ldr	r3, [r3, #0]
 81046f0:	4a2f      	ldr	r2, [pc, #188]	; (81047b0 <HAL_DMA_IRQHandler+0xcc0>)
 81046f2:	4293      	cmp	r3, r2
 81046f4:	d02c      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 81046f6:	687b      	ldr	r3, [r7, #4]
 81046f8:	681b      	ldr	r3, [r3, #0]
 81046fa:	4a2e      	ldr	r2, [pc, #184]	; (81047b4 <HAL_DMA_IRQHandler+0xcc4>)
 81046fc:	4293      	cmp	r3, r2
 81046fe:	d027      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 8104700:	687b      	ldr	r3, [r7, #4]
 8104702:	681b      	ldr	r3, [r3, #0]
 8104704:	4a2c      	ldr	r2, [pc, #176]	; (81047b8 <HAL_DMA_IRQHandler+0xcc8>)
 8104706:	4293      	cmp	r3, r2
 8104708:	d022      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 810470a:	687b      	ldr	r3, [r7, #4]
 810470c:	681b      	ldr	r3, [r3, #0]
 810470e:	4a2b      	ldr	r2, [pc, #172]	; (81047bc <HAL_DMA_IRQHandler+0xccc>)
 8104710:	4293      	cmp	r3, r2
 8104712:	d01d      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 8104714:	687b      	ldr	r3, [r7, #4]
 8104716:	681b      	ldr	r3, [r3, #0]
 8104718:	4a29      	ldr	r2, [pc, #164]	; (81047c0 <HAL_DMA_IRQHandler+0xcd0>)
 810471a:	4293      	cmp	r3, r2
 810471c:	d018      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 810471e:	687b      	ldr	r3, [r7, #4]
 8104720:	681b      	ldr	r3, [r3, #0]
 8104722:	4a28      	ldr	r2, [pc, #160]	; (81047c4 <HAL_DMA_IRQHandler+0xcd4>)
 8104724:	4293      	cmp	r3, r2
 8104726:	d013      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 8104728:	687b      	ldr	r3, [r7, #4]
 810472a:	681b      	ldr	r3, [r3, #0]
 810472c:	4a26      	ldr	r2, [pc, #152]	; (81047c8 <HAL_DMA_IRQHandler+0xcd8>)
 810472e:	4293      	cmp	r3, r2
 8104730:	d00e      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 8104732:	687b      	ldr	r3, [r7, #4]
 8104734:	681b      	ldr	r3, [r3, #0]
 8104736:	4a25      	ldr	r2, [pc, #148]	; (81047cc <HAL_DMA_IRQHandler+0xcdc>)
 8104738:	4293      	cmp	r3, r2
 810473a:	d009      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 810473c:	687b      	ldr	r3, [r7, #4]
 810473e:	681b      	ldr	r3, [r3, #0]
 8104740:	4a23      	ldr	r2, [pc, #140]	; (81047d0 <HAL_DMA_IRQHandler+0xce0>)
 8104742:	4293      	cmp	r3, r2
 8104744:	d004      	beq.n	8104750 <HAL_DMA_IRQHandler+0xc60>
 8104746:	687b      	ldr	r3, [r7, #4]
 8104748:	681b      	ldr	r3, [r3, #0]
 810474a:	4a22      	ldr	r2, [pc, #136]	; (81047d4 <HAL_DMA_IRQHandler+0xce4>)
 810474c:	4293      	cmp	r3, r2
 810474e:	d108      	bne.n	8104762 <HAL_DMA_IRQHandler+0xc72>
 8104750:	687b      	ldr	r3, [r7, #4]
 8104752:	681b      	ldr	r3, [r3, #0]
 8104754:	681a      	ldr	r2, [r3, #0]
 8104756:	687b      	ldr	r3, [r7, #4]
 8104758:	681b      	ldr	r3, [r3, #0]
 810475a:	f022 0214 	bic.w	r2, r2, #20
 810475e:	601a      	str	r2, [r3, #0]
 8104760:	e007      	b.n	8104772 <HAL_DMA_IRQHandler+0xc82>
 8104762:	687b      	ldr	r3, [r7, #4]
 8104764:	681b      	ldr	r3, [r3, #0]
 8104766:	681a      	ldr	r2, [r3, #0]
 8104768:	687b      	ldr	r3, [r7, #4]
 810476a:	681b      	ldr	r3, [r3, #0]
 810476c:	f022 020a 	bic.w	r2, r2, #10
 8104770:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8104772:	687b      	ldr	r3, [r7, #4]
 8104774:	2201      	movs	r2, #1
 8104776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 810477a:	687b      	ldr	r3, [r7, #4]
 810477c:	2200      	movs	r2, #0
 810477e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8104782:	687b      	ldr	r3, [r7, #4]
 8104784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104786:	2b00      	cmp	r3, #0
 8104788:	f000 80b8 	beq.w	81048fc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 810478c:	687b      	ldr	r3, [r7, #4]
 810478e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104790:	6878      	ldr	r0, [r7, #4]
 8104792:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104794:	e0b2      	b.n	81048fc <HAL_DMA_IRQHandler+0xe0c>
 8104796:	bf00      	nop
 8104798:	40020010 	.word	0x40020010
 810479c:	40020028 	.word	0x40020028
 81047a0:	40020040 	.word	0x40020040
 81047a4:	40020058 	.word	0x40020058
 81047a8:	40020070 	.word	0x40020070
 81047ac:	40020088 	.word	0x40020088
 81047b0:	400200a0 	.word	0x400200a0
 81047b4:	400200b8 	.word	0x400200b8
 81047b8:	40020410 	.word	0x40020410
 81047bc:	40020428 	.word	0x40020428
 81047c0:	40020440 	.word	0x40020440
 81047c4:	40020458 	.word	0x40020458
 81047c8:	40020470 	.word	0x40020470
 81047cc:	40020488 	.word	0x40020488
 81047d0:	400204a0 	.word	0x400204a0
 81047d4:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 81047d8:	687b      	ldr	r3, [r7, #4]
 81047da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81047dc:	f003 031f 	and.w	r3, r3, #31
 81047e0:	2208      	movs	r2, #8
 81047e2:	409a      	lsls	r2, r3
 81047e4:	697b      	ldr	r3, [r7, #20]
 81047e6:	4013      	ands	r3, r2
 81047e8:	2b00      	cmp	r3, #0
 81047ea:	f000 8088 	beq.w	81048fe <HAL_DMA_IRQHandler+0xe0e>
 81047ee:	693b      	ldr	r3, [r7, #16]
 81047f0:	f003 0308 	and.w	r3, r3, #8
 81047f4:	2b00      	cmp	r3, #0
 81047f6:	f000 8082 	beq.w	81048fe <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 81047fa:	687b      	ldr	r3, [r7, #4]
 81047fc:	681b      	ldr	r3, [r3, #0]
 81047fe:	4a41      	ldr	r2, [pc, #260]	; (8104904 <HAL_DMA_IRQHandler+0xe14>)
 8104800:	4293      	cmp	r3, r2
 8104802:	d04a      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104804:	687b      	ldr	r3, [r7, #4]
 8104806:	681b      	ldr	r3, [r3, #0]
 8104808:	4a3f      	ldr	r2, [pc, #252]	; (8104908 <HAL_DMA_IRQHandler+0xe18>)
 810480a:	4293      	cmp	r3, r2
 810480c:	d045      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 810480e:	687b      	ldr	r3, [r7, #4]
 8104810:	681b      	ldr	r3, [r3, #0]
 8104812:	4a3e      	ldr	r2, [pc, #248]	; (810490c <HAL_DMA_IRQHandler+0xe1c>)
 8104814:	4293      	cmp	r3, r2
 8104816:	d040      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104818:	687b      	ldr	r3, [r7, #4]
 810481a:	681b      	ldr	r3, [r3, #0]
 810481c:	4a3c      	ldr	r2, [pc, #240]	; (8104910 <HAL_DMA_IRQHandler+0xe20>)
 810481e:	4293      	cmp	r3, r2
 8104820:	d03b      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104822:	687b      	ldr	r3, [r7, #4]
 8104824:	681b      	ldr	r3, [r3, #0]
 8104826:	4a3b      	ldr	r2, [pc, #236]	; (8104914 <HAL_DMA_IRQHandler+0xe24>)
 8104828:	4293      	cmp	r3, r2
 810482a:	d036      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 810482c:	687b      	ldr	r3, [r7, #4]
 810482e:	681b      	ldr	r3, [r3, #0]
 8104830:	4a39      	ldr	r2, [pc, #228]	; (8104918 <HAL_DMA_IRQHandler+0xe28>)
 8104832:	4293      	cmp	r3, r2
 8104834:	d031      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104836:	687b      	ldr	r3, [r7, #4]
 8104838:	681b      	ldr	r3, [r3, #0]
 810483a:	4a38      	ldr	r2, [pc, #224]	; (810491c <HAL_DMA_IRQHandler+0xe2c>)
 810483c:	4293      	cmp	r3, r2
 810483e:	d02c      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104840:	687b      	ldr	r3, [r7, #4]
 8104842:	681b      	ldr	r3, [r3, #0]
 8104844:	4a36      	ldr	r2, [pc, #216]	; (8104920 <HAL_DMA_IRQHandler+0xe30>)
 8104846:	4293      	cmp	r3, r2
 8104848:	d027      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 810484a:	687b      	ldr	r3, [r7, #4]
 810484c:	681b      	ldr	r3, [r3, #0]
 810484e:	4a35      	ldr	r2, [pc, #212]	; (8104924 <HAL_DMA_IRQHandler+0xe34>)
 8104850:	4293      	cmp	r3, r2
 8104852:	d022      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104854:	687b      	ldr	r3, [r7, #4]
 8104856:	681b      	ldr	r3, [r3, #0]
 8104858:	4a33      	ldr	r2, [pc, #204]	; (8104928 <HAL_DMA_IRQHandler+0xe38>)
 810485a:	4293      	cmp	r3, r2
 810485c:	d01d      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 810485e:	687b      	ldr	r3, [r7, #4]
 8104860:	681b      	ldr	r3, [r3, #0]
 8104862:	4a32      	ldr	r2, [pc, #200]	; (810492c <HAL_DMA_IRQHandler+0xe3c>)
 8104864:	4293      	cmp	r3, r2
 8104866:	d018      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104868:	687b      	ldr	r3, [r7, #4]
 810486a:	681b      	ldr	r3, [r3, #0]
 810486c:	4a30      	ldr	r2, [pc, #192]	; (8104930 <HAL_DMA_IRQHandler+0xe40>)
 810486e:	4293      	cmp	r3, r2
 8104870:	d013      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104872:	687b      	ldr	r3, [r7, #4]
 8104874:	681b      	ldr	r3, [r3, #0]
 8104876:	4a2f      	ldr	r2, [pc, #188]	; (8104934 <HAL_DMA_IRQHandler+0xe44>)
 8104878:	4293      	cmp	r3, r2
 810487a:	d00e      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 810487c:	687b      	ldr	r3, [r7, #4]
 810487e:	681b      	ldr	r3, [r3, #0]
 8104880:	4a2d      	ldr	r2, [pc, #180]	; (8104938 <HAL_DMA_IRQHandler+0xe48>)
 8104882:	4293      	cmp	r3, r2
 8104884:	d009      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104886:	687b      	ldr	r3, [r7, #4]
 8104888:	681b      	ldr	r3, [r3, #0]
 810488a:	4a2c      	ldr	r2, [pc, #176]	; (810493c <HAL_DMA_IRQHandler+0xe4c>)
 810488c:	4293      	cmp	r3, r2
 810488e:	d004      	beq.n	810489a <HAL_DMA_IRQHandler+0xdaa>
 8104890:	687b      	ldr	r3, [r7, #4]
 8104892:	681b      	ldr	r3, [r3, #0]
 8104894:	4a2a      	ldr	r2, [pc, #168]	; (8104940 <HAL_DMA_IRQHandler+0xe50>)
 8104896:	4293      	cmp	r3, r2
 8104898:	d108      	bne.n	81048ac <HAL_DMA_IRQHandler+0xdbc>
 810489a:	687b      	ldr	r3, [r7, #4]
 810489c:	681b      	ldr	r3, [r3, #0]
 810489e:	681a      	ldr	r2, [r3, #0]
 81048a0:	687b      	ldr	r3, [r7, #4]
 81048a2:	681b      	ldr	r3, [r3, #0]
 81048a4:	f022 021c 	bic.w	r2, r2, #28
 81048a8:	601a      	str	r2, [r3, #0]
 81048aa:	e007      	b.n	81048bc <HAL_DMA_IRQHandler+0xdcc>
 81048ac:	687b      	ldr	r3, [r7, #4]
 81048ae:	681b      	ldr	r3, [r3, #0]
 81048b0:	681a      	ldr	r2, [r3, #0]
 81048b2:	687b      	ldr	r3, [r7, #4]
 81048b4:	681b      	ldr	r3, [r3, #0]
 81048b6:	f022 020e 	bic.w	r2, r2, #14
 81048ba:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81048bc:	687b      	ldr	r3, [r7, #4]
 81048be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81048c0:	f003 031f 	and.w	r3, r3, #31
 81048c4:	2201      	movs	r2, #1
 81048c6:	409a      	lsls	r2, r3
 81048c8:	69fb      	ldr	r3, [r7, #28]
 81048ca:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 81048cc:	687b      	ldr	r3, [r7, #4]
 81048ce:	2201      	movs	r2, #1
 81048d0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 81048d2:	687b      	ldr	r3, [r7, #4]
 81048d4:	2201      	movs	r2, #1
 81048d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 81048da:	687b      	ldr	r3, [r7, #4]
 81048dc:	2200      	movs	r2, #0
 81048de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 81048e2:	687b      	ldr	r3, [r7, #4]
 81048e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81048e6:	2b00      	cmp	r3, #0
 81048e8:	d009      	beq.n	81048fe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 81048ea:	687b      	ldr	r3, [r7, #4]
 81048ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81048ee:	6878      	ldr	r0, [r7, #4]
 81048f0:	4798      	blx	r3
 81048f2:	e004      	b.n	81048fe <HAL_DMA_IRQHandler+0xe0e>
          return;
 81048f4:	bf00      	nop
 81048f6:	e002      	b.n	81048fe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81048f8:	bf00      	nop
 81048fa:	e000      	b.n	81048fe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81048fc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 81048fe:	3728      	adds	r7, #40	; 0x28
 8104900:	46bd      	mov	sp, r7
 8104902:	bd80      	pop	{r7, pc}
 8104904:	40020010 	.word	0x40020010
 8104908:	40020028 	.word	0x40020028
 810490c:	40020040 	.word	0x40020040
 8104910:	40020058 	.word	0x40020058
 8104914:	40020070 	.word	0x40020070
 8104918:	40020088 	.word	0x40020088
 810491c:	400200a0 	.word	0x400200a0
 8104920:	400200b8 	.word	0x400200b8
 8104924:	40020410 	.word	0x40020410
 8104928:	40020428 	.word	0x40020428
 810492c:	40020440 	.word	0x40020440
 8104930:	40020458 	.word	0x40020458
 8104934:	40020470 	.word	0x40020470
 8104938:	40020488 	.word	0x40020488
 810493c:	400204a0 	.word	0x400204a0
 8104940:	400204b8 	.word	0x400204b8

08104944 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8104944:	b480      	push	{r7}
 8104946:	b087      	sub	sp, #28
 8104948:	af00      	add	r7, sp, #0
 810494a:	60f8      	str	r0, [r7, #12]
 810494c:	60b9      	str	r1, [r7, #8]
 810494e:	607a      	str	r2, [r7, #4]
 8104950:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8104952:	68fb      	ldr	r3, [r7, #12]
 8104954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104956:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8104958:	68fb      	ldr	r3, [r7, #12]
 810495a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810495c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810495e:	68fb      	ldr	r3, [r7, #12]
 8104960:	681b      	ldr	r3, [r3, #0]
 8104962:	4a84      	ldr	r2, [pc, #528]	; (8104b74 <DMA_SetConfig+0x230>)
 8104964:	4293      	cmp	r3, r2
 8104966:	d072      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104968:	68fb      	ldr	r3, [r7, #12]
 810496a:	681b      	ldr	r3, [r3, #0]
 810496c:	4a82      	ldr	r2, [pc, #520]	; (8104b78 <DMA_SetConfig+0x234>)
 810496e:	4293      	cmp	r3, r2
 8104970:	d06d      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104972:	68fb      	ldr	r3, [r7, #12]
 8104974:	681b      	ldr	r3, [r3, #0]
 8104976:	4a81      	ldr	r2, [pc, #516]	; (8104b7c <DMA_SetConfig+0x238>)
 8104978:	4293      	cmp	r3, r2
 810497a:	d068      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 810497c:	68fb      	ldr	r3, [r7, #12]
 810497e:	681b      	ldr	r3, [r3, #0]
 8104980:	4a7f      	ldr	r2, [pc, #508]	; (8104b80 <DMA_SetConfig+0x23c>)
 8104982:	4293      	cmp	r3, r2
 8104984:	d063      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104986:	68fb      	ldr	r3, [r7, #12]
 8104988:	681b      	ldr	r3, [r3, #0]
 810498a:	4a7e      	ldr	r2, [pc, #504]	; (8104b84 <DMA_SetConfig+0x240>)
 810498c:	4293      	cmp	r3, r2
 810498e:	d05e      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104990:	68fb      	ldr	r3, [r7, #12]
 8104992:	681b      	ldr	r3, [r3, #0]
 8104994:	4a7c      	ldr	r2, [pc, #496]	; (8104b88 <DMA_SetConfig+0x244>)
 8104996:	4293      	cmp	r3, r2
 8104998:	d059      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 810499a:	68fb      	ldr	r3, [r7, #12]
 810499c:	681b      	ldr	r3, [r3, #0]
 810499e:	4a7b      	ldr	r2, [pc, #492]	; (8104b8c <DMA_SetConfig+0x248>)
 81049a0:	4293      	cmp	r3, r2
 81049a2:	d054      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049a4:	68fb      	ldr	r3, [r7, #12]
 81049a6:	681b      	ldr	r3, [r3, #0]
 81049a8:	4a79      	ldr	r2, [pc, #484]	; (8104b90 <DMA_SetConfig+0x24c>)
 81049aa:	4293      	cmp	r3, r2
 81049ac:	d04f      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049ae:	68fb      	ldr	r3, [r7, #12]
 81049b0:	681b      	ldr	r3, [r3, #0]
 81049b2:	4a78      	ldr	r2, [pc, #480]	; (8104b94 <DMA_SetConfig+0x250>)
 81049b4:	4293      	cmp	r3, r2
 81049b6:	d04a      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049b8:	68fb      	ldr	r3, [r7, #12]
 81049ba:	681b      	ldr	r3, [r3, #0]
 81049bc:	4a76      	ldr	r2, [pc, #472]	; (8104b98 <DMA_SetConfig+0x254>)
 81049be:	4293      	cmp	r3, r2
 81049c0:	d045      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049c2:	68fb      	ldr	r3, [r7, #12]
 81049c4:	681b      	ldr	r3, [r3, #0]
 81049c6:	4a75      	ldr	r2, [pc, #468]	; (8104b9c <DMA_SetConfig+0x258>)
 81049c8:	4293      	cmp	r3, r2
 81049ca:	d040      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049cc:	68fb      	ldr	r3, [r7, #12]
 81049ce:	681b      	ldr	r3, [r3, #0]
 81049d0:	4a73      	ldr	r2, [pc, #460]	; (8104ba0 <DMA_SetConfig+0x25c>)
 81049d2:	4293      	cmp	r3, r2
 81049d4:	d03b      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049d6:	68fb      	ldr	r3, [r7, #12]
 81049d8:	681b      	ldr	r3, [r3, #0]
 81049da:	4a72      	ldr	r2, [pc, #456]	; (8104ba4 <DMA_SetConfig+0x260>)
 81049dc:	4293      	cmp	r3, r2
 81049de:	d036      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049e0:	68fb      	ldr	r3, [r7, #12]
 81049e2:	681b      	ldr	r3, [r3, #0]
 81049e4:	4a70      	ldr	r2, [pc, #448]	; (8104ba8 <DMA_SetConfig+0x264>)
 81049e6:	4293      	cmp	r3, r2
 81049e8:	d031      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049ea:	68fb      	ldr	r3, [r7, #12]
 81049ec:	681b      	ldr	r3, [r3, #0]
 81049ee:	4a6f      	ldr	r2, [pc, #444]	; (8104bac <DMA_SetConfig+0x268>)
 81049f0:	4293      	cmp	r3, r2
 81049f2:	d02c      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049f4:	68fb      	ldr	r3, [r7, #12]
 81049f6:	681b      	ldr	r3, [r3, #0]
 81049f8:	4a6d      	ldr	r2, [pc, #436]	; (8104bb0 <DMA_SetConfig+0x26c>)
 81049fa:	4293      	cmp	r3, r2
 81049fc:	d027      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 81049fe:	68fb      	ldr	r3, [r7, #12]
 8104a00:	681b      	ldr	r3, [r3, #0]
 8104a02:	4a6c      	ldr	r2, [pc, #432]	; (8104bb4 <DMA_SetConfig+0x270>)
 8104a04:	4293      	cmp	r3, r2
 8104a06:	d022      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104a08:	68fb      	ldr	r3, [r7, #12]
 8104a0a:	681b      	ldr	r3, [r3, #0]
 8104a0c:	4a6a      	ldr	r2, [pc, #424]	; (8104bb8 <DMA_SetConfig+0x274>)
 8104a0e:	4293      	cmp	r3, r2
 8104a10:	d01d      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104a12:	68fb      	ldr	r3, [r7, #12]
 8104a14:	681b      	ldr	r3, [r3, #0]
 8104a16:	4a69      	ldr	r2, [pc, #420]	; (8104bbc <DMA_SetConfig+0x278>)
 8104a18:	4293      	cmp	r3, r2
 8104a1a:	d018      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104a1c:	68fb      	ldr	r3, [r7, #12]
 8104a1e:	681b      	ldr	r3, [r3, #0]
 8104a20:	4a67      	ldr	r2, [pc, #412]	; (8104bc0 <DMA_SetConfig+0x27c>)
 8104a22:	4293      	cmp	r3, r2
 8104a24:	d013      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104a26:	68fb      	ldr	r3, [r7, #12]
 8104a28:	681b      	ldr	r3, [r3, #0]
 8104a2a:	4a66      	ldr	r2, [pc, #408]	; (8104bc4 <DMA_SetConfig+0x280>)
 8104a2c:	4293      	cmp	r3, r2
 8104a2e:	d00e      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104a30:	68fb      	ldr	r3, [r7, #12]
 8104a32:	681b      	ldr	r3, [r3, #0]
 8104a34:	4a64      	ldr	r2, [pc, #400]	; (8104bc8 <DMA_SetConfig+0x284>)
 8104a36:	4293      	cmp	r3, r2
 8104a38:	d009      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104a3a:	68fb      	ldr	r3, [r7, #12]
 8104a3c:	681b      	ldr	r3, [r3, #0]
 8104a3e:	4a63      	ldr	r2, [pc, #396]	; (8104bcc <DMA_SetConfig+0x288>)
 8104a40:	4293      	cmp	r3, r2
 8104a42:	d004      	beq.n	8104a4e <DMA_SetConfig+0x10a>
 8104a44:	68fb      	ldr	r3, [r7, #12]
 8104a46:	681b      	ldr	r3, [r3, #0]
 8104a48:	4a61      	ldr	r2, [pc, #388]	; (8104bd0 <DMA_SetConfig+0x28c>)
 8104a4a:	4293      	cmp	r3, r2
 8104a4c:	d101      	bne.n	8104a52 <DMA_SetConfig+0x10e>
 8104a4e:	2301      	movs	r3, #1
 8104a50:	e000      	b.n	8104a54 <DMA_SetConfig+0x110>
 8104a52:	2300      	movs	r3, #0
 8104a54:	2b00      	cmp	r3, #0
 8104a56:	d00d      	beq.n	8104a74 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8104a58:	68fb      	ldr	r3, [r7, #12]
 8104a5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104a5c:	68fa      	ldr	r2, [r7, #12]
 8104a5e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8104a60:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8104a62:	68fb      	ldr	r3, [r7, #12]
 8104a64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104a66:	2b00      	cmp	r3, #0
 8104a68:	d004      	beq.n	8104a74 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8104a6a:	68fb      	ldr	r3, [r7, #12]
 8104a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104a6e:	68fa      	ldr	r2, [r7, #12]
 8104a70:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8104a72:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104a74:	68fb      	ldr	r3, [r7, #12]
 8104a76:	681b      	ldr	r3, [r3, #0]
 8104a78:	4a3e      	ldr	r2, [pc, #248]	; (8104b74 <DMA_SetConfig+0x230>)
 8104a7a:	4293      	cmp	r3, r2
 8104a7c:	d04a      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104a7e:	68fb      	ldr	r3, [r7, #12]
 8104a80:	681b      	ldr	r3, [r3, #0]
 8104a82:	4a3d      	ldr	r2, [pc, #244]	; (8104b78 <DMA_SetConfig+0x234>)
 8104a84:	4293      	cmp	r3, r2
 8104a86:	d045      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104a88:	68fb      	ldr	r3, [r7, #12]
 8104a8a:	681b      	ldr	r3, [r3, #0]
 8104a8c:	4a3b      	ldr	r2, [pc, #236]	; (8104b7c <DMA_SetConfig+0x238>)
 8104a8e:	4293      	cmp	r3, r2
 8104a90:	d040      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104a92:	68fb      	ldr	r3, [r7, #12]
 8104a94:	681b      	ldr	r3, [r3, #0]
 8104a96:	4a3a      	ldr	r2, [pc, #232]	; (8104b80 <DMA_SetConfig+0x23c>)
 8104a98:	4293      	cmp	r3, r2
 8104a9a:	d03b      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104a9c:	68fb      	ldr	r3, [r7, #12]
 8104a9e:	681b      	ldr	r3, [r3, #0]
 8104aa0:	4a38      	ldr	r2, [pc, #224]	; (8104b84 <DMA_SetConfig+0x240>)
 8104aa2:	4293      	cmp	r3, r2
 8104aa4:	d036      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104aa6:	68fb      	ldr	r3, [r7, #12]
 8104aa8:	681b      	ldr	r3, [r3, #0]
 8104aaa:	4a37      	ldr	r2, [pc, #220]	; (8104b88 <DMA_SetConfig+0x244>)
 8104aac:	4293      	cmp	r3, r2
 8104aae:	d031      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104ab0:	68fb      	ldr	r3, [r7, #12]
 8104ab2:	681b      	ldr	r3, [r3, #0]
 8104ab4:	4a35      	ldr	r2, [pc, #212]	; (8104b8c <DMA_SetConfig+0x248>)
 8104ab6:	4293      	cmp	r3, r2
 8104ab8:	d02c      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104aba:	68fb      	ldr	r3, [r7, #12]
 8104abc:	681b      	ldr	r3, [r3, #0]
 8104abe:	4a34      	ldr	r2, [pc, #208]	; (8104b90 <DMA_SetConfig+0x24c>)
 8104ac0:	4293      	cmp	r3, r2
 8104ac2:	d027      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104ac4:	68fb      	ldr	r3, [r7, #12]
 8104ac6:	681b      	ldr	r3, [r3, #0]
 8104ac8:	4a32      	ldr	r2, [pc, #200]	; (8104b94 <DMA_SetConfig+0x250>)
 8104aca:	4293      	cmp	r3, r2
 8104acc:	d022      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104ace:	68fb      	ldr	r3, [r7, #12]
 8104ad0:	681b      	ldr	r3, [r3, #0]
 8104ad2:	4a31      	ldr	r2, [pc, #196]	; (8104b98 <DMA_SetConfig+0x254>)
 8104ad4:	4293      	cmp	r3, r2
 8104ad6:	d01d      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104ad8:	68fb      	ldr	r3, [r7, #12]
 8104ada:	681b      	ldr	r3, [r3, #0]
 8104adc:	4a2f      	ldr	r2, [pc, #188]	; (8104b9c <DMA_SetConfig+0x258>)
 8104ade:	4293      	cmp	r3, r2
 8104ae0:	d018      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104ae2:	68fb      	ldr	r3, [r7, #12]
 8104ae4:	681b      	ldr	r3, [r3, #0]
 8104ae6:	4a2e      	ldr	r2, [pc, #184]	; (8104ba0 <DMA_SetConfig+0x25c>)
 8104ae8:	4293      	cmp	r3, r2
 8104aea:	d013      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104aec:	68fb      	ldr	r3, [r7, #12]
 8104aee:	681b      	ldr	r3, [r3, #0]
 8104af0:	4a2c      	ldr	r2, [pc, #176]	; (8104ba4 <DMA_SetConfig+0x260>)
 8104af2:	4293      	cmp	r3, r2
 8104af4:	d00e      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104af6:	68fb      	ldr	r3, [r7, #12]
 8104af8:	681b      	ldr	r3, [r3, #0]
 8104afa:	4a2b      	ldr	r2, [pc, #172]	; (8104ba8 <DMA_SetConfig+0x264>)
 8104afc:	4293      	cmp	r3, r2
 8104afe:	d009      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104b00:	68fb      	ldr	r3, [r7, #12]
 8104b02:	681b      	ldr	r3, [r3, #0]
 8104b04:	4a29      	ldr	r2, [pc, #164]	; (8104bac <DMA_SetConfig+0x268>)
 8104b06:	4293      	cmp	r3, r2
 8104b08:	d004      	beq.n	8104b14 <DMA_SetConfig+0x1d0>
 8104b0a:	68fb      	ldr	r3, [r7, #12]
 8104b0c:	681b      	ldr	r3, [r3, #0]
 8104b0e:	4a28      	ldr	r2, [pc, #160]	; (8104bb0 <DMA_SetConfig+0x26c>)
 8104b10:	4293      	cmp	r3, r2
 8104b12:	d101      	bne.n	8104b18 <DMA_SetConfig+0x1d4>
 8104b14:	2301      	movs	r3, #1
 8104b16:	e000      	b.n	8104b1a <DMA_SetConfig+0x1d6>
 8104b18:	2300      	movs	r3, #0
 8104b1a:	2b00      	cmp	r3, #0
 8104b1c:	d05a      	beq.n	8104bd4 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8104b1e:	68fb      	ldr	r3, [r7, #12]
 8104b20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104b22:	f003 031f 	and.w	r3, r3, #31
 8104b26:	223f      	movs	r2, #63	; 0x3f
 8104b28:	409a      	lsls	r2, r3
 8104b2a:	697b      	ldr	r3, [r7, #20]
 8104b2c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8104b2e:	68fb      	ldr	r3, [r7, #12]
 8104b30:	681b      	ldr	r3, [r3, #0]
 8104b32:	681a      	ldr	r2, [r3, #0]
 8104b34:	68fb      	ldr	r3, [r7, #12]
 8104b36:	681b      	ldr	r3, [r3, #0]
 8104b38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8104b3c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8104b3e:	68fb      	ldr	r3, [r7, #12]
 8104b40:	681b      	ldr	r3, [r3, #0]
 8104b42:	683a      	ldr	r2, [r7, #0]
 8104b44:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104b46:	68fb      	ldr	r3, [r7, #12]
 8104b48:	689b      	ldr	r3, [r3, #8]
 8104b4a:	2b40      	cmp	r3, #64	; 0x40
 8104b4c:	d108      	bne.n	8104b60 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8104b4e:	68fb      	ldr	r3, [r7, #12]
 8104b50:	681b      	ldr	r3, [r3, #0]
 8104b52:	687a      	ldr	r2, [r7, #4]
 8104b54:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8104b56:	68fb      	ldr	r3, [r7, #12]
 8104b58:	681b      	ldr	r3, [r3, #0]
 8104b5a:	68ba      	ldr	r2, [r7, #8]
 8104b5c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8104b5e:	e087      	b.n	8104c70 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8104b60:	68fb      	ldr	r3, [r7, #12]
 8104b62:	681b      	ldr	r3, [r3, #0]
 8104b64:	68ba      	ldr	r2, [r7, #8]
 8104b66:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8104b68:	68fb      	ldr	r3, [r7, #12]
 8104b6a:	681b      	ldr	r3, [r3, #0]
 8104b6c:	687a      	ldr	r2, [r7, #4]
 8104b6e:	60da      	str	r2, [r3, #12]
}
 8104b70:	e07e      	b.n	8104c70 <DMA_SetConfig+0x32c>
 8104b72:	bf00      	nop
 8104b74:	40020010 	.word	0x40020010
 8104b78:	40020028 	.word	0x40020028
 8104b7c:	40020040 	.word	0x40020040
 8104b80:	40020058 	.word	0x40020058
 8104b84:	40020070 	.word	0x40020070
 8104b88:	40020088 	.word	0x40020088
 8104b8c:	400200a0 	.word	0x400200a0
 8104b90:	400200b8 	.word	0x400200b8
 8104b94:	40020410 	.word	0x40020410
 8104b98:	40020428 	.word	0x40020428
 8104b9c:	40020440 	.word	0x40020440
 8104ba0:	40020458 	.word	0x40020458
 8104ba4:	40020470 	.word	0x40020470
 8104ba8:	40020488 	.word	0x40020488
 8104bac:	400204a0 	.word	0x400204a0
 8104bb0:	400204b8 	.word	0x400204b8
 8104bb4:	58025408 	.word	0x58025408
 8104bb8:	5802541c 	.word	0x5802541c
 8104bbc:	58025430 	.word	0x58025430
 8104bc0:	58025444 	.word	0x58025444
 8104bc4:	58025458 	.word	0x58025458
 8104bc8:	5802546c 	.word	0x5802546c
 8104bcc:	58025480 	.word	0x58025480
 8104bd0:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8104bd4:	68fb      	ldr	r3, [r7, #12]
 8104bd6:	681b      	ldr	r3, [r3, #0]
 8104bd8:	4a28      	ldr	r2, [pc, #160]	; (8104c7c <DMA_SetConfig+0x338>)
 8104bda:	4293      	cmp	r3, r2
 8104bdc:	d022      	beq.n	8104c24 <DMA_SetConfig+0x2e0>
 8104bde:	68fb      	ldr	r3, [r7, #12]
 8104be0:	681b      	ldr	r3, [r3, #0]
 8104be2:	4a27      	ldr	r2, [pc, #156]	; (8104c80 <DMA_SetConfig+0x33c>)
 8104be4:	4293      	cmp	r3, r2
 8104be6:	d01d      	beq.n	8104c24 <DMA_SetConfig+0x2e0>
 8104be8:	68fb      	ldr	r3, [r7, #12]
 8104bea:	681b      	ldr	r3, [r3, #0]
 8104bec:	4a25      	ldr	r2, [pc, #148]	; (8104c84 <DMA_SetConfig+0x340>)
 8104bee:	4293      	cmp	r3, r2
 8104bf0:	d018      	beq.n	8104c24 <DMA_SetConfig+0x2e0>
 8104bf2:	68fb      	ldr	r3, [r7, #12]
 8104bf4:	681b      	ldr	r3, [r3, #0]
 8104bf6:	4a24      	ldr	r2, [pc, #144]	; (8104c88 <DMA_SetConfig+0x344>)
 8104bf8:	4293      	cmp	r3, r2
 8104bfa:	d013      	beq.n	8104c24 <DMA_SetConfig+0x2e0>
 8104bfc:	68fb      	ldr	r3, [r7, #12]
 8104bfe:	681b      	ldr	r3, [r3, #0]
 8104c00:	4a22      	ldr	r2, [pc, #136]	; (8104c8c <DMA_SetConfig+0x348>)
 8104c02:	4293      	cmp	r3, r2
 8104c04:	d00e      	beq.n	8104c24 <DMA_SetConfig+0x2e0>
 8104c06:	68fb      	ldr	r3, [r7, #12]
 8104c08:	681b      	ldr	r3, [r3, #0]
 8104c0a:	4a21      	ldr	r2, [pc, #132]	; (8104c90 <DMA_SetConfig+0x34c>)
 8104c0c:	4293      	cmp	r3, r2
 8104c0e:	d009      	beq.n	8104c24 <DMA_SetConfig+0x2e0>
 8104c10:	68fb      	ldr	r3, [r7, #12]
 8104c12:	681b      	ldr	r3, [r3, #0]
 8104c14:	4a1f      	ldr	r2, [pc, #124]	; (8104c94 <DMA_SetConfig+0x350>)
 8104c16:	4293      	cmp	r3, r2
 8104c18:	d004      	beq.n	8104c24 <DMA_SetConfig+0x2e0>
 8104c1a:	68fb      	ldr	r3, [r7, #12]
 8104c1c:	681b      	ldr	r3, [r3, #0]
 8104c1e:	4a1e      	ldr	r2, [pc, #120]	; (8104c98 <DMA_SetConfig+0x354>)
 8104c20:	4293      	cmp	r3, r2
 8104c22:	d101      	bne.n	8104c28 <DMA_SetConfig+0x2e4>
 8104c24:	2301      	movs	r3, #1
 8104c26:	e000      	b.n	8104c2a <DMA_SetConfig+0x2e6>
 8104c28:	2300      	movs	r3, #0
 8104c2a:	2b00      	cmp	r3, #0
 8104c2c:	d020      	beq.n	8104c70 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8104c2e:	68fb      	ldr	r3, [r7, #12]
 8104c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104c32:	f003 031f 	and.w	r3, r3, #31
 8104c36:	2201      	movs	r2, #1
 8104c38:	409a      	lsls	r2, r3
 8104c3a:	693b      	ldr	r3, [r7, #16]
 8104c3c:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8104c3e:	68fb      	ldr	r3, [r7, #12]
 8104c40:	681b      	ldr	r3, [r3, #0]
 8104c42:	683a      	ldr	r2, [r7, #0]
 8104c44:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104c46:	68fb      	ldr	r3, [r7, #12]
 8104c48:	689b      	ldr	r3, [r3, #8]
 8104c4a:	2b40      	cmp	r3, #64	; 0x40
 8104c4c:	d108      	bne.n	8104c60 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8104c4e:	68fb      	ldr	r3, [r7, #12]
 8104c50:	681b      	ldr	r3, [r3, #0]
 8104c52:	687a      	ldr	r2, [r7, #4]
 8104c54:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8104c56:	68fb      	ldr	r3, [r7, #12]
 8104c58:	681b      	ldr	r3, [r3, #0]
 8104c5a:	68ba      	ldr	r2, [r7, #8]
 8104c5c:	60da      	str	r2, [r3, #12]
}
 8104c5e:	e007      	b.n	8104c70 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8104c60:	68fb      	ldr	r3, [r7, #12]
 8104c62:	681b      	ldr	r3, [r3, #0]
 8104c64:	68ba      	ldr	r2, [r7, #8]
 8104c66:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8104c68:	68fb      	ldr	r3, [r7, #12]
 8104c6a:	681b      	ldr	r3, [r3, #0]
 8104c6c:	687a      	ldr	r2, [r7, #4]
 8104c6e:	60da      	str	r2, [r3, #12]
}
 8104c70:	bf00      	nop
 8104c72:	371c      	adds	r7, #28
 8104c74:	46bd      	mov	sp, r7
 8104c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c7a:	4770      	bx	lr
 8104c7c:	58025408 	.word	0x58025408
 8104c80:	5802541c 	.word	0x5802541c
 8104c84:	58025430 	.word	0x58025430
 8104c88:	58025444 	.word	0x58025444
 8104c8c:	58025458 	.word	0x58025458
 8104c90:	5802546c 	.word	0x5802546c
 8104c94:	58025480 	.word	0x58025480
 8104c98:	58025494 	.word	0x58025494

08104c9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8104c9c:	b480      	push	{r7}
 8104c9e:	b085      	sub	sp, #20
 8104ca0:	af00      	add	r7, sp, #0
 8104ca2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104ca4:	687b      	ldr	r3, [r7, #4]
 8104ca6:	681b      	ldr	r3, [r3, #0]
 8104ca8:	4a43      	ldr	r2, [pc, #268]	; (8104db8 <DMA_CalcBaseAndBitshift+0x11c>)
 8104caa:	4293      	cmp	r3, r2
 8104cac:	d04a      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104cae:	687b      	ldr	r3, [r7, #4]
 8104cb0:	681b      	ldr	r3, [r3, #0]
 8104cb2:	4a42      	ldr	r2, [pc, #264]	; (8104dbc <DMA_CalcBaseAndBitshift+0x120>)
 8104cb4:	4293      	cmp	r3, r2
 8104cb6:	d045      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104cb8:	687b      	ldr	r3, [r7, #4]
 8104cba:	681b      	ldr	r3, [r3, #0]
 8104cbc:	4a40      	ldr	r2, [pc, #256]	; (8104dc0 <DMA_CalcBaseAndBitshift+0x124>)
 8104cbe:	4293      	cmp	r3, r2
 8104cc0:	d040      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104cc2:	687b      	ldr	r3, [r7, #4]
 8104cc4:	681b      	ldr	r3, [r3, #0]
 8104cc6:	4a3f      	ldr	r2, [pc, #252]	; (8104dc4 <DMA_CalcBaseAndBitshift+0x128>)
 8104cc8:	4293      	cmp	r3, r2
 8104cca:	d03b      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104ccc:	687b      	ldr	r3, [r7, #4]
 8104cce:	681b      	ldr	r3, [r3, #0]
 8104cd0:	4a3d      	ldr	r2, [pc, #244]	; (8104dc8 <DMA_CalcBaseAndBitshift+0x12c>)
 8104cd2:	4293      	cmp	r3, r2
 8104cd4:	d036      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104cd6:	687b      	ldr	r3, [r7, #4]
 8104cd8:	681b      	ldr	r3, [r3, #0]
 8104cda:	4a3c      	ldr	r2, [pc, #240]	; (8104dcc <DMA_CalcBaseAndBitshift+0x130>)
 8104cdc:	4293      	cmp	r3, r2
 8104cde:	d031      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104ce0:	687b      	ldr	r3, [r7, #4]
 8104ce2:	681b      	ldr	r3, [r3, #0]
 8104ce4:	4a3a      	ldr	r2, [pc, #232]	; (8104dd0 <DMA_CalcBaseAndBitshift+0x134>)
 8104ce6:	4293      	cmp	r3, r2
 8104ce8:	d02c      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104cea:	687b      	ldr	r3, [r7, #4]
 8104cec:	681b      	ldr	r3, [r3, #0]
 8104cee:	4a39      	ldr	r2, [pc, #228]	; (8104dd4 <DMA_CalcBaseAndBitshift+0x138>)
 8104cf0:	4293      	cmp	r3, r2
 8104cf2:	d027      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104cf4:	687b      	ldr	r3, [r7, #4]
 8104cf6:	681b      	ldr	r3, [r3, #0]
 8104cf8:	4a37      	ldr	r2, [pc, #220]	; (8104dd8 <DMA_CalcBaseAndBitshift+0x13c>)
 8104cfa:	4293      	cmp	r3, r2
 8104cfc:	d022      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104cfe:	687b      	ldr	r3, [r7, #4]
 8104d00:	681b      	ldr	r3, [r3, #0]
 8104d02:	4a36      	ldr	r2, [pc, #216]	; (8104ddc <DMA_CalcBaseAndBitshift+0x140>)
 8104d04:	4293      	cmp	r3, r2
 8104d06:	d01d      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104d08:	687b      	ldr	r3, [r7, #4]
 8104d0a:	681b      	ldr	r3, [r3, #0]
 8104d0c:	4a34      	ldr	r2, [pc, #208]	; (8104de0 <DMA_CalcBaseAndBitshift+0x144>)
 8104d0e:	4293      	cmp	r3, r2
 8104d10:	d018      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104d12:	687b      	ldr	r3, [r7, #4]
 8104d14:	681b      	ldr	r3, [r3, #0]
 8104d16:	4a33      	ldr	r2, [pc, #204]	; (8104de4 <DMA_CalcBaseAndBitshift+0x148>)
 8104d18:	4293      	cmp	r3, r2
 8104d1a:	d013      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104d1c:	687b      	ldr	r3, [r7, #4]
 8104d1e:	681b      	ldr	r3, [r3, #0]
 8104d20:	4a31      	ldr	r2, [pc, #196]	; (8104de8 <DMA_CalcBaseAndBitshift+0x14c>)
 8104d22:	4293      	cmp	r3, r2
 8104d24:	d00e      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104d26:	687b      	ldr	r3, [r7, #4]
 8104d28:	681b      	ldr	r3, [r3, #0]
 8104d2a:	4a30      	ldr	r2, [pc, #192]	; (8104dec <DMA_CalcBaseAndBitshift+0x150>)
 8104d2c:	4293      	cmp	r3, r2
 8104d2e:	d009      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104d30:	687b      	ldr	r3, [r7, #4]
 8104d32:	681b      	ldr	r3, [r3, #0]
 8104d34:	4a2e      	ldr	r2, [pc, #184]	; (8104df0 <DMA_CalcBaseAndBitshift+0x154>)
 8104d36:	4293      	cmp	r3, r2
 8104d38:	d004      	beq.n	8104d44 <DMA_CalcBaseAndBitshift+0xa8>
 8104d3a:	687b      	ldr	r3, [r7, #4]
 8104d3c:	681b      	ldr	r3, [r3, #0]
 8104d3e:	4a2d      	ldr	r2, [pc, #180]	; (8104df4 <DMA_CalcBaseAndBitshift+0x158>)
 8104d40:	4293      	cmp	r3, r2
 8104d42:	d101      	bne.n	8104d48 <DMA_CalcBaseAndBitshift+0xac>
 8104d44:	2301      	movs	r3, #1
 8104d46:	e000      	b.n	8104d4a <DMA_CalcBaseAndBitshift+0xae>
 8104d48:	2300      	movs	r3, #0
 8104d4a:	2b00      	cmp	r3, #0
 8104d4c:	d026      	beq.n	8104d9c <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8104d4e:	687b      	ldr	r3, [r7, #4]
 8104d50:	681b      	ldr	r3, [r3, #0]
 8104d52:	b2db      	uxtb	r3, r3
 8104d54:	3b10      	subs	r3, #16
 8104d56:	4a28      	ldr	r2, [pc, #160]	; (8104df8 <DMA_CalcBaseAndBitshift+0x15c>)
 8104d58:	fba2 2303 	umull	r2, r3, r2, r3
 8104d5c:	091b      	lsrs	r3, r3, #4
 8104d5e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8104d60:	68fb      	ldr	r3, [r7, #12]
 8104d62:	f003 0307 	and.w	r3, r3, #7
 8104d66:	4a25      	ldr	r2, [pc, #148]	; (8104dfc <DMA_CalcBaseAndBitshift+0x160>)
 8104d68:	5cd3      	ldrb	r3, [r2, r3]
 8104d6a:	461a      	mov	r2, r3
 8104d6c:	687b      	ldr	r3, [r7, #4]
 8104d6e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8104d70:	68fb      	ldr	r3, [r7, #12]
 8104d72:	2b03      	cmp	r3, #3
 8104d74:	d909      	bls.n	8104d8a <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8104d76:	687b      	ldr	r3, [r7, #4]
 8104d78:	681b      	ldr	r3, [r3, #0]
 8104d7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8104d7e:	f023 0303 	bic.w	r3, r3, #3
 8104d82:	1d1a      	adds	r2, r3, #4
 8104d84:	687b      	ldr	r3, [r7, #4]
 8104d86:	659a      	str	r2, [r3, #88]	; 0x58
 8104d88:	e00e      	b.n	8104da8 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8104d8a:	687b      	ldr	r3, [r7, #4]
 8104d8c:	681b      	ldr	r3, [r3, #0]
 8104d8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8104d92:	f023 0303 	bic.w	r3, r3, #3
 8104d96:	687a      	ldr	r2, [r7, #4]
 8104d98:	6593      	str	r3, [r2, #88]	; 0x58
 8104d9a:	e005      	b.n	8104da8 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8104d9c:	687b      	ldr	r3, [r7, #4]
 8104d9e:	681b      	ldr	r3, [r3, #0]
 8104da0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8104da4:	687b      	ldr	r3, [r7, #4]
 8104da6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8104da8:	687b      	ldr	r3, [r7, #4]
 8104daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8104dac:	4618      	mov	r0, r3
 8104dae:	3714      	adds	r7, #20
 8104db0:	46bd      	mov	sp, r7
 8104db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104db6:	4770      	bx	lr
 8104db8:	40020010 	.word	0x40020010
 8104dbc:	40020028 	.word	0x40020028
 8104dc0:	40020040 	.word	0x40020040
 8104dc4:	40020058 	.word	0x40020058
 8104dc8:	40020070 	.word	0x40020070
 8104dcc:	40020088 	.word	0x40020088
 8104dd0:	400200a0 	.word	0x400200a0
 8104dd4:	400200b8 	.word	0x400200b8
 8104dd8:	40020410 	.word	0x40020410
 8104ddc:	40020428 	.word	0x40020428
 8104de0:	40020440 	.word	0x40020440
 8104de4:	40020458 	.word	0x40020458
 8104de8:	40020470 	.word	0x40020470
 8104dec:	40020488 	.word	0x40020488
 8104df0:	400204a0 	.word	0x400204a0
 8104df4:	400204b8 	.word	0x400204b8
 8104df8:	aaaaaaab 	.word	0xaaaaaaab
 8104dfc:	0811cf20 	.word	0x0811cf20

08104e00 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8104e00:	b480      	push	{r7}
 8104e02:	b085      	sub	sp, #20
 8104e04:	af00      	add	r7, sp, #0
 8104e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8104e08:	2300      	movs	r3, #0
 8104e0a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8104e0c:	687b      	ldr	r3, [r7, #4]
 8104e0e:	699b      	ldr	r3, [r3, #24]
 8104e10:	2b00      	cmp	r3, #0
 8104e12:	d120      	bne.n	8104e56 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8104e14:	687b      	ldr	r3, [r7, #4]
 8104e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104e18:	2b03      	cmp	r3, #3
 8104e1a:	d858      	bhi.n	8104ece <DMA_CheckFifoParam+0xce>
 8104e1c:	a201      	add	r2, pc, #4	; (adr r2, 8104e24 <DMA_CheckFifoParam+0x24>)
 8104e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104e22:	bf00      	nop
 8104e24:	08104e35 	.word	0x08104e35
 8104e28:	08104e47 	.word	0x08104e47
 8104e2c:	08104e35 	.word	0x08104e35
 8104e30:	08104ecf 	.word	0x08104ecf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104e34:	687b      	ldr	r3, [r7, #4]
 8104e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8104e3c:	2b00      	cmp	r3, #0
 8104e3e:	d048      	beq.n	8104ed2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8104e40:	2301      	movs	r3, #1
 8104e42:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104e44:	e045      	b.n	8104ed2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104e46:	687b      	ldr	r3, [r7, #4]
 8104e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8104e4e:	d142      	bne.n	8104ed6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8104e50:	2301      	movs	r3, #1
 8104e52:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104e54:	e03f      	b.n	8104ed6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8104e56:	687b      	ldr	r3, [r7, #4]
 8104e58:	699b      	ldr	r3, [r3, #24]
 8104e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104e5e:	d123      	bne.n	8104ea8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8104e60:	687b      	ldr	r3, [r7, #4]
 8104e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104e64:	2b03      	cmp	r3, #3
 8104e66:	d838      	bhi.n	8104eda <DMA_CheckFifoParam+0xda>
 8104e68:	a201      	add	r2, pc, #4	; (adr r2, 8104e70 <DMA_CheckFifoParam+0x70>)
 8104e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104e6e:	bf00      	nop
 8104e70:	08104e81 	.word	0x08104e81
 8104e74:	08104e87 	.word	0x08104e87
 8104e78:	08104e81 	.word	0x08104e81
 8104e7c:	08104e99 	.word	0x08104e99
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8104e80:	2301      	movs	r3, #1
 8104e82:	73fb      	strb	r3, [r7, #15]
        break;
 8104e84:	e030      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104e86:	687b      	ldr	r3, [r7, #4]
 8104e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8104e8e:	2b00      	cmp	r3, #0
 8104e90:	d025      	beq.n	8104ede <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8104e92:	2301      	movs	r3, #1
 8104e94:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104e96:	e022      	b.n	8104ede <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104e98:	687b      	ldr	r3, [r7, #4]
 8104e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8104ea0:	d11f      	bne.n	8104ee2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8104ea2:	2301      	movs	r3, #1
 8104ea4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104ea6:	e01c      	b.n	8104ee2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8104ea8:	687b      	ldr	r3, [r7, #4]
 8104eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104eac:	2b02      	cmp	r3, #2
 8104eae:	d902      	bls.n	8104eb6 <DMA_CheckFifoParam+0xb6>
 8104eb0:	2b03      	cmp	r3, #3
 8104eb2:	d003      	beq.n	8104ebc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8104eb4:	e018      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8104eb6:	2301      	movs	r3, #1
 8104eb8:	73fb      	strb	r3, [r7, #15]
        break;
 8104eba:	e015      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104ebc:	687b      	ldr	r3, [r7, #4]
 8104ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8104ec4:	2b00      	cmp	r3, #0
 8104ec6:	d00e      	beq.n	8104ee6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8104ec8:	2301      	movs	r3, #1
 8104eca:	73fb      	strb	r3, [r7, #15]
    break;
 8104ecc:	e00b      	b.n	8104ee6 <DMA_CheckFifoParam+0xe6>
        break;
 8104ece:	bf00      	nop
 8104ed0:	e00a      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8104ed2:	bf00      	nop
 8104ed4:	e008      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8104ed6:	bf00      	nop
 8104ed8:	e006      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8104eda:	bf00      	nop
 8104edc:	e004      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8104ede:	bf00      	nop
 8104ee0:	e002      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8104ee2:	bf00      	nop
 8104ee4:	e000      	b.n	8104ee8 <DMA_CheckFifoParam+0xe8>
    break;
 8104ee6:	bf00      	nop
    }
  }

  return status;
 8104ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8104eea:	4618      	mov	r0, r3
 8104eec:	3714      	adds	r7, #20
 8104eee:	46bd      	mov	sp, r7
 8104ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104ef4:	4770      	bx	lr
 8104ef6:	bf00      	nop

08104ef8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104ef8:	b480      	push	{r7}
 8104efa:	b085      	sub	sp, #20
 8104efc:	af00      	add	r7, sp, #0
 8104efe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8104f00:	687b      	ldr	r3, [r7, #4]
 8104f02:	681b      	ldr	r3, [r3, #0]
 8104f04:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8104f06:	687b      	ldr	r3, [r7, #4]
 8104f08:	681b      	ldr	r3, [r3, #0]
 8104f0a:	4a3a      	ldr	r2, [pc, #232]	; (8104ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8104f0c:	4293      	cmp	r3, r2
 8104f0e:	d022      	beq.n	8104f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104f10:	687b      	ldr	r3, [r7, #4]
 8104f12:	681b      	ldr	r3, [r3, #0]
 8104f14:	4a38      	ldr	r2, [pc, #224]	; (8104ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8104f16:	4293      	cmp	r3, r2
 8104f18:	d01d      	beq.n	8104f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104f1a:	687b      	ldr	r3, [r7, #4]
 8104f1c:	681b      	ldr	r3, [r3, #0]
 8104f1e:	4a37      	ldr	r2, [pc, #220]	; (8104ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8104f20:	4293      	cmp	r3, r2
 8104f22:	d018      	beq.n	8104f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104f24:	687b      	ldr	r3, [r7, #4]
 8104f26:	681b      	ldr	r3, [r3, #0]
 8104f28:	4a35      	ldr	r2, [pc, #212]	; (8105000 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8104f2a:	4293      	cmp	r3, r2
 8104f2c:	d013      	beq.n	8104f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104f2e:	687b      	ldr	r3, [r7, #4]
 8104f30:	681b      	ldr	r3, [r3, #0]
 8104f32:	4a34      	ldr	r2, [pc, #208]	; (8105004 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8104f34:	4293      	cmp	r3, r2
 8104f36:	d00e      	beq.n	8104f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104f38:	687b      	ldr	r3, [r7, #4]
 8104f3a:	681b      	ldr	r3, [r3, #0]
 8104f3c:	4a32      	ldr	r2, [pc, #200]	; (8105008 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8104f3e:	4293      	cmp	r3, r2
 8104f40:	d009      	beq.n	8104f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104f42:	687b      	ldr	r3, [r7, #4]
 8104f44:	681b      	ldr	r3, [r3, #0]
 8104f46:	4a31      	ldr	r2, [pc, #196]	; (810500c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8104f48:	4293      	cmp	r3, r2
 8104f4a:	d004      	beq.n	8104f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104f4c:	687b      	ldr	r3, [r7, #4]
 8104f4e:	681b      	ldr	r3, [r3, #0]
 8104f50:	4a2f      	ldr	r2, [pc, #188]	; (8105010 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8104f52:	4293      	cmp	r3, r2
 8104f54:	d101      	bne.n	8104f5a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8104f56:	2301      	movs	r3, #1
 8104f58:	e000      	b.n	8104f5c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8104f5a:	2300      	movs	r3, #0
 8104f5c:	2b00      	cmp	r3, #0
 8104f5e:	d01c      	beq.n	8104f9a <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8104f60:	687b      	ldr	r3, [r7, #4]
 8104f62:	681b      	ldr	r3, [r3, #0]
 8104f64:	b2db      	uxtb	r3, r3
 8104f66:	3b08      	subs	r3, #8
 8104f68:	4a2a      	ldr	r2, [pc, #168]	; (8105014 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8104f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8104f6e:	091b      	lsrs	r3, r3, #4
 8104f70:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8104f72:	68fb      	ldr	r3, [r7, #12]
 8104f74:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 8104f78:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 8104f7c:	009b      	lsls	r3, r3, #2
 8104f7e:	461a      	mov	r2, r3
 8104f80:	687b      	ldr	r3, [r7, #4]
 8104f82:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8104f84:	687b      	ldr	r3, [r7, #4]
 8104f86:	4a24      	ldr	r2, [pc, #144]	; (8105018 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8104f88:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8104f8a:	68fb      	ldr	r3, [r7, #12]
 8104f8c:	f003 031f 	and.w	r3, r3, #31
 8104f90:	2201      	movs	r2, #1
 8104f92:	409a      	lsls	r2, r3
 8104f94:	687b      	ldr	r3, [r7, #4]
 8104f96:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8104f98:	e026      	b.n	8104fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8104f9a:	687b      	ldr	r3, [r7, #4]
 8104f9c:	681b      	ldr	r3, [r3, #0]
 8104f9e:	b2db      	uxtb	r3, r3
 8104fa0:	3b10      	subs	r3, #16
 8104fa2:	4a1e      	ldr	r2, [pc, #120]	; (810501c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8104fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8104fa8:	091b      	lsrs	r3, r3, #4
 8104faa:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8104fac:	68bb      	ldr	r3, [r7, #8]
 8104fae:	4a1c      	ldr	r2, [pc, #112]	; (8105020 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8104fb0:	4293      	cmp	r3, r2
 8104fb2:	d806      	bhi.n	8104fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8104fb4:	68bb      	ldr	r3, [r7, #8]
 8104fb6:	4a1b      	ldr	r2, [pc, #108]	; (8105024 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8104fb8:	4293      	cmp	r3, r2
 8104fba:	d902      	bls.n	8104fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 8104fbc:	68fb      	ldr	r3, [r7, #12]
 8104fbe:	3308      	adds	r3, #8
 8104fc0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8104fc2:	68fb      	ldr	r3, [r7, #12]
 8104fc4:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8104fc8:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8104fcc:	009b      	lsls	r3, r3, #2
 8104fce:	461a      	mov	r2, r3
 8104fd0:	687b      	ldr	r3, [r7, #4]
 8104fd2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8104fd4:	687b      	ldr	r3, [r7, #4]
 8104fd6:	4a14      	ldr	r2, [pc, #80]	; (8105028 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8104fd8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8104fda:	68fb      	ldr	r3, [r7, #12]
 8104fdc:	f003 031f 	and.w	r3, r3, #31
 8104fe0:	2201      	movs	r2, #1
 8104fe2:	409a      	lsls	r2, r3
 8104fe4:	687b      	ldr	r3, [r7, #4]
 8104fe6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8104fe8:	bf00      	nop
 8104fea:	3714      	adds	r7, #20
 8104fec:	46bd      	mov	sp, r7
 8104fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104ff2:	4770      	bx	lr
 8104ff4:	58025408 	.word	0x58025408
 8104ff8:	5802541c 	.word	0x5802541c
 8104ffc:	58025430 	.word	0x58025430
 8105000:	58025444 	.word	0x58025444
 8105004:	58025458 	.word	0x58025458
 8105008:	5802546c 	.word	0x5802546c
 810500c:	58025480 	.word	0x58025480
 8105010:	58025494 	.word	0x58025494
 8105014:	cccccccd 	.word	0xcccccccd
 8105018:	58025880 	.word	0x58025880
 810501c:	aaaaaaab 	.word	0xaaaaaaab
 8105020:	400204b8 	.word	0x400204b8
 8105024:	4002040f 	.word	0x4002040f
 8105028:	40020880 	.word	0x40020880

0810502c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 810502c:	b480      	push	{r7}
 810502e:	b085      	sub	sp, #20
 8105030:	af00      	add	r7, sp, #0
 8105032:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8105034:	687b      	ldr	r3, [r7, #4]
 8105036:	685b      	ldr	r3, [r3, #4]
 8105038:	b2db      	uxtb	r3, r3
 810503a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 810503c:	68fb      	ldr	r3, [r7, #12]
 810503e:	2b00      	cmp	r3, #0
 8105040:	d04a      	beq.n	81050d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8105042:	68fb      	ldr	r3, [r7, #12]
 8105044:	2b08      	cmp	r3, #8
 8105046:	d847      	bhi.n	81050d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8105048:	687b      	ldr	r3, [r7, #4]
 810504a:	681b      	ldr	r3, [r3, #0]
 810504c:	4a25      	ldr	r2, [pc, #148]	; (81050e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 810504e:	4293      	cmp	r3, r2
 8105050:	d022      	beq.n	8105098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105052:	687b      	ldr	r3, [r7, #4]
 8105054:	681b      	ldr	r3, [r3, #0]
 8105056:	4a24      	ldr	r2, [pc, #144]	; (81050e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8105058:	4293      	cmp	r3, r2
 810505a:	d01d      	beq.n	8105098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810505c:	687b      	ldr	r3, [r7, #4]
 810505e:	681b      	ldr	r3, [r3, #0]
 8105060:	4a22      	ldr	r2, [pc, #136]	; (81050ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8105062:	4293      	cmp	r3, r2
 8105064:	d018      	beq.n	8105098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105066:	687b      	ldr	r3, [r7, #4]
 8105068:	681b      	ldr	r3, [r3, #0]
 810506a:	4a21      	ldr	r2, [pc, #132]	; (81050f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 810506c:	4293      	cmp	r3, r2
 810506e:	d013      	beq.n	8105098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105070:	687b      	ldr	r3, [r7, #4]
 8105072:	681b      	ldr	r3, [r3, #0]
 8105074:	4a1f      	ldr	r2, [pc, #124]	; (81050f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8105076:	4293      	cmp	r3, r2
 8105078:	d00e      	beq.n	8105098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810507a:	687b      	ldr	r3, [r7, #4]
 810507c:	681b      	ldr	r3, [r3, #0]
 810507e:	4a1e      	ldr	r2, [pc, #120]	; (81050f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8105080:	4293      	cmp	r3, r2
 8105082:	d009      	beq.n	8105098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105084:	687b      	ldr	r3, [r7, #4]
 8105086:	681b      	ldr	r3, [r3, #0]
 8105088:	4a1c      	ldr	r2, [pc, #112]	; (81050fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 810508a:	4293      	cmp	r3, r2
 810508c:	d004      	beq.n	8105098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810508e:	687b      	ldr	r3, [r7, #4]
 8105090:	681b      	ldr	r3, [r3, #0]
 8105092:	4a1b      	ldr	r2, [pc, #108]	; (8105100 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8105094:	4293      	cmp	r3, r2
 8105096:	d101      	bne.n	810509c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8105098:	2301      	movs	r3, #1
 810509a:	e000      	b.n	810509e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 810509c:	2300      	movs	r3, #0
 810509e:	2b00      	cmp	r3, #0
 81050a0:	d00a      	beq.n	81050b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 81050a2:	68fa      	ldr	r2, [r7, #12]
 81050a4:	4b17      	ldr	r3, [pc, #92]	; (8105104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 81050a6:	4413      	add	r3, r2
 81050a8:	009b      	lsls	r3, r3, #2
 81050aa:	461a      	mov	r2, r3
 81050ac:	687b      	ldr	r3, [r7, #4]
 81050ae:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 81050b0:	687b      	ldr	r3, [r7, #4]
 81050b2:	4a15      	ldr	r2, [pc, #84]	; (8105108 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 81050b4:	671a      	str	r2, [r3, #112]	; 0x70
 81050b6:	e009      	b.n	81050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 81050b8:	68fa      	ldr	r2, [r7, #12]
 81050ba:	4b14      	ldr	r3, [pc, #80]	; (810510c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 81050bc:	4413      	add	r3, r2
 81050be:	009b      	lsls	r3, r3, #2
 81050c0:	461a      	mov	r2, r3
 81050c2:	687b      	ldr	r3, [r7, #4]
 81050c4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 81050c6:	687b      	ldr	r3, [r7, #4]
 81050c8:	4a11      	ldr	r2, [pc, #68]	; (8105110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 81050ca:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 81050cc:	68fb      	ldr	r3, [r7, #12]
 81050ce:	3b01      	subs	r3, #1
 81050d0:	2201      	movs	r2, #1
 81050d2:	409a      	lsls	r2, r3
 81050d4:	687b      	ldr	r3, [r7, #4]
 81050d6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 81050d8:	bf00      	nop
 81050da:	3714      	adds	r7, #20
 81050dc:	46bd      	mov	sp, r7
 81050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81050e2:	4770      	bx	lr
 81050e4:	58025408 	.word	0x58025408
 81050e8:	5802541c 	.word	0x5802541c
 81050ec:	58025430 	.word	0x58025430
 81050f0:	58025444 	.word	0x58025444
 81050f4:	58025458 	.word	0x58025458
 81050f8:	5802546c 	.word	0x5802546c
 81050fc:	58025480 	.word	0x58025480
 8105100:	58025494 	.word	0x58025494
 8105104:	1600963f 	.word	0x1600963f
 8105108:	58025940 	.word	0x58025940
 810510c:	1000823f 	.word	0x1000823f
 8105110:	40020940 	.word	0x40020940

08105114 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8105114:	b580      	push	{r7, lr}
 8105116:	b084      	sub	sp, #16
 8105118:	af00      	add	r7, sp, #0
 810511a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 810511c:	687b      	ldr	r3, [r7, #4]
 810511e:	2b00      	cmp	r3, #0
 8105120:	d101      	bne.n	8105126 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8105122:	2301      	movs	r3, #1
 8105124:	e0c8      	b.n	81052b8 <HAL_ETH_Init+0x1a4>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8105126:	687b      	ldr	r3, [r7, #4]
 8105128:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810512a:	2b00      	cmp	r3, #0
 810512c:	d102      	bne.n	8105134 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 810512e:	6878      	ldr	r0, [r7, #4]
 8105130:	f010 f878 	bl	8115224 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8105134:	687b      	ldr	r3, [r7, #4]
 8105136:	2223      	movs	r2, #35	; 0x23
 8105138:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810513a:	4b61      	ldr	r3, [pc, #388]	; (81052c0 <HAL_ETH_Init+0x1ac>)
 810513c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8105140:	4a5f      	ldr	r2, [pc, #380]	; (81052c0 <HAL_ETH_Init+0x1ac>)
 8105142:	f043 0302 	orr.w	r3, r3, #2
 8105146:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810514a:	4b5d      	ldr	r3, [pc, #372]	; (81052c0 <HAL_ETH_Init+0x1ac>)
 810514c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8105150:	f003 0302 	and.w	r3, r3, #2
 8105154:	60bb      	str	r3, [r7, #8]
 8105156:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8105158:	687b      	ldr	r3, [r7, #4]
 810515a:	7a1b      	ldrb	r3, [r3, #8]
 810515c:	2b00      	cmp	r3, #0
 810515e:	d103      	bne.n	8105168 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8105160:	2000      	movs	r0, #0
 8105162:	f7fc f9f1 	bl	8101548 <HAL_SYSCFG_ETHInterfaceSelect>
 8105166:	e003      	b.n	8105170 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8105168:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 810516c:	f7fc f9ec 	bl	8101548 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8105170:	687b      	ldr	r3, [r7, #4]
 8105172:	681b      	ldr	r3, [r3, #0]
 8105174:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8105178:	681a      	ldr	r2, [r3, #0]
 810517a:	687b      	ldr	r3, [r7, #4]
 810517c:	681b      	ldr	r3, [r3, #0]
 810517e:	f042 0201 	orr.w	r2, r2, #1
 8105182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8105186:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8105188:	f7fc f9a2 	bl	81014d0 <HAL_GetTick>
 810518c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 810518e:	e00f      	b.n	81051b0 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8105190:	f7fc f99e 	bl	81014d0 <HAL_GetTick>
 8105194:	4602      	mov	r2, r0
 8105196:	68fb      	ldr	r3, [r7, #12]
 8105198:	1ad3      	subs	r3, r2, r3
 810519a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 810519e:	d907      	bls.n	81051b0 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 81051a0:	687b      	ldr	r3, [r7, #4]
 81051a2:	2204      	movs	r2, #4
 81051a4:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 81051a6:	687b      	ldr	r3, [r7, #4]
 81051a8:	22e0      	movs	r2, #224	; 0xe0
 81051aa:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 81051ac:	2301      	movs	r3, #1
 81051ae:	e083      	b.n	81052b8 <HAL_ETH_Init+0x1a4>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 81051b0:	687b      	ldr	r3, [r7, #4]
 81051b2:	681b      	ldr	r3, [r3, #0]
 81051b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81051b8:	681b      	ldr	r3, [r3, #0]
 81051ba:	f003 0301 	and.w	r3, r3, #1
 81051be:	2b00      	cmp	r3, #0
 81051c0:	d1e6      	bne.n	8105190 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 81051c2:	6878      	ldr	r0, [r7, #4]
 81051c4:	f001 faec 	bl	81067a0 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 81051c8:	f002 fd8c 	bl	8107ce4 <HAL_RCC_GetHCLKFreq>
 81051cc:	4603      	mov	r3, r0
 81051ce:	4a3d      	ldr	r2, [pc, #244]	; (81052c4 <HAL_ETH_Init+0x1b0>)
 81051d0:	fba2 2303 	umull	r2, r3, r2, r3
 81051d4:	0c9a      	lsrs	r2, r3, #18
 81051d6:	687b      	ldr	r3, [r7, #4]
 81051d8:	681b      	ldr	r3, [r3, #0]
 81051da:	3a01      	subs	r2, #1
 81051dc:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 81051e0:	6878      	ldr	r0, [r7, #4]
 81051e2:	f001 fa3f 	bl	8106664 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 81051e6:	687b      	ldr	r3, [r7, #4]
 81051e8:	681b      	ldr	r3, [r3, #0]
 81051ea:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81051ee:	681b      	ldr	r3, [r3, #0]
 81051f0:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 81051f4:	687b      	ldr	r3, [r7, #4]
 81051f6:	681b      	ldr	r3, [r3, #0]
 81051f8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 81051fc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8105200:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8105202:	687b      	ldr	r3, [r7, #4]
 8105204:	695b      	ldr	r3, [r3, #20]
 8105206:	f003 0303 	and.w	r3, r3, #3
 810520a:	2b00      	cmp	r3, #0
 810520c:	d007      	beq.n	810521e <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 810520e:	687b      	ldr	r3, [r7, #4]
 8105210:	2201      	movs	r2, #1
 8105212:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8105214:	687b      	ldr	r3, [r7, #4]
 8105216:	22e0      	movs	r2, #224	; 0xe0
 8105218:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 810521a:	2301      	movs	r3, #1
 810521c:	e04c      	b.n	81052b8 <HAL_ETH_Init+0x1a4>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 810521e:	687b      	ldr	r3, [r7, #4]
 8105220:	681b      	ldr	r3, [r3, #0]
 8105222:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8105226:	3308      	adds	r3, #8
 8105228:	681b      	ldr	r3, [r3, #0]
 810522a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 810522e:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 8105232:	687a      	ldr	r2, [r7, #4]
 8105234:	6952      	ldr	r2, [r2, #20]
 8105236:	0052      	lsls	r2, r2, #1
 8105238:	6879      	ldr	r1, [r7, #4]
 810523a:	6809      	ldr	r1, [r1, #0]
 810523c:	431a      	orrs	r2, r3
 810523e:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8105242:	3308      	adds	r3, #8
 8105244:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8105246:	6878      	ldr	r0, [r7, #4]
 8105248:	f001 fb02 	bl	8106850 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 810524c:	6878      	ldr	r0, [r7, #4]
 810524e:	f001 fb46 	bl	81068de <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8105252:	687b      	ldr	r3, [r7, #4]
 8105254:	685b      	ldr	r3, [r3, #4]
 8105256:	3305      	adds	r3, #5
 8105258:	781b      	ldrb	r3, [r3, #0]
 810525a:	021a      	lsls	r2, r3, #8
 810525c:	687b      	ldr	r3, [r7, #4]
 810525e:	685b      	ldr	r3, [r3, #4]
 8105260:	3304      	adds	r3, #4
 8105262:	781b      	ldrb	r3, [r3, #0]
 8105264:	4619      	mov	r1, r3
 8105266:	687b      	ldr	r3, [r7, #4]
 8105268:	681b      	ldr	r3, [r3, #0]
 810526a:	430a      	orrs	r2, r1
 810526c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8105270:	687b      	ldr	r3, [r7, #4]
 8105272:	685b      	ldr	r3, [r3, #4]
 8105274:	3303      	adds	r3, #3
 8105276:	781b      	ldrb	r3, [r3, #0]
 8105278:	061a      	lsls	r2, r3, #24
 810527a:	687b      	ldr	r3, [r7, #4]
 810527c:	685b      	ldr	r3, [r3, #4]
 810527e:	3302      	adds	r3, #2
 8105280:	781b      	ldrb	r3, [r3, #0]
 8105282:	041b      	lsls	r3, r3, #16
 8105284:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8105286:	687b      	ldr	r3, [r7, #4]
 8105288:	685b      	ldr	r3, [r3, #4]
 810528a:	3301      	adds	r3, #1
 810528c:	781b      	ldrb	r3, [r3, #0]
 810528e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8105290:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8105292:	687b      	ldr	r3, [r7, #4]
 8105294:	685b      	ldr	r3, [r3, #4]
 8105296:	781b      	ldrb	r3, [r3, #0]
 8105298:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 810529a:	687b      	ldr	r3, [r7, #4]
 810529c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 810529e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 81052a0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 81052a4:	687b      	ldr	r3, [r7, #4]
 81052a6:	2200      	movs	r2, #0
 81052a8:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 81052aa:	687b      	ldr	r3, [r7, #4]
 81052ac:	2210      	movs	r2, #16
 81052ae:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 81052b0:	687b      	ldr	r3, [r7, #4]
 81052b2:	2210      	movs	r2, #16
 81052b4:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 81052b6:	2300      	movs	r3, #0
}
 81052b8:	4618      	mov	r0, r3
 81052ba:	3710      	adds	r7, #16
 81052bc:	46bd      	mov	sp, r7
 81052be:	bd80      	pop	{r7, pc}
 81052c0:	58024400 	.word	0x58024400
 81052c4:	431bde83 	.word	0x431bde83

081052c8 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 81052c8:	b480      	push	{r7}
 81052ca:	b087      	sub	sp, #28
 81052cc:	af00      	add	r7, sp, #0
 81052ce:	60f8      	str	r0, [r7, #12]
 81052d0:	60b9      	str	r1, [r7, #8]
 81052d2:	607a      	str	r2, [r7, #4]
 81052d4:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 81052d6:	68fa      	ldr	r2, [r7, #12]
 81052d8:	68bb      	ldr	r3, [r7, #8]
 81052da:	3310      	adds	r3, #16
 81052dc:	009b      	lsls	r3, r3, #2
 81052de:	4413      	add	r3, r2
 81052e0:	685b      	ldr	r3, [r3, #4]
 81052e2:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 81052e4:	687b      	ldr	r3, [r7, #4]
 81052e6:	2b00      	cmp	r3, #0
 81052e8:	d002      	beq.n	81052f0 <HAL_ETH_DescAssignMemory+0x28>
 81052ea:	68bb      	ldr	r3, [r7, #8]
 81052ec:	2b03      	cmp	r3, #3
 81052ee:	d904      	bls.n	81052fa <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 81052f0:	68fb      	ldr	r3, [r7, #12]
 81052f2:	2201      	movs	r2, #1
 81052f4:	675a      	str	r2, [r3, #116]	; 0x74
    /* Return Error */
    return HAL_ERROR;
 81052f6:	2301      	movs	r3, #1
 81052f8:	e021      	b.n	810533e <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 81052fa:	687a      	ldr	r2, [r7, #4]
 81052fc:	697b      	ldr	r3, [r7, #20]
 81052fe:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8105300:	687a      	ldr	r2, [r7, #4]
 8105302:	697b      	ldr	r3, [r7, #20]
 8105304:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8105306:	697b      	ldr	r3, [r7, #20]
 8105308:	68db      	ldr	r3, [r3, #12]
 810530a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 810530e:	697b      	ldr	r3, [r7, #20]
 8105310:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8105312:	683b      	ldr	r3, [r7, #0]
 8105314:	2b00      	cmp	r3, #0
 8105316:	d00b      	beq.n	8105330 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8105318:	683a      	ldr	r2, [r7, #0]
 810531a:	697b      	ldr	r3, [r7, #20]
 810531c:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 810531e:	683a      	ldr	r2, [r7, #0]
 8105320:	697b      	ldr	r3, [r7, #20]
 8105322:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8105324:	697b      	ldr	r3, [r7, #20]
 8105326:	68db      	ldr	r3, [r3, #12]
 8105328:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 810532c:	697b      	ldr	r3, [r7, #20]
 810532e:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8105330:	697b      	ldr	r3, [r7, #20]
 8105332:	68db      	ldr	r3, [r3, #12]
 8105334:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8105338:	697b      	ldr	r3, [r7, #20]
 810533a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 810533c:	2300      	movs	r3, #0
}
 810533e:	4618      	mov	r0, r3
 8105340:	371c      	adds	r7, #28
 8105342:	46bd      	mov	sp, r7
 8105344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105348:	4770      	bx	lr

0810534a <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 810534a:	b480      	push	{r7}
 810534c:	b085      	sub	sp, #20
 810534e:	af00      	add	r7, sp, #0
 8105350:	6078      	str	r0, [r7, #4]
  uint32_t descindex;

  ETH_DMADescTypeDef *dmarxdesc;

  if(heth->gState == HAL_ETH_STATE_READY)
 8105352:	687b      	ldr	r3, [r7, #4]
 8105354:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8105356:	2b10      	cmp	r3, #16
 8105358:	d175      	bne.n	8105446 <HAL_ETH_Start_IT+0xfc>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 810535a:	687b      	ldr	r3, [r7, #4]
 810535c:	2223      	movs	r2, #35	; 0x23
 810535e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Set IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8105360:	2300      	movs	r3, #0
 8105362:	60fb      	str	r3, [r7, #12]
 8105364:	e00f      	b.n	8105386 <HAL_ETH_Start_IT+0x3c>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8105366:	687a      	ldr	r2, [r7, #4]
 8105368:	68fb      	ldr	r3, [r7, #12]
 810536a:	3310      	adds	r3, #16
 810536c:	009b      	lsls	r3, r3, #2
 810536e:	4413      	add	r3, r2
 8105370:	685b      	ldr	r3, [r3, #4]
 8105372:	60bb      	str	r3, [r7, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8105374:	68bb      	ldr	r3, [r7, #8]
 8105376:	68db      	ldr	r3, [r3, #12]
 8105378:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 810537c:	68bb      	ldr	r3, [r7, #8]
 810537e:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8105380:	68fb      	ldr	r3, [r7, #12]
 8105382:	3301      	adds	r3, #1
 8105384:	60fb      	str	r3, [r7, #12]
 8105386:	68fb      	ldr	r3, [r7, #12]
 8105388:	2b03      	cmp	r3, #3
 810538a:	d9ec      	bls.n	8105366 <HAL_ETH_Start_IT+0x1c>
    }

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 810538c:	687b      	ldr	r3, [r7, #4]
 810538e:	2201      	movs	r2, #1
 8105390:	665a      	str	r2, [r3, #100]	; 0x64

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8105392:	687b      	ldr	r3, [r7, #4]
 8105394:	681b      	ldr	r3, [r3, #0]
 8105396:	681a      	ldr	r2, [r3, #0]
 8105398:	687b      	ldr	r3, [r7, #4]
 810539a:	681b      	ldr	r3, [r3, #0]
 810539c:	f042 0202 	orr.w	r2, r2, #2
 81053a0:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 81053a2:	687b      	ldr	r3, [r7, #4]
 81053a4:	681b      	ldr	r3, [r3, #0]
 81053a6:	681a      	ldr	r2, [r3, #0]
 81053a8:	687b      	ldr	r3, [r7, #4]
 81053aa:	681b      	ldr	r3, [r3, #0]
 81053ac:	f042 0201 	orr.w	r2, r2, #1
 81053b0:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 81053b2:	687b      	ldr	r3, [r7, #4]
 81053b4:	681b      	ldr	r3, [r3, #0]
 81053b6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 81053ba:	687b      	ldr	r3, [r7, #4]
 81053bc:	681b      	ldr	r3, [r3, #0]
 81053be:	f042 0201 	orr.w	r2, r2, #1
 81053c2:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 81053c6:	687b      	ldr	r3, [r7, #4]
 81053c8:	681b      	ldr	r3, [r3, #0]
 81053ca:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81053ce:	3304      	adds	r3, #4
 81053d0:	681a      	ldr	r2, [r3, #0]
 81053d2:	687b      	ldr	r3, [r7, #4]
 81053d4:	681b      	ldr	r3, [r3, #0]
 81053d6:	f042 0201 	orr.w	r2, r2, #1
 81053da:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81053de:	3304      	adds	r3, #4
 81053e0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 81053e2:	687b      	ldr	r3, [r7, #4]
 81053e4:	681b      	ldr	r3, [r3, #0]
 81053e6:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81053ea:	3308      	adds	r3, #8
 81053ec:	681a      	ldr	r2, [r3, #0]
 81053ee:	687b      	ldr	r3, [r7, #4]
 81053f0:	681b      	ldr	r3, [r3, #0]
 81053f2:	f042 0201 	orr.w	r2, r2, #1
 81053f6:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81053fa:	3308      	adds	r3, #8
 81053fc:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 81053fe:	687b      	ldr	r3, [r7, #4]
 8105400:	681b      	ldr	r3, [r3, #0]
 8105402:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105406:	681a      	ldr	r2, [r3, #0]
 8105408:	687b      	ldr	r3, [r7, #4]
 810540a:	681b      	ldr	r3, [r3, #0]
 810540c:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8105410:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105414:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8105416:	687b      	ldr	r3, [r7, #4]
 8105418:	681b      	ldr	r3, [r3, #0]
 810541a:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 810541e:	3314      	adds	r3, #20
 8105420:	681a      	ldr	r2, [r3, #0]
 8105422:	687b      	ldr	r3, [r7, #4]
 8105424:	681b      	ldr	r3, [r3, #0]
 8105426:	f442 4250 	orr.w	r2, r2, #53248	; 0xd000
 810542a:	f042 0241 	orr.w	r2, r2, #65	; 0x41
 810542e:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105432:	3314      	adds	r3, #20
 8105434:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    heth->gState = HAL_ETH_STATE_READY;
 8105436:	687b      	ldr	r3, [r7, #4]
 8105438:	2210      	movs	r2, #16
 810543a:	66da      	str	r2, [r3, #108]	; 0x6c
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 810543c:	687b      	ldr	r3, [r7, #4]
 810543e:	2222      	movs	r2, #34	; 0x22
 8105440:	671a      	str	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8105442:	2300      	movs	r3, #0
 8105444:	e000      	b.n	8105448 <HAL_ETH_Start_IT+0xfe>
  }
  else
  {
    return HAL_ERROR;
 8105446:	2301      	movs	r3, #1
  }
}
 8105448:	4618      	mov	r0, r3
 810544a:	3714      	adds	r7, #20
 810544c:	46bd      	mov	sp, r7
 810544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105452:	4770      	bx	lr

08105454 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8105454:	b480      	push	{r7}
 8105456:	b085      	sub	sp, #20
 8105458:	af00      	add	r7, sp, #0
 810545a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if(heth->gState != HAL_ETH_STATE_RESET)
 810545c:	687b      	ldr	r3, [r7, #4]
 810545e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8105460:	2b00      	cmp	r3, #0
 8105462:	d069      	beq.n	8105538 <HAL_ETH_Stop_IT+0xe4>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8105464:	687b      	ldr	r3, [r7, #4]
 8105466:	2223      	movs	r2, #35	; 0x23
 8105468:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 810546a:	687b      	ldr	r3, [r7, #4]
 810546c:	681b      	ldr	r3, [r3, #0]
 810546e:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105472:	3314      	adds	r3, #20
 8105474:	681a      	ldr	r2, [r3, #0]
 8105476:	687b      	ldr	r3, [r7, #4]
 8105478:	681b      	ldr	r3, [r3, #0]
 810547a:	f422 4250 	bic.w	r2, r2, #53248	; 0xd000
 810547e:	f022 0241 	bic.w	r2, r2, #65	; 0x41
 8105482:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105486:	3314      	adds	r3, #20
 8105488:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 810548a:	687b      	ldr	r3, [r7, #4]
 810548c:	681b      	ldr	r3, [r3, #0]
 810548e:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8105492:	3304      	adds	r3, #4
 8105494:	681a      	ldr	r2, [r3, #0]
 8105496:	687b      	ldr	r3, [r7, #4]
 8105498:	681b      	ldr	r3, [r3, #0]
 810549a:	f022 0201 	bic.w	r2, r2, #1
 810549e:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81054a2:	3304      	adds	r3, #4
 81054a4:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 81054a6:	687b      	ldr	r3, [r7, #4]
 81054a8:	681b      	ldr	r3, [r3, #0]
 81054aa:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81054ae:	3308      	adds	r3, #8
 81054b0:	681a      	ldr	r2, [r3, #0]
 81054b2:	687b      	ldr	r3, [r7, #4]
 81054b4:	681b      	ldr	r3, [r3, #0]
 81054b6:	f022 0201 	bic.w	r2, r2, #1
 81054ba:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81054be:	3308      	adds	r3, #8
 81054c0:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 81054c2:	687b      	ldr	r3, [r7, #4]
 81054c4:	681b      	ldr	r3, [r3, #0]
 81054c6:	681a      	ldr	r2, [r3, #0]
 81054c8:	687b      	ldr	r3, [r7, #4]
 81054ca:	681b      	ldr	r3, [r3, #0]
 81054cc:	f022 0201 	bic.w	r2, r2, #1
 81054d0:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 81054d2:	687b      	ldr	r3, [r7, #4]
 81054d4:	681b      	ldr	r3, [r3, #0]
 81054d6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 81054da:	687b      	ldr	r3, [r7, #4]
 81054dc:	681b      	ldr	r3, [r3, #0]
 81054de:	f042 0201 	orr.w	r2, r2, #1
 81054e2:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 81054e6:	687b      	ldr	r3, [r7, #4]
 81054e8:	681b      	ldr	r3, [r3, #0]
 81054ea:	681a      	ldr	r2, [r3, #0]
 81054ec:	687b      	ldr	r3, [r7, #4]
 81054ee:	681b      	ldr	r3, [r3, #0]
 81054f0:	f022 0202 	bic.w	r2, r2, #2
 81054f4:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 81054f6:	2300      	movs	r3, #0
 81054f8:	60fb      	str	r3, [r7, #12]
 81054fa:	e00f      	b.n	810551c <HAL_ETH_Stop_IT+0xc8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 81054fc:	687a      	ldr	r2, [r7, #4]
 81054fe:	68fb      	ldr	r3, [r7, #12]
 8105500:	3310      	adds	r3, #16
 8105502:	009b      	lsls	r3, r3, #2
 8105504:	4413      	add	r3, r2
 8105506:	685b      	ldr	r3, [r3, #4]
 8105508:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 810550a:	68bb      	ldr	r3, [r7, #8]
 810550c:	68db      	ldr	r3, [r3, #12]
 810550e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8105512:	68bb      	ldr	r3, [r7, #8]
 8105514:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8105516:	68fb      	ldr	r3, [r7, #12]
 8105518:	3301      	adds	r3, #1
 810551a:	60fb      	str	r3, [r7, #12]
 810551c:	68fb      	ldr	r3, [r7, #12]
 810551e:	2b03      	cmp	r3, #3
 8105520:	d9ec      	bls.n	81054fc <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 8105522:	687b      	ldr	r3, [r7, #4]
 8105524:	2200      	movs	r2, #0
 8105526:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_READY;
 8105528:	687b      	ldr	r3, [r7, #4]
 810552a:	2210      	movs	r2, #16
 810552c:	66da      	str	r2, [r3, #108]	; 0x6c
    heth->RxState = HAL_ETH_STATE_READY;
 810552e:	687b      	ldr	r3, [r7, #4]
 8105530:	2210      	movs	r2, #16
 8105532:	671a      	str	r2, [r3, #112]	; 0x70

    /* Return function status */
    return HAL_OK;
 8105534:	2300      	movs	r3, #0
 8105536:	e000      	b.n	810553a <HAL_ETH_Stop_IT+0xe6>
  }
  else
  {
    return HAL_ERROR;
 8105538:	2301      	movs	r3, #1
  }
}
 810553a:	4618      	mov	r0, r3
 810553c:	3714      	adds	r7, #20
 810553e:	46bd      	mov	sp, r7
 8105540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105544:	4770      	bx	lr

08105546 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8105546:	b580      	push	{r7, lr}
 8105548:	b086      	sub	sp, #24
 810554a:	af00      	add	r7, sp, #0
 810554c:	60f8      	str	r0, [r7, #12]
 810554e:	60b9      	str	r1, [r7, #8]
 8105550:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8105552:	68bb      	ldr	r3, [r7, #8]
 8105554:	2b00      	cmp	r3, #0
 8105556:	d107      	bne.n	8105568 <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8105558:	68fb      	ldr	r3, [r7, #12]
 810555a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810555c:	f043 0201 	orr.w	r2, r3, #1
 8105560:	68fb      	ldr	r3, [r7, #12]
 8105562:	675a      	str	r2, [r3, #116]	; 0x74
    return HAL_ERROR;
 8105564:	2301      	movs	r3, #1
 8105566:	e073      	b.n	8105650 <HAL_ETH_Transmit+0x10a>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 8105568:	68fb      	ldr	r3, [r7, #12]
 810556a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810556c:	2b10      	cmp	r3, #16
 810556e:	d16e      	bne.n	810564e <HAL_ETH_Transmit+0x108>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8105570:	2200      	movs	r2, #0
 8105572:	68b9      	ldr	r1, [r7, #8]
 8105574:	68f8      	ldr	r0, [r7, #12]
 8105576:	f001 fa0f 	bl	8106998 <ETH_Prepare_Tx_Descriptors>
 810557a:	4603      	mov	r3, r0
 810557c:	2b00      	cmp	r3, #0
 810557e:	d007      	beq.n	8105590 <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8105580:	68fb      	ldr	r3, [r7, #12]
 8105582:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8105584:	f043 0202 	orr.w	r2, r3, #2
 8105588:	68fb      	ldr	r3, [r7, #12]
 810558a:	675a      	str	r2, [r3, #116]	; 0x74
      return HAL_ERROR;
 810558c:	2301      	movs	r3, #1
 810558e:	e05f      	b.n	8105650 <HAL_ETH_Transmit+0x10a>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8105590:	68fb      	ldr	r3, [r7, #12]
 8105592:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8105594:	68fb      	ldr	r3, [r7, #12]
 8105596:	3206      	adds	r2, #6
 8105598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810559c:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 810559e:	68fb      	ldr	r3, [r7, #12]
 81055a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81055a2:	1c5a      	adds	r2, r3, #1
 81055a4:	68fb      	ldr	r3, [r7, #12]
 81055a6:	629a      	str	r2, [r3, #40]	; 0x28
 81055a8:	68fb      	ldr	r3, [r7, #12]
 81055aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81055ac:	2b03      	cmp	r3, #3
 81055ae:	d904      	bls.n	81055ba <HAL_ETH_Transmit+0x74>
 81055b0:	68fb      	ldr	r3, [r7, #12]
 81055b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81055b4:	1f1a      	subs	r2, r3, #4
 81055b6:	68fb      	ldr	r3, [r7, #12]
 81055b8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 81055ba:	68fb      	ldr	r3, [r7, #12]
 81055bc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 81055be:	68fb      	ldr	r3, [r7, #12]
 81055c0:	681b      	ldr	r3, [r3, #0]
 81055c2:	68fa      	ldr	r2, [r7, #12]
 81055c4:	3106      	adds	r1, #6
 81055c6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 81055ca:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 81055ce:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 81055d0:	f7fb ff7e 	bl	81014d0 <HAL_GetTick>
 81055d4:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 81055d6:	e034      	b.n	8105642 <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 81055d8:	68fb      	ldr	r3, [r7, #12]
 81055da:	681b      	ldr	r3, [r3, #0]
 81055dc:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 81055e0:	681b      	ldr	r3, [r3, #0]
 81055e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81055e6:	2b00      	cmp	r3, #0
 81055e8:	d011      	beq.n	810560e <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 81055ea:	68fb      	ldr	r3, [r7, #12]
 81055ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81055ee:	f043 0208 	orr.w	r2, r3, #8
 81055f2:	68fb      	ldr	r3, [r7, #12]
 81055f4:	675a      	str	r2, [r3, #116]	; 0x74
        heth->DMAErrorCode = heth->Instance->DMACSR;
 81055f6:	68fb      	ldr	r3, [r7, #12]
 81055f8:	681b      	ldr	r3, [r3, #0]
 81055fa:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 81055fe:	681a      	ldr	r2, [r3, #0]
 8105600:	68fb      	ldr	r3, [r7, #12]
 8105602:	679a      	str	r2, [r3, #120]	; 0x78
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8105604:	68fb      	ldr	r3, [r7, #12]
 8105606:	22e0      	movs	r2, #224	; 0xe0
 8105608:	66da      	str	r2, [r3, #108]	; 0x6c
        /* Return function status */
        return HAL_ERROR;
 810560a:	2301      	movs	r3, #1
 810560c:	e020      	b.n	8105650 <HAL_ETH_Transmit+0x10a>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 810560e:	687b      	ldr	r3, [r7, #4]
 8105610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105614:	d015      	beq.n	8105642 <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8105616:	f7fb ff5b 	bl	81014d0 <HAL_GetTick>
 810561a:	4602      	mov	r2, r0
 810561c:	693b      	ldr	r3, [r7, #16]
 810561e:	1ad3      	subs	r3, r2, r3
 8105620:	687a      	ldr	r2, [r7, #4]
 8105622:	429a      	cmp	r2, r3
 8105624:	d302      	bcc.n	810562c <HAL_ETH_Transmit+0xe6>
 8105626:	687b      	ldr	r3, [r7, #4]
 8105628:	2b00      	cmp	r3, #0
 810562a:	d10a      	bne.n	8105642 <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 810562c:	68fb      	ldr	r3, [r7, #12]
 810562e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8105630:	f043 0204 	orr.w	r2, r3, #4
 8105634:	68fb      	ldr	r3, [r7, #12]
 8105636:	675a      	str	r2, [r3, #116]	; 0x74
          heth->gState = HAL_ETH_STATE_ERROR;
 8105638:	68fb      	ldr	r3, [r7, #12]
 810563a:	22e0      	movs	r2, #224	; 0xe0
 810563c:	66da      	str	r2, [r3, #108]	; 0x6c
          return HAL_ERROR;
 810563e:	2301      	movs	r3, #1
 8105640:	e006      	b.n	8105650 <HAL_ETH_Transmit+0x10a>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8105642:	697b      	ldr	r3, [r7, #20]
 8105644:	68db      	ldr	r3, [r3, #12]
 8105646:	2b00      	cmp	r3, #0
 8105648:	dbc6      	blt.n	81055d8 <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 810564a:	2300      	movs	r3, #0
 810564c:	e000      	b.n	8105650 <HAL_ETH_Transmit+0x10a>
  }
  else
  {
    return HAL_ERROR;
 810564e:	2301      	movs	r3, #1
  }
}
 8105650:	4618      	mov	r0, r3
 8105652:	3718      	adds	r7, #24
 8105654:	46bd      	mov	sp, r7
 8105656:	bd80      	pop	{r7, pc}

08105658 <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 8105658:	b480      	push	{r7}
 810565a:	b089      	sub	sp, #36	; 0x24
 810565c:	af00      	add	r7, sp, #0
 810565e:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8105660:	687b      	ldr	r3, [r7, #4]
 8105662:	3344      	adds	r3, #68	; 0x44
 8105664:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8105666:	68bb      	ldr	r3, [r7, #8]
 8105668:	691b      	ldr	r3, [r3, #16]
 810566a:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 810566c:	68bb      	ldr	r3, [r7, #8]
 810566e:	69fa      	ldr	r2, [r7, #28]
 8105670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8105674:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 8105676:	2300      	movs	r3, #0
 8105678:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 810567a:	2300      	movs	r3, #0
 810567c:	613b      	str	r3, [r7, #16]
 810567e:	2300      	movs	r3, #0
 8105680:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 8105682:	68bb      	ldr	r3, [r7, #8]
 8105684:	699b      	ldr	r3, [r3, #24]
 8105686:	2b00      	cmp	r3, #0
 8105688:	d06b      	beq.n	8105762 <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 810568a:	2300      	movs	r3, #0
 810568c:	e0ce      	b.n	810582c <HAL_ETH_IsRxDataAvailable+0x1d4>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 810568e:	697b      	ldr	r3, [r7, #20]
 8105690:	3301      	adds	r3, #1
 8105692:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8105694:	69bb      	ldr	r3, [r7, #24]
 8105696:	68db      	ldr	r3, [r3, #12]
 8105698:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810569c:	2b00      	cmp	r3, #0
 810569e:	d036      	beq.n	810570e <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 81056a0:	693b      	ldr	r3, [r7, #16]
 81056a2:	3301      	adds	r3, #1
 81056a4:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 81056a6:	693b      	ldr	r3, [r7, #16]
 81056a8:	2b01      	cmp	r3, #1
 81056aa:	d101      	bne.n	81056b0 <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 81056ac:	69fb      	ldr	r3, [r7, #28]
 81056ae:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 81056b0:	69fb      	ldr	r3, [r7, #28]
 81056b2:	3301      	adds	r3, #1
 81056b4:	61fb      	str	r3, [r7, #28]
 81056b6:	69fb      	ldr	r3, [r7, #28]
 81056b8:	2b03      	cmp	r3, #3
 81056ba:	d902      	bls.n	81056c2 <HAL_ETH_IsRxDataAvailable+0x6a>
 81056bc:	69fb      	ldr	r3, [r7, #28]
 81056be:	3b04      	subs	r3, #4
 81056c0:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 81056c2:	68bb      	ldr	r3, [r7, #8]
 81056c4:	69fa      	ldr	r2, [r7, #28]
 81056c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81056ca:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 81056cc:	69bb      	ldr	r3, [r7, #24]
 81056ce:	68db      	ldr	r3, [r3, #12]
 81056d0:	2b00      	cmp	r3, #0
 81056d2:	db11      	blt.n	81056f8 <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 81056d4:	69bb      	ldr	r3, [r7, #24]
 81056d6:	68db      	ldr	r3, [r3, #12]
 81056d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 81056dc:	2b00      	cmp	r3, #0
 81056de:	d00b      	beq.n	81056f8 <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 81056e0:	68bb      	ldr	r3, [r7, #8]
 81056e2:	2201      	movs	r2, #1
 81056e4:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 81056e6:	69fb      	ldr	r3, [r7, #28]
 81056e8:	3301      	adds	r3, #1
 81056ea:	61fb      	str	r3, [r7, #28]
 81056ec:	69fb      	ldr	r3, [r7, #28]
 81056ee:	2b03      	cmp	r3, #3
 81056f0:	d902      	bls.n	81056f8 <HAL_ETH_IsRxDataAvailable+0xa0>
 81056f2:	69fb      	ldr	r3, [r7, #28]
 81056f4:	3b04      	subs	r3, #4
 81056f6:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 81056f8:	68bb      	ldr	r3, [r7, #8]
 81056fa:	69fa      	ldr	r2, [r7, #28]
 81056fc:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 81056fe:	68bb      	ldr	r3, [r7, #8]
 8105700:	68fa      	ldr	r2, [r7, #12]
 8105702:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 8105704:	68bb      	ldr	r3, [r7, #8]
 8105706:	693a      	ldr	r2, [r7, #16]
 8105708:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 810570a:	2301      	movs	r3, #1
 810570c:	e08e      	b.n	810582c <HAL_ETH_IsRxDataAvailable+0x1d4>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 810570e:	69bb      	ldr	r3, [r7, #24]
 8105710:	68db      	ldr	r3, [r3, #12]
 8105712:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105716:	2b00      	cmp	r3, #0
 8105718:	d012      	beq.n	8105740 <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 810571a:	69fb      	ldr	r3, [r7, #28]
 810571c:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 810571e:	2301      	movs	r3, #1
 8105720:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8105722:	69fb      	ldr	r3, [r7, #28]
 8105724:	3301      	adds	r3, #1
 8105726:	61fb      	str	r3, [r7, #28]
 8105728:	69fb      	ldr	r3, [r7, #28]
 810572a:	2b03      	cmp	r3, #3
 810572c:	d902      	bls.n	8105734 <HAL_ETH_IsRxDataAvailable+0xdc>
 810572e:	69fb      	ldr	r3, [r7, #28]
 8105730:	3b04      	subs	r3, #4
 8105732:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8105734:	68bb      	ldr	r3, [r7, #8]
 8105736:	69fa      	ldr	r2, [r7, #28]
 8105738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810573c:	61bb      	str	r3, [r7, #24]
 810573e:	e010      	b.n	8105762 <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8105740:	693b      	ldr	r3, [r7, #16]
 8105742:	3301      	adds	r3, #1
 8105744:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8105746:	69fb      	ldr	r3, [r7, #28]
 8105748:	3301      	adds	r3, #1
 810574a:	61fb      	str	r3, [r7, #28]
 810574c:	69fb      	ldr	r3, [r7, #28]
 810574e:	2b03      	cmp	r3, #3
 8105750:	d902      	bls.n	8105758 <HAL_ETH_IsRxDataAvailable+0x100>
 8105752:	69fb      	ldr	r3, [r7, #28]
 8105754:	3b04      	subs	r3, #4
 8105756:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8105758:	68bb      	ldr	r3, [r7, #8]
 810575a:	69fa      	ldr	r2, [r7, #28]
 810575c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8105760:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 8105762:	69bb      	ldr	r3, [r7, #24]
 8105764:	68db      	ldr	r3, [r3, #12]
 8105766:	2b00      	cmp	r3, #0
 8105768:	db02      	blt.n	8105770 <HAL_ETH_IsRxDataAvailable+0x118>
 810576a:	697b      	ldr	r3, [r7, #20]
 810576c:	2b03      	cmp	r3, #3
 810576e:	d98e      	bls.n	810568e <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 8105770:	693b      	ldr	r3, [r7, #16]
 8105772:	2b00      	cmp	r3, #0
 8105774:	d056      	beq.n	8105824 <HAL_ETH_IsRxDataAvailable+0x1cc>
  {
    dmarxdesclist->CurRxDesc = descidx;
 8105776:	68bb      	ldr	r3, [r7, #8]
 8105778:	69fa      	ldr	r2, [r7, #28]
 810577a:	611a      	str	r2, [r3, #16]
    dmarxdesclist->FirstAppDesc = firstappdescidx;
 810577c:	68bb      	ldr	r3, [r7, #8]
 810577e:	68fa      	ldr	r2, [r7, #12]
 8105780:	615a      	str	r2, [r3, #20]
    descidx = firstappdescidx;
 8105782:	68fb      	ldr	r3, [r7, #12]
 8105784:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8105786:	68bb      	ldr	r3, [r7, #8]
 8105788:	69fa      	ldr	r2, [r7, #28]
 810578a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810578e:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8105790:	2300      	movs	r3, #0
 8105792:	617b      	str	r3, [r7, #20]
 8105794:	e03b      	b.n	810580e <HAL_ETH_IsRxDataAvailable+0x1b6>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8105796:	69bb      	ldr	r3, [r7, #24]
 8105798:	691a      	ldr	r2, [r3, #16]
 810579a:	69bb      	ldr	r3, [r7, #24]
 810579c:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 810579e:	69bb      	ldr	r3, [r7, #24]
 81057a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 81057a4:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 81057a6:	69bb      	ldr	r3, [r7, #24]
 81057a8:	695b      	ldr	r3, [r3, #20]
 81057aa:	2b00      	cmp	r3, #0
 81057ac:	d009      	beq.n	81057c2 <HAL_ETH_IsRxDataAvailable+0x16a>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 81057ae:	69bb      	ldr	r3, [r7, #24]
 81057b0:	695a      	ldr	r2, [r3, #20]
 81057b2:	69bb      	ldr	r3, [r7, #24]
 81057b4:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 81057b6:	69bb      	ldr	r3, [r7, #24]
 81057b8:	68db      	ldr	r3, [r3, #12]
 81057ba:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 81057be:	69bb      	ldr	r3, [r7, #24]
 81057c0:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 81057c2:	69bb      	ldr	r3, [r7, #24]
 81057c4:	68db      	ldr	r3, [r3, #12]
 81057c6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 81057ca:	69bb      	ldr	r3, [r7, #24]
 81057cc:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 81057ce:	68bb      	ldr	r3, [r7, #8]
 81057d0:	6a1b      	ldr	r3, [r3, #32]
 81057d2:	2b00      	cmp	r3, #0
 81057d4:	d005      	beq.n	81057e2 <HAL_ETH_IsRxDataAvailable+0x18a>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 81057d6:	69bb      	ldr	r3, [r7, #24]
 81057d8:	68db      	ldr	r3, [r3, #12]
 81057da:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 81057de:	69bb      	ldr	r3, [r7, #24]
 81057e0:	60da      	str	r2, [r3, #12]
      }
      if(descscancnt < (appdesccnt - 1U))
 81057e2:	693b      	ldr	r3, [r7, #16]
 81057e4:	3b01      	subs	r3, #1
 81057e6:	697a      	ldr	r2, [r7, #20]
 81057e8:	429a      	cmp	r2, r3
 81057ea:	d20d      	bcs.n	8105808 <HAL_ETH_IsRxDataAvailable+0x1b0>
      {
        /* Increment rx descriptor index */
        INCR_RX_DESC_INDEX(descidx, 1U);
 81057ec:	69fb      	ldr	r3, [r7, #28]
 81057ee:	3301      	adds	r3, #1
 81057f0:	61fb      	str	r3, [r7, #28]
 81057f2:	69fb      	ldr	r3, [r7, #28]
 81057f4:	2b03      	cmp	r3, #3
 81057f6:	d902      	bls.n	81057fe <HAL_ETH_IsRxDataAvailable+0x1a6>
 81057f8:	69fb      	ldr	r3, [r7, #28]
 81057fa:	3b04      	subs	r3, #4
 81057fc:	61fb      	str	r3, [r7, #28]
        /* Get descriptor address */
        dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 81057fe:	68bb      	ldr	r3, [r7, #8]
 8105800:	69fa      	ldr	r2, [r7, #28]
 8105802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8105806:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8105808:	697b      	ldr	r3, [r7, #20]
 810580a:	3301      	adds	r3, #1
 810580c:	617b      	str	r3, [r7, #20]
 810580e:	697a      	ldr	r2, [r7, #20]
 8105810:	693b      	ldr	r3, [r7, #16]
 8105812:	429a      	cmp	r2, r3
 8105814:	d3bf      	bcc.n	8105796 <HAL_ETH_IsRxDataAvailable+0x13e>
      }
    }

    /* Set the Tail pointer address to the last rx descriptor hold by the app */
    WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 8105816:	687b      	ldr	r3, [r7, #4]
 8105818:	681b      	ldr	r3, [r3, #0]
 810581a:	69ba      	ldr	r2, [r7, #24]
 810581c:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105820:	3308      	adds	r3, #8
 8105822:	601a      	str	r2, [r3, #0]
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 8105824:	68bb      	ldr	r3, [r7, #8]
 8105826:	2200      	movs	r2, #0
 8105828:	619a      	str	r2, [r3, #24]

  return 0;
 810582a:	2300      	movs	r3, #0
}
 810582c:	4618      	mov	r0, r3
 810582e:	3724      	adds	r7, #36	; 0x24
 8105830:	46bd      	mov	sp, r7
 8105832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105836:	4770      	bx	lr

08105838 <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 8105838:	b580      	push	{r7, lr}
 810583a:	b08a      	sub	sp, #40	; 0x28
 810583c:	af00      	add	r7, sp, #0
 810583e:	6078      	str	r0, [r7, #4]
 8105840:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8105842:	687b      	ldr	r3, [r7, #4]
 8105844:	3344      	adds	r3, #68	; 0x44
 8105846:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8105848:	693b      	ldr	r3, [r7, #16]
 810584a:	695b      	ldr	r3, [r3, #20]
 810584c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 810584e:	2300      	movs	r3, #0
 8105850:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8105852:	693b      	ldr	r3, [r7, #16]
 8105854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8105856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810585a:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 810585c:	683b      	ldr	r3, [r7, #0]
 810585e:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 8105860:	697b      	ldr	r3, [r7, #20]
 8105862:	2b00      	cmp	r3, #0
 8105864:	d104      	bne.n	8105870 <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8105866:	687b      	ldr	r3, [r7, #4]
 8105868:	2201      	movs	r2, #1
 810586a:	675a      	str	r2, [r3, #116]	; 0x74
    return HAL_ERROR;
 810586c:	2301      	movs	r3, #1
 810586e:	e07d      	b.n	810596c <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 8105870:	693b      	ldr	r3, [r7, #16]
 8105872:	699b      	ldr	r3, [r3, #24]
 8105874:	2b00      	cmp	r3, #0
 8105876:	d10f      	bne.n	8105898 <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8105878:	6878      	ldr	r0, [r7, #4]
 810587a:	f7ff feed 	bl	8105658 <HAL_ETH_IsRxDataAvailable>
 810587e:	4603      	mov	r3, r0
 8105880:	2b00      	cmp	r3, #0
 8105882:	d101      	bne.n	8105888 <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 8105884:	2301      	movs	r3, #1
 8105886:	e071      	b.n	810596c <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 8105888:	693b      	ldr	r3, [r7, #16]
 810588a:	695b      	ldr	r3, [r3, #20]
 810588c:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 810588e:	693b      	ldr	r3, [r7, #16]
 8105890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8105892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8105896:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is split into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8105898:	2300      	movs	r3, #0
 810589a:	623b      	str	r3, [r7, #32]
 810589c:	e031      	b.n	8105902 <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 810589e:	69bb      	ldr	r3, [r7, #24]
 81058a0:	691b      	ldr	r3, [r3, #16]
 81058a2:	461a      	mov	r2, r3
 81058a4:	697b      	ldr	r3, [r7, #20]
 81058a6:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 81058a8:	687b      	ldr	r3, [r7, #4]
 81058aa:	695a      	ldr	r2, [r3, #20]
 81058ac:	697b      	ldr	r3, [r7, #20]
 81058ae:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 81058b0:	69bb      	ldr	r3, [r7, #24]
 81058b2:	695b      	ldr	r3, [r3, #20]
 81058b4:	2b00      	cmp	r3, #0
 81058b6:	d00b      	beq.n	81058d0 <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = rxbuff->next;
 81058b8:	697b      	ldr	r3, [r7, #20]
 81058ba:	689b      	ldr	r3, [r3, #8]
 81058bc:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 81058be:	69bb      	ldr	r3, [r7, #24]
 81058c0:	695b      	ldr	r3, [r3, #20]
 81058c2:	461a      	mov	r2, r3
 81058c4:	697b      	ldr	r3, [r7, #20]
 81058c6:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 81058c8:	687b      	ldr	r3, [r7, #4]
 81058ca:	695a      	ldr	r2, [r3, #20]
 81058cc:	697b      	ldr	r3, [r7, #20]
 81058ce:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 81058d0:	69bb      	ldr	r3, [r7, #24]
 81058d2:	68db      	ldr	r3, [r3, #12]
 81058d4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 81058d8:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 81058da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81058dc:	3301      	adds	r3, #1
 81058de:	627b      	str	r3, [r7, #36]	; 0x24
 81058e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81058e2:	2b03      	cmp	r3, #3
 81058e4:	d902      	bls.n	81058ec <HAL_ETH_GetRxDataBuffer+0xb4>
 81058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81058e8:	3b04      	subs	r3, #4
 81058ea:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 81058ec:	693b      	ldr	r3, [r7, #16]
 81058ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81058f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81058f4:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = rxbuff->next;
 81058f6:	697b      	ldr	r3, [r7, #20]
 81058f8:	689b      	ldr	r3, [r3, #8]
 81058fa:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 81058fc:	6a3b      	ldr	r3, [r7, #32]
 81058fe:	3301      	adds	r3, #1
 8105900:	623b      	str	r3, [r7, #32]
 8105902:	693b      	ldr	r3, [r7, #16]
 8105904:	699b      	ldr	r3, [r3, #24]
 8105906:	3b01      	subs	r3, #1
 8105908:	6a3a      	ldr	r2, [r7, #32]
 810590a:	429a      	cmp	r2, r3
 810590c:	d3c7      	bcc.n	810589e <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 810590e:	69bb      	ldr	r3, [r7, #24]
 8105910:	68db      	ldr	r3, [r3, #12]
 8105912:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8105916:	69fb      	ldr	r3, [r7, #28]
 8105918:	1ad3      	subs	r3, r2, r3
 810591a:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 810591c:	69bb      	ldr	r3, [r7, #24]
 810591e:	691b      	ldr	r3, [r3, #16]
 8105920:	461a      	mov	r2, r3
 8105922:	697b      	ldr	r3, [r7, #20]
 8105924:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 8105926:	687b      	ldr	r3, [r7, #4]
 8105928:	695b      	ldr	r3, [r3, #20]
 810592a:	68fa      	ldr	r2, [r7, #12]
 810592c:	429a      	cmp	r2, r3
 810592e:	d803      	bhi.n	8105938 <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 8105930:	697b      	ldr	r3, [r7, #20]
 8105932:	68fa      	ldr	r2, [r7, #12]
 8105934:	605a      	str	r2, [r3, #4]
 8105936:	e018      	b.n	810596a <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 8105938:	69bb      	ldr	r3, [r7, #24]
 810593a:	695b      	ldr	r3, [r3, #20]
 810593c:	2b00      	cmp	r3, #0
 810593e:	d012      	beq.n	8105966 <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 8105940:	687b      	ldr	r3, [r7, #4]
 8105942:	695a      	ldr	r2, [r3, #20]
 8105944:	697b      	ldr	r3, [r7, #20]
 8105946:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = rxbuff->next;
 8105948:	697b      	ldr	r3, [r7, #20]
 810594a:	689b      	ldr	r3, [r3, #8]
 810594c:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 810594e:	69bb      	ldr	r3, [r7, #24]
 8105950:	695b      	ldr	r3, [r3, #20]
 8105952:	461a      	mov	r2, r3
 8105954:	697b      	ldr	r3, [r7, #20]
 8105956:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 8105958:	687b      	ldr	r3, [r7, #4]
 810595a:	695b      	ldr	r3, [r3, #20]
 810595c:	68fa      	ldr	r2, [r7, #12]
 810595e:	1ad2      	subs	r2, r2, r3
 8105960:	697b      	ldr	r3, [r7, #20]
 8105962:	605a      	str	r2, [r3, #4]
 8105964:	e001      	b.n	810596a <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 8105966:	2301      	movs	r3, #1
 8105968:	e000      	b.n	810596c <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 810596a:	2300      	movs	r3, #0
}
 810596c:	4618      	mov	r0, r3
 810596e:	3728      	adds	r7, #40	; 0x28
 8105970:	46bd      	mov	sp, r7
 8105972:	bd80      	pop	{r7, pc}

08105974 <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 8105974:	b580      	push	{r7, lr}
 8105976:	b086      	sub	sp, #24
 8105978:	af00      	add	r7, sp, #0
 810597a:	6078      	str	r0, [r7, #4]
 810597c:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 810597e:	687b      	ldr	r3, [r7, #4]
 8105980:	3344      	adds	r3, #68	; 0x44
 8105982:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8105984:	693b      	ldr	r3, [r7, #16]
 8105986:	695b      	ldr	r3, [r3, #20]
 8105988:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 810598a:	693b      	ldr	r3, [r7, #16]
 810598c:	699b      	ldr	r3, [r3, #24]
 810598e:	2b00      	cmp	r3, #0
 8105990:	d107      	bne.n	81059a2 <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8105992:	6878      	ldr	r0, [r7, #4]
 8105994:	f7ff fe60 	bl	8105658 <HAL_ETH_IsRxDataAvailable>
 8105998:	4603      	mov	r3, r0
 810599a:	2b00      	cmp	r3, #0
 810599c:	d101      	bne.n	81059a2 <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 810599e:	2301      	movs	r3, #1
 81059a0:	e017      	b.n	81059d2 <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 81059a2:	693b      	ldr	r3, [r7, #16]
 81059a4:	699a      	ldr	r2, [r3, #24]
 81059a6:	697b      	ldr	r3, [r7, #20]
 81059a8:	4413      	add	r3, r2
 81059aa:	3b01      	subs	r3, #1
 81059ac:	617b      	str	r3, [r7, #20]
 81059ae:	697b      	ldr	r3, [r7, #20]
 81059b0:	2b03      	cmp	r3, #3
 81059b2:	d902      	bls.n	81059ba <HAL_ETH_GetRxDataLength+0x46>
 81059b4:	697b      	ldr	r3, [r7, #20]
 81059b6:	3b04      	subs	r3, #4
 81059b8:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 81059ba:	693b      	ldr	r3, [r7, #16]
 81059bc:	697a      	ldr	r2, [r7, #20]
 81059be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81059c2:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 81059c4:	68fb      	ldr	r3, [r7, #12]
 81059c6:	68db      	ldr	r3, [r3, #12]
 81059c8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 81059cc:	683b      	ldr	r3, [r7, #0]
 81059ce:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 81059d0:	2300      	movs	r3, #0
}
 81059d2:	4618      	mov	r0, r3
 81059d4:	3718      	adds	r7, #24
 81059d6:	46bd      	mov	sp, r7
 81059d8:	bd80      	pop	{r7, pc}

081059da <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 81059da:	b480      	push	{r7}
 81059dc:	b089      	sub	sp, #36	; 0x24
 81059de:	af00      	add	r7, sp, #0
 81059e0:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 81059e2:	687b      	ldr	r3, [r7, #4]
 81059e4:	3344      	adds	r3, #68	; 0x44
 81059e6:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 81059e8:	68fb      	ldr	r3, [r7, #12]
 81059ea:	695b      	ldr	r3, [r3, #20]
 81059ec:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 81059ee:	68fb      	ldr	r3, [r7, #12]
 81059f0:	69fa      	ldr	r2, [r7, #28]
 81059f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81059f6:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 81059f8:	68fb      	ldr	r3, [r7, #12]
 81059fa:	699b      	ldr	r3, [r3, #24]
 81059fc:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 81059fe:	68fb      	ldr	r3, [r7, #12]
 8105a00:	699b      	ldr	r3, [r3, #24]
 8105a02:	2b00      	cmp	r3, #0
 8105a04:	d101      	bne.n	8105a0a <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 8105a06:	2301      	movs	r3, #1
 8105a08:	e057      	b.n	8105aba <HAL_ETH_BuildRxDescriptors+0xe0>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 8105a0a:	68fb      	ldr	r3, [r7, #12]
 8105a0c:	69db      	ldr	r3, [r3, #28]
 8105a0e:	2b00      	cmp	r3, #0
 8105a10:	d002      	beq.n	8105a18 <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 8105a12:	697b      	ldr	r3, [r7, #20]
 8105a14:	3301      	adds	r3, #1
 8105a16:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 8105a18:	2300      	movs	r3, #0
 8105a1a:	613b      	str	r3, [r7, #16]
 8105a1c:	e03b      	b.n	8105a96 <HAL_ETH_BuildRxDescriptors+0xbc>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8105a1e:	69bb      	ldr	r3, [r7, #24]
 8105a20:	691a      	ldr	r2, [r3, #16]
 8105a22:	69bb      	ldr	r3, [r7, #24]
 8105a24:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8105a26:	69bb      	ldr	r3, [r7, #24]
 8105a28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8105a2c:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 8105a2e:	69bb      	ldr	r3, [r7, #24]
 8105a30:	695b      	ldr	r3, [r3, #20]
 8105a32:	2b00      	cmp	r3, #0
 8105a34:	d009      	beq.n	8105a4a <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8105a36:	69bb      	ldr	r3, [r7, #24]
 8105a38:	695a      	ldr	r2, [r3, #20]
 8105a3a:	69bb      	ldr	r3, [r7, #24]
 8105a3c:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8105a3e:	69bb      	ldr	r3, [r7, #24]
 8105a40:	68db      	ldr	r3, [r3, #12]
 8105a42:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8105a46:	69bb      	ldr	r3, [r7, #24]
 8105a48:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8105a4a:	69bb      	ldr	r3, [r7, #24]
 8105a4c:	68db      	ldr	r3, [r3, #12]
 8105a4e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8105a52:	69bb      	ldr	r3, [r7, #24]
 8105a54:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 8105a56:	68fb      	ldr	r3, [r7, #12]
 8105a58:	6a1b      	ldr	r3, [r3, #32]
 8105a5a:	2b00      	cmp	r3, #0
 8105a5c:	d005      	beq.n	8105a6a <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8105a5e:	69bb      	ldr	r3, [r7, #24]
 8105a60:	68db      	ldr	r3, [r3, #12]
 8105a62:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8105a66:	69bb      	ldr	r3, [r7, #24]
 8105a68:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (totalappdescnbr - 1U))
 8105a6a:	697b      	ldr	r3, [r7, #20]
 8105a6c:	3b01      	subs	r3, #1
 8105a6e:	693a      	ldr	r2, [r7, #16]
 8105a70:	429a      	cmp	r2, r3
 8105a72:	d20d      	bcs.n	8105a90 <HAL_ETH_BuildRxDescriptors+0xb6>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 8105a74:	69fb      	ldr	r3, [r7, #28]
 8105a76:	3301      	adds	r3, #1
 8105a78:	61fb      	str	r3, [r7, #28]
 8105a7a:	69fb      	ldr	r3, [r7, #28]
 8105a7c:	2b03      	cmp	r3, #3
 8105a7e:	d902      	bls.n	8105a86 <HAL_ETH_BuildRxDescriptors+0xac>
 8105a80:	69fb      	ldr	r3, [r7, #28]
 8105a82:	3b04      	subs	r3, #4
 8105a84:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8105a86:	68fb      	ldr	r3, [r7, #12]
 8105a88:	69fa      	ldr	r2, [r7, #28]
 8105a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8105a8e:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 8105a90:	693b      	ldr	r3, [r7, #16]
 8105a92:	3301      	adds	r3, #1
 8105a94:	613b      	str	r3, [r7, #16]
 8105a96:	693a      	ldr	r2, [r7, #16]
 8105a98:	697b      	ldr	r3, [r7, #20]
 8105a9a:	429a      	cmp	r2, r3
 8105a9c:	d3bf      	bcc.n	8105a1e <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 8105a9e:	687b      	ldr	r3, [r7, #4]
 8105aa0:	681b      	ldr	r3, [r3, #0]
 8105aa2:	69ba      	ldr	r2, [r7, #24]
 8105aa4:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105aa8:	3308      	adds	r3, #8
 8105aaa:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 8105aac:	68fb      	ldr	r3, [r7, #12]
 8105aae:	2200      	movs	r2, #0
 8105ab0:	619a      	str	r2, [r3, #24]

  /*  reset the application context descriptor */
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8105ab2:	687b      	ldr	r3, [r7, #4]
 8105ab4:	2200      	movs	r2, #0
 8105ab6:	661a      	str	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8105ab8:	2300      	movs	r3, #0
}
 8105aba:	4618      	mov	r0, r3
 8105abc:	3724      	adds	r7, #36	; 0x24
 8105abe:	46bd      	mov	sp, r7
 8105ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105ac4:	4770      	bx	lr
	...

08105ac8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8105ac8:	b580      	push	{r7, lr}
 8105aca:	b082      	sub	sp, #8
 8105acc:	af00      	add	r7, sp, #0
 8105ace:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8105ad0:	687b      	ldr	r3, [r7, #4]
 8105ad2:	681b      	ldr	r3, [r3, #0]
 8105ad4:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105ad8:	681b      	ldr	r3, [r3, #0]
 8105ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105ade:	2b40      	cmp	r3, #64	; 0x40
 8105ae0:	d113      	bne.n	8105b0a <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 8105ae2:	687b      	ldr	r3, [r7, #4]
 8105ae4:	681b      	ldr	r3, [r3, #0]
 8105ae6:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105aea:	3314      	adds	r3, #20
 8105aec:	681b      	ldr	r3, [r3, #0]
 8105aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105af2:	2b40      	cmp	r3, #64	; 0x40
 8105af4:	d109      	bne.n	8105b0a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 8105af6:	6878      	ldr	r0, [r7, #4]
 8105af8:	f00f fc6a 	bl	81153d0 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8105afc:	687b      	ldr	r3, [r7, #4]
 8105afe:	681b      	ldr	r3, [r3, #0]
 8105b00:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105b04:	f248 0240 	movw	r2, #32832	; 0x8040
 8105b08:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 8105b0a:	687b      	ldr	r3, [r7, #4]
 8105b0c:	681b      	ldr	r3, [r3, #0]
 8105b0e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105b12:	681b      	ldr	r3, [r3, #0]
 8105b14:	f003 0301 	and.w	r3, r3, #1
 8105b18:	2b01      	cmp	r3, #1
 8105b1a:	d113      	bne.n	8105b44 <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 8105b1c:	687b      	ldr	r3, [r7, #4]
 8105b1e:	681b      	ldr	r3, [r3, #0]
 8105b20:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105b24:	3314      	adds	r3, #20
 8105b26:	681b      	ldr	r3, [r3, #0]
 8105b28:	f003 0301 	and.w	r3, r3, #1
 8105b2c:	2b01      	cmp	r3, #1
 8105b2e:	d109      	bne.n	8105b44 <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8105b30:	6878      	ldr	r0, [r7, #4]
 8105b32:	f000 f8cb 	bl	8105ccc <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8105b36:	687b      	ldr	r3, [r7, #4]
 8105b38:	681b      	ldr	r3, [r3, #0]
 8105b3a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105b3e:	f248 0201 	movw	r2, #32769	; 0x8001
 8105b42:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 8105b44:	687b      	ldr	r3, [r7, #4]
 8105b46:	681b      	ldr	r3, [r3, #0]
 8105b48:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105b4c:	681b      	ldr	r3, [r3, #0]
 8105b4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8105b52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105b56:	d149      	bne.n	8105bec <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8105b58:	687b      	ldr	r3, [r7, #4]
 8105b5a:	681b      	ldr	r3, [r3, #0]
 8105b5c:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105b60:	3314      	adds	r3, #20
 8105b62:	681b      	ldr	r3, [r3, #0]
 8105b64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8105b68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105b6c:	d13e      	bne.n	8105bec <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8105b6e:	687b      	ldr	r3, [r7, #4]
 8105b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8105b72:	f043 0208 	orr.w	r2, r3, #8
 8105b76:	687b      	ldr	r3, [r7, #4]
 8105b78:	675a      	str	r2, [r3, #116]	; 0x74

      /* if fatal bus error occurred */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 8105b7a:	687b      	ldr	r3, [r7, #4]
 8105b7c:	681b      	ldr	r3, [r3, #0]
 8105b7e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105b82:	681b      	ldr	r3, [r3, #0]
 8105b84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8105b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105b8c:	d11b      	bne.n	8105bc6 <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8105b8e:	687b      	ldr	r3, [r7, #4]
 8105b90:	681b      	ldr	r3, [r3, #0]
 8105b92:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105b96:	681a      	ldr	r2, [r3, #0]
 8105b98:	f241 1302 	movw	r3, #4354	; 0x1102
 8105b9c:	4013      	ands	r3, r2
 8105b9e:	687a      	ldr	r2, [r7, #4]
 8105ba0:	6793      	str	r3, [r2, #120]	; 0x78

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8105ba2:	687b      	ldr	r3, [r7, #4]
 8105ba4:	681b      	ldr	r3, [r3, #0]
 8105ba6:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105baa:	3314      	adds	r3, #20
 8105bac:	681a      	ldr	r2, [r3, #0]
 8105bae:	687b      	ldr	r3, [r7, #4]
 8105bb0:	681b      	ldr	r3, [r3, #0]
 8105bb2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8105bb6:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8105bba:	3314      	adds	r3, #20
 8105bbc:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 8105bbe:	687b      	ldr	r3, [r7, #4]
 8105bc0:	22e0      	movs	r2, #224	; 0xe0
 8105bc2:	66da      	str	r2, [r3, #108]	; 0x6c
 8105bc4:	e00f      	b.n	8105be6 <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8105bc6:	687b      	ldr	r3, [r7, #4]
 8105bc8:	681b      	ldr	r3, [r3, #0]
 8105bca:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105bce:	681b      	ldr	r3, [r3, #0]
 8105bd0:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 8105bd4:	687b      	ldr	r3, [r7, #4]
 8105bd6:	679a      	str	r2, [r3, #120]	; 0x78
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8105bd8:	687b      	ldr	r3, [r7, #4]
 8105bda:	681b      	ldr	r3, [r3, #0]
 8105bdc:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8105be0:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 8105be4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 8105be6:	6878      	ldr	r0, [r7, #4]
 8105be8:	f000 f87a 	bl	8105ce0 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 8105bec:	687b      	ldr	r3, [r7, #4]
 8105bee:	681b      	ldr	r3, [r3, #0]
 8105bf0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105bf4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8105bf8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8105bfc:	d10e      	bne.n	8105c1c <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8105bfe:	687b      	ldr	r3, [r7, #4]
 8105c00:	681b      	ldr	r3, [r3, #0]
 8105c02:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8105c06:	687b      	ldr	r3, [r7, #4]
 8105c08:	67da      	str	r2, [r3, #124]	; 0x7c

    heth->gState = HAL_ETH_STATE_ERROR;
 8105c0a:	687b      	ldr	r3, [r7, #4]
 8105c0c:	22e0      	movs	r2, #224	; 0xe0
 8105c0e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->MACErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 8105c10:	6878      	ldr	r0, [r7, #4]
 8105c12:	f000 f86f 	bl	8105cf4 <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 8105c16:	687b      	ldr	r3, [r7, #4]
 8105c18:	2200      	movs	r2, #0
 8105c1a:	67da      	str	r2, [r3, #124]	; 0x7c
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8105c1c:	687b      	ldr	r3, [r7, #4]
 8105c1e:	681b      	ldr	r3, [r3, #0]
 8105c20:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105c24:	f003 0310 	and.w	r3, r3, #16
 8105c28:	2b10      	cmp	r3, #16
 8105c2a:	d10f      	bne.n	8105c4c <HAL_ETH_IRQHandler+0x184>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8105c2c:	687b      	ldr	r3, [r7, #4]
 8105c2e:	681b      	ldr	r3, [r3, #0]
 8105c30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8105c34:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8105c38:	687b      	ldr	r3, [r7, #4]
 8105c3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8105c3e:	6878      	ldr	r0, [r7, #4]
 8105c40:	f000 f862 	bl	8105d08 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8105c44:	687b      	ldr	r3, [r7, #4]
 8105c46:	2200      	movs	r2, #0
 8105c48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8105c4c:	687b      	ldr	r3, [r7, #4]
 8105c4e:	681b      	ldr	r3, [r3, #0]
 8105c50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105c54:	f003 0320 	and.w	r3, r3, #32
 8105c58:	2b20      	cmp	r3, #32
 8105c5a:	d10f      	bne.n	8105c7c <HAL_ETH_IRQHandler+0x1b4>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8105c5c:	687b      	ldr	r3, [r7, #4]
 8105c5e:	681b      	ldr	r3, [r3, #0]
 8105c60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8105c64:	f003 020f 	and.w	r2, r3, #15
 8105c68:	687b      	ldr	r3, [r7, #4]
 8105c6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8105c6e:	6878      	ldr	r0, [r7, #4]
 8105c70:	f000 f854 	bl	8105d1c <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8105c74:	687b      	ldr	r3, [r7, #4]
 8105c76:	2200      	movs	r2, #0
 8105c78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8105c7c:	f7fd f960 	bl	8102f40 <HAL_GetCurrentCPUID>
 8105c80:	4603      	mov	r3, r0
 8105c82:	2b03      	cmp	r3, #3
 8105c84:	d10d      	bne.n	8105ca2 <HAL_ETH_IRQHandler+0x1da>
  {
    /* check ETH WAKEUP exti flag */
    if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8105c86:	4b0f      	ldr	r3, [pc, #60]	; (8105cc4 <HAL_ETH_IRQHandler+0x1fc>)
 8105c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8105c8e:	2b00      	cmp	r3, #0
 8105c90:	d014      	beq.n	8105cbc <HAL_ETH_IRQHandler+0x1f4>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8105c92:	4b0c      	ldr	r3, [pc, #48]	; (8105cc4 <HAL_ETH_IRQHandler+0x1fc>)
 8105c94:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8105c98:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 8105c9a:	6878      	ldr	r0, [r7, #4]
 8105c9c:	f000 f848 	bl	8105d30 <HAL_ETH_WakeUpCallback>
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
#endif
  }
#endif
}
 8105ca0:	e00c      	b.n	8105cbc <HAL_ETH_IRQHandler+0x1f4>
    if(__HAL_ETH_WAKEUP_EXTID2_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8105ca2:	4b09      	ldr	r3, [pc, #36]	; (8105cc8 <HAL_ETH_IRQHandler+0x200>)
 8105ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8105caa:	2b00      	cmp	r3, #0
 8105cac:	d006      	beq.n	8105cbc <HAL_ETH_IRQHandler+0x1f4>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8105cae:	4b06      	ldr	r3, [pc, #24]	; (8105cc8 <HAL_ETH_IRQHandler+0x200>)
 8105cb0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8105cb4:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 8105cb6:	6878      	ldr	r0, [r7, #4]
 8105cb8:	f000 f83a 	bl	8105d30 <HAL_ETH_WakeUpCallback>
}
 8105cbc:	bf00      	nop
 8105cbe:	3708      	adds	r7, #8
 8105cc0:	46bd      	mov	sp, r7
 8105cc2:	bd80      	pop	{r7, pc}
 8105cc4:	58000080 	.word	0x58000080
 8105cc8:	580000c0 	.word	0x580000c0

08105ccc <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8105ccc:	b480      	push	{r7}
 8105cce:	b083      	sub	sp, #12
 8105cd0:	af00      	add	r7, sp, #0
 8105cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8105cd4:	bf00      	nop
 8105cd6:	370c      	adds	r7, #12
 8105cd8:	46bd      	mov	sp, r7
 8105cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105cde:	4770      	bx	lr

08105ce0 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 8105ce0:	b480      	push	{r7}
 8105ce2:	b083      	sub	sp, #12
 8105ce4:	af00      	add	r7, sp, #0
 8105ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 8105ce8:	bf00      	nop
 8105cea:	370c      	adds	r7, #12
 8105cec:	46bd      	mov	sp, r7
 8105cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105cf2:	4770      	bx	lr

08105cf4 <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 8105cf4:	b480      	push	{r7}
 8105cf6:	b083      	sub	sp, #12
 8105cf8:	af00      	add	r7, sp, #0
 8105cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 8105cfc:	bf00      	nop
 8105cfe:	370c      	adds	r7, #12
 8105d00:	46bd      	mov	sp, r7
 8105d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105d06:	4770      	bx	lr

08105d08 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8105d08:	b480      	push	{r7}
 8105d0a:	b083      	sub	sp, #12
 8105d0c:	af00      	add	r7, sp, #0
 8105d0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8105d10:	bf00      	nop
 8105d12:	370c      	adds	r7, #12
 8105d14:	46bd      	mov	sp, r7
 8105d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105d1a:	4770      	bx	lr

08105d1c <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8105d1c:	b480      	push	{r7}
 8105d1e:	b083      	sub	sp, #12
 8105d20:	af00      	add	r7, sp, #0
 8105d22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8105d24:	bf00      	nop
 8105d26:	370c      	adds	r7, #12
 8105d28:	46bd      	mov	sp, r7
 8105d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105d2e:	4770      	bx	lr

08105d30 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8105d30:	b480      	push	{r7}
 8105d32:	b083      	sub	sp, #12
 8105d34:	af00      	add	r7, sp, #0
 8105d36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8105d38:	bf00      	nop
 8105d3a:	370c      	adds	r7, #12
 8105d3c:	46bd      	mov	sp, r7
 8105d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105d42:	4770      	bx	lr

08105d44 <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 8105d44:	b580      	push	{r7, lr}
 8105d46:	b086      	sub	sp, #24
 8105d48:	af00      	add	r7, sp, #0
 8105d4a:	60f8      	str	r0, [r7, #12]
 8105d4c:	60b9      	str	r1, [r7, #8]
 8105d4e:	607a      	str	r2, [r7, #4]
 8105d50:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8105d52:	68fb      	ldr	r3, [r7, #12]
 8105d54:	681b      	ldr	r3, [r3, #0]
 8105d56:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8105d5a:	f003 0301 	and.w	r3, r3, #1
 8105d5e:	2b00      	cmp	r3, #0
 8105d60:	d001      	beq.n	8105d66 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8105d62:	2301      	movs	r3, #1
 8105d64:	e03e      	b.n	8105de4 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8105d66:	68fb      	ldr	r3, [r7, #12]
 8105d68:	681b      	ldr	r3, [r3, #0]
 8105d6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8105d6e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8105d70:	697b      	ldr	r3, [r7, #20]
 8105d72:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8105d76:	68bb      	ldr	r3, [r7, #8]
 8105d78:	055b      	lsls	r3, r3, #21
 8105d7a:	4313      	orrs	r3, r2
 8105d7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8105d7e:	697b      	ldr	r3, [r7, #20]
 8105d80:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8105d84:	687b      	ldr	r3, [r7, #4]
 8105d86:	041b      	lsls	r3, r3, #16
 8105d88:	4313      	orrs	r3, r2
 8105d8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8105d8c:	697b      	ldr	r3, [r7, #20]
 8105d8e:	f043 030c 	orr.w	r3, r3, #12
 8105d92:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8105d94:	697b      	ldr	r3, [r7, #20]
 8105d96:	f043 0301 	orr.w	r3, r3, #1
 8105d9a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8105d9c:	68fb      	ldr	r3, [r7, #12]
 8105d9e:	681b      	ldr	r3, [r3, #0]
 8105da0:	697a      	ldr	r2, [r7, #20]
 8105da2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8105da6:	f7fb fb93 	bl	81014d0 <HAL_GetTick>
 8105daa:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8105dac:	e009      	b.n	8105dc2 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8105dae:	f7fb fb8f 	bl	81014d0 <HAL_GetTick>
 8105db2:	4602      	mov	r2, r0
 8105db4:	693b      	ldr	r3, [r7, #16]
 8105db6:	1ad3      	subs	r3, r2, r3
 8105db8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8105dbc:	d901      	bls.n	8105dc2 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8105dbe:	2301      	movs	r3, #1
 8105dc0:	e010      	b.n	8105de4 <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8105dc2:	68fb      	ldr	r3, [r7, #12]
 8105dc4:	681b      	ldr	r3, [r3, #0]
 8105dc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8105dca:	f003 0301 	and.w	r3, r3, #1
 8105dce:	2b00      	cmp	r3, #0
 8105dd0:	d1ed      	bne.n	8105dae <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8105dd2:	68fb      	ldr	r3, [r7, #12]
 8105dd4:	681b      	ldr	r3, [r3, #0]
 8105dd6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8105dda:	b29b      	uxth	r3, r3
 8105ddc:	461a      	mov	r2, r3
 8105dde:	683b      	ldr	r3, [r7, #0]
 8105de0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8105de2:	2300      	movs	r3, #0
}
 8105de4:	4618      	mov	r0, r3
 8105de6:	3718      	adds	r7, #24
 8105de8:	46bd      	mov	sp, r7
 8105dea:	bd80      	pop	{r7, pc}

08105dec <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 8105dec:	b580      	push	{r7, lr}
 8105dee:	b086      	sub	sp, #24
 8105df0:	af00      	add	r7, sp, #0
 8105df2:	60f8      	str	r0, [r7, #12]
 8105df4:	60b9      	str	r1, [r7, #8]
 8105df6:	607a      	str	r2, [r7, #4]
 8105df8:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8105dfa:	68fb      	ldr	r3, [r7, #12]
 8105dfc:	681b      	ldr	r3, [r3, #0]
 8105dfe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8105e02:	f003 0301 	and.w	r3, r3, #1
 8105e06:	2b00      	cmp	r3, #0
 8105e08:	d001      	beq.n	8105e0e <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8105e0a:	2301      	movs	r3, #1
 8105e0c:	e03c      	b.n	8105e88 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8105e0e:	68fb      	ldr	r3, [r7, #12]
 8105e10:	681b      	ldr	r3, [r3, #0]
 8105e12:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8105e16:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8105e18:	697b      	ldr	r3, [r7, #20]
 8105e1a:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8105e1e:	68bb      	ldr	r3, [r7, #8]
 8105e20:	055b      	lsls	r3, r3, #21
 8105e22:	4313      	orrs	r3, r2
 8105e24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8105e26:	697b      	ldr	r3, [r7, #20]
 8105e28:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8105e2c:	687b      	ldr	r3, [r7, #4]
 8105e2e:	041b      	lsls	r3, r3, #16
 8105e30:	4313      	orrs	r3, r2
 8105e32:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8105e34:	697b      	ldr	r3, [r7, #20]
 8105e36:	f023 030c 	bic.w	r3, r3, #12
 8105e3a:	f043 0304 	orr.w	r3, r3, #4
 8105e3e:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8105e40:	697b      	ldr	r3, [r7, #20]
 8105e42:	f043 0301 	orr.w	r3, r3, #1
 8105e46:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8105e48:	683b      	ldr	r3, [r7, #0]
 8105e4a:	b29a      	uxth	r2, r3
 8105e4c:	4b10      	ldr	r3, [pc, #64]	; (8105e90 <HAL_ETH_WritePHYRegister+0xa4>)
 8105e4e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8105e52:	4a0f      	ldr	r2, [pc, #60]	; (8105e90 <HAL_ETH_WritePHYRegister+0xa4>)
 8105e54:	697b      	ldr	r3, [r7, #20]
 8105e56:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8105e5a:	f7fb fb39 	bl	81014d0 <HAL_GetTick>
 8105e5e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8105e60:	e009      	b.n	8105e76 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8105e62:	f7fb fb35 	bl	81014d0 <HAL_GetTick>
 8105e66:	4602      	mov	r2, r0
 8105e68:	693b      	ldr	r3, [r7, #16]
 8105e6a:	1ad3      	subs	r3, r2, r3
 8105e6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8105e70:	d901      	bls.n	8105e76 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8105e72:	2301      	movs	r3, #1
 8105e74:	e008      	b.n	8105e88 <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8105e76:	68fb      	ldr	r3, [r7, #12]
 8105e78:	681b      	ldr	r3, [r3, #0]
 8105e7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8105e7e:	f003 0301 	and.w	r3, r3, #1
 8105e82:	2b00      	cmp	r3, #0
 8105e84:	d1ed      	bne.n	8105e62 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8105e86:	2300      	movs	r3, #0
}
 8105e88:	4618      	mov	r0, r3
 8105e8a:	3718      	adds	r7, #24
 8105e8c:	46bd      	mov	sp, r7
 8105e8e:	bd80      	pop	{r7, pc}
 8105e90:	40028000 	.word	0x40028000

08105e94 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8105e94:	b480      	push	{r7}
 8105e96:	b083      	sub	sp, #12
 8105e98:	af00      	add	r7, sp, #0
 8105e9a:	6078      	str	r0, [r7, #4]
 8105e9c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8105e9e:	683b      	ldr	r3, [r7, #0]
 8105ea0:	2b00      	cmp	r3, #0
 8105ea2:	d101      	bne.n	8105ea8 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8105ea4:	2301      	movs	r3, #1
 8105ea6:	e1c3      	b.n	8106230 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8105ea8:	687b      	ldr	r3, [r7, #4]
 8105eaa:	681b      	ldr	r3, [r3, #0]
 8105eac:	681b      	ldr	r3, [r3, #0]
 8105eae:	f003 020c 	and.w	r2, r3, #12
 8105eb2:	683b      	ldr	r3, [r7, #0]
 8105eb4:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 8105eb6:	687b      	ldr	r3, [r7, #4]
 8105eb8:	681b      	ldr	r3, [r3, #0]
 8105eba:	681b      	ldr	r3, [r3, #0]
 8105ebc:	f003 0310 	and.w	r3, r3, #16
 8105ec0:	2b00      	cmp	r3, #0
 8105ec2:	bf14      	ite	ne
 8105ec4:	2301      	movne	r3, #1
 8105ec6:	2300      	moveq	r3, #0
 8105ec8:	b2db      	uxtb	r3, r3
 8105eca:	461a      	mov	r2, r3
 8105ecc:	683b      	ldr	r3, [r7, #0]
 8105ece:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8105ed2:	687b      	ldr	r3, [r7, #4]
 8105ed4:	681b      	ldr	r3, [r3, #0]
 8105ed6:	681b      	ldr	r3, [r3, #0]
 8105ed8:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8105edc:	683b      	ldr	r3, [r7, #0]
 8105ede:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8105ee0:	687b      	ldr	r3, [r7, #4]
 8105ee2:	681b      	ldr	r3, [r3, #0]
 8105ee4:	681b      	ldr	r3, [r3, #0]
 8105ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105eea:	2b00      	cmp	r3, #0
 8105eec:	bf0c      	ite	eq
 8105eee:	2301      	moveq	r3, #1
 8105ef0:	2300      	movne	r3, #0
 8105ef2:	b2db      	uxtb	r3, r3
 8105ef4:	461a      	mov	r2, r3
 8105ef6:	683b      	ldr	r3, [r7, #0]
 8105ef8:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8105efc:	687b      	ldr	r3, [r7, #4]
 8105efe:	681b      	ldr	r3, [r3, #0]
 8105f00:	681b      	ldr	r3, [r3, #0]
 8105f02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8105f06:	2b00      	cmp	r3, #0
 8105f08:	bf14      	ite	ne
 8105f0a:	2301      	movne	r3, #1
 8105f0c:	2300      	moveq	r3, #0
 8105f0e:	b2db      	uxtb	r3, r3
 8105f10:	461a      	mov	r2, r3
 8105f12:	683b      	ldr	r3, [r7, #0]
 8105f14:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8105f16:	687b      	ldr	r3, [r7, #4]
 8105f18:	681b      	ldr	r3, [r3, #0]
 8105f1a:	681b      	ldr	r3, [r3, #0]
 8105f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8105f20:	2b00      	cmp	r3, #0
 8105f22:	bf0c      	ite	eq
 8105f24:	2301      	moveq	r3, #1
 8105f26:	2300      	movne	r3, #0
 8105f28:	b2db      	uxtb	r3, r3
 8105f2a:	461a      	mov	r2, r3
 8105f2c:	683b      	ldr	r3, [r7, #0]
 8105f2e:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8105f30:	687b      	ldr	r3, [r7, #4]
 8105f32:	681b      	ldr	r3, [r3, #0]
 8105f34:	681b      	ldr	r3, [r3, #0]
 8105f36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8105f3a:	2b00      	cmp	r3, #0
 8105f3c:	bf14      	ite	ne
 8105f3e:	2301      	movne	r3, #1
 8105f40:	2300      	moveq	r3, #0
 8105f42:	b2db      	uxtb	r3, r3
 8105f44:	461a      	mov	r2, r3
 8105f46:	683b      	ldr	r3, [r7, #0]
 8105f48:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8105f4a:	687b      	ldr	r3, [r7, #4]
 8105f4c:	681b      	ldr	r3, [r3, #0]
 8105f4e:	681b      	ldr	r3, [r3, #0]
 8105f50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8105f54:	2b00      	cmp	r3, #0
 8105f56:	bf14      	ite	ne
 8105f58:	2301      	movne	r3, #1
 8105f5a:	2300      	moveq	r3, #0
 8105f5c:	b2db      	uxtb	r3, r3
 8105f5e:	461a      	mov	r2, r3
 8105f60:	683b      	ldr	r3, [r7, #0]
 8105f62:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8105f64:	687b      	ldr	r3, [r7, #4]
 8105f66:	681b      	ldr	r3, [r3, #0]
 8105f68:	681b      	ldr	r3, [r3, #0]
 8105f6a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8105f6e:	683b      	ldr	r3, [r7, #0]
 8105f70:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8105f72:	687b      	ldr	r3, [r7, #4]
 8105f74:	681b      	ldr	r3, [r3, #0]
 8105f76:	681b      	ldr	r3, [r3, #0]
 8105f78:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8105f7c:	683b      	ldr	r3, [r7, #0]
 8105f7e:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8105f80:	687b      	ldr	r3, [r7, #4]
 8105f82:	681b      	ldr	r3, [r3, #0]
 8105f84:	681b      	ldr	r3, [r3, #0]
 8105f86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8105f8a:	2b00      	cmp	r3, #0
 8105f8c:	bf14      	ite	ne
 8105f8e:	2301      	movne	r3, #1
 8105f90:	2300      	moveq	r3, #0
 8105f92:	b2db      	uxtb	r3, r3
 8105f94:	461a      	mov	r2, r3
 8105f96:	683b      	ldr	r3, [r7, #0]
 8105f98:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 8105f9a:	687b      	ldr	r3, [r7, #4]
 8105f9c:	681b      	ldr	r3, [r3, #0]
 8105f9e:	681b      	ldr	r3, [r3, #0]
 8105fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105fa4:	2b00      	cmp	r3, #0
 8105fa6:	bf0c      	ite	eq
 8105fa8:	2301      	moveq	r3, #1
 8105faa:	2300      	movne	r3, #0
 8105fac:	b2db      	uxtb	r3, r3
 8105fae:	461a      	mov	r2, r3
 8105fb0:	683b      	ldr	r3, [r7, #0]
 8105fb2:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 8105fb4:	687b      	ldr	r3, [r7, #4]
 8105fb6:	681b      	ldr	r3, [r3, #0]
 8105fb8:	681b      	ldr	r3, [r3, #0]
 8105fba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8105fbe:	2b00      	cmp	r3, #0
 8105fc0:	bf0c      	ite	eq
 8105fc2:	2301      	moveq	r3, #1
 8105fc4:	2300      	movne	r3, #0
 8105fc6:	b2db      	uxtb	r3, r3
 8105fc8:	461a      	mov	r2, r3
 8105fca:	683b      	ldr	r3, [r7, #0]
 8105fcc:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8105fce:	687b      	ldr	r3, [r7, #4]
 8105fd0:	681b      	ldr	r3, [r3, #0]
 8105fd2:	681b      	ldr	r3, [r3, #0]
 8105fd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8105fd8:	2b00      	cmp	r3, #0
 8105fda:	bf14      	ite	ne
 8105fdc:	2301      	movne	r3, #1
 8105fde:	2300      	moveq	r3, #0
 8105fe0:	b2db      	uxtb	r3, r3
 8105fe2:	461a      	mov	r2, r3
 8105fe4:	683b      	ldr	r3, [r7, #0]
 8105fe6:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8105fe8:	687b      	ldr	r3, [r7, #4]
 8105fea:	681b      	ldr	r3, [r3, #0]
 8105fec:	681b      	ldr	r3, [r3, #0]
 8105fee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8105ff2:	2b00      	cmp	r3, #0
 8105ff4:	bf14      	ite	ne
 8105ff6:	2301      	movne	r3, #1
 8105ff8:	2300      	moveq	r3, #0
 8105ffa:	b2db      	uxtb	r3, r3
 8105ffc:	461a      	mov	r2, r3
 8105ffe:	683b      	ldr	r3, [r7, #0]
 8106000:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8106002:	687b      	ldr	r3, [r7, #4]
 8106004:	681b      	ldr	r3, [r3, #0]
 8106006:	681b      	ldr	r3, [r3, #0]
 8106008:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810600c:	2b00      	cmp	r3, #0
 810600e:	bf14      	ite	ne
 8106010:	2301      	movne	r3, #1
 8106012:	2300      	moveq	r3, #0
 8106014:	b2db      	uxtb	r3, r3
 8106016:	461a      	mov	r2, r3
 8106018:	683b      	ldr	r3, [r7, #0]
 810601a:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 810601c:	687b      	ldr	r3, [r7, #4]
 810601e:	681b      	ldr	r3, [r3, #0]
 8106020:	681b      	ldr	r3, [r3, #0]
 8106022:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8106026:	2b00      	cmp	r3, #0
 8106028:	bf14      	ite	ne
 810602a:	2301      	movne	r3, #1
 810602c:	2300      	moveq	r3, #0
 810602e:	b2db      	uxtb	r3, r3
 8106030:	461a      	mov	r2, r3
 8106032:	683b      	ldr	r3, [r7, #0]
 8106034:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8106036:	687b      	ldr	r3, [r7, #4]
 8106038:	681b      	ldr	r3, [r3, #0]
 810603a:	681b      	ldr	r3, [r3, #0]
 810603c:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8106040:	683b      	ldr	r3, [r7, #0]
 8106042:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8106044:	687b      	ldr	r3, [r7, #4]
 8106046:	681b      	ldr	r3, [r3, #0]
 8106048:	681b      	ldr	r3, [r3, #0]
 810604a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810604e:	2b00      	cmp	r3, #0
 8106050:	bf14      	ite	ne
 8106052:	2301      	movne	r3, #1
 8106054:	2300      	moveq	r3, #0
 8106056:	b2db      	uxtb	r3, r3
 8106058:	461a      	mov	r2, r3
 810605a:	683b      	ldr	r3, [r7, #0]
 810605c:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 810605e:	687b      	ldr	r3, [r7, #4]
 8106060:	681b      	ldr	r3, [r3, #0]
 8106062:	681b      	ldr	r3, [r3, #0]
 8106064:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8106068:	683b      	ldr	r3, [r7, #0]
 810606a:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 810606c:	687b      	ldr	r3, [r7, #4]
 810606e:	681b      	ldr	r3, [r3, #0]
 8106070:	685b      	ldr	r3, [r3, #4]
 8106072:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8106076:	683b      	ldr	r3, [r7, #0]
 8106078:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 810607a:	687b      	ldr	r3, [r7, #4]
 810607c:	681b      	ldr	r3, [r3, #0]
 810607e:	685b      	ldr	r3, [r3, #4]
 8106080:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8106084:	2b00      	cmp	r3, #0
 8106086:	bf0c      	ite	eq
 8106088:	2301      	moveq	r3, #1
 810608a:	2300      	movne	r3, #0
 810608c:	b2db      	uxtb	r3, r3
 810608e:	461a      	mov	r2, r3
 8106090:	683b      	ldr	r3, [r7, #0]
 8106092:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8106096:	687b      	ldr	r3, [r7, #4]
 8106098:	681b      	ldr	r3, [r3, #0]
 810609a:	685b      	ldr	r3, [r3, #4]
 810609c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81060a0:	2b00      	cmp	r3, #0
 81060a2:	bf14      	ite	ne
 81060a4:	2301      	movne	r3, #1
 81060a6:	2300      	moveq	r3, #0
 81060a8:	b2db      	uxtb	r3, r3
 81060aa:	461a      	mov	r2, r3
 81060ac:	683b      	ldr	r3, [r7, #0]
 81060ae:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 81060b2:	687b      	ldr	r3, [r7, #4]
 81060b4:	681b      	ldr	r3, [r3, #0]
 81060b6:	685b      	ldr	r3, [r3, #4]
 81060b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81060bc:	2b00      	cmp	r3, #0
 81060be:	bf14      	ite	ne
 81060c0:	2301      	movne	r3, #1
 81060c2:	2300      	moveq	r3, #0
 81060c4:	b2db      	uxtb	r3, r3
 81060c6:	461a      	mov	r2, r3
 81060c8:	683b      	ldr	r3, [r7, #0]
 81060ca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 81060ce:	687b      	ldr	r3, [r7, #4]
 81060d0:	681b      	ldr	r3, [r3, #0]
 81060d2:	685b      	ldr	r3, [r3, #4]
 81060d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81060d8:	2b00      	cmp	r3, #0
 81060da:	bf14      	ite	ne
 81060dc:	2301      	movne	r3, #1
 81060de:	2300      	moveq	r3, #0
 81060e0:	b2db      	uxtb	r3, r3
 81060e2:	461a      	mov	r2, r3
 81060e4:	683b      	ldr	r3, [r7, #0]
 81060e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 81060ea:	687b      	ldr	r3, [r7, #4]
 81060ec:	681b      	ldr	r3, [r3, #0]
 81060ee:	685b      	ldr	r3, [r3, #4]
 81060f0:	0e5b      	lsrs	r3, r3, #25
 81060f2:	f003 021f 	and.w	r2, r3, #31
 81060f6:	683b      	ldr	r3, [r7, #0]
 81060f8:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 81060fa:	687b      	ldr	r3, [r7, #4]
 81060fc:	681b      	ldr	r3, [r3, #0]
 81060fe:	68db      	ldr	r3, [r3, #12]
 8106100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106104:	2b00      	cmp	r3, #0
 8106106:	bf14      	ite	ne
 8106108:	2301      	movne	r3, #1
 810610a:	2300      	moveq	r3, #0
 810610c:	b2db      	uxtb	r3, r3
 810610e:	461a      	mov	r2, r3
 8106110:	683b      	ldr	r3, [r7, #0]
 8106112:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8106116:	687b      	ldr	r3, [r7, #4]
 8106118:	681b      	ldr	r3, [r3, #0]
 810611a:	68db      	ldr	r3, [r3, #12]
 810611c:	f003 020f 	and.w	r2, r3, #15
 8106120:	683b      	ldr	r3, [r7, #0]
 8106122:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8106124:	687b      	ldr	r3, [r7, #4]
 8106126:	681b      	ldr	r3, [r3, #0]
 8106128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810612a:	f003 0302 	and.w	r3, r3, #2
 810612e:	2b00      	cmp	r3, #0
 8106130:	bf14      	ite	ne
 8106132:	2301      	movne	r3, #1
 8106134:	2300      	moveq	r3, #0
 8106136:	b2db      	uxtb	r3, r3
 8106138:	461a      	mov	r2, r3
 810613a:	683b      	ldr	r3, [r7, #0]
 810613c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8106140:	687b      	ldr	r3, [r7, #4]
 8106142:	681b      	ldr	r3, [r3, #0]
 8106144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810614a:	2b00      	cmp	r3, #0
 810614c:	bf0c      	ite	eq
 810614e:	2301      	moveq	r3, #1
 8106150:	2300      	movne	r3, #0
 8106152:	b2db      	uxtb	r3, r3
 8106154:	461a      	mov	r2, r3
 8106156:	683b      	ldr	r3, [r7, #0]
 8106158:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 810615c:	687b      	ldr	r3, [r7, #4]
 810615e:	681b      	ldr	r3, [r3, #0]
 8106160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106162:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8106166:	683b      	ldr	r3, [r7, #0]
 8106168:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 810616a:	687b      	ldr	r3, [r7, #4]
 810616c:	681b      	ldr	r3, [r3, #0]
 810616e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106170:	0c1b      	lsrs	r3, r3, #16
 8106172:	b29a      	uxth	r2, r3
 8106174:	683b      	ldr	r3, [r7, #0]
 8106176:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8106178:	687b      	ldr	r3, [r7, #4]
 810617a:	681b      	ldr	r3, [r3, #0]
 810617c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8106180:	f003 0301 	and.w	r3, r3, #1
 8106184:	2b00      	cmp	r3, #0
 8106186:	bf14      	ite	ne
 8106188:	2301      	movne	r3, #1
 810618a:	2300      	moveq	r3, #0
 810618c:	b2db      	uxtb	r3, r3
 810618e:	461a      	mov	r2, r3
 8106190:	683b      	ldr	r3, [r7, #0]
 8106192:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 8106196:	687b      	ldr	r3, [r7, #4]
 8106198:	681b      	ldr	r3, [r3, #0]
 810619a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810619e:	f003 0302 	and.w	r3, r3, #2
 81061a2:	2b00      	cmp	r3, #0
 81061a4:	bf14      	ite	ne
 81061a6:	2301      	movne	r3, #1
 81061a8:	2300      	moveq	r3, #0
 81061aa:	b2db      	uxtb	r3, r3
 81061ac:	461a      	mov	r2, r3
 81061ae:	683b      	ldr	r3, [r7, #0]
 81061b0:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 81061b4:	687b      	ldr	r3, [r7, #4]
 81061b6:	681b      	ldr	r3, [r3, #0]
 81061b8:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 81061bc:	f003 0272 	and.w	r2, r3, #114	; 0x72
 81061c0:	683b      	ldr	r3, [r7, #0]
 81061c2:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 81061c4:	687b      	ldr	r3, [r7, #4]
 81061c6:	681b      	ldr	r3, [r3, #0]
 81061c8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 81061cc:	f003 0223 	and.w	r2, r3, #35	; 0x23
 81061d0:	683b      	ldr	r3, [r7, #0]
 81061d2:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 81061d4:	687b      	ldr	r3, [r7, #4]
 81061d6:	681b      	ldr	r3, [r3, #0]
 81061d8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 81061dc:	f003 0308 	and.w	r3, r3, #8
 81061e0:	2b00      	cmp	r3, #0
 81061e2:	bf14      	ite	ne
 81061e4:	2301      	movne	r3, #1
 81061e6:	2300      	moveq	r3, #0
 81061e8:	b2db      	uxtb	r3, r3
 81061ea:	461a      	mov	r2, r3
 81061ec:	683b      	ldr	r3, [r7, #0]
 81061ee:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 81061f2:	687b      	ldr	r3, [r7, #4]
 81061f4:	681b      	ldr	r3, [r3, #0]
 81061f6:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 81061fa:	f003 0310 	and.w	r3, r3, #16
 81061fe:	2b00      	cmp	r3, #0
 8106200:	bf14      	ite	ne
 8106202:	2301      	movne	r3, #1
 8106204:	2300      	moveq	r3, #0
 8106206:	b2db      	uxtb	r3, r3
 8106208:	461a      	mov	r2, r3
 810620a:	683b      	ldr	r3, [r7, #0]
 810620c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8106210:	687b      	ldr	r3, [r7, #4]
 8106212:	681b      	ldr	r3, [r3, #0]
 8106214:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8106218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810621c:	2b00      	cmp	r3, #0
 810621e:	bf0c      	ite	eq
 8106220:	2301      	moveq	r3, #1
 8106222:	2300      	movne	r3, #0
 8106224:	b2db      	uxtb	r3, r3
 8106226:	461a      	mov	r2, r3
 8106228:	683b      	ldr	r3, [r7, #0]
 810622a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 810622e:	2300      	movs	r3, #0
}
 8106230:	4618      	mov	r0, r3
 8106232:	370c      	adds	r7, #12
 8106234:	46bd      	mov	sp, r7
 8106236:	f85d 7b04 	ldr.w	r7, [sp], #4
 810623a:	4770      	bx	lr

0810623c <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 810623c:	b580      	push	{r7, lr}
 810623e:	b082      	sub	sp, #8
 8106240:	af00      	add	r7, sp, #0
 8106242:	6078      	str	r0, [r7, #4]
 8106244:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 8106246:	683b      	ldr	r3, [r7, #0]
 8106248:	2b00      	cmp	r3, #0
 810624a:	d101      	bne.n	8106250 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 810624c:	2301      	movs	r3, #1
 810624e:	e00a      	b.n	8106266 <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8106250:	687b      	ldr	r3, [r7, #4]
 8106252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106254:	2b10      	cmp	r3, #16
 8106256:	d105      	bne.n	8106264 <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 8106258:	6839      	ldr	r1, [r7, #0]
 810625a:	6878      	ldr	r0, [r7, #4]
 810625c:	f000 f860 	bl	8106320 <ETH_SetMACConfig>

    return HAL_OK;
 8106260:	2300      	movs	r3, #0
 8106262:	e000      	b.n	8106266 <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8106264:	2301      	movs	r3, #1
  }
}
 8106266:	4618      	mov	r0, r3
 8106268:	3708      	adds	r7, #8
 810626a:	46bd      	mov	sp, r7
 810626c:	bd80      	pop	{r7, pc}
	...

08106270 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8106270:	b580      	push	{r7, lr}
 8106272:	b084      	sub	sp, #16
 8106274:	af00      	add	r7, sp, #0
 8106276:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8106278:	687b      	ldr	r3, [r7, #4]
 810627a:	681b      	ldr	r3, [r3, #0]
 810627c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8106280:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8106282:	68fb      	ldr	r3, [r7, #12]
 8106284:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8106288:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 810628a:	f001 fd2b 	bl	8107ce4 <HAL_RCC_GetHCLKFreq>
 810628e:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8106290:	68bb      	ldr	r3, [r7, #8]
 8106292:	4a1e      	ldr	r2, [pc, #120]	; (810630c <HAL_ETH_SetMDIOClockRange+0x9c>)
 8106294:	4293      	cmp	r3, r2
 8106296:	d908      	bls.n	81062aa <HAL_ETH_SetMDIOClockRange+0x3a>
 8106298:	68bb      	ldr	r3, [r7, #8]
 810629a:	4a1d      	ldr	r2, [pc, #116]	; (8106310 <HAL_ETH_SetMDIOClockRange+0xa0>)
 810629c:	4293      	cmp	r3, r2
 810629e:	d804      	bhi.n	81062aa <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 81062a0:	68fb      	ldr	r3, [r7, #12]
 81062a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 81062a6:	60fb      	str	r3, [r7, #12]
 81062a8:	e027      	b.n	81062fa <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 81062aa:	68bb      	ldr	r3, [r7, #8]
 81062ac:	4a18      	ldr	r2, [pc, #96]	; (8106310 <HAL_ETH_SetMDIOClockRange+0xa0>)
 81062ae:	4293      	cmp	r3, r2
 81062b0:	d908      	bls.n	81062c4 <HAL_ETH_SetMDIOClockRange+0x54>
 81062b2:	68bb      	ldr	r3, [r7, #8]
 81062b4:	4a17      	ldr	r2, [pc, #92]	; (8106314 <HAL_ETH_SetMDIOClockRange+0xa4>)
 81062b6:	4293      	cmp	r3, r2
 81062b8:	d204      	bcs.n	81062c4 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 81062ba:	68fb      	ldr	r3, [r7, #12]
 81062bc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 81062c0:	60fb      	str	r3, [r7, #12]
 81062c2:	e01a      	b.n	81062fa <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 81062c4:	68bb      	ldr	r3, [r7, #8]
 81062c6:	4a13      	ldr	r2, [pc, #76]	; (8106314 <HAL_ETH_SetMDIOClockRange+0xa4>)
 81062c8:	4293      	cmp	r3, r2
 81062ca:	d303      	bcc.n	81062d4 <HAL_ETH_SetMDIOClockRange+0x64>
 81062cc:	68bb      	ldr	r3, [r7, #8]
 81062ce:	4a12      	ldr	r2, [pc, #72]	; (8106318 <HAL_ETH_SetMDIOClockRange+0xa8>)
 81062d0:	4293      	cmp	r3, r2
 81062d2:	d911      	bls.n	81062f8 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 81062d4:	68bb      	ldr	r3, [r7, #8]
 81062d6:	4a10      	ldr	r2, [pc, #64]	; (8106318 <HAL_ETH_SetMDIOClockRange+0xa8>)
 81062d8:	4293      	cmp	r3, r2
 81062da:	d908      	bls.n	81062ee <HAL_ETH_SetMDIOClockRange+0x7e>
 81062dc:	68bb      	ldr	r3, [r7, #8]
 81062de:	4a0f      	ldr	r2, [pc, #60]	; (810631c <HAL_ETH_SetMDIOClockRange+0xac>)
 81062e0:	4293      	cmp	r3, r2
 81062e2:	d804      	bhi.n	81062ee <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 81062e4:	68fb      	ldr	r3, [r7, #12]
 81062e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81062ea:	60fb      	str	r3, [r7, #12]
 81062ec:	e005      	b.n	81062fa <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 81062ee:	68fb      	ldr	r3, [r7, #12]
 81062f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 81062f4:	60fb      	str	r3, [r7, #12]
 81062f6:	e000      	b.n	81062fa <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 81062f8:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 81062fa:	687b      	ldr	r3, [r7, #4]
 81062fc:	681b      	ldr	r3, [r3, #0]
 81062fe:	68fa      	ldr	r2, [r7, #12]
 8106300:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8106304:	bf00      	nop
 8106306:	3710      	adds	r7, #16
 8106308:	46bd      	mov	sp, r7
 810630a:	bd80      	pop	{r7, pc}
 810630c:	01312cff 	.word	0x01312cff
 8106310:	02160ebf 	.word	0x02160ebf
 8106314:	03938700 	.word	0x03938700
 8106318:	05f5e0ff 	.word	0x05f5e0ff
 810631c:	08f0d17f 	.word	0x08f0d17f

08106320 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8106320:	b480      	push	{r7}
 8106322:	b085      	sub	sp, #20
 8106324:	af00      	add	r7, sp, #0
 8106326:	6078      	str	r0, [r7, #4]
 8106328:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 810632a:	683b      	ldr	r3, [r7, #0]
 810632c:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 810632e:	683b      	ldr	r3, [r7, #0]
 8106330:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8106332:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8106334:	683b      	ldr	r3, [r7, #0]
 8106336:	791b      	ldrb	r3, [r3, #4]
 8106338:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 810633a:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 810633c:	683b      	ldr	r3, [r7, #0]
 810633e:	7b1b      	ldrb	r3, [r3, #12]
 8106340:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8106342:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8106344:	683b      	ldr	r3, [r7, #0]
 8106346:	7b5b      	ldrb	r3, [r3, #13]
 8106348:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 810634a:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 810634c:	683b      	ldr	r3, [r7, #0]
 810634e:	7b9b      	ldrb	r3, [r3, #14]
 8106350:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8106352:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8106354:	683b      	ldr	r3, [r7, #0]
 8106356:	7bdb      	ldrb	r3, [r3, #15]
 8106358:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 810635a:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 810635c:	683a      	ldr	r2, [r7, #0]
 810635e:	7c12      	ldrb	r2, [r2, #16]
 8106360:	2a00      	cmp	r2, #0
 8106362:	d102      	bne.n	810636a <ETH_SetMACConfig+0x4a>
 8106364:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8106368:	e000      	b.n	810636c <ETH_SetMACConfig+0x4c>
 810636a:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 810636c:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 810636e:	683a      	ldr	r2, [r7, #0]
 8106370:	7c52      	ldrb	r2, [r2, #17]
 8106372:	2a00      	cmp	r2, #0
 8106374:	d102      	bne.n	810637c <ETH_SetMACConfig+0x5c>
 8106376:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 810637a:	e000      	b.n	810637e <ETH_SetMACConfig+0x5e>
 810637c:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 810637e:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8106380:	683b      	ldr	r3, [r7, #0]
 8106382:	7c9b      	ldrb	r3, [r3, #18]
 8106384:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8106386:	431a      	orrs	r2, r3
                                macconf->Speed |
 8106388:	683b      	ldr	r3, [r7, #0]
 810638a:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 810638c:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 810638e:	683b      	ldr	r3, [r7, #0]
 8106390:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8106392:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8106394:	683b      	ldr	r3, [r7, #0]
 8106396:	7f1b      	ldrb	r3, [r3, #28]
 8106398:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 810639a:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 810639c:	683b      	ldr	r3, [r7, #0]
 810639e:	7f5b      	ldrb	r3, [r3, #29]
 81063a0:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 81063a2:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 81063a4:	683a      	ldr	r2, [r7, #0]
 81063a6:	7f92      	ldrb	r2, [r2, #30]
 81063a8:	2a00      	cmp	r2, #0
 81063aa:	d102      	bne.n	81063b2 <ETH_SetMACConfig+0x92>
 81063ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81063b0:	e000      	b.n	81063b4 <ETH_SetMACConfig+0x94>
 81063b2:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 81063b4:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 81063b6:	683b      	ldr	r3, [r7, #0]
 81063b8:	7fdb      	ldrb	r3, [r3, #31]
 81063ba:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 81063bc:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 81063be:	683a      	ldr	r2, [r7, #0]
 81063c0:	f892 2020 	ldrb.w	r2, [r2, #32]
 81063c4:	2a00      	cmp	r2, #0
 81063c6:	d102      	bne.n	81063ce <ETH_SetMACConfig+0xae>
 81063c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 81063cc:	e000      	b.n	81063d0 <ETH_SetMACConfig+0xb0>
 81063ce:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 81063d0:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 81063d2:	683b      	ldr	r3, [r7, #0]
 81063d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 81063d6:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 81063d8:	683b      	ldr	r3, [r7, #0]
 81063da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81063de:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 81063e0:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 81063e2:	683b      	ldr	r3, [r7, #0]
 81063e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 81063e6:	4313      	orrs	r3, r2
 81063e8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 81063ea:	687b      	ldr	r3, [r7, #4]
 81063ec:	681b      	ldr	r3, [r3, #0]
 81063ee:	681a      	ldr	r2, [r3, #0]
 81063f0:	4b57      	ldr	r3, [pc, #348]	; (8106550 <ETH_SetMACConfig+0x230>)
 81063f2:	4013      	ands	r3, r2
 81063f4:	687a      	ldr	r2, [r7, #4]
 81063f6:	6812      	ldr	r2, [r2, #0]
 81063f8:	68f9      	ldr	r1, [r7, #12]
 81063fa:	430b      	orrs	r3, r1
 81063fc:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 81063fe:	683b      	ldr	r3, [r7, #0]
 8106400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106402:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8106404:	683b      	ldr	r3, [r7, #0]
 8106406:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 810640a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 810640c:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 810640e:	683b      	ldr	r3, [r7, #0]
 8106410:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8106414:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8106416:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8106418:	683b      	ldr	r3, [r7, #0]
 810641a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 810641e:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8106420:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8106422:	683a      	ldr	r2, [r7, #0]
 8106424:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8106428:	2a00      	cmp	r2, #0
 810642a:	d102      	bne.n	8106432 <ETH_SetMACConfig+0x112>
 810642c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8106430:	e000      	b.n	8106434 <ETH_SetMACConfig+0x114>
 8106432:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8106434:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8106436:	683b      	ldr	r3, [r7, #0]
 8106438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 810643a:	4313      	orrs	r3, r2
 810643c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 810643e:	687b      	ldr	r3, [r7, #4]
 8106440:	681b      	ldr	r3, [r3, #0]
 8106442:	685a      	ldr	r2, [r3, #4]
 8106444:	4b43      	ldr	r3, [pc, #268]	; (8106554 <ETH_SetMACConfig+0x234>)
 8106446:	4013      	ands	r3, r2
 8106448:	687a      	ldr	r2, [r7, #4]
 810644a:	6812      	ldr	r2, [r2, #0]
 810644c:	68f9      	ldr	r1, [r7, #12]
 810644e:	430b      	orrs	r3, r1
 8106450:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8106452:	683b      	ldr	r3, [r7, #0]
 8106454:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8106458:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 810645a:	683b      	ldr	r3, [r7, #0]
 810645c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810645e:	4313      	orrs	r3, r2
 8106460:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8106462:	687b      	ldr	r3, [r7, #4]
 8106464:	681b      	ldr	r3, [r3, #0]
 8106466:	68db      	ldr	r3, [r3, #12]
 8106468:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 810646c:	f023 0301 	bic.w	r3, r3, #1
 8106470:	687a      	ldr	r2, [r7, #4]
 8106472:	6812      	ldr	r2, [r2, #0]
 8106474:	68f9      	ldr	r1, [r7, #12]
 8106476:	430b      	orrs	r3, r1
 8106478:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 810647a:	683b      	ldr	r3, [r7, #0]
 810647c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8106480:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8106482:	683b      	ldr	r3, [r7, #0]
 8106484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8106486:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8106488:	683a      	ldr	r2, [r7, #0]
 810648a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 810648e:	2a00      	cmp	r2, #0
 8106490:	d101      	bne.n	8106496 <ETH_SetMACConfig+0x176>
 8106492:	2280      	movs	r2, #128	; 0x80
 8106494:	e000      	b.n	8106498 <ETH_SetMACConfig+0x178>
 8106496:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8106498:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 810649a:	683b      	ldr	r3, [r7, #0]
 810649c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810649e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 81064a0:	4313      	orrs	r3, r2
 81064a2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 81064a4:	687b      	ldr	r3, [r7, #4]
 81064a6:	681b      	ldr	r3, [r3, #0]
 81064a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81064aa:	f64f 730d 	movw	r3, #65293	; 0xff0d
 81064ae:	4013      	ands	r3, r2
 81064b0:	687a      	ldr	r2, [r7, #4]
 81064b2:	6812      	ldr	r2, [r2, #0]
 81064b4:	68f9      	ldr	r1, [r7, #12]
 81064b6:	430b      	orrs	r3, r1
 81064b8:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 81064ba:	683b      	ldr	r3, [r7, #0]
 81064bc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 81064c0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 81064c2:	683b      	ldr	r3, [r7, #0]
 81064c4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 81064c8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 81064ca:	4313      	orrs	r3, r2
 81064cc:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 81064ce:	687b      	ldr	r3, [r7, #4]
 81064d0:	681b      	ldr	r3, [r3, #0]
 81064d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81064d6:	f023 0103 	bic.w	r1, r3, #3
 81064da:	687b      	ldr	r3, [r7, #4]
 81064dc:	681b      	ldr	r3, [r3, #0]
 81064de:	68fa      	ldr	r2, [r7, #12]
 81064e0:	430a      	orrs	r2, r1
 81064e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 81064e6:	687b      	ldr	r3, [r7, #4]
 81064e8:	681b      	ldr	r3, [r3, #0]
 81064ea:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 81064ee:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 81064f2:	683b      	ldr	r3, [r7, #0]
 81064f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 81064f6:	687b      	ldr	r3, [r7, #4]
 81064f8:	681b      	ldr	r3, [r3, #0]
 81064fa:	430a      	orrs	r2, r1
 81064fc:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8106500:	683b      	ldr	r3, [r7, #0]
 8106502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8106504:	683a      	ldr	r2, [r7, #0]
 8106506:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 810650a:	2a00      	cmp	r2, #0
 810650c:	d101      	bne.n	8106512 <ETH_SetMACConfig+0x1f2>
 810650e:	2240      	movs	r2, #64	; 0x40
 8106510:	e000      	b.n	8106514 <ETH_SetMACConfig+0x1f4>
 8106512:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8106514:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8106516:	683b      	ldr	r3, [r7, #0]
 8106518:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 810651c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 810651e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8106520:	683b      	ldr	r3, [r7, #0]
 8106522:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8106526:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8106528:	4313      	orrs	r3, r2
 810652a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 810652c:	687b      	ldr	r3, [r7, #4]
 810652e:	681b      	ldr	r3, [r3, #0]
 8106530:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8106534:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8106538:	687b      	ldr	r3, [r7, #4]
 810653a:	681b      	ldr	r3, [r3, #0]
 810653c:	68fa      	ldr	r2, [r7, #12]
 810653e:	430a      	orrs	r2, r1
 8106540:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8106544:	bf00      	nop
 8106546:	3714      	adds	r7, #20
 8106548:	46bd      	mov	sp, r7
 810654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810654e:	4770      	bx	lr
 8106550:	00048083 	.word	0x00048083
 8106554:	c0f88000 	.word	0xc0f88000

08106558 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8106558:	b480      	push	{r7}
 810655a:	b085      	sub	sp, #20
 810655c:	af00      	add	r7, sp, #0
 810655e:	6078      	str	r0, [r7, #4]
 8106560:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8106562:	687b      	ldr	r3, [r7, #4]
 8106564:	681b      	ldr	r3, [r3, #0]
 8106566:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810656a:	681b      	ldr	r3, [r3, #0]
 810656c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8106570:	f023 0302 	bic.w	r3, r3, #2
 8106574:	683a      	ldr	r2, [r7, #0]
 8106576:	6812      	ldr	r2, [r2, #0]
 8106578:	6879      	ldr	r1, [r7, #4]
 810657a:	6809      	ldr	r1, [r1, #0]
 810657c:	431a      	orrs	r2, r3
 810657e:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8106582:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8106584:	683b      	ldr	r3, [r7, #0]
 8106586:	791b      	ldrb	r3, [r3, #4]
 8106588:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 810658a:	683b      	ldr	r3, [r7, #0]
 810658c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 810658e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8106590:	683b      	ldr	r3, [r7, #0]
 8106592:	7b1b      	ldrb	r3, [r3, #12]
 8106594:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8106596:	4313      	orrs	r3, r2
 8106598:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 810659a:	687b      	ldr	r3, [r7, #4]
 810659c:	681b      	ldr	r3, [r3, #0]
 810659e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81065a2:	3304      	adds	r3, #4
 81065a4:	681b      	ldr	r3, [r3, #0]
 81065a6:	f423 4350 	bic.w	r3, r3, #53248	; 0xd000
 81065aa:	f023 0301 	bic.w	r3, r3, #1
 81065ae:	687a      	ldr	r2, [r7, #4]
 81065b0:	6811      	ldr	r1, [r2, #0]
 81065b2:	68fa      	ldr	r2, [r7, #12]
 81065b4:	431a      	orrs	r2, r3
 81065b6:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 81065ba:	3304      	adds	r3, #4
 81065bc:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 81065be:	683b      	ldr	r3, [r7, #0]
 81065c0:	7b5b      	ldrb	r3, [r3, #13]
 81065c2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 81065c4:	683b      	ldr	r3, [r7, #0]
 81065c6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 81065c8:	4313      	orrs	r3, r2
 81065ca:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 81065cc:	687b      	ldr	r3, [r7, #4]
 81065ce:	681b      	ldr	r3, [r3, #0]
 81065d0:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81065d4:	681a      	ldr	r2, [r3, #0]
 81065d6:	4b21      	ldr	r3, [pc, #132]	; (810665c <ETH_SetDMAConfig+0x104>)
 81065d8:	4013      	ands	r3, r2
 81065da:	687a      	ldr	r2, [r7, #4]
 81065dc:	6811      	ldr	r1, [r2, #0]
 81065de:	68fa      	ldr	r2, [r7, #12]
 81065e0:	431a      	orrs	r2, r3
 81065e2:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 81065e6:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 81065e8:	683b      	ldr	r3, [r7, #0]
 81065ea:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 81065ec:	683b      	ldr	r3, [r7, #0]
 81065ee:	7d1b      	ldrb	r3, [r3, #20]
 81065f0:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 81065f2:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 81065f4:	683b      	ldr	r3, [r7, #0]
 81065f6:	7f5b      	ldrb	r3, [r3, #29]
 81065f8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 81065fa:	4313      	orrs	r3, r2
 81065fc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 81065fe:	687b      	ldr	r3, [r7, #4]
 8106600:	681b      	ldr	r3, [r3, #0]
 8106602:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8106606:	3304      	adds	r3, #4
 8106608:	681a      	ldr	r2, [r3, #0]
 810660a:	4b15      	ldr	r3, [pc, #84]	; (8106660 <ETH_SetDMAConfig+0x108>)
 810660c:	4013      	ands	r3, r2
 810660e:	687a      	ldr	r2, [r7, #4]
 8106610:	6811      	ldr	r1, [r2, #0]
 8106612:	68fa      	ldr	r2, [r7, #12]
 8106614:	431a      	orrs	r2, r3
 8106616:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 810661a:	3304      	adds	r3, #4
 810661c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 810661e:	683b      	ldr	r3, [r7, #0]
 8106620:	7f1b      	ldrb	r3, [r3, #28]
 8106622:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8106624:	683b      	ldr	r3, [r7, #0]
 8106626:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8106628:	4313      	orrs	r3, r2
 810662a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 810662c:	687b      	ldr	r3, [r7, #4]
 810662e:	681b      	ldr	r3, [r3, #0]
 8106630:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8106634:	3308      	adds	r3, #8
 8106636:	681b      	ldr	r3, [r3, #0]
 8106638:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810663c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8106640:	687a      	ldr	r2, [r7, #4]
 8106642:	6811      	ldr	r1, [r2, #0]
 8106644:	68fa      	ldr	r2, [r7, #12]
 8106646:	431a      	orrs	r2, r3
 8106648:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 810664c:	3308      	adds	r3, #8
 810664e:	601a      	str	r2, [r3, #0]
}
 8106650:	bf00      	nop
 8106652:	3714      	adds	r7, #20
 8106654:	46bd      	mov	sp, r7
 8106656:	f85d 7b04 	ldr.w	r7, [sp], #4
 810665a:	4770      	bx	lr
 810665c:	fffec000 	.word	0xfffec000
 8106660:	ffc0efef 	.word	0xffc0efef

08106664 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8106664:	b580      	push	{r7, lr}
 8106666:	b0a4      	sub	sp, #144	; 0x90
 8106668:	af00      	add	r7, sp, #0
 810666a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 810666c:	2301      	movs	r3, #1
 810666e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8106672:	2300      	movs	r3, #0
 8106674:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8106676:	2300      	movs	r3, #0
 8106678:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 810667c:	2300      	movs	r3, #0
 810667e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8106682:	2301      	movs	r3, #1
 8106684:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8106688:	2301      	movs	r3, #1
 810668a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 810668e:	2301      	movs	r3, #1
 8106690:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8106694:	2300      	movs	r3, #0
 8106696:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 810669a:	2301      	movs	r3, #1
 810669c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 81066a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 81066a4:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 81066a6:	2300      	movs	r3, #0
 81066a8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 81066ac:	2300      	movs	r3, #0
 81066ae:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 81066b0:	2300      	movs	r3, #0
 81066b2:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 81066b6:	2300      	movs	r3, #0
 81066b8:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 81066bc:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 81066c0:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 81066c2:	2300      	movs	r3, #0
 81066c4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 81066c8:	2300      	movs	r3, #0
 81066ca:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 81066cc:	2301      	movs	r3, #1
 81066ce:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 81066d2:	2300      	movs	r3, #0
 81066d4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 81066d8:	2300      	movs	r3, #0
 81066da:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 81066de:	2300      	movs	r3, #0
 81066e0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 81066e2:	2300      	movs	r3, #0
 81066e4:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 81066e6:	2300      	movs	r3, #0
 81066e8:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 81066ea:	2300      	movs	r3, #0
 81066ec:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 81066f0:	2300      	movs	r3, #0
 81066f2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 81066f6:	2301      	movs	r3, #1
 81066f8:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 81066fc:	2320      	movs	r3, #32
 81066fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8106702:	2301      	movs	r3, #1
 8106704:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8106708:	2300      	movs	r3, #0
 810670a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 810670e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8106712:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8106714:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8106718:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 810671a:	2300      	movs	r3, #0
 810671c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8106720:	2302      	movs	r3, #2
 8106722:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8106726:	2300      	movs	r3, #0
 8106728:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 810672c:	2300      	movs	r3, #0
 810672e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8106732:	2300      	movs	r3, #0
 8106734:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8106738:	2301      	movs	r3, #1
 810673a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 810673e:	2300      	movs	r3, #0
 8106740:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8106742:	2301      	movs	r3, #1
 8106744:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8106748:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 810674c:	4619      	mov	r1, r3
 810674e:	6878      	ldr	r0, [r7, #4]
 8106750:	f7ff fde6 	bl	8106320 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8106754:	2301      	movs	r3, #1
 8106756:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8106758:	2301      	movs	r3, #1
 810675a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 810675c:	2300      	movs	r3, #0
 810675e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8106760:	2300      	movs	r3, #0
 8106762:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8106766:	2300      	movs	r3, #0
 8106768:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 810676a:	2300      	movs	r3, #0
 810676c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 810676e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8106772:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8106774:	2300      	movs	r3, #0
 8106776:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8106778:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 810677c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 810677e:	2300      	movs	r3, #0
 8106780:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8106784:	f44f 7306 	mov.w	r3, #536	; 0x218
 8106788:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 810678a:	f107 0308 	add.w	r3, r7, #8
 810678e:	4619      	mov	r1, r3
 8106790:	6878      	ldr	r0, [r7, #4]
 8106792:	f7ff fee1 	bl	8106558 <ETH_SetDMAConfig>
}
 8106796:	bf00      	nop
 8106798:	3790      	adds	r7, #144	; 0x90
 810679a:	46bd      	mov	sp, r7
 810679c:	bd80      	pop	{r7, pc}
	...

081067a0 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 81067a0:	b580      	push	{r7, lr}
 81067a2:	b084      	sub	sp, #16
 81067a4:	af00      	add	r7, sp, #0
 81067a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 81067a8:	687b      	ldr	r3, [r7, #4]
 81067aa:	681b      	ldr	r3, [r3, #0]
 81067ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 81067b0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 81067b2:	68fb      	ldr	r3, [r7, #12]
 81067b4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81067b8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 81067ba:	f001 fa93 	bl	8107ce4 <HAL_RCC_GetHCLKFreq>
 81067be:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 81067c0:	68bb      	ldr	r3, [r7, #8]
 81067c2:	4a1e      	ldr	r2, [pc, #120]	; (810683c <ETH_MAC_MDIO_ClkConfig+0x9c>)
 81067c4:	4293      	cmp	r3, r2
 81067c6:	d908      	bls.n	81067da <ETH_MAC_MDIO_ClkConfig+0x3a>
 81067c8:	68bb      	ldr	r3, [r7, #8]
 81067ca:	4a1d      	ldr	r2, [pc, #116]	; (8106840 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 81067cc:	4293      	cmp	r3, r2
 81067ce:	d804      	bhi.n	81067da <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 81067d0:	68fb      	ldr	r3, [r7, #12]
 81067d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 81067d6:	60fb      	str	r3, [r7, #12]
 81067d8:	e027      	b.n	810682a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 81067da:	68bb      	ldr	r3, [r7, #8]
 81067dc:	4a18      	ldr	r2, [pc, #96]	; (8106840 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 81067de:	4293      	cmp	r3, r2
 81067e0:	d908      	bls.n	81067f4 <ETH_MAC_MDIO_ClkConfig+0x54>
 81067e2:	68bb      	ldr	r3, [r7, #8]
 81067e4:	4a17      	ldr	r2, [pc, #92]	; (8106844 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 81067e6:	4293      	cmp	r3, r2
 81067e8:	d204      	bcs.n	81067f4 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 81067ea:	68fb      	ldr	r3, [r7, #12]
 81067ec:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 81067f0:	60fb      	str	r3, [r7, #12]
 81067f2:	e01a      	b.n	810682a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 81067f4:	68bb      	ldr	r3, [r7, #8]
 81067f6:	4a13      	ldr	r2, [pc, #76]	; (8106844 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 81067f8:	4293      	cmp	r3, r2
 81067fa:	d303      	bcc.n	8106804 <ETH_MAC_MDIO_ClkConfig+0x64>
 81067fc:	68bb      	ldr	r3, [r7, #8]
 81067fe:	4a12      	ldr	r2, [pc, #72]	; (8106848 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8106800:	4293      	cmp	r3, r2
 8106802:	d911      	bls.n	8106828 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8106804:	68bb      	ldr	r3, [r7, #8]
 8106806:	4a10      	ldr	r2, [pc, #64]	; (8106848 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8106808:	4293      	cmp	r3, r2
 810680a:	d908      	bls.n	810681e <ETH_MAC_MDIO_ClkConfig+0x7e>
 810680c:	68bb      	ldr	r3, [r7, #8]
 810680e:	4a0f      	ldr	r2, [pc, #60]	; (810684c <ETH_MAC_MDIO_ClkConfig+0xac>)
 8106810:	4293      	cmp	r3, r2
 8106812:	d804      	bhi.n	810681e <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8106814:	68fb      	ldr	r3, [r7, #12]
 8106816:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810681a:	60fb      	str	r3, [r7, #12]
 810681c:	e005      	b.n	810682a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 810681e:	68fb      	ldr	r3, [r7, #12]
 8106820:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8106824:	60fb      	str	r3, [r7, #12]
 8106826:	e000      	b.n	810682a <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8106828:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 810682a:	687b      	ldr	r3, [r7, #4]
 810682c:	681b      	ldr	r3, [r3, #0]
 810682e:	68fa      	ldr	r2, [r7, #12]
 8106830:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8106834:	bf00      	nop
 8106836:	3710      	adds	r7, #16
 8106838:	46bd      	mov	sp, r7
 810683a:	bd80      	pop	{r7, pc}
 810683c:	01312cff 	.word	0x01312cff
 8106840:	02160ebf 	.word	0x02160ebf
 8106844:	03938700 	.word	0x03938700
 8106848:	05f5e0ff 	.word	0x05f5e0ff
 810684c:	08f0d17f 	.word	0x08f0d17f

08106850 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8106850:	b480      	push	{r7}
 8106852:	b085      	sub	sp, #20
 8106854:	af00      	add	r7, sp, #0
 8106856:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8106858:	2300      	movs	r3, #0
 810685a:	60fb      	str	r3, [r7, #12]
 810685c:	e01d      	b.n	810689a <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 810685e:	687b      	ldr	r3, [r7, #4]
 8106860:	68d9      	ldr	r1, [r3, #12]
 8106862:	68fa      	ldr	r2, [r7, #12]
 8106864:	4613      	mov	r3, r2
 8106866:	005b      	lsls	r3, r3, #1
 8106868:	4413      	add	r3, r2
 810686a:	00db      	lsls	r3, r3, #3
 810686c:	440b      	add	r3, r1
 810686e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8106870:	68bb      	ldr	r3, [r7, #8]
 8106872:	2200      	movs	r2, #0
 8106874:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8106876:	68bb      	ldr	r3, [r7, #8]
 8106878:	2200      	movs	r2, #0
 810687a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 810687c:	68bb      	ldr	r3, [r7, #8]
 810687e:	2200      	movs	r2, #0
 8106880:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8106882:	68bb      	ldr	r3, [r7, #8]
 8106884:	2200      	movs	r2, #0
 8106886:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8106888:	68b9      	ldr	r1, [r7, #8]
 810688a:	687b      	ldr	r3, [r7, #4]
 810688c:	68fa      	ldr	r2, [r7, #12]
 810688e:	3206      	adds	r2, #6
 8106890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8106894:	68fb      	ldr	r3, [r7, #12]
 8106896:	3301      	adds	r3, #1
 8106898:	60fb      	str	r3, [r7, #12]
 810689a:	68fb      	ldr	r3, [r7, #12]
 810689c:	2b03      	cmp	r3, #3
 810689e:	d9de      	bls.n	810685e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 81068a0:	687b      	ldr	r3, [r7, #4]
 81068a2:	2200      	movs	r2, #0
 81068a4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 81068a6:	687b      	ldr	r3, [r7, #4]
 81068a8:	681b      	ldr	r3, [r3, #0]
 81068aa:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 81068ae:	330c      	adds	r3, #12
 81068b0:	2203      	movs	r2, #3
 81068b2:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 81068b4:	687b      	ldr	r3, [r7, #4]
 81068b6:	68da      	ldr	r2, [r3, #12]
 81068b8:	687b      	ldr	r3, [r7, #4]
 81068ba:	681b      	ldr	r3, [r3, #0]
 81068bc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81068c0:	3314      	adds	r3, #20
 81068c2:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 81068c4:	687b      	ldr	r3, [r7, #4]
 81068c6:	68da      	ldr	r2, [r3, #12]
 81068c8:	687b      	ldr	r3, [r7, #4]
 81068ca:	681b      	ldr	r3, [r3, #0]
 81068cc:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 81068d0:	601a      	str	r2, [r3, #0]
}
 81068d2:	bf00      	nop
 81068d4:	3714      	adds	r7, #20
 81068d6:	46bd      	mov	sp, r7
 81068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81068dc:	4770      	bx	lr

081068de <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 81068de:	b480      	push	{r7}
 81068e0:	b085      	sub	sp, #20
 81068e2:	af00      	add	r7, sp, #0
 81068e4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 81068e6:	2300      	movs	r3, #0
 81068e8:	60fb      	str	r3, [r7, #12]
 81068ea:	e024      	b.n	8106936 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 81068ec:	687b      	ldr	r3, [r7, #4]
 81068ee:	6919      	ldr	r1, [r3, #16]
 81068f0:	68fa      	ldr	r2, [r7, #12]
 81068f2:	4613      	mov	r3, r2
 81068f4:	005b      	lsls	r3, r3, #1
 81068f6:	4413      	add	r3, r2
 81068f8:	00db      	lsls	r3, r3, #3
 81068fa:	440b      	add	r3, r1
 81068fc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 81068fe:	68bb      	ldr	r3, [r7, #8]
 8106900:	2200      	movs	r2, #0
 8106902:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8106904:	68bb      	ldr	r3, [r7, #8]
 8106906:	2200      	movs	r2, #0
 8106908:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 810690a:	68bb      	ldr	r3, [r7, #8]
 810690c:	2200      	movs	r2, #0
 810690e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8106910:	68bb      	ldr	r3, [r7, #8]
 8106912:	2200      	movs	r2, #0
 8106914:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8106916:	68bb      	ldr	r3, [r7, #8]
 8106918:	2200      	movs	r2, #0
 810691a:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 810691c:	68bb      	ldr	r3, [r7, #8]
 810691e:	2200      	movs	r2, #0
 8106920:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8106922:	68ba      	ldr	r2, [r7, #8]
 8106924:	6879      	ldr	r1, [r7, #4]
 8106926:	68fb      	ldr	r3, [r7, #12]
 8106928:	3310      	adds	r3, #16
 810692a:	009b      	lsls	r3, r3, #2
 810692c:	440b      	add	r3, r1
 810692e:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8106930:	68fb      	ldr	r3, [r7, #12]
 8106932:	3301      	adds	r3, #1
 8106934:	60fb      	str	r3, [r7, #12]
 8106936:	68fb      	ldr	r3, [r7, #12]
 8106938:	2b03      	cmp	r3, #3
 810693a:	d9d7      	bls.n	81068ec <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 810693c:	687b      	ldr	r3, [r7, #4]
 810693e:	2200      	movs	r2, #0
 8106940:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8106942:	687b      	ldr	r3, [r7, #4]
 8106944:	2200      	movs	r2, #0
 8106946:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8106948:	687b      	ldr	r3, [r7, #4]
 810694a:	2200      	movs	r2, #0
 810694c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 810694e:	687b      	ldr	r3, [r7, #4]
 8106950:	2200      	movs	r2, #0
 8106952:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8106954:	687b      	ldr	r3, [r7, #4]
 8106956:	2200      	movs	r2, #0
 8106958:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 810695a:	687b      	ldr	r3, [r7, #4]
 810695c:	681b      	ldr	r3, [r3, #0]
 810695e:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8106962:	3310      	adds	r3, #16
 8106964:	2203      	movs	r2, #3
 8106966:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8106968:	687b      	ldr	r3, [r7, #4]
 810696a:	691a      	ldr	r2, [r3, #16]
 810696c:	687b      	ldr	r3, [r7, #4]
 810696e:	681b      	ldr	r3, [r3, #0]
 8106970:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8106974:	331c      	adds	r3, #28
 8106976:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8106978:	687b      	ldr	r3, [r7, #4]
 810697a:	691b      	ldr	r3, [r3, #16]
 810697c:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8106980:	687b      	ldr	r3, [r7, #4]
 8106982:	681b      	ldr	r3, [r3, #0]
 8106984:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8106988:	3308      	adds	r3, #8
 810698a:	601a      	str	r2, [r3, #0]
}
 810698c:	bf00      	nop
 810698e:	3714      	adds	r7, #20
 8106990:	46bd      	mov	sp, r7
 8106992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106996:	4770      	bx	lr

08106998 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8106998:	b480      	push	{r7}
 810699a:	b08d      	sub	sp, #52	; 0x34
 810699c:	af00      	add	r7, sp, #0
 810699e:	60f8      	str	r0, [r7, #12]
 81069a0:	60b9      	str	r1, [r7, #8]
 81069a2:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 81069a4:	68fb      	ldr	r3, [r7, #12]
 81069a6:	3318      	adds	r3, #24
 81069a8:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 81069aa:	697b      	ldr	r3, [r7, #20]
 81069ac:	691b      	ldr	r3, [r3, #16]
 81069ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 81069b0:	697b      	ldr	r3, [r7, #20]
 81069b2:	691b      	ldr	r3, [r3, #16]
 81069b4:	613b      	str	r3, [r7, #16]
  uint32_t descnbr = 0, idx;
 81069b6:	2300      	movs	r3, #0
 81069b8:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 81069ba:	697b      	ldr	r3, [r7, #20]
 81069bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81069be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81069c2:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 81069c4:	68bb      	ldr	r3, [r7, #8]
 81069c6:	689b      	ldr	r3, [r3, #8]
 81069c8:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 81069ca:	2300      	movs	r3, #0
 81069cc:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN) || (dmatxdesclist->PacketAddress[descidx] != NULL))
 81069ce:	6a3b      	ldr	r3, [r7, #32]
 81069d0:	68db      	ldr	r3, [r3, #12]
 81069d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 81069d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 81069da:	d007      	beq.n	81069ec <ETH_Prepare_Tx_Descriptors+0x54>
 81069dc:	697a      	ldr	r2, [r7, #20]
 81069de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81069e0:	3304      	adds	r3, #4
 81069e2:	009b      	lsls	r3, r3, #2
 81069e4:	4413      	add	r3, r2
 81069e6:	685b      	ldr	r3, [r3, #4]
 81069e8:	2b00      	cmp	r3, #0
 81069ea:	d001      	beq.n	81069f0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 81069ec:	2302      	movs	r3, #2
 81069ee:	e24b      	b.n	8106e88 <ETH_Prepare_Tx_Descriptors+0x4f0>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 81069f0:	68bb      	ldr	r3, [r7, #8]
 81069f2:	681b      	ldr	r3, [r3, #0]
 81069f4:	f003 0304 	and.w	r3, r3, #4
 81069f8:	2b00      	cmp	r3, #0
 81069fa:	d044      	beq.n	8106a86 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 81069fc:	6a3b      	ldr	r3, [r7, #32]
 81069fe:	68db      	ldr	r3, [r3, #12]
 8106a00:	0c1b      	lsrs	r3, r3, #16
 8106a02:	041b      	lsls	r3, r3, #16
 8106a04:	68ba      	ldr	r2, [r7, #8]
 8106a06:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8106a08:	431a      	orrs	r2, r3
 8106a0a:	6a3b      	ldr	r3, [r7, #32]
 8106a0c:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8106a0e:	6a3b      	ldr	r3, [r7, #32]
 8106a10:	68db      	ldr	r3, [r3, #12]
 8106a12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8106a16:	6a3b      	ldr	r3, [r7, #32]
 8106a18:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8106a1a:	68fb      	ldr	r3, [r7, #12]
 8106a1c:	681b      	ldr	r3, [r3, #0]
 8106a1e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8106a20:	68fb      	ldr	r3, [r7, #12]
 8106a22:	681b      	ldr	r3, [r3, #0]
 8106a24:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8106a28:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 8106a2a:	68bb      	ldr	r3, [r7, #8]
 8106a2c:	681b      	ldr	r3, [r3, #0]
 8106a2e:	f003 0308 	and.w	r3, r3, #8
 8106a32:	2b00      	cmp	r3, #0
 8106a34:	d027      	beq.n	8106a86 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8106a36:	6a3b      	ldr	r3, [r7, #32]
 8106a38:	689b      	ldr	r3, [r3, #8]
 8106a3a:	b29a      	uxth	r2, r3
 8106a3c:	68bb      	ldr	r3, [r7, #8]
 8106a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106a40:	041b      	lsls	r3, r3, #16
 8106a42:	431a      	orrs	r2, r3
 8106a44:	6a3b      	ldr	r3, [r7, #32]
 8106a46:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8106a48:	6a3b      	ldr	r3, [r7, #32]
 8106a4a:	68db      	ldr	r3, [r3, #12]
 8106a4c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8106a50:	6a3b      	ldr	r3, [r7, #32]
 8106a52:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8106a54:	6a3b      	ldr	r3, [r7, #32]
 8106a56:	68db      	ldr	r3, [r3, #12]
 8106a58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8106a5c:	68bb      	ldr	r3, [r7, #8]
 8106a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106a60:	431a      	orrs	r2, r3
 8106a62:	6a3b      	ldr	r3, [r7, #32]
 8106a64:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8106a66:	68fb      	ldr	r3, [r7, #12]
 8106a68:	681b      	ldr	r3, [r3, #0]
 8106a6a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8106a6c:	68fb      	ldr	r3, [r7, #12]
 8106a6e:	681b      	ldr	r3, [r3, #0]
 8106a70:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8106a74:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8106a76:	68fb      	ldr	r3, [r7, #12]
 8106a78:	681b      	ldr	r3, [r3, #0]
 8106a7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8106a7c:	68fb      	ldr	r3, [r7, #12]
 8106a7e:	681b      	ldr	r3, [r3, #0]
 8106a80:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8106a84:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8106a86:	68bb      	ldr	r3, [r7, #8]
 8106a88:	681b      	ldr	r3, [r3, #0]
 8106a8a:	f003 0310 	and.w	r3, r3, #16
 8106a8e:	2b00      	cmp	r3, #0
 8106a90:	d010      	beq.n	8106ab4 <ETH_Prepare_Tx_Descriptors+0x11c>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8106a92:	6a3b      	ldr	r3, [r7, #32]
 8106a94:	689b      	ldr	r3, [r3, #8]
 8106a96:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8106a9a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8106a9e:	68ba      	ldr	r2, [r7, #8]
 8106aa0:	6992      	ldr	r2, [r2, #24]
 8106aa2:	431a      	orrs	r2, r3
 8106aa4:	6a3b      	ldr	r3, [r7, #32]
 8106aa6:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8106aa8:	6a3b      	ldr	r3, [r7, #32]
 8106aaa:	68db      	ldr	r3, [r3, #12]
 8106aac:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8106ab0:	6a3b      	ldr	r3, [r7, #32]
 8106ab2:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 8106ab4:	68bb      	ldr	r3, [r7, #8]
 8106ab6:	681b      	ldr	r3, [r3, #0]
 8106ab8:	f003 0304 	and.w	r3, r3, #4
 8106abc:	2b00      	cmp	r3, #0
 8106abe:	d105      	bne.n	8106acc <ETH_Prepare_Tx_Descriptors+0x134>
 8106ac0:	68bb      	ldr	r3, [r7, #8]
 8106ac2:	681b      	ldr	r3, [r3, #0]
 8106ac4:	f003 0310 	and.w	r3, r3, #16
 8106ac8:	2b00      	cmp	r3, #0
 8106aca:	d030      	beq.n	8106b2e <ETH_Prepare_Tx_Descriptors+0x196>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8106acc:	6a3b      	ldr	r3, [r7, #32]
 8106ace:	68db      	ldr	r3, [r3, #12]
 8106ad0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8106ad4:	6a3b      	ldr	r3, [r7, #32]
 8106ad6:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8106ad8:	6a3b      	ldr	r3, [r7, #32]
 8106ada:	68db      	ldr	r3, [r3, #12]
 8106adc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8106ae0:	6a3b      	ldr	r3, [r7, #32]
 8106ae2:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8106ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106ae6:	3301      	adds	r3, #1
 8106ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8106aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106aec:	2b03      	cmp	r3, #3
 8106aee:	d902      	bls.n	8106af6 <ETH_Prepare_Tx_Descriptors+0x15e>
 8106af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106af2:	3b04      	subs	r3, #4
 8106af4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8106af6:	697b      	ldr	r3, [r7, #20]
 8106af8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8106afa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8106afe:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8106b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106b02:	3301      	adds	r3, #1
 8106b04:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8106b06:	6a3b      	ldr	r3, [r7, #32]
 8106b08:	68db      	ldr	r3, [r3, #12]
 8106b0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8106b0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8106b12:	d10c      	bne.n	8106b2e <ETH_Prepare_Tx_Descriptors+0x196>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8106b14:	697b      	ldr	r3, [r7, #20]
 8106b16:	693a      	ldr	r2, [r7, #16]
 8106b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8106b1c:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8106b1e:	6a3b      	ldr	r3, [r7, #32]
 8106b20:	68db      	ldr	r3, [r3, #12]
 8106b22:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8106b26:	6a3b      	ldr	r3, [r7, #32]
 8106b28:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8106b2a:	2302      	movs	r3, #2
 8106b2c:	e1ac      	b.n	8106e88 <ETH_Prepare_Tx_Descriptors+0x4f0>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8106b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106b30:	3301      	adds	r3, #1
 8106b32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8106b34:	69fb      	ldr	r3, [r7, #28]
 8106b36:	681b      	ldr	r3, [r3, #0]
 8106b38:	461a      	mov	r2, r3
 8106b3a:	6a3b      	ldr	r3, [r7, #32]
 8106b3c:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8106b3e:	6a3b      	ldr	r3, [r7, #32]
 8106b40:	689b      	ldr	r3, [r3, #8]
 8106b42:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8106b46:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8106b4a:	69fa      	ldr	r2, [r7, #28]
 8106b4c:	6852      	ldr	r2, [r2, #4]
 8106b4e:	431a      	orrs	r2, r3
 8106b50:	6a3b      	ldr	r3, [r7, #32]
 8106b52:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 8106b54:	69fb      	ldr	r3, [r7, #28]
 8106b56:	689b      	ldr	r3, [r3, #8]
 8106b58:	2b00      	cmp	r3, #0
 8106b5a:	d014      	beq.n	8106b86 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8106b5c:	69fb      	ldr	r3, [r7, #28]
 8106b5e:	689b      	ldr	r3, [r3, #8]
 8106b60:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8106b62:	69fb      	ldr	r3, [r7, #28]
 8106b64:	681b      	ldr	r3, [r3, #0]
 8106b66:	461a      	mov	r2, r3
 8106b68:	6a3b      	ldr	r3, [r7, #32]
 8106b6a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8106b6c:	6a3b      	ldr	r3, [r7, #32]
 8106b6e:	689b      	ldr	r3, [r3, #8]
 8106b70:	f023 537f 	bic.w	r3, r3, #1069547520	; 0x3fc00000
 8106b74:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8106b78:	69fa      	ldr	r2, [r7, #28]
 8106b7a:	6852      	ldr	r2, [r2, #4]
 8106b7c:	0412      	lsls	r2, r2, #16
 8106b7e:	431a      	orrs	r2, r3
 8106b80:	6a3b      	ldr	r3, [r7, #32]
 8106b82:	609a      	str	r2, [r3, #8]
 8106b84:	e00a      	b.n	8106b9c <ETH_Prepare_Tx_Descriptors+0x204>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8106b86:	6a3b      	ldr	r3, [r7, #32]
 8106b88:	2200      	movs	r2, #0
 8106b8a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8106b8c:	6a3b      	ldr	r3, [r7, #32]
 8106b8e:	689b      	ldr	r3, [r3, #8]
 8106b90:	f023 537f 	bic.w	r3, r3, #1069547520	; 0x3fc00000
 8106b94:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8106b98:	6a3a      	ldr	r2, [r7, #32]
 8106b9a:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8106b9c:	68bb      	ldr	r3, [r7, #8]
 8106b9e:	681b      	ldr	r3, [r3, #0]
 8106ba0:	f003 0310 	and.w	r3, r3, #16
 8106ba4:	2b00      	cmp	r3, #0
 8106ba6:	d019      	beq.n	8106bdc <ETH_Prepare_Tx_Descriptors+0x244>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8106ba8:	6a3b      	ldr	r3, [r7, #32]
 8106baa:	68db      	ldr	r3, [r3, #12]
 8106bac:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8106bb0:	68bb      	ldr	r3, [r7, #8]
 8106bb2:	6a1b      	ldr	r3, [r3, #32]
 8106bb4:	04db      	lsls	r3, r3, #19
 8106bb6:	431a      	orrs	r2, r3
 8106bb8:	6a3b      	ldr	r3, [r7, #32]
 8106bba:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8106bbc:	6a3b      	ldr	r3, [r7, #32]
 8106bbe:	68db      	ldr	r3, [r3, #12]
 8106bc0:	0c9b      	lsrs	r3, r3, #18
 8106bc2:	049b      	lsls	r3, r3, #18
 8106bc4:	68ba      	ldr	r2, [r7, #8]
 8106bc6:	69d2      	ldr	r2, [r2, #28]
 8106bc8:	431a      	orrs	r2, r3
 8106bca:	6a3b      	ldr	r3, [r7, #32]
 8106bcc:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8106bce:	6a3b      	ldr	r3, [r7, #32]
 8106bd0:	68db      	ldr	r3, [r3, #12]
 8106bd2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8106bd6:	6a3b      	ldr	r3, [r7, #32]
 8106bd8:	60da      	str	r2, [r3, #12]
 8106bda:	e028      	b.n	8106c2e <ETH_Prepare_Tx_Descriptors+0x296>
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8106bdc:	6a3b      	ldr	r3, [r7, #32]
 8106bde:	68db      	ldr	r3, [r3, #12]
 8106be0:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8106be4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8106be8:	68ba      	ldr	r2, [r7, #8]
 8106bea:	6852      	ldr	r2, [r2, #4]
 8106bec:	431a      	orrs	r2, r3
 8106bee:	6a3b      	ldr	r3, [r7, #32]
 8106bf0:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8106bf2:	68bb      	ldr	r3, [r7, #8]
 8106bf4:	681b      	ldr	r3, [r3, #0]
 8106bf6:	f003 0301 	and.w	r3, r3, #1
 8106bfa:	2b00      	cmp	r3, #0
 8106bfc:	d008      	beq.n	8106c10 <ETH_Prepare_Tx_Descriptors+0x278>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8106bfe:	6a3b      	ldr	r3, [r7, #32]
 8106c00:	68db      	ldr	r3, [r3, #12]
 8106c02:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8106c06:	68bb      	ldr	r3, [r7, #8]
 8106c08:	695b      	ldr	r3, [r3, #20]
 8106c0a:	431a      	orrs	r2, r3
 8106c0c:	6a3b      	ldr	r3, [r7, #32]
 8106c0e:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8106c10:	68bb      	ldr	r3, [r7, #8]
 8106c12:	681b      	ldr	r3, [r3, #0]
 8106c14:	f003 0320 	and.w	r3, r3, #32
 8106c18:	2b00      	cmp	r3, #0
 8106c1a:	d008      	beq.n	8106c2e <ETH_Prepare_Tx_Descriptors+0x296>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8106c1c:	6a3b      	ldr	r3, [r7, #32]
 8106c1e:	68db      	ldr	r3, [r3, #12]
 8106c20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8106c24:	68bb      	ldr	r3, [r7, #8]
 8106c26:	691b      	ldr	r3, [r3, #16]
 8106c28:	431a      	orrs	r2, r3
 8106c2a:	6a3b      	ldr	r3, [r7, #32]
 8106c2c:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8106c2e:	68bb      	ldr	r3, [r7, #8]
 8106c30:	681b      	ldr	r3, [r3, #0]
 8106c32:	f003 0304 	and.w	r3, r3, #4
 8106c36:	2b00      	cmp	r3, #0
 8106c38:	d008      	beq.n	8106c4c <ETH_Prepare_Tx_Descriptors+0x2b4>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8106c3a:	6a3b      	ldr	r3, [r7, #32]
 8106c3c:	689b      	ldr	r3, [r3, #8]
 8106c3e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8106c42:	68bb      	ldr	r3, [r7, #8]
 8106c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106c46:	431a      	orrs	r2, r3
 8106c48:	6a3b      	ldr	r3, [r7, #32]
 8106c4a:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8106c4c:	6a3b      	ldr	r3, [r7, #32]
 8106c4e:	68db      	ldr	r3, [r3, #12]
 8106c50:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8106c54:	6a3b      	ldr	r3, [r7, #32]
 8106c56:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8106c58:	6a3b      	ldr	r3, [r7, #32]
 8106c5a:	68db      	ldr	r3, [r3, #12]
 8106c5c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8106c60:	6a3b      	ldr	r3, [r7, #32]
 8106c62:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8106c64:	6a3b      	ldr	r3, [r7, #32]
 8106c66:	68db      	ldr	r3, [r3, #12]
 8106c68:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8106c6c:	6a3b      	ldr	r3, [r7, #32]
 8106c6e:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8106c70:	68bb      	ldr	r3, [r7, #8]
 8106c72:	681b      	ldr	r3, [r3, #0]
 8106c74:	f003 0302 	and.w	r3, r3, #2
 8106c78:	2b00      	cmp	r3, #0
 8106c7a:	f000 80d3 	beq.w	8106e24 <ETH_Prepare_Tx_Descriptors+0x48c>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8106c7e:	6a3b      	ldr	r3, [r7, #32]
 8106c80:	68db      	ldr	r3, [r3, #12]
 8106c82:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 8106c86:	68bb      	ldr	r3, [r7, #8]
 8106c88:	68db      	ldr	r3, [r3, #12]
 8106c8a:	431a      	orrs	r2, r3
 8106c8c:	6a3b      	ldr	r3, [r7, #32]
 8106c8e:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8106c90:	e0c8      	b.n	8106e24 <ETH_Prepare_Tx_Descriptors+0x48c>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8106c92:	6a3b      	ldr	r3, [r7, #32]
 8106c94:	68db      	ldr	r3, [r3, #12]
 8106c96:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8106c9a:	6a3b      	ldr	r3, [r7, #32]
 8106c9c:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8106c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106ca0:	3301      	adds	r3, #1
 8106ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8106ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106ca6:	2b03      	cmp	r3, #3
 8106ca8:	d902      	bls.n	8106cb0 <ETH_Prepare_Tx_Descriptors+0x318>
 8106caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106cac:	3b04      	subs	r3, #4
 8106cae:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8106cb0:	697b      	ldr	r3, [r7, #20]
 8106cb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8106cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8106cb8:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8106cba:	6a3b      	ldr	r3, [r7, #32]
 8106cbc:	68db      	ldr	r3, [r3, #12]
 8106cbe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8106cc2:	6a3b      	ldr	r3, [r7, #32]
 8106cc4:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN) || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8106cc6:	6a3b      	ldr	r3, [r7, #32]
 8106cc8:	68db      	ldr	r3, [r3, #12]
 8106cca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8106cce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8106cd2:	d007      	beq.n	8106ce4 <ETH_Prepare_Tx_Descriptors+0x34c>
 8106cd4:	697a      	ldr	r2, [r7, #20]
 8106cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106cd8:	3304      	adds	r3, #4
 8106cda:	009b      	lsls	r3, r3, #2
 8106cdc:	4413      	add	r3, r2
 8106cde:	685b      	ldr	r3, [r3, #4]
 8106ce0:	2b00      	cmp	r3, #0
 8106ce2:	d026      	beq.n	8106d32 <ETH_Prepare_Tx_Descriptors+0x39a>
    {
      descidx = firstdescidx;
 8106ce4:	693b      	ldr	r3, [r7, #16]
 8106ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8106ce8:	697b      	ldr	r3, [r7, #20]
 8106cea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8106cec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8106cf0:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 8106cf2:	2300      	movs	r3, #0
 8106cf4:	627b      	str	r3, [r7, #36]	; 0x24
 8106cf6:	e016      	b.n	8106d26 <ETH_Prepare_Tx_Descriptors+0x38e>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8106cf8:	6a3b      	ldr	r3, [r7, #32]
 8106cfa:	68db      	ldr	r3, [r3, #12]
 8106cfc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8106d00:	6a3b      	ldr	r3, [r7, #32]
 8106d02:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8106d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106d06:	3301      	adds	r3, #1
 8106d08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8106d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106d0c:	2b03      	cmp	r3, #3
 8106d0e:	d902      	bls.n	8106d16 <ETH_Prepare_Tx_Descriptors+0x37e>
 8106d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106d12:	3b04      	subs	r3, #4
 8106d14:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8106d16:	697b      	ldr	r3, [r7, #20]
 8106d18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8106d1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8106d1e:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 8106d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106d22:	3301      	adds	r3, #1
 8106d24:	627b      	str	r3, [r7, #36]	; 0x24
 8106d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8106d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106d2a:	429a      	cmp	r2, r3
 8106d2c:	d3e4      	bcc.n	8106cf8 <ETH_Prepare_Tx_Descriptors+0x360>
      }

      return HAL_ETH_ERROR_BUSY;
 8106d2e:	2302      	movs	r3, #2
 8106d30:	e0aa      	b.n	8106e88 <ETH_Prepare_Tx_Descriptors+0x4f0>
    }

    descnbr += 1U;
 8106d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106d34:	3301      	adds	r3, #1
 8106d36:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8106d38:	69fb      	ldr	r3, [r7, #28]
 8106d3a:	689b      	ldr	r3, [r3, #8]
 8106d3c:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8106d3e:	69fb      	ldr	r3, [r7, #28]
 8106d40:	681b      	ldr	r3, [r3, #0]
 8106d42:	461a      	mov	r2, r3
 8106d44:	6a3b      	ldr	r3, [r7, #32]
 8106d46:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8106d48:	6a3b      	ldr	r3, [r7, #32]
 8106d4a:	689b      	ldr	r3, [r3, #8]
 8106d4c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8106d50:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8106d54:	69fa      	ldr	r2, [r7, #28]
 8106d56:	6852      	ldr	r2, [r2, #4]
 8106d58:	431a      	orrs	r2, r3
 8106d5a:	6a3b      	ldr	r3, [r7, #32]
 8106d5c:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8106d5e:	69fb      	ldr	r3, [r7, #28]
 8106d60:	689b      	ldr	r3, [r3, #8]
 8106d62:	2b00      	cmp	r3, #0
 8106d64:	d014      	beq.n	8106d90 <ETH_Prepare_Tx_Descriptors+0x3f8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8106d66:	69fb      	ldr	r3, [r7, #28]
 8106d68:	689b      	ldr	r3, [r3, #8]
 8106d6a:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8106d6c:	69fb      	ldr	r3, [r7, #28]
 8106d6e:	681b      	ldr	r3, [r3, #0]
 8106d70:	461a      	mov	r2, r3
 8106d72:	6a3b      	ldr	r3, [r7, #32]
 8106d74:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8106d76:	6a3b      	ldr	r3, [r7, #32]
 8106d78:	689b      	ldr	r3, [r3, #8]
 8106d7a:	f023 537f 	bic.w	r3, r3, #1069547520	; 0x3fc00000
 8106d7e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8106d82:	69fa      	ldr	r2, [r7, #28]
 8106d84:	6852      	ldr	r2, [r2, #4]
 8106d86:	0412      	lsls	r2, r2, #16
 8106d88:	431a      	orrs	r2, r3
 8106d8a:	6a3b      	ldr	r3, [r7, #32]
 8106d8c:	609a      	str	r2, [r3, #8]
 8106d8e:	e00a      	b.n	8106da6 <ETH_Prepare_Tx_Descriptors+0x40e>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8106d90:	6a3b      	ldr	r3, [r7, #32]
 8106d92:	2200      	movs	r2, #0
 8106d94:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8106d96:	6a3b      	ldr	r3, [r7, #32]
 8106d98:	689b      	ldr	r3, [r3, #8]
 8106d9a:	f023 537f 	bic.w	r3, r3, #1069547520	; 0x3fc00000
 8106d9e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8106da2:	6a3a      	ldr	r2, [r7, #32]
 8106da4:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8106da6:	68bb      	ldr	r3, [r7, #8]
 8106da8:	681b      	ldr	r3, [r3, #0]
 8106daa:	f003 0310 	and.w	r3, r3, #16
 8106dae:	2b00      	cmp	r3, #0
 8106db0:	d00f      	beq.n	8106dd2 <ETH_Prepare_Tx_Descriptors+0x43a>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8106db2:	6a3b      	ldr	r3, [r7, #32]
 8106db4:	68db      	ldr	r3, [r3, #12]
 8106db6:	0c9b      	lsrs	r3, r3, #18
 8106db8:	049b      	lsls	r3, r3, #18
 8106dba:	68ba      	ldr	r2, [r7, #8]
 8106dbc:	69d2      	ldr	r2, [r2, #28]
 8106dbe:	431a      	orrs	r2, r3
 8106dc0:	6a3b      	ldr	r3, [r7, #32]
 8106dc2:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8106dc4:	6a3b      	ldr	r3, [r7, #32]
 8106dc6:	68db      	ldr	r3, [r3, #12]
 8106dc8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8106dcc:	6a3b      	ldr	r3, [r7, #32]
 8106dce:	60da      	str	r2, [r3, #12]
 8106dd0:	e019      	b.n	8106e06 <ETH_Prepare_Tx_Descriptors+0x46e>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8106dd2:	6a3b      	ldr	r3, [r7, #32]
 8106dd4:	68db      	ldr	r3, [r3, #12]
 8106dd6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8106dda:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8106dde:	68ba      	ldr	r2, [r7, #8]
 8106de0:	6852      	ldr	r2, [r2, #4]
 8106de2:	431a      	orrs	r2, r3
 8106de4:	6a3b      	ldr	r3, [r7, #32]
 8106de6:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8106de8:	68bb      	ldr	r3, [r7, #8]
 8106dea:	681b      	ldr	r3, [r3, #0]
 8106dec:	f003 0301 	and.w	r3, r3, #1
 8106df0:	2b00      	cmp	r3, #0
 8106df2:	d008      	beq.n	8106e06 <ETH_Prepare_Tx_Descriptors+0x46e>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8106df4:	6a3b      	ldr	r3, [r7, #32]
 8106df6:	68db      	ldr	r3, [r3, #12]
 8106df8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8106dfc:	68bb      	ldr	r3, [r7, #8]
 8106dfe:	695b      	ldr	r3, [r3, #20]
 8106e00:	431a      	orrs	r2, r3
 8106e02:	6a3b      	ldr	r3, [r7, #32]
 8106e04:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8106e06:	69bb      	ldr	r3, [r7, #24]
 8106e08:	3301      	adds	r3, #1
 8106e0a:	61bb      	str	r3, [r7, #24]
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8106e0c:	6a3b      	ldr	r3, [r7, #32]
 8106e0e:	68db      	ldr	r3, [r3, #12]
 8106e10:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8106e14:	6a3b      	ldr	r3, [r7, #32]
 8106e16:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8106e18:	6a3b      	ldr	r3, [r7, #32]
 8106e1a:	68db      	ldr	r3, [r3, #12]
 8106e1c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8106e20:	6a3b      	ldr	r3, [r7, #32]
 8106e22:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8106e24:	69fb      	ldr	r3, [r7, #28]
 8106e26:	689b      	ldr	r3, [r3, #8]
 8106e28:	2b00      	cmp	r3, #0
 8106e2a:	f47f af32 	bne.w	8106c92 <ETH_Prepare_Tx_Descriptors+0x2fa>
  }

  if(ItMode != ((uint32_t)RESET))
 8106e2e:	687b      	ldr	r3, [r7, #4]
 8106e30:	2b00      	cmp	r3, #0
 8106e32:	d006      	beq.n	8106e42 <ETH_Prepare_Tx_Descriptors+0x4aa>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8106e34:	6a3b      	ldr	r3, [r7, #32]
 8106e36:	689b      	ldr	r3, [r3, #8]
 8106e38:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8106e3c:	6a3b      	ldr	r3, [r7, #32]
 8106e3e:	609a      	str	r2, [r3, #8]
 8106e40:	e005      	b.n	8106e4e <ETH_Prepare_Tx_Descriptors+0x4b6>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8106e42:	6a3b      	ldr	r3, [r7, #32]
 8106e44:	689b      	ldr	r3, [r3, #8]
 8106e46:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8106e4a:	6a3b      	ldr	r3, [r7, #32]
 8106e4c:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8106e4e:	6a3b      	ldr	r3, [r7, #32]
 8106e50:	68db      	ldr	r3, [r3, #12]
 8106e52:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8106e56:	6a3b      	ldr	r3, [r7, #32]
 8106e58:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8106e5a:	697b      	ldr	r3, [r7, #20]
 8106e5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8106e5e:	6979      	ldr	r1, [r7, #20]
 8106e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e62:	3304      	adds	r3, #4
 8106e64:	009b      	lsls	r3, r3, #2
 8106e66:	440b      	add	r3, r1
 8106e68:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8106e6a:	697b      	ldr	r3, [r7, #20]
 8106e6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8106e6e:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8106e70:	b672      	cpsid	i
}
 8106e72:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8106e74:	697b      	ldr	r3, [r7, #20]
 8106e76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8106e78:	69bb      	ldr	r3, [r7, #24]
 8106e7a:	4413      	add	r3, r2
 8106e7c:	1c5a      	adds	r2, r3, #1
 8106e7e:	697b      	ldr	r3, [r7, #20]
 8106e80:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 8106e82:	b662      	cpsie	i
}
 8106e84:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8106e86:	2300      	movs	r3, #0
}
 8106e88:	4618      	mov	r0, r3
 8106e8a:	3734      	adds	r7, #52	; 0x34
 8106e8c:	46bd      	mov	sp, r7
 8106e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106e92:	4770      	bx	lr

08106e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8106e94:	b480      	push	{r7}
 8106e96:	b089      	sub	sp, #36	; 0x24
 8106e98:	af00      	add	r7, sp, #0
 8106e9a:	6078      	str	r0, [r7, #4]
 8106e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8106e9e:	2300      	movs	r3, #0
 8106ea0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8106ea2:	4b89      	ldr	r3, [pc, #548]	; (81070c8 <HAL_GPIO_Init+0x234>)
 8106ea4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8106ea6:	e194      	b.n	81071d2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8106ea8:	683b      	ldr	r3, [r7, #0]
 8106eaa:	681a      	ldr	r2, [r3, #0]
 8106eac:	2101      	movs	r1, #1
 8106eae:	69fb      	ldr	r3, [r7, #28]
 8106eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8106eb4:	4013      	ands	r3, r2
 8106eb6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8106eb8:	693b      	ldr	r3, [r7, #16]
 8106eba:	2b00      	cmp	r3, #0
 8106ebc:	f000 8186 	beq.w	81071cc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8106ec0:	683b      	ldr	r3, [r7, #0]
 8106ec2:	685b      	ldr	r3, [r3, #4]
 8106ec4:	f003 0303 	and.w	r3, r3, #3
 8106ec8:	2b01      	cmp	r3, #1
 8106eca:	d005      	beq.n	8106ed8 <HAL_GPIO_Init+0x44>
 8106ecc:	683b      	ldr	r3, [r7, #0]
 8106ece:	685b      	ldr	r3, [r3, #4]
 8106ed0:	f003 0303 	and.w	r3, r3, #3
 8106ed4:	2b02      	cmp	r3, #2
 8106ed6:	d130      	bne.n	8106f3a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8106ed8:	687b      	ldr	r3, [r7, #4]
 8106eda:	689b      	ldr	r3, [r3, #8]
 8106edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8106ede:	69fb      	ldr	r3, [r7, #28]
 8106ee0:	005b      	lsls	r3, r3, #1
 8106ee2:	2203      	movs	r2, #3
 8106ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8106ee8:	43db      	mvns	r3, r3
 8106eea:	69ba      	ldr	r2, [r7, #24]
 8106eec:	4013      	ands	r3, r2
 8106eee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8106ef0:	683b      	ldr	r3, [r7, #0]
 8106ef2:	68da      	ldr	r2, [r3, #12]
 8106ef4:	69fb      	ldr	r3, [r7, #28]
 8106ef6:	005b      	lsls	r3, r3, #1
 8106ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8106efc:	69ba      	ldr	r2, [r7, #24]
 8106efe:	4313      	orrs	r3, r2
 8106f00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8106f02:	687b      	ldr	r3, [r7, #4]
 8106f04:	69ba      	ldr	r2, [r7, #24]
 8106f06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8106f08:	687b      	ldr	r3, [r7, #4]
 8106f0a:	685b      	ldr	r3, [r3, #4]
 8106f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8106f0e:	2201      	movs	r2, #1
 8106f10:	69fb      	ldr	r3, [r7, #28]
 8106f12:	fa02 f303 	lsl.w	r3, r2, r3
 8106f16:	43db      	mvns	r3, r3
 8106f18:	69ba      	ldr	r2, [r7, #24]
 8106f1a:	4013      	ands	r3, r2
 8106f1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8106f1e:	683b      	ldr	r3, [r7, #0]
 8106f20:	685b      	ldr	r3, [r3, #4]
 8106f22:	091b      	lsrs	r3, r3, #4
 8106f24:	f003 0201 	and.w	r2, r3, #1
 8106f28:	69fb      	ldr	r3, [r7, #28]
 8106f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8106f2e:	69ba      	ldr	r2, [r7, #24]
 8106f30:	4313      	orrs	r3, r2
 8106f32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8106f34:	687b      	ldr	r3, [r7, #4]
 8106f36:	69ba      	ldr	r2, [r7, #24]
 8106f38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8106f3a:	683b      	ldr	r3, [r7, #0]
 8106f3c:	685b      	ldr	r3, [r3, #4]
 8106f3e:	f003 0303 	and.w	r3, r3, #3
 8106f42:	2b03      	cmp	r3, #3
 8106f44:	d017      	beq.n	8106f76 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8106f46:	687b      	ldr	r3, [r7, #4]
 8106f48:	68db      	ldr	r3, [r3, #12]
 8106f4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8106f4c:	69fb      	ldr	r3, [r7, #28]
 8106f4e:	005b      	lsls	r3, r3, #1
 8106f50:	2203      	movs	r2, #3
 8106f52:	fa02 f303 	lsl.w	r3, r2, r3
 8106f56:	43db      	mvns	r3, r3
 8106f58:	69ba      	ldr	r2, [r7, #24]
 8106f5a:	4013      	ands	r3, r2
 8106f5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8106f5e:	683b      	ldr	r3, [r7, #0]
 8106f60:	689a      	ldr	r2, [r3, #8]
 8106f62:	69fb      	ldr	r3, [r7, #28]
 8106f64:	005b      	lsls	r3, r3, #1
 8106f66:	fa02 f303 	lsl.w	r3, r2, r3
 8106f6a:	69ba      	ldr	r2, [r7, #24]
 8106f6c:	4313      	orrs	r3, r2
 8106f6e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8106f70:	687b      	ldr	r3, [r7, #4]
 8106f72:	69ba      	ldr	r2, [r7, #24]
 8106f74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8106f76:	683b      	ldr	r3, [r7, #0]
 8106f78:	685b      	ldr	r3, [r3, #4]
 8106f7a:	f003 0303 	and.w	r3, r3, #3
 8106f7e:	2b02      	cmp	r3, #2
 8106f80:	d123      	bne.n	8106fca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8106f82:	69fb      	ldr	r3, [r7, #28]
 8106f84:	08da      	lsrs	r2, r3, #3
 8106f86:	687b      	ldr	r3, [r7, #4]
 8106f88:	3208      	adds	r2, #8
 8106f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8106f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8106f90:	69fb      	ldr	r3, [r7, #28]
 8106f92:	f003 0307 	and.w	r3, r3, #7
 8106f96:	009b      	lsls	r3, r3, #2
 8106f98:	220f      	movs	r2, #15
 8106f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8106f9e:	43db      	mvns	r3, r3
 8106fa0:	69ba      	ldr	r2, [r7, #24]
 8106fa2:	4013      	ands	r3, r2
 8106fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8106fa6:	683b      	ldr	r3, [r7, #0]
 8106fa8:	691a      	ldr	r2, [r3, #16]
 8106faa:	69fb      	ldr	r3, [r7, #28]
 8106fac:	f003 0307 	and.w	r3, r3, #7
 8106fb0:	009b      	lsls	r3, r3, #2
 8106fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8106fb6:	69ba      	ldr	r2, [r7, #24]
 8106fb8:	4313      	orrs	r3, r2
 8106fba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8106fbc:	69fb      	ldr	r3, [r7, #28]
 8106fbe:	08da      	lsrs	r2, r3, #3
 8106fc0:	687b      	ldr	r3, [r7, #4]
 8106fc2:	3208      	adds	r2, #8
 8106fc4:	69b9      	ldr	r1, [r7, #24]
 8106fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8106fca:	687b      	ldr	r3, [r7, #4]
 8106fcc:	681b      	ldr	r3, [r3, #0]
 8106fce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8106fd0:	69fb      	ldr	r3, [r7, #28]
 8106fd2:	005b      	lsls	r3, r3, #1
 8106fd4:	2203      	movs	r2, #3
 8106fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8106fda:	43db      	mvns	r3, r3
 8106fdc:	69ba      	ldr	r2, [r7, #24]
 8106fde:	4013      	ands	r3, r2
 8106fe0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8106fe2:	683b      	ldr	r3, [r7, #0]
 8106fe4:	685b      	ldr	r3, [r3, #4]
 8106fe6:	f003 0203 	and.w	r2, r3, #3
 8106fea:	69fb      	ldr	r3, [r7, #28]
 8106fec:	005b      	lsls	r3, r3, #1
 8106fee:	fa02 f303 	lsl.w	r3, r2, r3
 8106ff2:	69ba      	ldr	r2, [r7, #24]
 8106ff4:	4313      	orrs	r3, r2
 8106ff6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8106ff8:	687b      	ldr	r3, [r7, #4]
 8106ffa:	69ba      	ldr	r2, [r7, #24]
 8106ffc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8106ffe:	683b      	ldr	r3, [r7, #0]
 8107000:	685b      	ldr	r3, [r3, #4]
 8107002:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8107006:	2b00      	cmp	r3, #0
 8107008:	f000 80e0 	beq.w	81071cc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810700c:	4b2f      	ldr	r3, [pc, #188]	; (81070cc <HAL_GPIO_Init+0x238>)
 810700e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8107012:	4a2e      	ldr	r2, [pc, #184]	; (81070cc <HAL_GPIO_Init+0x238>)
 8107014:	f043 0302 	orr.w	r3, r3, #2
 8107018:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810701c:	4b2b      	ldr	r3, [pc, #172]	; (81070cc <HAL_GPIO_Init+0x238>)
 810701e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8107022:	f003 0302 	and.w	r3, r3, #2
 8107026:	60fb      	str	r3, [r7, #12]
 8107028:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810702a:	4a29      	ldr	r2, [pc, #164]	; (81070d0 <HAL_GPIO_Init+0x23c>)
 810702c:	69fb      	ldr	r3, [r7, #28]
 810702e:	089b      	lsrs	r3, r3, #2
 8107030:	3302      	adds	r3, #2
 8107032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8107036:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8107038:	69fb      	ldr	r3, [r7, #28]
 810703a:	f003 0303 	and.w	r3, r3, #3
 810703e:	009b      	lsls	r3, r3, #2
 8107040:	220f      	movs	r2, #15
 8107042:	fa02 f303 	lsl.w	r3, r2, r3
 8107046:	43db      	mvns	r3, r3
 8107048:	69ba      	ldr	r2, [r7, #24]
 810704a:	4013      	ands	r3, r2
 810704c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810704e:	687b      	ldr	r3, [r7, #4]
 8107050:	4a20      	ldr	r2, [pc, #128]	; (81070d4 <HAL_GPIO_Init+0x240>)
 8107052:	4293      	cmp	r3, r2
 8107054:	d052      	beq.n	81070fc <HAL_GPIO_Init+0x268>
 8107056:	687b      	ldr	r3, [r7, #4]
 8107058:	4a1f      	ldr	r2, [pc, #124]	; (81070d8 <HAL_GPIO_Init+0x244>)
 810705a:	4293      	cmp	r3, r2
 810705c:	d031      	beq.n	81070c2 <HAL_GPIO_Init+0x22e>
 810705e:	687b      	ldr	r3, [r7, #4]
 8107060:	4a1e      	ldr	r2, [pc, #120]	; (81070dc <HAL_GPIO_Init+0x248>)
 8107062:	4293      	cmp	r3, r2
 8107064:	d02b      	beq.n	81070be <HAL_GPIO_Init+0x22a>
 8107066:	687b      	ldr	r3, [r7, #4]
 8107068:	4a1d      	ldr	r2, [pc, #116]	; (81070e0 <HAL_GPIO_Init+0x24c>)
 810706a:	4293      	cmp	r3, r2
 810706c:	d025      	beq.n	81070ba <HAL_GPIO_Init+0x226>
 810706e:	687b      	ldr	r3, [r7, #4]
 8107070:	4a1c      	ldr	r2, [pc, #112]	; (81070e4 <HAL_GPIO_Init+0x250>)
 8107072:	4293      	cmp	r3, r2
 8107074:	d01f      	beq.n	81070b6 <HAL_GPIO_Init+0x222>
 8107076:	687b      	ldr	r3, [r7, #4]
 8107078:	4a1b      	ldr	r2, [pc, #108]	; (81070e8 <HAL_GPIO_Init+0x254>)
 810707a:	4293      	cmp	r3, r2
 810707c:	d019      	beq.n	81070b2 <HAL_GPIO_Init+0x21e>
 810707e:	687b      	ldr	r3, [r7, #4]
 8107080:	4a1a      	ldr	r2, [pc, #104]	; (81070ec <HAL_GPIO_Init+0x258>)
 8107082:	4293      	cmp	r3, r2
 8107084:	d013      	beq.n	81070ae <HAL_GPIO_Init+0x21a>
 8107086:	687b      	ldr	r3, [r7, #4]
 8107088:	4a19      	ldr	r2, [pc, #100]	; (81070f0 <HAL_GPIO_Init+0x25c>)
 810708a:	4293      	cmp	r3, r2
 810708c:	d00d      	beq.n	81070aa <HAL_GPIO_Init+0x216>
 810708e:	687b      	ldr	r3, [r7, #4]
 8107090:	4a18      	ldr	r2, [pc, #96]	; (81070f4 <HAL_GPIO_Init+0x260>)
 8107092:	4293      	cmp	r3, r2
 8107094:	d007      	beq.n	81070a6 <HAL_GPIO_Init+0x212>
 8107096:	687b      	ldr	r3, [r7, #4]
 8107098:	4a17      	ldr	r2, [pc, #92]	; (81070f8 <HAL_GPIO_Init+0x264>)
 810709a:	4293      	cmp	r3, r2
 810709c:	d101      	bne.n	81070a2 <HAL_GPIO_Init+0x20e>
 810709e:	2309      	movs	r3, #9
 81070a0:	e02d      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070a2:	230a      	movs	r3, #10
 81070a4:	e02b      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070a6:	2308      	movs	r3, #8
 81070a8:	e029      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070aa:	2307      	movs	r3, #7
 81070ac:	e027      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070ae:	2306      	movs	r3, #6
 81070b0:	e025      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070b2:	2305      	movs	r3, #5
 81070b4:	e023      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070b6:	2304      	movs	r3, #4
 81070b8:	e021      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070ba:	2303      	movs	r3, #3
 81070bc:	e01f      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070be:	2302      	movs	r3, #2
 81070c0:	e01d      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070c2:	2301      	movs	r3, #1
 81070c4:	e01b      	b.n	81070fe <HAL_GPIO_Init+0x26a>
 81070c6:	bf00      	nop
 81070c8:	580000c0 	.word	0x580000c0
 81070cc:	58024400 	.word	0x58024400
 81070d0:	58000400 	.word	0x58000400
 81070d4:	58020000 	.word	0x58020000
 81070d8:	58020400 	.word	0x58020400
 81070dc:	58020800 	.word	0x58020800
 81070e0:	58020c00 	.word	0x58020c00
 81070e4:	58021000 	.word	0x58021000
 81070e8:	58021400 	.word	0x58021400
 81070ec:	58021800 	.word	0x58021800
 81070f0:	58021c00 	.word	0x58021c00
 81070f4:	58022000 	.word	0x58022000
 81070f8:	58022400 	.word	0x58022400
 81070fc:	2300      	movs	r3, #0
 81070fe:	69fa      	ldr	r2, [r7, #28]
 8107100:	f002 0203 	and.w	r2, r2, #3
 8107104:	0092      	lsls	r2, r2, #2
 8107106:	4093      	lsls	r3, r2
 8107108:	69ba      	ldr	r2, [r7, #24]
 810710a:	4313      	orrs	r3, r2
 810710c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810710e:	4938      	ldr	r1, [pc, #224]	; (81071f0 <HAL_GPIO_Init+0x35c>)
 8107110:	69fb      	ldr	r3, [r7, #28]
 8107112:	089b      	lsrs	r3, r3, #2
 8107114:	3302      	adds	r3, #2
 8107116:	69ba      	ldr	r2, [r7, #24]
 8107118:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 810711c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8107120:	681b      	ldr	r3, [r3, #0]
 8107122:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8107124:	693b      	ldr	r3, [r7, #16]
 8107126:	43db      	mvns	r3, r3
 8107128:	69ba      	ldr	r2, [r7, #24]
 810712a:	4013      	ands	r3, r2
 810712c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810712e:	683b      	ldr	r3, [r7, #0]
 8107130:	685b      	ldr	r3, [r3, #4]
 8107132:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8107136:	2b00      	cmp	r3, #0
 8107138:	d003      	beq.n	8107142 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810713a:	69ba      	ldr	r2, [r7, #24]
 810713c:	693b      	ldr	r3, [r7, #16]
 810713e:	4313      	orrs	r3, r2
 8107140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8107142:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8107146:	69bb      	ldr	r3, [r7, #24]
 8107148:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810714a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810714e:	685b      	ldr	r3, [r3, #4]
 8107150:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8107152:	693b      	ldr	r3, [r7, #16]
 8107154:	43db      	mvns	r3, r3
 8107156:	69ba      	ldr	r2, [r7, #24]
 8107158:	4013      	ands	r3, r2
 810715a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 810715c:	683b      	ldr	r3, [r7, #0]
 810715e:	685b      	ldr	r3, [r3, #4]
 8107160:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8107164:	2b00      	cmp	r3, #0
 8107166:	d003      	beq.n	8107170 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8107168:	69ba      	ldr	r2, [r7, #24]
 810716a:	693b      	ldr	r3, [r7, #16]
 810716c:	4313      	orrs	r3, r2
 810716e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8107170:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8107174:	69bb      	ldr	r3, [r7, #24]
 8107176:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8107178:	697b      	ldr	r3, [r7, #20]
 810717a:	685b      	ldr	r3, [r3, #4]
 810717c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810717e:	693b      	ldr	r3, [r7, #16]
 8107180:	43db      	mvns	r3, r3
 8107182:	69ba      	ldr	r2, [r7, #24]
 8107184:	4013      	ands	r3, r2
 8107186:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8107188:	683b      	ldr	r3, [r7, #0]
 810718a:	685b      	ldr	r3, [r3, #4]
 810718c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107190:	2b00      	cmp	r3, #0
 8107192:	d003      	beq.n	810719c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8107194:	69ba      	ldr	r2, [r7, #24]
 8107196:	693b      	ldr	r3, [r7, #16]
 8107198:	4313      	orrs	r3, r2
 810719a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 810719c:	697b      	ldr	r3, [r7, #20]
 810719e:	69ba      	ldr	r2, [r7, #24]
 81071a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81071a2:	697b      	ldr	r3, [r7, #20]
 81071a4:	681b      	ldr	r3, [r3, #0]
 81071a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81071a8:	693b      	ldr	r3, [r7, #16]
 81071aa:	43db      	mvns	r3, r3
 81071ac:	69ba      	ldr	r2, [r7, #24]
 81071ae:	4013      	ands	r3, r2
 81071b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81071b2:	683b      	ldr	r3, [r7, #0]
 81071b4:	685b      	ldr	r3, [r3, #4]
 81071b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81071ba:	2b00      	cmp	r3, #0
 81071bc:	d003      	beq.n	81071c6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81071be:	69ba      	ldr	r2, [r7, #24]
 81071c0:	693b      	ldr	r3, [r7, #16]
 81071c2:	4313      	orrs	r3, r2
 81071c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81071c6:	697b      	ldr	r3, [r7, #20]
 81071c8:	69ba      	ldr	r2, [r7, #24]
 81071ca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81071cc:	69fb      	ldr	r3, [r7, #28]
 81071ce:	3301      	adds	r3, #1
 81071d0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81071d2:	683b      	ldr	r3, [r7, #0]
 81071d4:	681a      	ldr	r2, [r3, #0]
 81071d6:	69fb      	ldr	r3, [r7, #28]
 81071d8:	fa22 f303 	lsr.w	r3, r2, r3
 81071dc:	2b00      	cmp	r3, #0
 81071de:	f47f ae63 	bne.w	8106ea8 <HAL_GPIO_Init+0x14>
  }
}
 81071e2:	bf00      	nop
 81071e4:	bf00      	nop
 81071e6:	3724      	adds	r7, #36	; 0x24
 81071e8:	46bd      	mov	sp, r7
 81071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81071ee:	4770      	bx	lr
 81071f0:	58000400 	.word	0x58000400

081071f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 81071f4:	b480      	push	{r7}
 81071f6:	b085      	sub	sp, #20
 81071f8:	af00      	add	r7, sp, #0
 81071fa:	6078      	str	r0, [r7, #4]
 81071fc:	460b      	mov	r3, r1
 81071fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8107200:	687b      	ldr	r3, [r7, #4]
 8107202:	691a      	ldr	r2, [r3, #16]
 8107204:	887b      	ldrh	r3, [r7, #2]
 8107206:	4013      	ands	r3, r2
 8107208:	2b00      	cmp	r3, #0
 810720a:	d002      	beq.n	8107212 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 810720c:	2301      	movs	r3, #1
 810720e:	73fb      	strb	r3, [r7, #15]
 8107210:	e001      	b.n	8107216 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8107212:	2300      	movs	r3, #0
 8107214:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8107216:	7bfb      	ldrb	r3, [r7, #15]
}
 8107218:	4618      	mov	r0, r3
 810721a:	3714      	adds	r7, #20
 810721c:	46bd      	mov	sp, r7
 810721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107222:	4770      	bx	lr

08107224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8107224:	b480      	push	{r7}
 8107226:	b083      	sub	sp, #12
 8107228:	af00      	add	r7, sp, #0
 810722a:	6078      	str	r0, [r7, #4]
 810722c:	460b      	mov	r3, r1
 810722e:	807b      	strh	r3, [r7, #2]
 8107230:	4613      	mov	r3, r2
 8107232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8107234:	787b      	ldrb	r3, [r7, #1]
 8107236:	2b00      	cmp	r3, #0
 8107238:	d003      	beq.n	8107242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 810723a:	887a      	ldrh	r2, [r7, #2]
 810723c:	687b      	ldr	r3, [r7, #4]
 810723e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8107240:	e003      	b.n	810724a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8107242:	887b      	ldrh	r3, [r7, #2]
 8107244:	041a      	lsls	r2, r3, #16
 8107246:	687b      	ldr	r3, [r7, #4]
 8107248:	619a      	str	r2, [r3, #24]
}
 810724a:	bf00      	nop
 810724c:	370c      	adds	r7, #12
 810724e:	46bd      	mov	sp, r7
 8107250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107254:	4770      	bx	lr

08107256 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8107256:	b480      	push	{r7}
 8107258:	b085      	sub	sp, #20
 810725a:	af00      	add	r7, sp, #0
 810725c:	6078      	str	r0, [r7, #4]
 810725e:	460b      	mov	r3, r1
 8107260:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8107262:	687b      	ldr	r3, [r7, #4]
 8107264:	695b      	ldr	r3, [r3, #20]
 8107266:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8107268:	887a      	ldrh	r2, [r7, #2]
 810726a:	68fb      	ldr	r3, [r7, #12]
 810726c:	4013      	ands	r3, r2
 810726e:	041a      	lsls	r2, r3, #16
 8107270:	68fb      	ldr	r3, [r7, #12]
 8107272:	43d9      	mvns	r1, r3
 8107274:	887b      	ldrh	r3, [r7, #2]
 8107276:	400b      	ands	r3, r1
 8107278:	431a      	orrs	r2, r3
 810727a:	687b      	ldr	r3, [r7, #4]
 810727c:	619a      	str	r2, [r3, #24]
}
 810727e:	bf00      	nop
 8107280:	3714      	adds	r7, #20
 8107282:	46bd      	mov	sp, r7
 8107284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107288:	4770      	bx	lr
	...

0810728c <HAL_HSEM_IsSemTaken>:
  * @brief  Check semaphore state Taken or not.
  * @param  SemID: semaphore ID
  * @retval HAL HSEM state
  */
uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID)
{
 810728c:	b480      	push	{r7}
 810728e:	b083      	sub	sp, #12
 8107290:	af00      	add	r7, sp, #0
 8107292:	6078      	str	r0, [r7, #4]
  return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL);
 8107294:	4a07      	ldr	r2, [pc, #28]	; (81072b4 <HAL_HSEM_IsSemTaken+0x28>)
 8107296:	687b      	ldr	r3, [r7, #4]
 8107298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810729c:	2b00      	cmp	r3, #0
 810729e:	da01      	bge.n	81072a4 <HAL_HSEM_IsSemTaken+0x18>
 81072a0:	2301      	movs	r3, #1
 81072a2:	e000      	b.n	81072a6 <HAL_HSEM_IsSemTaken+0x1a>
 81072a4:	2300      	movs	r3, #0
}
 81072a6:	4618      	mov	r0, r3
 81072a8:	370c      	adds	r7, #12
 81072aa:	46bd      	mov	sp, r7
 81072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072b0:	4770      	bx	lr
 81072b2:	bf00      	nop
 81072b4:	58026400 	.word	0x58026400

081072b8 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81072b8:	b480      	push	{r7}
 81072ba:	b083      	sub	sp, #12
 81072bc:	af00      	add	r7, sp, #0
 81072be:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81072c0:	4b05      	ldr	r3, [pc, #20]	; (81072d8 <HAL_HSEM_ActivateNotification+0x20>)
 81072c2:	681a      	ldr	r2, [r3, #0]
 81072c4:	4904      	ldr	r1, [pc, #16]	; (81072d8 <HAL_HSEM_ActivateNotification+0x20>)
 81072c6:	687b      	ldr	r3, [r7, #4]
 81072c8:	4313      	orrs	r3, r2
 81072ca:	600b      	str	r3, [r1, #0]
#endif
}
 81072cc:	bf00      	nop
 81072ce:	370c      	adds	r7, #12
 81072d0:	46bd      	mov	sp, r7
 81072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072d6:	4770      	bx	lr
 81072d8:	58026510 	.word	0x58026510

081072dc <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 81072dc:	b580      	push	{r7, lr}
 81072de:	b084      	sub	sp, #16
 81072e0:	af00      	add	r7, sp, #0
 81072e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 81072e4:	687b      	ldr	r3, [r7, #4]
 81072e6:	2b00      	cmp	r3, #0
 81072e8:	d101      	bne.n	81072ee <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 81072ea:	2301      	movs	r3, #1
 81072ec:	e099      	b.n	8107422 <HAL_LPTIM_Init+0x146>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 81072ee:	687b      	ldr	r3, [r7, #4]
 81072f0:	685b      	ldr	r3, [r3, #4]
 81072f2:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 81072f4:	687b      	ldr	r3, [r7, #4]
 81072f6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 81072fa:	b2db      	uxtb	r3, r3
 81072fc:	2b00      	cmp	r3, #0
 81072fe:	d106      	bne.n	810730e <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8107300:	687b      	ldr	r3, [r7, #4]
 8107302:	2200      	movs	r2, #0
 8107304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8107308:	6878      	ldr	r0, [r7, #4]
 810730a:	f010 fdb9 	bl	8117e80 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 810730e:	687b      	ldr	r3, [r7, #4]
 8107310:	2202      	movs	r2, #2
 8107312:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8107316:	687b      	ldr	r3, [r7, #4]
 8107318:	681b      	ldr	r3, [r3, #0]
 810731a:	68db      	ldr	r3, [r3, #12]
 810731c:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 810731e:	687b      	ldr	r3, [r7, #4]
 8107320:	685b      	ldr	r3, [r3, #4]
 8107322:	2b01      	cmp	r3, #1
 8107324:	d004      	beq.n	8107330 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8107326:	687b      	ldr	r3, [r7, #4]
 8107328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810732a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810732e:	d103      	bne.n	8107338 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8107330:	68fb      	ldr	r3, [r7, #12]
 8107332:	f023 031e 	bic.w	r3, r3, #30
 8107336:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8107338:	687b      	ldr	r3, [r7, #4]
 810733a:	695b      	ldr	r3, [r3, #20]
 810733c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8107340:	4293      	cmp	r3, r2
 8107342:	d005      	beq.n	8107350 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8107344:	68fb      	ldr	r3, [r7, #12]
 8107346:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 810734a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 810734e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8107350:	68fa      	ldr	r2, [r7, #12]
 8107352:	4b36      	ldr	r3, [pc, #216]	; (810742c <HAL_LPTIM_Init+0x150>)
 8107354:	4013      	ands	r3, r2
 8107356:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8107358:	687b      	ldr	r3, [r7, #4]
 810735a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 810735c:	687b      	ldr	r3, [r7, #4]
 810735e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8107360:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8107362:	687b      	ldr	r3, [r7, #4]
 8107364:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8107366:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8107368:	687b      	ldr	r3, [r7, #4]
 810736a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 810736c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 810736e:	687b      	ldr	r3, [r7, #4]
 8107370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8107372:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8107374:	68fa      	ldr	r2, [r7, #12]
 8107376:	4313      	orrs	r3, r2
 8107378:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 810737a:	687b      	ldr	r3, [r7, #4]
 810737c:	685b      	ldr	r3, [r3, #4]
 810737e:	2b00      	cmp	r3, #0
 8107380:	d107      	bne.n	8107392 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8107382:	687b      	ldr	r3, [r7, #4]
 8107384:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8107386:	687b      	ldr	r3, [r7, #4]
 8107388:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 810738a:	4313      	orrs	r3, r2
 810738c:	68fa      	ldr	r2, [r7, #12]
 810738e:	4313      	orrs	r3, r2
 8107390:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8107392:	687b      	ldr	r3, [r7, #4]
 8107394:	685b      	ldr	r3, [r3, #4]
 8107396:	2b01      	cmp	r3, #1
 8107398:	d004      	beq.n	81073a4 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 810739a:	687b      	ldr	r3, [r7, #4]
 810739c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810739e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81073a2:	d107      	bne.n	81073b4 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 81073a4:	687b      	ldr	r3, [r7, #4]
 81073a6:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 81073a8:	687b      	ldr	r3, [r7, #4]
 81073aa:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 81073ac:	4313      	orrs	r3, r2
 81073ae:	68fa      	ldr	r2, [r7, #12]
 81073b0:	4313      	orrs	r3, r2
 81073b2:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 81073b4:	687b      	ldr	r3, [r7, #4]
 81073b6:	695b      	ldr	r3, [r3, #20]
 81073b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81073bc:	4293      	cmp	r3, r2
 81073be:	d00a      	beq.n	81073d6 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 81073c0:	687b      	ldr	r3, [r7, #4]
 81073c2:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 81073c4:	687b      	ldr	r3, [r7, #4]
 81073c6:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 81073c8:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 81073ca:	687b      	ldr	r3, [r7, #4]
 81073cc:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 81073ce:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 81073d0:	68fa      	ldr	r2, [r7, #12]
 81073d2:	4313      	orrs	r3, r2
 81073d4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 81073d6:	687b      	ldr	r3, [r7, #4]
 81073d8:	681b      	ldr	r3, [r3, #0]
 81073da:	68fa      	ldr	r2, [r7, #12]
 81073dc:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 81073de:	687b      	ldr	r3, [r7, #4]
 81073e0:	681b      	ldr	r3, [r3, #0]
 81073e2:	4a13      	ldr	r2, [pc, #76]	; (8107430 <HAL_LPTIM_Init+0x154>)
 81073e4:	4293      	cmp	r3, r2
 81073e6:	d004      	beq.n	81073f2 <HAL_LPTIM_Init+0x116>
 81073e8:	687b      	ldr	r3, [r7, #4]
 81073ea:	681b      	ldr	r3, [r3, #0]
 81073ec:	4a11      	ldr	r2, [pc, #68]	; (8107434 <HAL_LPTIM_Init+0x158>)
 81073ee:	4293      	cmp	r3, r2
 81073f0:	d108      	bne.n	8107404 <HAL_LPTIM_Init+0x128>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 81073f2:	687b      	ldr	r3, [r7, #4]
 81073f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 81073f6:	687b      	ldr	r3, [r7, #4]
 81073f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81073fa:	687b      	ldr	r3, [r7, #4]
 81073fc:	681b      	ldr	r3, [r3, #0]
 81073fe:	430a      	orrs	r2, r1
 8107400:	625a      	str	r2, [r3, #36]	; 0x24
 8107402:	e009      	b.n	8107418 <HAL_LPTIM_Init+0x13c>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8107404:	687b      	ldr	r3, [r7, #4]
 8107406:	681b      	ldr	r3, [r3, #0]
 8107408:	4a0b      	ldr	r2, [pc, #44]	; (8107438 <HAL_LPTIM_Init+0x15c>)
 810740a:	4293      	cmp	r3, r2
 810740c:	d104      	bne.n	8107418 <HAL_LPTIM_Init+0x13c>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 810740e:	687b      	ldr	r3, [r7, #4]
 8107410:	681b      	ldr	r3, [r3, #0]
 8107412:	687a      	ldr	r2, [r7, #4]
 8107414:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8107416:	625a      	str	r2, [r3, #36]	; 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8107418:	687b      	ldr	r3, [r7, #4]
 810741a:	2201      	movs	r2, #1
 810741c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8107420:	2300      	movs	r3, #0
}
 8107422:	4618      	mov	r0, r3
 8107424:	3710      	adds	r7, #16
 8107426:	46bd      	mov	sp, r7
 8107428:	bd80      	pop	{r7, pc}
 810742a:	bf00      	nop
 810742c:	ff19f1fe 	.word	0xff19f1fe
 8107430:	40002400 	.word	0x40002400
 8107434:	58002400 	.word	0x58002400
 8107438:	58002800 	.word	0x58002800

0810743c <HAL_LPTIM_Counter_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 810743c:	b580      	push	{r7, lr}
 810743e:	b082      	sub	sp, #8
 8107440:	af00      	add	r7, sp, #0
 8107442:	6078      	str	r0, [r7, #4]
 8107444:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8107446:	687b      	ldr	r3, [r7, #4]
 8107448:	2202      	movs	r2, #2
 810744a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 810744e:	687b      	ldr	r3, [r7, #4]
 8107450:	685b      	ldr	r3, [r3, #4]
 8107452:	2b01      	cmp	r3, #1
 8107454:	d00c      	beq.n	8107470 <HAL_LPTIM_Counter_Start+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8107456:	687b      	ldr	r3, [r7, #4]
 8107458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810745a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810745e:	d107      	bne.n	8107470 <HAL_LPTIM_Counter_Start+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8107460:	687b      	ldr	r3, [r7, #4]
 8107462:	681b      	ldr	r3, [r3, #0]
 8107464:	68da      	ldr	r2, [r3, #12]
 8107466:	687b      	ldr	r3, [r7, #4]
 8107468:	681b      	ldr	r3, [r3, #0]
 810746a:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 810746e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8107470:	687b      	ldr	r3, [r7, #4]
 8107472:	681b      	ldr	r3, [r3, #0]
 8107474:	691a      	ldr	r2, [r3, #16]
 8107476:	687b      	ldr	r3, [r7, #4]
 8107478:	681b      	ldr	r3, [r3, #0]
 810747a:	f042 0201 	orr.w	r2, r2, #1
 810747e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8107480:	687b      	ldr	r3, [r7, #4]
 8107482:	681b      	ldr	r3, [r3, #0]
 8107484:	2210      	movs	r2, #16
 8107486:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8107488:	687b      	ldr	r3, [r7, #4]
 810748a:	681b      	ldr	r3, [r3, #0]
 810748c:	683a      	ldr	r2, [r7, #0]
 810748e:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8107490:	2110      	movs	r1, #16
 8107492:	6878      	ldr	r0, [r7, #4]
 8107494:	f000 f8f8 	bl	8107688 <LPTIM_WaitForFlag>
 8107498:	4603      	mov	r3, r0
 810749a:	2b03      	cmp	r3, #3
 810749c:	d101      	bne.n	81074a2 <HAL_LPTIM_Counter_Start+0x66>
  {
    return HAL_TIMEOUT;
 810749e:	2303      	movs	r3, #3
 81074a0:	e00c      	b.n	81074bc <HAL_LPTIM_Counter_Start+0x80>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 81074a2:	687b      	ldr	r3, [r7, #4]
 81074a4:	681b      	ldr	r3, [r3, #0]
 81074a6:	691a      	ldr	r2, [r3, #16]
 81074a8:	687b      	ldr	r3, [r7, #4]
 81074aa:	681b      	ldr	r3, [r3, #0]
 81074ac:	f042 0204 	orr.w	r2, r2, #4
 81074b0:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 81074b2:	687b      	ldr	r3, [r7, #4]
 81074b4:	2201      	movs	r2, #1
 81074b6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 81074ba:	2300      	movs	r3, #0
}
 81074bc:	4618      	mov	r0, r3
 81074be:	3708      	adds	r7, #8
 81074c0:	46bd      	mov	sp, r7
 81074c2:	bd80      	pop	{r7, pc}

081074c4 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 81074c4:	b580      	push	{r7, lr}
 81074c6:	b082      	sub	sp, #8
 81074c8:	af00      	add	r7, sp, #0
 81074ca:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 81074cc:	687b      	ldr	r3, [r7, #4]
 81074ce:	681b      	ldr	r3, [r3, #0]
 81074d0:	681b      	ldr	r3, [r3, #0]
 81074d2:	f003 0301 	and.w	r3, r3, #1
 81074d6:	2b01      	cmp	r3, #1
 81074d8:	d10d      	bne.n	81074f6 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 81074da:	687b      	ldr	r3, [r7, #4]
 81074dc:	681b      	ldr	r3, [r3, #0]
 81074de:	689b      	ldr	r3, [r3, #8]
 81074e0:	f003 0301 	and.w	r3, r3, #1
 81074e4:	2b01      	cmp	r3, #1
 81074e6:	d106      	bne.n	81074f6 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 81074e8:	687b      	ldr	r3, [r7, #4]
 81074ea:	681b      	ldr	r3, [r3, #0]
 81074ec:	2201      	movs	r2, #1
 81074ee:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 81074f0:	6878      	ldr	r0, [r7, #4]
 81074f2:	f000 f882 	bl	81075fa <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 81074f6:	687b      	ldr	r3, [r7, #4]
 81074f8:	681b      	ldr	r3, [r3, #0]
 81074fa:	681b      	ldr	r3, [r3, #0]
 81074fc:	f003 0302 	and.w	r3, r3, #2
 8107500:	2b02      	cmp	r3, #2
 8107502:	d10d      	bne.n	8107520 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8107504:	687b      	ldr	r3, [r7, #4]
 8107506:	681b      	ldr	r3, [r3, #0]
 8107508:	689b      	ldr	r3, [r3, #8]
 810750a:	f003 0302 	and.w	r3, r3, #2
 810750e:	2b02      	cmp	r3, #2
 8107510:	d106      	bne.n	8107520 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8107512:	687b      	ldr	r3, [r7, #4]
 8107514:	681b      	ldr	r3, [r3, #0]
 8107516:	2202      	movs	r2, #2
 8107518:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 810751a:	6878      	ldr	r0, [r7, #4]
 810751c:	f000 f877 	bl	810760e <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8107520:	687b      	ldr	r3, [r7, #4]
 8107522:	681b      	ldr	r3, [r3, #0]
 8107524:	681b      	ldr	r3, [r3, #0]
 8107526:	f003 0304 	and.w	r3, r3, #4
 810752a:	2b04      	cmp	r3, #4
 810752c:	d10d      	bne.n	810754a <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 810752e:	687b      	ldr	r3, [r7, #4]
 8107530:	681b      	ldr	r3, [r3, #0]
 8107532:	689b      	ldr	r3, [r3, #8]
 8107534:	f003 0304 	and.w	r3, r3, #4
 8107538:	2b04      	cmp	r3, #4
 810753a:	d106      	bne.n	810754a <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 810753c:	687b      	ldr	r3, [r7, #4]
 810753e:	681b      	ldr	r3, [r3, #0]
 8107540:	2204      	movs	r2, #4
 8107542:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8107544:	6878      	ldr	r0, [r7, #4]
 8107546:	f000 f86c 	bl	8107622 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 810754a:	687b      	ldr	r3, [r7, #4]
 810754c:	681b      	ldr	r3, [r3, #0]
 810754e:	681b      	ldr	r3, [r3, #0]
 8107550:	f003 0308 	and.w	r3, r3, #8
 8107554:	2b08      	cmp	r3, #8
 8107556:	d10d      	bne.n	8107574 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8107558:	687b      	ldr	r3, [r7, #4]
 810755a:	681b      	ldr	r3, [r3, #0]
 810755c:	689b      	ldr	r3, [r3, #8]
 810755e:	f003 0308 	and.w	r3, r3, #8
 8107562:	2b08      	cmp	r3, #8
 8107564:	d106      	bne.n	8107574 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8107566:	687b      	ldr	r3, [r7, #4]
 8107568:	681b      	ldr	r3, [r3, #0]
 810756a:	2208      	movs	r2, #8
 810756c:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 810756e:	6878      	ldr	r0, [r7, #4]
 8107570:	f000 f861 	bl	8107636 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8107574:	687b      	ldr	r3, [r7, #4]
 8107576:	681b      	ldr	r3, [r3, #0]
 8107578:	681b      	ldr	r3, [r3, #0]
 810757a:	f003 0310 	and.w	r3, r3, #16
 810757e:	2b10      	cmp	r3, #16
 8107580:	d10d      	bne.n	810759e <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8107582:	687b      	ldr	r3, [r7, #4]
 8107584:	681b      	ldr	r3, [r3, #0]
 8107586:	689b      	ldr	r3, [r3, #8]
 8107588:	f003 0310 	and.w	r3, r3, #16
 810758c:	2b10      	cmp	r3, #16
 810758e:	d106      	bne.n	810759e <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8107590:	687b      	ldr	r3, [r7, #4]
 8107592:	681b      	ldr	r3, [r3, #0]
 8107594:	2210      	movs	r2, #16
 8107596:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8107598:	6878      	ldr	r0, [r7, #4]
 810759a:	f000 f856 	bl	810764a <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 810759e:	687b      	ldr	r3, [r7, #4]
 81075a0:	681b      	ldr	r3, [r3, #0]
 81075a2:	681b      	ldr	r3, [r3, #0]
 81075a4:	f003 0320 	and.w	r3, r3, #32
 81075a8:	2b20      	cmp	r3, #32
 81075aa:	d10d      	bne.n	81075c8 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 81075ac:	687b      	ldr	r3, [r7, #4]
 81075ae:	681b      	ldr	r3, [r3, #0]
 81075b0:	689b      	ldr	r3, [r3, #8]
 81075b2:	f003 0320 	and.w	r3, r3, #32
 81075b6:	2b20      	cmp	r3, #32
 81075b8:	d106      	bne.n	81075c8 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 81075ba:	687b      	ldr	r3, [r7, #4]
 81075bc:	681b      	ldr	r3, [r3, #0]
 81075be:	2220      	movs	r2, #32
 81075c0:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 81075c2:	6878      	ldr	r0, [r7, #4]
 81075c4:	f000 f84b 	bl	810765e <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 81075c8:	687b      	ldr	r3, [r7, #4]
 81075ca:	681b      	ldr	r3, [r3, #0]
 81075cc:	681b      	ldr	r3, [r3, #0]
 81075ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81075d2:	2b40      	cmp	r3, #64	; 0x40
 81075d4:	d10d      	bne.n	81075f2 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 81075d6:	687b      	ldr	r3, [r7, #4]
 81075d8:	681b      	ldr	r3, [r3, #0]
 81075da:	689b      	ldr	r3, [r3, #8]
 81075dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81075e0:	2b40      	cmp	r3, #64	; 0x40
 81075e2:	d106      	bne.n	81075f2 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 81075e4:	687b      	ldr	r3, [r7, #4]
 81075e6:	681b      	ldr	r3, [r3, #0]
 81075e8:	2240      	movs	r2, #64	; 0x40
 81075ea:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 81075ec:	6878      	ldr	r0, [r7, #4]
 81075ee:	f000 f840 	bl	8107672 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 81075f2:	bf00      	nop
 81075f4:	3708      	adds	r7, #8
 81075f6:	46bd      	mov	sp, r7
 81075f8:	bd80      	pop	{r7, pc}

081075fa <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 81075fa:	b480      	push	{r7}
 81075fc:	b083      	sub	sp, #12
 81075fe:	af00      	add	r7, sp, #0
 8107600:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8107602:	bf00      	nop
 8107604:	370c      	adds	r7, #12
 8107606:	46bd      	mov	sp, r7
 8107608:	f85d 7b04 	ldr.w	r7, [sp], #4
 810760c:	4770      	bx	lr

0810760e <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 810760e:	b480      	push	{r7}
 8107610:	b083      	sub	sp, #12
 8107612:	af00      	add	r7, sp, #0
 8107614:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8107616:	bf00      	nop
 8107618:	370c      	adds	r7, #12
 810761a:	46bd      	mov	sp, r7
 810761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107620:	4770      	bx	lr

08107622 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8107622:	b480      	push	{r7}
 8107624:	b083      	sub	sp, #12
 8107626:	af00      	add	r7, sp, #0
 8107628:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 810762a:	bf00      	nop
 810762c:	370c      	adds	r7, #12
 810762e:	46bd      	mov	sp, r7
 8107630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107634:	4770      	bx	lr

08107636 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8107636:	b480      	push	{r7}
 8107638:	b083      	sub	sp, #12
 810763a:	af00      	add	r7, sp, #0
 810763c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 810763e:	bf00      	nop
 8107640:	370c      	adds	r7, #12
 8107642:	46bd      	mov	sp, r7
 8107644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107648:	4770      	bx	lr

0810764a <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 810764a:	b480      	push	{r7}
 810764c:	b083      	sub	sp, #12
 810764e:	af00      	add	r7, sp, #0
 8107650:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8107652:	bf00      	nop
 8107654:	370c      	adds	r7, #12
 8107656:	46bd      	mov	sp, r7
 8107658:	f85d 7b04 	ldr.w	r7, [sp], #4
 810765c:	4770      	bx	lr

0810765e <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 810765e:	b480      	push	{r7}
 8107660:	b083      	sub	sp, #12
 8107662:	af00      	add	r7, sp, #0
 8107664:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8107666:	bf00      	nop
 8107668:	370c      	adds	r7, #12
 810766a:	46bd      	mov	sp, r7
 810766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107670:	4770      	bx	lr

08107672 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8107672:	b480      	push	{r7}
 8107674:	b083      	sub	sp, #12
 8107676:	af00      	add	r7, sp, #0
 8107678:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 810767a:	bf00      	nop
 810767c:	370c      	adds	r7, #12
 810767e:	46bd      	mov	sp, r7
 8107680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107684:	4770      	bx	lr
	...

08107688 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8107688:	b480      	push	{r7}
 810768a:	b085      	sub	sp, #20
 810768c:	af00      	add	r7, sp, #0
 810768e:	6078      	str	r0, [r7, #4]
 8107690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8107692:	2300      	movs	r3, #0
 8107694:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8107696:	4b12      	ldr	r3, [pc, #72]	; (81076e0 <LPTIM_WaitForFlag+0x58>)
 8107698:	681b      	ldr	r3, [r3, #0]
 810769a:	4a12      	ldr	r2, [pc, #72]	; (81076e4 <LPTIM_WaitForFlag+0x5c>)
 810769c:	fba2 2303 	umull	r2, r3, r2, r3
 81076a0:	0b9b      	lsrs	r3, r3, #14
 81076a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 81076a6:	fb02 f303 	mul.w	r3, r2, r3
 81076aa:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 81076ac:	68bb      	ldr	r3, [r7, #8]
 81076ae:	3b01      	subs	r3, #1
 81076b0:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 81076b2:	68bb      	ldr	r3, [r7, #8]
 81076b4:	2b00      	cmp	r3, #0
 81076b6:	d101      	bne.n	81076bc <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 81076b8:	2303      	movs	r3, #3
 81076ba:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 81076bc:	687b      	ldr	r3, [r7, #4]
 81076be:	681b      	ldr	r3, [r3, #0]
 81076c0:	681a      	ldr	r2, [r3, #0]
 81076c2:	683b      	ldr	r3, [r7, #0]
 81076c4:	4013      	ands	r3, r2
 81076c6:	683a      	ldr	r2, [r7, #0]
 81076c8:	429a      	cmp	r2, r3
 81076ca:	d002      	beq.n	81076d2 <LPTIM_WaitForFlag+0x4a>
 81076cc:	68bb      	ldr	r3, [r7, #8]
 81076ce:	2b00      	cmp	r3, #0
 81076d0:	d1ec      	bne.n	81076ac <LPTIM_WaitForFlag+0x24>

  return result;
 81076d2:	7bfb      	ldrb	r3, [r7, #15]
}
 81076d4:	4618      	mov	r0, r3
 81076d6:	3714      	adds	r7, #20
 81076d8:	46bd      	mov	sp, r7
 81076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81076de:	4770      	bx	lr
 81076e0:	10000000 	.word	0x10000000
 81076e4:	d1b71759 	.word	0xd1b71759

081076e8 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{ 
 81076e8:	b580      	push	{r7, lr}
 81076ea:	b084      	sub	sp, #16
 81076ec:	af00      	add	r7, sp, #0
 81076ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81076f0:	2300      	movs	r3, #0
 81076f2:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 81076f4:	687b      	ldr	r3, [r7, #4]
 81076f6:	2b00      	cmp	r3, #0
 81076f8:	d101      	bne.n	81076fe <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 81076fa:	2301      	movs	r3, #1
 81076fc:	e0bb      	b.n	8107876 <HAL_OPAMP_Init+0x18e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 81076fe:	687b      	ldr	r3, [r7, #4]
 8107700:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8107704:	b2db      	uxtb	r3, r3
 8107706:	2b05      	cmp	r3, #5
 8107708:	d101      	bne.n	810770e <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 810770a:	2301      	movs	r3, #1
 810770c:	e0b3      	b.n	8107876 <HAL_OPAMP_Init+0x18e>
  }  
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 810770e:	687b      	ldr	r3, [r7, #4]
 8107710:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8107714:	b2db      	uxtb	r3, r3
 8107716:	2b02      	cmp	r3, #2
 8107718:	d101      	bne.n	810771e <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 810771a:	2301      	movs	r3, #1
 810771c:	e0ab      	b.n	8107876 <HAL_OPAMP_Init+0x18e>
    }
    

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming)); 

    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 810771e:	687b      	ldr	r3, [r7, #4]
 8107720:	69db      	ldr	r3, [r3, #28]
 8107722:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePHighSpeed));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNHighSpeed));
      }
    }
     
    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 8107726:	687b      	ldr	r3, [r7, #4]
 8107728:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810772c:	b2db      	uxtb	r3, r3
 810772e:	2b00      	cmp	r3, #0
 8107730:	d103      	bne.n	810773a <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8107732:	687b      	ldr	r3, [r7, #4]
 8107734:	2200      	movs	r2, #0
 8107736:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);    
#else    
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 810773a:	6878      	ldr	r0, [r7, #4]
 810773c:	f010 fc62 	bl	8118004 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8107740:	687b      	ldr	r3, [r7, #4]
 8107742:	681b      	ldr	r3, [r3, #0]
 8107744:	681a      	ldr	r2, [r3, #0]
 8107746:	687b      	ldr	r3, [r7, #4]
 8107748:	681b      	ldr	r3, [r3, #0]
 810774a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 810774e:	601a      	str	r2, [r3, #0]
    /* In PGA mode InvertingInput is Not Applicable  */                                          
    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 8107750:	687b      	ldr	r3, [r7, #4]
 8107752:	689b      	ldr	r3, [r3, #8]
 8107754:	2b40      	cmp	r3, #64	; 0x40
 8107756:	d11b      	bne.n	8107790 <HAL_OPAMP_Init+0xa8>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 8107758:	687b      	ldr	r3, [r7, #4]
 810775a:	681b      	ldr	r3, [r3, #0]
 810775c:	681b      	ldr	r3, [r3, #0]
 810775e:	f423 23f8 	bic.w	r3, r3, #507904	; 0x7c000
 8107762:	f423 73b6 	bic.w	r3, r3, #364	; 0x16c
 8107766:	687a      	ldr	r2, [r7, #4]
 8107768:	6851      	ldr	r1, [r2, #4]
 810776a:	687a      	ldr	r2, [r7, #4]
 810776c:	6892      	ldr	r2, [r2, #8]
 810776e:	4311      	orrs	r1, r2
 8107770:	687a      	ldr	r2, [r7, #4]
 8107772:	6952      	ldr	r2, [r2, #20]
 8107774:	4311      	orrs	r1, r2
 8107776:	687a      	ldr	r2, [r7, #4]
 8107778:	6992      	ldr	r2, [r2, #24]
 810777a:	4311      	orrs	r1, r2
 810777c:	687a      	ldr	r2, [r7, #4]
 810777e:	6912      	ldr	r2, [r2, #16]
 8107780:	4311      	orrs	r1, r2
 8107782:	687a      	ldr	r2, [r7, #4]
 8107784:	69d2      	ldr	r2, [r2, #28]
 8107786:	4311      	orrs	r1, r2
 8107788:	687a      	ldr	r2, [r7, #4]
 810778a:	6812      	ldr	r2, [r2, #0]
 810778c:	430b      	orrs	r3, r1
 810778e:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.PgaConnect | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }
    
    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 8107790:	687b      	ldr	r3, [r7, #4]
 8107792:	689b      	ldr	r3, [r3, #8]
 8107794:	2b60      	cmp	r3, #96	; 0x60
 8107796:	d115      	bne.n	81077c4 <HAL_OPAMP_Init+0xdc>
    {
  /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8107798:	687b      	ldr	r3, [r7, #4]
 810779a:	681b      	ldr	r3, [r3, #0]
 810779c:	681b      	ldr	r3, [r3, #0]
 810779e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 81077a2:	f423 73b6 	bic.w	r3, r3, #364	; 0x16c
 81077a6:	687a      	ldr	r2, [r7, #4]
 81077a8:	6851      	ldr	r1, [r2, #4]
 81077aa:	687a      	ldr	r2, [r7, #4]
 81077ac:	6892      	ldr	r2, [r2, #8]
 81077ae:	4311      	orrs	r1, r2
 81077b0:	687a      	ldr	r2, [r7, #4]
 81077b2:	6912      	ldr	r2, [r2, #16]
 81077b4:	4311      	orrs	r1, r2
 81077b6:	687a      	ldr	r2, [r7, #4]
 81077b8:	69d2      	ldr	r2, [r2, #28]
 81077ba:	4311      	orrs	r1, r2
 81077bc:	687a      	ldr	r2, [r7, #4]
 81077be:	6812      	ldr	r2, [r2, #0]
 81077c0:	430b      	orrs	r3, r1
 81077c2:	6013      	str	r3, [r2, #0]
                                              hopamp->Init.Mode | \
                                              hopamp->Init.NonInvertingInput | \
                                              hopamp->Init.UserTrimming);     
    }     
    
    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 81077c4:	687b      	ldr	r3, [r7, #4]
 81077c6:	689b      	ldr	r3, [r3, #8]
 81077c8:	2b00      	cmp	r3, #0
 81077ca:	d118      	bne.n	81077fe <HAL_OPAMP_Init+0x116>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 81077cc:	687b      	ldr	r3, [r7, #4]
 81077ce:	681b      	ldr	r3, [r3, #0]
 81077d0:	681b      	ldr	r3, [r3, #0]
 81077d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 81077d6:	f423 73b6 	bic.w	r3, r3, #364	; 0x16c
 81077da:	687a      	ldr	r2, [r7, #4]
 81077dc:	6851      	ldr	r1, [r2, #4]
 81077de:	687a      	ldr	r2, [r7, #4]
 81077e0:	6892      	ldr	r2, [r2, #8]
 81077e2:	4311      	orrs	r1, r2
 81077e4:	687a      	ldr	r2, [r7, #4]
 81077e6:	68d2      	ldr	r2, [r2, #12]
 81077e8:	4311      	orrs	r1, r2
 81077ea:	687a      	ldr	r2, [r7, #4]
 81077ec:	6912      	ldr	r2, [r2, #16]
 81077ee:	4311      	orrs	r1, r2
 81077f0:	687a      	ldr	r2, [r7, #4]
 81077f2:	69d2      	ldr	r2, [r2, #28]
 81077f4:	4311      	orrs	r1, r2
 81077f6:	687a      	ldr	r2, [r7, #4]
 81077f8:	6812      	ldr	r2, [r2, #0]
 81077fa:	430b      	orrs	r3, r1
 81077fc:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    } 
    
    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 81077fe:	687b      	ldr	r3, [r7, #4]
 8107800:	69db      	ldr	r3, [r3, #28]
 8107802:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8107806:	d12b      	bne.n	8107860 <HAL_OPAMP_Init+0x178>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_HIGHSPEED)
 8107808:	687b      	ldr	r3, [r7, #4]
 810780a:	685b      	ldr	r3, [r3, #4]
 810780c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107810:	d013      	beq.n	810783a <HAL_OPAMP_Init+0x152>
      {
        /* OPAMP_POWERMODE_NORMAL */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8107812:	687b      	ldr	r3, [r7, #4]
 8107814:	6a1b      	ldr	r3, [r3, #32]
 8107816:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN)); 
 8107818:	687b      	ldr	r3, [r7, #4]
 810781a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 810781c:	4313      	orrs	r3, r2
 810781e:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8107820:	687b      	ldr	r3, [r7, #4]
 8107822:	681b      	ldr	r3, [r3, #0]
 8107824:	685b      	ldr	r3, [r3, #4]
 8107826:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 810782a:	f023 031f 	bic.w	r3, r3, #31
 810782e:	687a      	ldr	r2, [r7, #4]
 8107830:	6812      	ldr	r2, [r2, #0]
 8107832:	68b9      	ldr	r1, [r7, #8]
 8107834:	430b      	orrs	r3, r1
 8107836:	6053      	str	r3, [r2, #4]
 8107838:	e012      	b.n	8107860 <HAL_OPAMP_Init+0x178>
      else
      {
        /* OPAMP_POWERMODE_HIGHSPEED*/
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* high speed mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 810783a:	687b      	ldr	r3, [r7, #4]
 810783c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810783e:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNHighSpeed)); 
 8107840:	687b      	ldr	r3, [r7, #4]
 8107842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 8107844:	4313      	orrs	r3, r2
 8107846:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->HSOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);     
 8107848:	687b      	ldr	r3, [r7, #4]
 810784a:	681b      	ldr	r3, [r3, #0]
 810784c:	689b      	ldr	r3, [r3, #8]
 810784e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8107852:	f023 031f 	bic.w	r3, r3, #31
 8107856:	687a      	ldr	r2, [r7, #4]
 8107858:	6812      	ldr	r2, [r2, #0]
 810785a:	68b9      	ldr	r1, [r7, #8]
 810785c:	430b      	orrs	r3, r1
 810785e:	6093      	str	r3, [r2, #8]
      }
    } 
   
    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8107860:	687b      	ldr	r3, [r7, #4]
 8107862:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8107866:	b2db      	uxtb	r3, r3
 8107868:	2b00      	cmp	r3, #0
 810786a:	d103      	bne.n	8107874 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 810786c:	687b      	ldr	r3, [r7, #4]
 810786e:	2201      	movs	r2, #1
 8107870:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8107874:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8107876:	4618      	mov	r0, r3
 8107878:	3710      	adds	r7, #16
 810787a:	46bd      	mov	sp, r7
 810787c:	bd80      	pop	{r7, pc}

0810787e <HAL_OPAMP_Start>:
  * @brief  Start the OPAMP.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{ 
 810787e:	b480      	push	{r7}
 8107880:	b085      	sub	sp, #20
 8107882:	af00      	add	r7, sp, #0
 8107884:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8107886:	2300      	movs	r3, #0
 8107888:	73fb      	strb	r3, [r7, #15]
  
  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 810788a:	687b      	ldr	r3, [r7, #4]
 810788c:	2b00      	cmp	r3, #0
 810788e:	d102      	bne.n	8107896 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8107890:	2301      	movs	r3, #1
 8107892:	73fb      	strb	r3, [r7, #15]
 8107894:	e01d      	b.n	81078d2 <HAL_OPAMP_Start+0x54>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8107896:	687b      	ldr	r3, [r7, #4]
 8107898:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810789c:	b2db      	uxtb	r3, r3
 810789e:	2b05      	cmp	r3, #5
 81078a0:	d102      	bne.n	81078a8 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 81078a2:	2301      	movs	r3, #1
 81078a4:	73fb      	strb	r3, [r7, #15]
 81078a6:	e014      	b.n	81078d2 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));
    
    if(hopamp->State == HAL_OPAMP_STATE_READY)
 81078a8:	687b      	ldr	r3, [r7, #4]
 81078aa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 81078ae:	b2db      	uxtb	r3, r3
 81078b0:	2b01      	cmp	r3, #1
 81078b2:	d10c      	bne.n	81078ce <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 81078b4:	687b      	ldr	r3, [r7, #4]
 81078b6:	681b      	ldr	r3, [r3, #0]
 81078b8:	681a      	ldr	r2, [r3, #0]
 81078ba:	687b      	ldr	r3, [r7, #4]
 81078bc:	681b      	ldr	r3, [r3, #0]
 81078be:	f042 0201 	orr.w	r2, r2, #1
 81078c2:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/     
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;   
 81078c4:	687b      	ldr	r3, [r7, #4]
 81078c6:	2204      	movs	r2, #4
 81078c8:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 81078cc:	e001      	b.n	81078d2 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 81078ce:	2301      	movs	r3, #1
 81078d0:	73fb      	strb	r3, [r7, #15]
    }
    
   }
  return status;
 81078d2:	7bfb      	ldrb	r3, [r7, #15]
}
 81078d4:	4618      	mov	r0, r3
 81078d6:	3714      	adds	r7, #20
 81078d8:	46bd      	mov	sp, r7
 81078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81078de:	4770      	bx	lr

081078e0 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81078e0:	b580      	push	{r7, lr}
 81078e2:	b084      	sub	sp, #16
 81078e4:	af00      	add	r7, sp, #0
 81078e6:	60f8      	str	r0, [r7, #12]
 81078e8:	460b      	mov	r3, r1
 81078ea:	607a      	str	r2, [r7, #4]
 81078ec:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81078ee:	4b37      	ldr	r3, [pc, #220]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 81078f0:	681b      	ldr	r3, [r3, #0]
 81078f2:	f023 0201 	bic.w	r2, r3, #1
 81078f6:	4935      	ldr	r1, [pc, #212]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 81078f8:	68fb      	ldr	r3, [r7, #12]
 81078fa:	4313      	orrs	r3, r2
 81078fc:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81078fe:	687b      	ldr	r3, [r7, #4]
 8107900:	2b00      	cmp	r3, #0
 8107902:	d123      	bne.n	810794c <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8107904:	f7fb fb1c 	bl	8102f40 <HAL_GetCurrentCPUID>
 8107908:	4603      	mov	r3, r0
 810790a:	2b03      	cmp	r3, #3
 810790c:	d158      	bne.n	81079c0 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810790e:	4b2f      	ldr	r3, [pc, #188]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 8107910:	691b      	ldr	r3, [r3, #16]
 8107912:	4a2e      	ldr	r2, [pc, #184]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 8107914:	f023 0301 	bic.w	r3, r3, #1
 8107918:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810791a:	4b2d      	ldr	r3, [pc, #180]	; (81079d0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810791c:	691b      	ldr	r3, [r3, #16]
 810791e:	4a2c      	ldr	r2, [pc, #176]	; (81079d0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8107920:	f043 0304 	orr.w	r3, r3, #4
 8107924:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8107926:	f3bf 8f4f 	dsb	sy
}
 810792a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810792c:	f3bf 8f6f 	isb	sy
}
 8107930:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8107932:	7afb      	ldrb	r3, [r7, #11]
 8107934:	2b01      	cmp	r3, #1
 8107936:	d101      	bne.n	810793c <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8107938:	bf30      	wfi
 810793a:	e000      	b.n	810793e <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810793c:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810793e:	4b24      	ldr	r3, [pc, #144]	; (81079d0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8107940:	691b      	ldr	r3, [r3, #16]
 8107942:	4a23      	ldr	r2, [pc, #140]	; (81079d0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8107944:	f023 0304 	bic.w	r3, r3, #4
 8107948:	6113      	str	r3, [r2, #16]
 810794a:	e03c      	b.n	81079c6 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 810794c:	687b      	ldr	r3, [r7, #4]
 810794e:	2b01      	cmp	r3, #1
 8107950:	d123      	bne.n	810799a <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8107952:	f7fb faf5 	bl	8102f40 <HAL_GetCurrentCPUID>
 8107956:	4603      	mov	r3, r0
 8107958:	2b01      	cmp	r3, #1
 810795a:	d133      	bne.n	81079c4 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 810795c:	4b1b      	ldr	r3, [pc, #108]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 810795e:	695b      	ldr	r3, [r3, #20]
 8107960:	4a1a      	ldr	r2, [pc, #104]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 8107962:	f023 0302 	bic.w	r3, r3, #2
 8107966:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8107968:	4b19      	ldr	r3, [pc, #100]	; (81079d0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810796a:	691b      	ldr	r3, [r3, #16]
 810796c:	4a18      	ldr	r2, [pc, #96]	; (81079d0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810796e:	f043 0304 	orr.w	r3, r3, #4
 8107972:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8107974:	f3bf 8f4f 	dsb	sy
}
 8107978:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810797a:	f3bf 8f6f 	isb	sy
}
 810797e:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8107980:	7afb      	ldrb	r3, [r7, #11]
 8107982:	2b01      	cmp	r3, #1
 8107984:	d101      	bne.n	810798a <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8107986:	bf30      	wfi
 8107988:	e000      	b.n	810798c <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810798a:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810798c:	4b10      	ldr	r3, [pc, #64]	; (81079d0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810798e:	691b      	ldr	r3, [r3, #16]
 8107990:	4a0f      	ldr	r2, [pc, #60]	; (81079d0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8107992:	f023 0304 	bic.w	r3, r3, #4
 8107996:	6113      	str	r3, [r2, #16]
 8107998:	e015      	b.n	81079c6 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810799a:	f7fb fad1 	bl	8102f40 <HAL_GetCurrentCPUID>
 810799e:	4603      	mov	r3, r0
 81079a0:	2b03      	cmp	r3, #3
 81079a2:	d106      	bne.n	81079b2 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81079a4:	4b09      	ldr	r3, [pc, #36]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 81079a6:	691b      	ldr	r3, [r3, #16]
 81079a8:	4a08      	ldr	r2, [pc, #32]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 81079aa:	f023 0304 	bic.w	r3, r3, #4
 81079ae:	6113      	str	r3, [r2, #16]
 81079b0:	e009      	b.n	81079c6 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81079b2:	4b06      	ldr	r3, [pc, #24]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 81079b4:	695b      	ldr	r3, [r3, #20]
 81079b6:	4a05      	ldr	r2, [pc, #20]	; (81079cc <HAL_PWREx_EnterSTOPMode+0xec>)
 81079b8:	f023 0304 	bic.w	r3, r3, #4
 81079bc:	6153      	str	r3, [r2, #20]
 81079be:	e002      	b.n	81079c6 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81079c0:	bf00      	nop
 81079c2:	e000      	b.n	81079c6 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81079c4:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81079c6:	3710      	adds	r7, #16
 81079c8:	46bd      	mov	sp, r7
 81079ca:	bd80      	pop	{r7, pc}
 81079cc:	58024800 	.word	0x58024800
 81079d0:	e000ed00 	.word	0xe000ed00

081079d4 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81079d4:	b580      	push	{r7, lr}
 81079d6:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81079d8:	f7fb fab2 	bl	8102f40 <HAL_GetCurrentCPUID>
 81079dc:	4603      	mov	r3, r0
 81079de:	2b03      	cmp	r3, #3
 81079e0:	d101      	bne.n	81079e6 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81079e2:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81079e4:	e001      	b.n	81079ea <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81079e6:	bf40      	sev
    __WFE ();
 81079e8:	bf20      	wfe
}
 81079ea:	bf00      	nop
 81079ec:	bd80      	pop	{r7, pc}
	...

081079f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81079f0:	b480      	push	{r7}
 81079f2:	b089      	sub	sp, #36	; 0x24
 81079f4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81079f6:	4bb3      	ldr	r3, [pc, #716]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81079f8:	691b      	ldr	r3, [r3, #16]
 81079fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81079fe:	2b18      	cmp	r3, #24
 8107a00:	f200 8155 	bhi.w	8107cae <HAL_RCC_GetSysClockFreq+0x2be>
 8107a04:	a201      	add	r2, pc, #4	; (adr r2, 8107a0c <HAL_RCC_GetSysClockFreq+0x1c>)
 8107a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107a0a:	bf00      	nop
 8107a0c:	08107a71 	.word	0x08107a71
 8107a10:	08107caf 	.word	0x08107caf
 8107a14:	08107caf 	.word	0x08107caf
 8107a18:	08107caf 	.word	0x08107caf
 8107a1c:	08107caf 	.word	0x08107caf
 8107a20:	08107caf 	.word	0x08107caf
 8107a24:	08107caf 	.word	0x08107caf
 8107a28:	08107caf 	.word	0x08107caf
 8107a2c:	08107a97 	.word	0x08107a97
 8107a30:	08107caf 	.word	0x08107caf
 8107a34:	08107caf 	.word	0x08107caf
 8107a38:	08107caf 	.word	0x08107caf
 8107a3c:	08107caf 	.word	0x08107caf
 8107a40:	08107caf 	.word	0x08107caf
 8107a44:	08107caf 	.word	0x08107caf
 8107a48:	08107caf 	.word	0x08107caf
 8107a4c:	08107a9d 	.word	0x08107a9d
 8107a50:	08107caf 	.word	0x08107caf
 8107a54:	08107caf 	.word	0x08107caf
 8107a58:	08107caf 	.word	0x08107caf
 8107a5c:	08107caf 	.word	0x08107caf
 8107a60:	08107caf 	.word	0x08107caf
 8107a64:	08107caf 	.word	0x08107caf
 8107a68:	08107caf 	.word	0x08107caf
 8107a6c:	08107aa3 	.word	0x08107aa3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107a70:	4b94      	ldr	r3, [pc, #592]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107a72:	681b      	ldr	r3, [r3, #0]
 8107a74:	f003 0320 	and.w	r3, r3, #32
 8107a78:	2b00      	cmp	r3, #0
 8107a7a:	d009      	beq.n	8107a90 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8107a7c:	4b91      	ldr	r3, [pc, #580]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107a7e:	681b      	ldr	r3, [r3, #0]
 8107a80:	08db      	lsrs	r3, r3, #3
 8107a82:	f003 0303 	and.w	r3, r3, #3
 8107a86:	4a90      	ldr	r2, [pc, #576]	; (8107cc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8107a88:	fa22 f303 	lsr.w	r3, r2, r3
 8107a8c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8107a8e:	e111      	b.n	8107cb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8107a90:	4b8d      	ldr	r3, [pc, #564]	; (8107cc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8107a92:	61bb      	str	r3, [r7, #24]
    break;
 8107a94:	e10e      	b.n	8107cb4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8107a96:	4b8d      	ldr	r3, [pc, #564]	; (8107ccc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8107a98:	61bb      	str	r3, [r7, #24]
    break;
 8107a9a:	e10b      	b.n	8107cb4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8107a9c:	4b8c      	ldr	r3, [pc, #560]	; (8107cd0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8107a9e:	61bb      	str	r3, [r7, #24]
    break;
 8107aa0:	e108      	b.n	8107cb4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107aa2:	4b88      	ldr	r3, [pc, #544]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107aa6:	f003 0303 	and.w	r3, r3, #3
 8107aaa:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8107aac:	4b85      	ldr	r3, [pc, #532]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107ab0:	091b      	lsrs	r3, r3, #4
 8107ab2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8107ab6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8107ab8:	4b82      	ldr	r3, [pc, #520]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107abc:	f003 0301 	and.w	r3, r3, #1
 8107ac0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8107ac2:	4b80      	ldr	r3, [pc, #512]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8107ac6:	08db      	lsrs	r3, r3, #3
 8107ac8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8107acc:	68fa      	ldr	r2, [r7, #12]
 8107ace:	fb02 f303 	mul.w	r3, r2, r3
 8107ad2:	ee07 3a90 	vmov	s15, r3
 8107ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107ada:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8107ade:	693b      	ldr	r3, [r7, #16]
 8107ae0:	2b00      	cmp	r3, #0
 8107ae2:	f000 80e1 	beq.w	8107ca8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8107ae6:	697b      	ldr	r3, [r7, #20]
 8107ae8:	2b02      	cmp	r3, #2
 8107aea:	f000 8083 	beq.w	8107bf4 <HAL_RCC_GetSysClockFreq+0x204>
 8107aee:	697b      	ldr	r3, [r7, #20]
 8107af0:	2b02      	cmp	r3, #2
 8107af2:	f200 80a1 	bhi.w	8107c38 <HAL_RCC_GetSysClockFreq+0x248>
 8107af6:	697b      	ldr	r3, [r7, #20]
 8107af8:	2b00      	cmp	r3, #0
 8107afa:	d003      	beq.n	8107b04 <HAL_RCC_GetSysClockFreq+0x114>
 8107afc:	697b      	ldr	r3, [r7, #20]
 8107afe:	2b01      	cmp	r3, #1
 8107b00:	d056      	beq.n	8107bb0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8107b02:	e099      	b.n	8107c38 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107b04:	4b6f      	ldr	r3, [pc, #444]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107b06:	681b      	ldr	r3, [r3, #0]
 8107b08:	f003 0320 	and.w	r3, r3, #32
 8107b0c:	2b00      	cmp	r3, #0
 8107b0e:	d02d      	beq.n	8107b6c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8107b10:	4b6c      	ldr	r3, [pc, #432]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107b12:	681b      	ldr	r3, [r3, #0]
 8107b14:	08db      	lsrs	r3, r3, #3
 8107b16:	f003 0303 	and.w	r3, r3, #3
 8107b1a:	4a6b      	ldr	r2, [pc, #428]	; (8107cc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8107b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8107b20:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8107b22:	687b      	ldr	r3, [r7, #4]
 8107b24:	ee07 3a90 	vmov	s15, r3
 8107b28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107b2c:	693b      	ldr	r3, [r7, #16]
 8107b2e:	ee07 3a90 	vmov	s15, r3
 8107b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107b3a:	4b62      	ldr	r3, [pc, #392]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107b3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107b42:	ee07 3a90 	vmov	s15, r3
 8107b46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107b4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8107b4e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8107cd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8107b52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107b56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107b5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107b66:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8107b6a:	e087      	b.n	8107c7c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8107b6c:	693b      	ldr	r3, [r7, #16]
 8107b6e:	ee07 3a90 	vmov	s15, r3
 8107b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107b76:	eddf 6a58 	vldr	s13, [pc, #352]	; 8107cd8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8107b7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107b7e:	4b51      	ldr	r3, [pc, #324]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107b86:	ee07 3a90 	vmov	s15, r3
 8107b8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107b8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8107b92:	eddf 5a50 	vldr	s11, [pc, #320]	; 8107cd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8107b96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107b9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107b9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107ba2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107baa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107bae:	e065      	b.n	8107c7c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8107bb0:	693b      	ldr	r3, [r7, #16]
 8107bb2:	ee07 3a90 	vmov	s15, r3
 8107bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107bba:	eddf 6a48 	vldr	s13, [pc, #288]	; 8107cdc <HAL_RCC_GetSysClockFreq+0x2ec>
 8107bbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107bc2:	4b40      	ldr	r3, [pc, #256]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107bc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107bca:	ee07 3a90 	vmov	s15, r3
 8107bce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107bd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8107bd6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8107cd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8107bda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107bde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107be2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107be6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107bee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107bf2:	e043      	b.n	8107c7c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8107bf4:	693b      	ldr	r3, [r7, #16]
 8107bf6:	ee07 3a90 	vmov	s15, r3
 8107bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107bfe:	eddf 6a38 	vldr	s13, [pc, #224]	; 8107ce0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8107c02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107c06:	4b2f      	ldr	r3, [pc, #188]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107c0e:	ee07 3a90 	vmov	s15, r3
 8107c12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107c16:	ed97 6a02 	vldr	s12, [r7, #8]
 8107c1a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8107cd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8107c1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107c22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107c26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107c2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107c32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107c36:	e021      	b.n	8107c7c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8107c38:	693b      	ldr	r3, [r7, #16]
 8107c3a:	ee07 3a90 	vmov	s15, r3
 8107c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107c42:	eddf 6a26 	vldr	s13, [pc, #152]	; 8107cdc <HAL_RCC_GetSysClockFreq+0x2ec>
 8107c46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107c4a:	4b1e      	ldr	r3, [pc, #120]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107c52:	ee07 3a90 	vmov	s15, r3
 8107c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107c5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8107c5e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8107cd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8107c62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107c6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107c76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107c7a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8107c7c:	4b11      	ldr	r3, [pc, #68]	; (8107cc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8107c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107c80:	0a5b      	lsrs	r3, r3, #9
 8107c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8107c86:	3301      	adds	r3, #1
 8107c88:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8107c8a:	683b      	ldr	r3, [r7, #0]
 8107c8c:	ee07 3a90 	vmov	s15, r3
 8107c90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8107c94:	edd7 6a07 	vldr	s13, [r7, #28]
 8107c98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107c9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107ca0:	ee17 3a90 	vmov	r3, s15
 8107ca4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8107ca6:	e005      	b.n	8107cb4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8107ca8:	2300      	movs	r3, #0
 8107caa:	61bb      	str	r3, [r7, #24]
    break;
 8107cac:	e002      	b.n	8107cb4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8107cae:	4b07      	ldr	r3, [pc, #28]	; (8107ccc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8107cb0:	61bb      	str	r3, [r7, #24]
    break;
 8107cb2:	bf00      	nop
  }

  return sysclockfreq;
 8107cb4:	69bb      	ldr	r3, [r7, #24]
}
 8107cb6:	4618      	mov	r0, r3
 8107cb8:	3724      	adds	r7, #36	; 0x24
 8107cba:	46bd      	mov	sp, r7
 8107cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cc0:	4770      	bx	lr
 8107cc2:	bf00      	nop
 8107cc4:	58024400 	.word	0x58024400
 8107cc8:	03d09000 	.word	0x03d09000
 8107ccc:	003d0900 	.word	0x003d0900
 8107cd0:	007a1200 	.word	0x007a1200
 8107cd4:	46000000 	.word	0x46000000
 8107cd8:	4c742400 	.word	0x4c742400
 8107cdc:	4a742400 	.word	0x4a742400
 8107ce0:	4af42400 	.word	0x4af42400

08107ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8107ce4:	b580      	push	{r7, lr}
 8107ce6:	b082      	sub	sp, #8
 8107ce8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8107cea:	f7ff fe81 	bl	81079f0 <HAL_RCC_GetSysClockFreq>
 8107cee:	4602      	mov	r2, r0
 8107cf0:	4b11      	ldr	r3, [pc, #68]	; (8107d38 <HAL_RCC_GetHCLKFreq+0x54>)
 8107cf2:	699b      	ldr	r3, [r3, #24]
 8107cf4:	0a1b      	lsrs	r3, r3, #8
 8107cf6:	f003 030f 	and.w	r3, r3, #15
 8107cfa:	4910      	ldr	r1, [pc, #64]	; (8107d3c <HAL_RCC_GetHCLKFreq+0x58>)
 8107cfc:	5ccb      	ldrb	r3, [r1, r3]
 8107cfe:	f003 031f 	and.w	r3, r3, #31
 8107d02:	fa22 f303 	lsr.w	r3, r2, r3
 8107d06:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8107d08:	4b0b      	ldr	r3, [pc, #44]	; (8107d38 <HAL_RCC_GetHCLKFreq+0x54>)
 8107d0a:	699b      	ldr	r3, [r3, #24]
 8107d0c:	f003 030f 	and.w	r3, r3, #15
 8107d10:	4a0a      	ldr	r2, [pc, #40]	; (8107d3c <HAL_RCC_GetHCLKFreq+0x58>)
 8107d12:	5cd3      	ldrb	r3, [r2, r3]
 8107d14:	f003 031f 	and.w	r3, r3, #31
 8107d18:	687a      	ldr	r2, [r7, #4]
 8107d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8107d1e:	4a08      	ldr	r2, [pc, #32]	; (8107d40 <HAL_RCC_GetHCLKFreq+0x5c>)
 8107d20:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8107d22:	4b07      	ldr	r3, [pc, #28]	; (8107d40 <HAL_RCC_GetHCLKFreq+0x5c>)
 8107d24:	681b      	ldr	r3, [r3, #0]
 8107d26:	4a07      	ldr	r2, [pc, #28]	; (8107d44 <HAL_RCC_GetHCLKFreq+0x60>)
 8107d28:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8107d2a:	4b05      	ldr	r3, [pc, #20]	; (8107d40 <HAL_RCC_GetHCLKFreq+0x5c>)
 8107d2c:	681b      	ldr	r3, [r3, #0]
}
 8107d2e:	4618      	mov	r0, r3
 8107d30:	3708      	adds	r7, #8
 8107d32:	46bd      	mov	sp, r7
 8107d34:	bd80      	pop	{r7, pc}
 8107d36:	bf00      	nop
 8107d38:	58024400 	.word	0x58024400
 8107d3c:	0811cf10 	.word	0x0811cf10
 8107d40:	10000004 	.word	0x10000004
 8107d44:	10000000 	.word	0x10000000

08107d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8107d48:	b580      	push	{r7, lr}
 8107d4a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8107d4c:	f7ff ffca 	bl	8107ce4 <HAL_RCC_GetHCLKFreq>
 8107d50:	4602      	mov	r2, r0
 8107d52:	4b06      	ldr	r3, [pc, #24]	; (8107d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8107d54:	69db      	ldr	r3, [r3, #28]
 8107d56:	091b      	lsrs	r3, r3, #4
 8107d58:	f003 0307 	and.w	r3, r3, #7
 8107d5c:	4904      	ldr	r1, [pc, #16]	; (8107d70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8107d5e:	5ccb      	ldrb	r3, [r1, r3]
 8107d60:	f003 031f 	and.w	r3, r3, #31
 8107d64:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8107d68:	4618      	mov	r0, r3
 8107d6a:	bd80      	pop	{r7, pc}
 8107d6c:	58024400 	.word	0x58024400
 8107d70:	0811cf10 	.word	0x0811cf10

08107d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8107d74:	b580      	push	{r7, lr}
 8107d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8107d78:	f7ff ffb4 	bl	8107ce4 <HAL_RCC_GetHCLKFreq>
 8107d7c:	4602      	mov	r2, r0
 8107d7e:	4b06      	ldr	r3, [pc, #24]	; (8107d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8107d80:	69db      	ldr	r3, [r3, #28]
 8107d82:	0a1b      	lsrs	r3, r3, #8
 8107d84:	f003 0307 	and.w	r3, r3, #7
 8107d88:	4904      	ldr	r1, [pc, #16]	; (8107d9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8107d8a:	5ccb      	ldrb	r3, [r1, r3]
 8107d8c:	f003 031f 	and.w	r3, r3, #31
 8107d90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8107d94:	4618      	mov	r0, r3
 8107d96:	bd80      	pop	{r7, pc}
 8107d98:	58024400 	.word	0x58024400
 8107d9c:	0811cf10 	.word	0x0811cf10

08107da0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8107da0:	b480      	push	{r7}
 8107da2:	b083      	sub	sp, #12
 8107da4:	af00      	add	r7, sp, #0
 8107da6:	6078      	str	r0, [r7, #4]
 8107da8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8107daa:	687b      	ldr	r3, [r7, #4]
 8107dac:	223f      	movs	r2, #63	; 0x3f
 8107dae:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8107db0:	4b1a      	ldr	r3, [pc, #104]	; (8107e1c <HAL_RCC_GetClockConfig+0x7c>)
 8107db2:	691b      	ldr	r3, [r3, #16]
 8107db4:	f003 0207 	and.w	r2, r3, #7
 8107db8:	687b      	ldr	r3, [r7, #4]
 8107dba:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8107dbc:	4b17      	ldr	r3, [pc, #92]	; (8107e1c <HAL_RCC_GetClockConfig+0x7c>)
 8107dbe:	699b      	ldr	r3, [r3, #24]
 8107dc0:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8107dc4:	687b      	ldr	r3, [r7, #4]
 8107dc6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8107dc8:	4b14      	ldr	r3, [pc, #80]	; (8107e1c <HAL_RCC_GetClockConfig+0x7c>)
 8107dca:	699b      	ldr	r3, [r3, #24]
 8107dcc:	f003 020f 	and.w	r2, r3, #15
 8107dd0:	687b      	ldr	r3, [r7, #4]
 8107dd2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8107dd4:	4b11      	ldr	r3, [pc, #68]	; (8107e1c <HAL_RCC_GetClockConfig+0x7c>)
 8107dd6:	699b      	ldr	r3, [r3, #24]
 8107dd8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8107ddc:	687b      	ldr	r3, [r7, #4]
 8107dde:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8107de0:	4b0e      	ldr	r3, [pc, #56]	; (8107e1c <HAL_RCC_GetClockConfig+0x7c>)
 8107de2:	69db      	ldr	r3, [r3, #28]
 8107de4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8107de8:	687b      	ldr	r3, [r7, #4]
 8107dea:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8107dec:	4b0b      	ldr	r3, [pc, #44]	; (8107e1c <HAL_RCC_GetClockConfig+0x7c>)
 8107dee:	69db      	ldr	r3, [r3, #28]
 8107df0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8107df4:	687b      	ldr	r3, [r7, #4]
 8107df6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8107df8:	4b08      	ldr	r3, [pc, #32]	; (8107e1c <HAL_RCC_GetClockConfig+0x7c>)
 8107dfa:	6a1b      	ldr	r3, [r3, #32]
 8107dfc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8107e00:	687b      	ldr	r3, [r7, #4]
 8107e02:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8107e04:	4b06      	ldr	r3, [pc, #24]	; (8107e20 <HAL_RCC_GetClockConfig+0x80>)
 8107e06:	681b      	ldr	r3, [r3, #0]
 8107e08:	f003 020f 	and.w	r2, r3, #15
 8107e0c:	683b      	ldr	r3, [r7, #0]
 8107e0e:	601a      	str	r2, [r3, #0]
}
 8107e10:	bf00      	nop
 8107e12:	370c      	adds	r7, #12
 8107e14:	46bd      	mov	sp, r7
 8107e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e1a:	4770      	bx	lr
 8107e1c:	58024400 	.word	0x58024400
 8107e20:	52002000 	.word	0x52002000

08107e24 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8107e24:	b580      	push	{r7, lr}
 8107e26:	b086      	sub	sp, #24
 8107e28:	af00      	add	r7, sp, #0
 8107e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8107e2c:	2300      	movs	r3, #0
 8107e2e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8107e30:	2300      	movs	r3, #0
 8107e32:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8107e34:	687b      	ldr	r3, [r7, #4]
 8107e36:	681b      	ldr	r3, [r3, #0]
 8107e38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107e3c:	2b00      	cmp	r3, #0
 8107e3e:	d03f      	beq.n	8107ec0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8107e40:	687b      	ldr	r3, [r7, #4]
 8107e42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107e44:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8107e48:	d02a      	beq.n	8107ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8107e4a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8107e4e:	d824      	bhi.n	8107e9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8107e50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8107e54:	d018      	beq.n	8107e88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8107e56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8107e5a:	d81e      	bhi.n	8107e9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8107e5c:	2b00      	cmp	r3, #0
 8107e5e:	d003      	beq.n	8107e68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8107e60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8107e64:	d007      	beq.n	8107e76 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8107e66:	e018      	b.n	8107e9a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107e68:	4bab      	ldr	r3, [pc, #684]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107e6c:	4aaa      	ldr	r2, [pc, #680]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8107e72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8107e74:	e015      	b.n	8107ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8107e76:	687b      	ldr	r3, [r7, #4]
 8107e78:	3304      	adds	r3, #4
 8107e7a:	2102      	movs	r1, #2
 8107e7c:	4618      	mov	r0, r3
 8107e7e:	f001 fff3 	bl	8109e68 <RCCEx_PLL2_Config>
 8107e82:	4603      	mov	r3, r0
 8107e84:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8107e86:	e00c      	b.n	8107ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8107e88:	687b      	ldr	r3, [r7, #4]
 8107e8a:	3324      	adds	r3, #36	; 0x24
 8107e8c:	2102      	movs	r1, #2
 8107e8e:	4618      	mov	r0, r3
 8107e90:	f002 f89c 	bl	8109fcc <RCCEx_PLL3_Config>
 8107e94:	4603      	mov	r3, r0
 8107e96:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8107e98:	e003      	b.n	8107ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8107e9a:	2301      	movs	r3, #1
 8107e9c:	75fb      	strb	r3, [r7, #23]
      break;
 8107e9e:	e000      	b.n	8107ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8107ea0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8107ea2:	7dfb      	ldrb	r3, [r7, #23]
 8107ea4:	2b00      	cmp	r3, #0
 8107ea6:	d109      	bne.n	8107ebc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8107ea8:	4b9b      	ldr	r3, [pc, #620]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107eaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107eac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8107eb0:	687b      	ldr	r3, [r7, #4]
 8107eb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107eb4:	4998      	ldr	r1, [pc, #608]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107eb6:	4313      	orrs	r3, r2
 8107eb8:	650b      	str	r3, [r1, #80]	; 0x50
 8107eba:	e001      	b.n	8107ec0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107ebc:	7dfb      	ldrb	r3, [r7, #23]
 8107ebe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8107ec0:	687b      	ldr	r3, [r7, #4]
 8107ec2:	681b      	ldr	r3, [r3, #0]
 8107ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107ec8:	2b00      	cmp	r3, #0
 8107eca:	d03d      	beq.n	8107f48 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8107ecc:	687b      	ldr	r3, [r7, #4]
 8107ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107ed0:	2b04      	cmp	r3, #4
 8107ed2:	d826      	bhi.n	8107f22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8107ed4:	a201      	add	r2, pc, #4	; (adr r2, 8107edc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8107ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107eda:	bf00      	nop
 8107edc:	08107ef1 	.word	0x08107ef1
 8107ee0:	08107eff 	.word	0x08107eff
 8107ee4:	08107f11 	.word	0x08107f11
 8107ee8:	08107f29 	.word	0x08107f29
 8107eec:	08107f29 	.word	0x08107f29
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107ef0:	4b89      	ldr	r3, [pc, #548]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107ef4:	4a88      	ldr	r2, [pc, #544]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107ef6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8107efa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8107efc:	e015      	b.n	8107f2a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8107efe:	687b      	ldr	r3, [r7, #4]
 8107f00:	3304      	adds	r3, #4
 8107f02:	2100      	movs	r1, #0
 8107f04:	4618      	mov	r0, r3
 8107f06:	f001 ffaf 	bl	8109e68 <RCCEx_PLL2_Config>
 8107f0a:	4603      	mov	r3, r0
 8107f0c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8107f0e:	e00c      	b.n	8107f2a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8107f10:	687b      	ldr	r3, [r7, #4]
 8107f12:	3324      	adds	r3, #36	; 0x24
 8107f14:	2100      	movs	r1, #0
 8107f16:	4618      	mov	r0, r3
 8107f18:	f002 f858 	bl	8109fcc <RCCEx_PLL3_Config>
 8107f1c:	4603      	mov	r3, r0
 8107f1e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8107f20:	e003      	b.n	8107f2a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8107f22:	2301      	movs	r3, #1
 8107f24:	75fb      	strb	r3, [r7, #23]
      break;
 8107f26:	e000      	b.n	8107f2a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8107f28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8107f2a:	7dfb      	ldrb	r3, [r7, #23]
 8107f2c:	2b00      	cmp	r3, #0
 8107f2e:	d109      	bne.n	8107f44 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8107f30:	4b79      	ldr	r3, [pc, #484]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107f34:	f023 0207 	bic.w	r2, r3, #7
 8107f38:	687b      	ldr	r3, [r7, #4]
 8107f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107f3c:	4976      	ldr	r1, [pc, #472]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107f3e:	4313      	orrs	r3, r2
 8107f40:	650b      	str	r3, [r1, #80]	; 0x50
 8107f42:	e001      	b.n	8107f48 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107f44:	7dfb      	ldrb	r3, [r7, #23]
 8107f46:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8107f48:	687b      	ldr	r3, [r7, #4]
 8107f4a:	681b      	ldr	r3, [r3, #0]
 8107f4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8107f50:	2b00      	cmp	r3, #0
 8107f52:	d042      	beq.n	8107fda <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8107f54:	687b      	ldr	r3, [r7, #4]
 8107f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107f5c:	d02b      	beq.n	8107fb6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8107f5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107f62:	d825      	bhi.n	8107fb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8107f64:	2bc0      	cmp	r3, #192	; 0xc0
 8107f66:	d028      	beq.n	8107fba <HAL_RCCEx_PeriphCLKConfig+0x196>
 8107f68:	2bc0      	cmp	r3, #192	; 0xc0
 8107f6a:	d821      	bhi.n	8107fb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8107f6c:	2b80      	cmp	r3, #128	; 0x80
 8107f6e:	d016      	beq.n	8107f9e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8107f70:	2b80      	cmp	r3, #128	; 0x80
 8107f72:	d81d      	bhi.n	8107fb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8107f74:	2b00      	cmp	r3, #0
 8107f76:	d002      	beq.n	8107f7e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8107f78:	2b40      	cmp	r3, #64	; 0x40
 8107f7a:	d007      	beq.n	8107f8c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8107f7c:	e018      	b.n	8107fb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107f7e:	4b66      	ldr	r3, [pc, #408]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107f82:	4a65      	ldr	r2, [pc, #404]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8107f88:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8107f8a:	e017      	b.n	8107fbc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8107f8c:	687b      	ldr	r3, [r7, #4]
 8107f8e:	3304      	adds	r3, #4
 8107f90:	2100      	movs	r1, #0
 8107f92:	4618      	mov	r0, r3
 8107f94:	f001 ff68 	bl	8109e68 <RCCEx_PLL2_Config>
 8107f98:	4603      	mov	r3, r0
 8107f9a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8107f9c:	e00e      	b.n	8107fbc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8107f9e:	687b      	ldr	r3, [r7, #4]
 8107fa0:	3324      	adds	r3, #36	; 0x24
 8107fa2:	2100      	movs	r1, #0
 8107fa4:	4618      	mov	r0, r3
 8107fa6:	f002 f811 	bl	8109fcc <RCCEx_PLL3_Config>
 8107faa:	4603      	mov	r3, r0
 8107fac:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8107fae:	e005      	b.n	8107fbc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8107fb0:	2301      	movs	r3, #1
 8107fb2:	75fb      	strb	r3, [r7, #23]
      break;
 8107fb4:	e002      	b.n	8107fbc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8107fb6:	bf00      	nop
 8107fb8:	e000      	b.n	8107fbc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8107fba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8107fbc:	7dfb      	ldrb	r3, [r7, #23]
 8107fbe:	2b00      	cmp	r3, #0
 8107fc0:	d109      	bne.n	8107fd6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8107fc2:	4b55      	ldr	r3, [pc, #340]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107fc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107fc6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8107fca:	687b      	ldr	r3, [r7, #4]
 8107fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107fce:	4952      	ldr	r1, [pc, #328]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8107fd0:	4313      	orrs	r3, r2
 8107fd2:	650b      	str	r3, [r1, #80]	; 0x50
 8107fd4:	e001      	b.n	8107fda <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107fd6:	7dfb      	ldrb	r3, [r7, #23]
 8107fd8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8107fda:	687b      	ldr	r3, [r7, #4]
 8107fdc:	681b      	ldr	r3, [r3, #0]
 8107fde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8107fe2:	2b00      	cmp	r3, #0
 8107fe4:	d049      	beq.n	810807a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8107fe6:	687b      	ldr	r3, [r7, #4]
 8107fe8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8107fec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8107ff0:	d030      	beq.n	8108054 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8107ff2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8107ff6:	d82a      	bhi.n	810804e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8107ff8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8107ffc:	d02c      	beq.n	8108058 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8107ffe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8108002:	d824      	bhi.n	810804e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8108004:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8108008:	d018      	beq.n	810803c <HAL_RCCEx_PeriphCLKConfig+0x218>
 810800a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810800e:	d81e      	bhi.n	810804e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8108010:	2b00      	cmp	r3, #0
 8108012:	d003      	beq.n	810801c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8108014:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8108018:	d007      	beq.n	810802a <HAL_RCCEx_PeriphCLKConfig+0x206>
 810801a:	e018      	b.n	810804e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810801c:	4b3e      	ldr	r3, [pc, #248]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810801e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108020:	4a3d      	ldr	r2, [pc, #244]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8108022:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8108026:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8108028:	e017      	b.n	810805a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810802a:	687b      	ldr	r3, [r7, #4]
 810802c:	3304      	adds	r3, #4
 810802e:	2100      	movs	r1, #0
 8108030:	4618      	mov	r0, r3
 8108032:	f001 ff19 	bl	8109e68 <RCCEx_PLL2_Config>
 8108036:	4603      	mov	r3, r0
 8108038:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 810803a:	e00e      	b.n	810805a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810803c:	687b      	ldr	r3, [r7, #4]
 810803e:	3324      	adds	r3, #36	; 0x24
 8108040:	2100      	movs	r1, #0
 8108042:	4618      	mov	r0, r3
 8108044:	f001 ffc2 	bl	8109fcc <RCCEx_PLL3_Config>
 8108048:	4603      	mov	r3, r0
 810804a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 810804c:	e005      	b.n	810805a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 810804e:	2301      	movs	r3, #1
 8108050:	75fb      	strb	r3, [r7, #23]
      break;
 8108052:	e002      	b.n	810805a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8108054:	bf00      	nop
 8108056:	e000      	b.n	810805a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8108058:	bf00      	nop
    }

    if(ret == HAL_OK)
 810805a:	7dfb      	ldrb	r3, [r7, #23]
 810805c:	2b00      	cmp	r3, #0
 810805e:	d10a      	bne.n	8108076 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8108060:	4b2d      	ldr	r3, [pc, #180]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8108062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108064:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8108068:	687b      	ldr	r3, [r7, #4]
 810806a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 810806e:	492a      	ldr	r1, [pc, #168]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8108070:	4313      	orrs	r3, r2
 8108072:	658b      	str	r3, [r1, #88]	; 0x58
 8108074:	e001      	b.n	810807a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108076:	7dfb      	ldrb	r3, [r7, #23]
 8108078:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810807a:	687b      	ldr	r3, [r7, #4]
 810807c:	681b      	ldr	r3, [r3, #0]
 810807e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8108082:	2b00      	cmp	r3, #0
 8108084:	d04c      	beq.n	8108120 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8108086:	687b      	ldr	r3, [r7, #4]
 8108088:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 810808c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8108090:	d030      	beq.n	81080f4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8108092:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8108096:	d82a      	bhi.n	81080ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8108098:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810809c:	d02c      	beq.n	81080f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 810809e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81080a2:	d824      	bhi.n	81080ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81080a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81080a8:	d018      	beq.n	81080dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 81080aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81080ae:	d81e      	bhi.n	81080ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81080b0:	2b00      	cmp	r3, #0
 81080b2:	d003      	beq.n	81080bc <HAL_RCCEx_PeriphCLKConfig+0x298>
 81080b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81080b8:	d007      	beq.n	81080ca <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81080ba:	e018      	b.n	81080ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81080bc:	4b16      	ldr	r3, [pc, #88]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81080be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81080c0:	4a15      	ldr	r2, [pc, #84]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81080c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81080c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81080c8:	e017      	b.n	81080fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81080ca:	687b      	ldr	r3, [r7, #4]
 81080cc:	3304      	adds	r3, #4
 81080ce:	2100      	movs	r1, #0
 81080d0:	4618      	mov	r0, r3
 81080d2:	f001 fec9 	bl	8109e68 <RCCEx_PLL2_Config>
 81080d6:	4603      	mov	r3, r0
 81080d8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81080da:	e00e      	b.n	81080fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81080dc:	687b      	ldr	r3, [r7, #4]
 81080de:	3324      	adds	r3, #36	; 0x24
 81080e0:	2100      	movs	r1, #0
 81080e2:	4618      	mov	r0, r3
 81080e4:	f001 ff72 	bl	8109fcc <RCCEx_PLL3_Config>
 81080e8:	4603      	mov	r3, r0
 81080ea:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81080ec:	e005      	b.n	81080fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81080ee:	2301      	movs	r3, #1
 81080f0:	75fb      	strb	r3, [r7, #23]
      break;
 81080f2:	e002      	b.n	81080fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 81080f4:	bf00      	nop
 81080f6:	e000      	b.n	81080fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 81080f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81080fa:	7dfb      	ldrb	r3, [r7, #23]
 81080fc:	2b00      	cmp	r3, #0
 81080fe:	d10d      	bne.n	810811c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8108100:	4b05      	ldr	r3, [pc, #20]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8108102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108104:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8108108:	687b      	ldr	r3, [r7, #4]
 810810a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 810810e:	4902      	ldr	r1, [pc, #8]	; (8108118 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8108110:	4313      	orrs	r3, r2
 8108112:	658b      	str	r3, [r1, #88]	; 0x58
 8108114:	e004      	b.n	8108120 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8108116:	bf00      	nop
 8108118:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810811c:	7dfb      	ldrb	r3, [r7, #23]
 810811e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8108120:	687b      	ldr	r3, [r7, #4]
 8108122:	681b      	ldr	r3, [r3, #0]
 8108124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108128:	2b00      	cmp	r3, #0
 810812a:	d032      	beq.n	8108192 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 810812c:	687b      	ldr	r3, [r7, #4]
 810812e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8108130:	2b30      	cmp	r3, #48	; 0x30
 8108132:	d01c      	beq.n	810816e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8108134:	2b30      	cmp	r3, #48	; 0x30
 8108136:	d817      	bhi.n	8108168 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8108138:	2b20      	cmp	r3, #32
 810813a:	d00c      	beq.n	8108156 <HAL_RCCEx_PeriphCLKConfig+0x332>
 810813c:	2b20      	cmp	r3, #32
 810813e:	d813      	bhi.n	8108168 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8108140:	2b00      	cmp	r3, #0
 8108142:	d016      	beq.n	8108172 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8108144:	2b10      	cmp	r3, #16
 8108146:	d10f      	bne.n	8108168 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8108148:	4baf      	ldr	r3, [pc, #700]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810814a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810814c:	4aae      	ldr	r2, [pc, #696]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810814e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8108152:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8108154:	e00e      	b.n	8108174 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8108156:	687b      	ldr	r3, [r7, #4]
 8108158:	3304      	adds	r3, #4
 810815a:	2102      	movs	r1, #2
 810815c:	4618      	mov	r0, r3
 810815e:	f001 fe83 	bl	8109e68 <RCCEx_PLL2_Config>
 8108162:	4603      	mov	r3, r0
 8108164:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8108166:	e005      	b.n	8108174 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8108168:	2301      	movs	r3, #1
 810816a:	75fb      	strb	r3, [r7, #23]
      break;
 810816c:	e002      	b.n	8108174 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 810816e:	bf00      	nop
 8108170:	e000      	b.n	8108174 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8108172:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108174:	7dfb      	ldrb	r3, [r7, #23]
 8108176:	2b00      	cmp	r3, #0
 8108178:	d109      	bne.n	810818e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810817a:	4ba3      	ldr	r3, [pc, #652]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810817c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810817e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8108182:	687b      	ldr	r3, [r7, #4]
 8108184:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8108186:	49a0      	ldr	r1, [pc, #640]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8108188:	4313      	orrs	r3, r2
 810818a:	64cb      	str	r3, [r1, #76]	; 0x4c
 810818c:	e001      	b.n	8108192 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810818e:	7dfb      	ldrb	r3, [r7, #23]
 8108190:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8108192:	687b      	ldr	r3, [r7, #4]
 8108194:	681b      	ldr	r3, [r3, #0]
 8108196:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810819a:	2b00      	cmp	r3, #0
 810819c:	d047      	beq.n	810822e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 810819e:	687b      	ldr	r3, [r7, #4]
 81081a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81081a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81081a6:	d030      	beq.n	810820a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 81081a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81081ac:	d82a      	bhi.n	8108204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81081ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81081b2:	d02c      	beq.n	810820e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 81081b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81081b8:	d824      	bhi.n	8108204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81081ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81081be:	d018      	beq.n	81081f2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 81081c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81081c4:	d81e      	bhi.n	8108204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81081c6:	2b00      	cmp	r3, #0
 81081c8:	d003      	beq.n	81081d2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 81081ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81081ce:	d007      	beq.n	81081e0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 81081d0:	e018      	b.n	8108204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81081d2:	4b8d      	ldr	r3, [pc, #564]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81081d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81081d6:	4a8c      	ldr	r2, [pc, #560]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81081d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81081dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81081de:	e017      	b.n	8108210 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81081e0:	687b      	ldr	r3, [r7, #4]
 81081e2:	3304      	adds	r3, #4
 81081e4:	2100      	movs	r1, #0
 81081e6:	4618      	mov	r0, r3
 81081e8:	f001 fe3e 	bl	8109e68 <RCCEx_PLL2_Config>
 81081ec:	4603      	mov	r3, r0
 81081ee:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81081f0:	e00e      	b.n	8108210 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81081f2:	687b      	ldr	r3, [r7, #4]
 81081f4:	3324      	adds	r3, #36	; 0x24
 81081f6:	2100      	movs	r1, #0
 81081f8:	4618      	mov	r0, r3
 81081fa:	f001 fee7 	bl	8109fcc <RCCEx_PLL3_Config>
 81081fe:	4603      	mov	r3, r0
 8108200:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8108202:	e005      	b.n	8108210 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8108204:	2301      	movs	r3, #1
 8108206:	75fb      	strb	r3, [r7, #23]
      break;
 8108208:	e002      	b.n	8108210 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 810820a:	bf00      	nop
 810820c:	e000      	b.n	8108210 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 810820e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108210:	7dfb      	ldrb	r3, [r7, #23]
 8108212:	2b00      	cmp	r3, #0
 8108214:	d109      	bne.n	810822a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8108216:	4b7c      	ldr	r3, [pc, #496]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8108218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810821a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 810821e:	687b      	ldr	r3, [r7, #4]
 8108220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8108222:	4979      	ldr	r1, [pc, #484]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8108224:	4313      	orrs	r3, r2
 8108226:	650b      	str	r3, [r1, #80]	; 0x50
 8108228:	e001      	b.n	810822e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810822a:	7dfb      	ldrb	r3, [r7, #23]
 810822c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 810822e:	687b      	ldr	r3, [r7, #4]
 8108230:	681b      	ldr	r3, [r3, #0]
 8108232:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8108236:	2b00      	cmp	r3, #0
 8108238:	d049      	beq.n	81082ce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 810823a:	687b      	ldr	r3, [r7, #4]
 810823c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810823e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8108242:	d02e      	beq.n	81082a2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8108244:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8108248:	d828      	bhi.n	810829c <HAL_RCCEx_PeriphCLKConfig+0x478>
 810824a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810824e:	d02a      	beq.n	81082a6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8108250:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8108254:	d822      	bhi.n	810829c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8108256:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810825a:	d026      	beq.n	81082aa <HAL_RCCEx_PeriphCLKConfig+0x486>
 810825c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8108260:	d81c      	bhi.n	810829c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8108262:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108266:	d010      	beq.n	810828a <HAL_RCCEx_PeriphCLKConfig+0x466>
 8108268:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810826c:	d816      	bhi.n	810829c <HAL_RCCEx_PeriphCLKConfig+0x478>
 810826e:	2b00      	cmp	r3, #0
 8108270:	d01d      	beq.n	81082ae <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8108272:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108276:	d111      	bne.n	810829c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8108278:	687b      	ldr	r3, [r7, #4]
 810827a:	3304      	adds	r3, #4
 810827c:	2101      	movs	r1, #1
 810827e:	4618      	mov	r0, r3
 8108280:	f001 fdf2 	bl	8109e68 <RCCEx_PLL2_Config>
 8108284:	4603      	mov	r3, r0
 8108286:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8108288:	e012      	b.n	81082b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810828a:	687b      	ldr	r3, [r7, #4]
 810828c:	3324      	adds	r3, #36	; 0x24
 810828e:	2101      	movs	r1, #1
 8108290:	4618      	mov	r0, r3
 8108292:	f001 fe9b 	bl	8109fcc <RCCEx_PLL3_Config>
 8108296:	4603      	mov	r3, r0
 8108298:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810829a:	e009      	b.n	81082b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810829c:	2301      	movs	r3, #1
 810829e:	75fb      	strb	r3, [r7, #23]
      break;
 81082a0:	e006      	b.n	81082b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81082a2:	bf00      	nop
 81082a4:	e004      	b.n	81082b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81082a6:	bf00      	nop
 81082a8:	e002      	b.n	81082b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81082aa:	bf00      	nop
 81082ac:	e000      	b.n	81082b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81082ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 81082b0:	7dfb      	ldrb	r3, [r7, #23]
 81082b2:	2b00      	cmp	r3, #0
 81082b4:	d109      	bne.n	81082ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81082b6:	4b54      	ldr	r3, [pc, #336]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81082b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81082ba:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81082be:	687b      	ldr	r3, [r7, #4]
 81082c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81082c2:	4951      	ldr	r1, [pc, #324]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81082c4:	4313      	orrs	r3, r2
 81082c6:	650b      	str	r3, [r1, #80]	; 0x50
 81082c8:	e001      	b.n	81082ce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81082ca:	7dfb      	ldrb	r3, [r7, #23]
 81082cc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81082ce:	687b      	ldr	r3, [r7, #4]
 81082d0:	681b      	ldr	r3, [r3, #0]
 81082d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81082d6:	2b00      	cmp	r3, #0
 81082d8:	d04b      	beq.n	8108372 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81082da:	687b      	ldr	r3, [r7, #4]
 81082dc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81082e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81082e4:	d02e      	beq.n	8108344 <HAL_RCCEx_PeriphCLKConfig+0x520>
 81082e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81082ea:	d828      	bhi.n	810833e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81082ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81082f0:	d02a      	beq.n	8108348 <HAL_RCCEx_PeriphCLKConfig+0x524>
 81082f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81082f6:	d822      	bhi.n	810833e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81082f8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81082fc:	d026      	beq.n	810834c <HAL_RCCEx_PeriphCLKConfig+0x528>
 81082fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8108302:	d81c      	bhi.n	810833e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8108304:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108308:	d010      	beq.n	810832c <HAL_RCCEx_PeriphCLKConfig+0x508>
 810830a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810830e:	d816      	bhi.n	810833e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8108310:	2b00      	cmp	r3, #0
 8108312:	d01d      	beq.n	8108350 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8108314:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8108318:	d111      	bne.n	810833e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810831a:	687b      	ldr	r3, [r7, #4]
 810831c:	3304      	adds	r3, #4
 810831e:	2101      	movs	r1, #1
 8108320:	4618      	mov	r0, r3
 8108322:	f001 fda1 	bl	8109e68 <RCCEx_PLL2_Config>
 8108326:	4603      	mov	r3, r0
 8108328:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810832a:	e012      	b.n	8108352 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810832c:	687b      	ldr	r3, [r7, #4]
 810832e:	3324      	adds	r3, #36	; 0x24
 8108330:	2101      	movs	r1, #1
 8108332:	4618      	mov	r0, r3
 8108334:	f001 fe4a 	bl	8109fcc <RCCEx_PLL3_Config>
 8108338:	4603      	mov	r3, r0
 810833a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810833c:	e009      	b.n	8108352 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 810833e:	2301      	movs	r3, #1
 8108340:	75fb      	strb	r3, [r7, #23]
      break;
 8108342:	e006      	b.n	8108352 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8108344:	bf00      	nop
 8108346:	e004      	b.n	8108352 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8108348:	bf00      	nop
 810834a:	e002      	b.n	8108352 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 810834c:	bf00      	nop
 810834e:	e000      	b.n	8108352 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8108350:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108352:	7dfb      	ldrb	r3, [r7, #23]
 8108354:	2b00      	cmp	r3, #0
 8108356:	d10a      	bne.n	810836e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8108358:	4b2b      	ldr	r3, [pc, #172]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810835a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810835c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8108360:	687b      	ldr	r3, [r7, #4]
 8108362:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8108366:	4928      	ldr	r1, [pc, #160]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8108368:	4313      	orrs	r3, r2
 810836a:	658b      	str	r3, [r1, #88]	; 0x58
 810836c:	e001      	b.n	8108372 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810836e:	7dfb      	ldrb	r3, [r7, #23]
 8108370:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8108372:	687b      	ldr	r3, [r7, #4]
 8108374:	681b      	ldr	r3, [r3, #0]
 8108376:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810837a:	2b00      	cmp	r3, #0
 810837c:	d02f      	beq.n	81083de <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 810837e:	687b      	ldr	r3, [r7, #4]
 8108380:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8108382:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108386:	d00e      	beq.n	81083a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8108388:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810838c:	d814      	bhi.n	81083b8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 810838e:	2b00      	cmp	r3, #0
 8108390:	d015      	beq.n	81083be <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8108392:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8108396:	d10f      	bne.n	81083b8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8108398:	4b1b      	ldr	r3, [pc, #108]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810839a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810839c:	4a1a      	ldr	r2, [pc, #104]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810839e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81083a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81083a4:	e00c      	b.n	81083c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81083a6:	687b      	ldr	r3, [r7, #4]
 81083a8:	3304      	adds	r3, #4
 81083aa:	2101      	movs	r1, #1
 81083ac:	4618      	mov	r0, r3
 81083ae:	f001 fd5b 	bl	8109e68 <RCCEx_PLL2_Config>
 81083b2:	4603      	mov	r3, r0
 81083b4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81083b6:	e003      	b.n	81083c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81083b8:	2301      	movs	r3, #1
 81083ba:	75fb      	strb	r3, [r7, #23]
      break;
 81083bc:	e000      	b.n	81083c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 81083be:	bf00      	nop
    }

    if(ret == HAL_OK)
 81083c0:	7dfb      	ldrb	r3, [r7, #23]
 81083c2:	2b00      	cmp	r3, #0
 81083c4:	d109      	bne.n	81083da <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81083c6:	4b10      	ldr	r3, [pc, #64]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81083c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81083ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81083ce:	687b      	ldr	r3, [r7, #4]
 81083d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81083d2:	490d      	ldr	r1, [pc, #52]	; (8108408 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81083d4:	4313      	orrs	r3, r2
 81083d6:	650b      	str	r3, [r1, #80]	; 0x50
 81083d8:	e001      	b.n	81083de <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81083da:	7dfb      	ldrb	r3, [r7, #23]
 81083dc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81083de:	687b      	ldr	r3, [r7, #4]
 81083e0:	681b      	ldr	r3, [r3, #0]
 81083e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81083e6:	2b00      	cmp	r3, #0
 81083e8:	d033      	beq.n	8108452 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81083ea:	687b      	ldr	r3, [r7, #4]
 81083ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81083ee:	2b03      	cmp	r3, #3
 81083f0:	d81c      	bhi.n	810842c <HAL_RCCEx_PeriphCLKConfig+0x608>
 81083f2:	a201      	add	r2, pc, #4	; (adr r2, 81083f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 81083f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81083f8:	08108433 	.word	0x08108433
 81083fc:	0810840d 	.word	0x0810840d
 8108400:	0810841b 	.word	0x0810841b
 8108404:	08108433 	.word	0x08108433
 8108408:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810840c:	4bb9      	ldr	r3, [pc, #740]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810840e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108410:	4ab8      	ldr	r2, [pc, #736]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108412:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8108416:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8108418:	e00c      	b.n	8108434 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810841a:	687b      	ldr	r3, [r7, #4]
 810841c:	3304      	adds	r3, #4
 810841e:	2102      	movs	r1, #2
 8108420:	4618      	mov	r0, r3
 8108422:	f001 fd21 	bl	8109e68 <RCCEx_PLL2_Config>
 8108426:	4603      	mov	r3, r0
 8108428:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 810842a:	e003      	b.n	8108434 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 810842c:	2301      	movs	r3, #1
 810842e:	75fb      	strb	r3, [r7, #23]
      break;
 8108430:	e000      	b.n	8108434 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8108432:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108434:	7dfb      	ldrb	r3, [r7, #23]
 8108436:	2b00      	cmp	r3, #0
 8108438:	d109      	bne.n	810844e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810843a:	4bae      	ldr	r3, [pc, #696]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810843c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810843e:	f023 0203 	bic.w	r2, r3, #3
 8108442:	687b      	ldr	r3, [r7, #4]
 8108444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108446:	49ab      	ldr	r1, [pc, #684]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108448:	4313      	orrs	r3, r2
 810844a:	64cb      	str	r3, [r1, #76]	; 0x4c
 810844c:	e001      	b.n	8108452 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810844e:	7dfb      	ldrb	r3, [r7, #23]
 8108450:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8108452:	687b      	ldr	r3, [r7, #4]
 8108454:	681b      	ldr	r3, [r3, #0]
 8108456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810845a:	2b00      	cmp	r3, #0
 810845c:	f000 8088 	beq.w	8108570 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8108460:	4ba5      	ldr	r3, [pc, #660]	; (81086f8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8108462:	681b      	ldr	r3, [r3, #0]
 8108464:	4aa4      	ldr	r2, [pc, #656]	; (81086f8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8108466:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810846a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810846c:	f7f9 f830 	bl	81014d0 <HAL_GetTick>
 8108470:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8108472:	e009      	b.n	8108488 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8108474:	f7f9 f82c 	bl	81014d0 <HAL_GetTick>
 8108478:	4602      	mov	r2, r0
 810847a:	693b      	ldr	r3, [r7, #16]
 810847c:	1ad3      	subs	r3, r2, r3
 810847e:	2b64      	cmp	r3, #100	; 0x64
 8108480:	d902      	bls.n	8108488 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8108482:	2303      	movs	r3, #3
 8108484:	75fb      	strb	r3, [r7, #23]
        break;
 8108486:	e005      	b.n	8108494 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8108488:	4b9b      	ldr	r3, [pc, #620]	; (81086f8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810848a:	681b      	ldr	r3, [r3, #0]
 810848c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8108490:	2b00      	cmp	r3, #0
 8108492:	d0ef      	beq.n	8108474 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8108494:	7dfb      	ldrb	r3, [r7, #23]
 8108496:	2b00      	cmp	r3, #0
 8108498:	d168      	bne.n	810856c <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 810849a:	4b96      	ldr	r3, [pc, #600]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810849c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810849e:	687b      	ldr	r3, [r7, #4]
 81084a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81084a4:	4053      	eors	r3, r2
 81084a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81084aa:	2b00      	cmp	r3, #0
 81084ac:	d013      	beq.n	81084d6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81084ae:	4b91      	ldr	r3, [pc, #580]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81084b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81084b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81084b6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81084b8:	4b8e      	ldr	r3, [pc, #568]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81084ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81084bc:	4a8d      	ldr	r2, [pc, #564]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81084be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81084c2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81084c4:	4b8b      	ldr	r3, [pc, #556]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81084c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81084c8:	4a8a      	ldr	r2, [pc, #552]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81084ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81084ce:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81084d0:	4a88      	ldr	r2, [pc, #544]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81084d2:	68fb      	ldr	r3, [r7, #12]
 81084d4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81084d6:	687b      	ldr	r3, [r7, #4]
 81084d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81084dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81084e0:	d115      	bne.n	810850e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81084e2:	f7f8 fff5 	bl	81014d0 <HAL_GetTick>
 81084e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81084e8:	e00b      	b.n	8108502 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81084ea:	f7f8 fff1 	bl	81014d0 <HAL_GetTick>
 81084ee:	4602      	mov	r2, r0
 81084f0:	693b      	ldr	r3, [r7, #16]
 81084f2:	1ad3      	subs	r3, r2, r3
 81084f4:	f241 3288 	movw	r2, #5000	; 0x1388
 81084f8:	4293      	cmp	r3, r2
 81084fa:	d902      	bls.n	8108502 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81084fc:	2303      	movs	r3, #3
 81084fe:	75fb      	strb	r3, [r7, #23]
            break;
 8108500:	e005      	b.n	810850e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8108502:	4b7c      	ldr	r3, [pc, #496]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8108506:	f003 0302 	and.w	r3, r3, #2
 810850a:	2b00      	cmp	r3, #0
 810850c:	d0ed      	beq.n	81084ea <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 810850e:	7dfb      	ldrb	r3, [r7, #23]
 8108510:	2b00      	cmp	r3, #0
 8108512:	d128      	bne.n	8108566 <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8108514:	687b      	ldr	r3, [r7, #4]
 8108516:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810851a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810851e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8108522:	d10f      	bne.n	8108544 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8108524:	4b73      	ldr	r3, [pc, #460]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108526:	691b      	ldr	r3, [r3, #16]
 8108528:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 810852c:	687b      	ldr	r3, [r7, #4]
 810852e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8108532:	091b      	lsrs	r3, r3, #4
 8108534:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8108538:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 810853c:	496d      	ldr	r1, [pc, #436]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810853e:	4313      	orrs	r3, r2
 8108540:	610b      	str	r3, [r1, #16]
 8108542:	e005      	b.n	8108550 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8108544:	4b6b      	ldr	r3, [pc, #428]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108546:	691b      	ldr	r3, [r3, #16]
 8108548:	4a6a      	ldr	r2, [pc, #424]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810854a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 810854e:	6113      	str	r3, [r2, #16]
 8108550:	4b68      	ldr	r3, [pc, #416]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108552:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8108554:	687b      	ldr	r3, [r7, #4]
 8108556:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810855a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810855e:	4965      	ldr	r1, [pc, #404]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108560:	4313      	orrs	r3, r2
 8108562:	670b      	str	r3, [r1, #112]	; 0x70
 8108564:	e004      	b.n	8108570 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8108566:	7dfb      	ldrb	r3, [r7, #23]
 8108568:	75bb      	strb	r3, [r7, #22]
 810856a:	e001      	b.n	8108570 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 810856c:	7dfb      	ldrb	r3, [r7, #23]
 810856e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8108570:	687b      	ldr	r3, [r7, #4]
 8108572:	681b      	ldr	r3, [r3, #0]
 8108574:	f003 0301 	and.w	r3, r3, #1
 8108578:	2b00      	cmp	r3, #0
 810857a:	d07e      	beq.n	810867a <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 810857c:	687b      	ldr	r3, [r7, #4]
 810857e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8108580:	2b28      	cmp	r3, #40	; 0x28
 8108582:	d867      	bhi.n	8108654 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8108584:	a201      	add	r2, pc, #4	; (adr r2, 810858c <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8108586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810858a:	bf00      	nop
 810858c:	0810865b 	.word	0x0810865b
 8108590:	08108655 	.word	0x08108655
 8108594:	08108655 	.word	0x08108655
 8108598:	08108655 	.word	0x08108655
 810859c:	08108655 	.word	0x08108655
 81085a0:	08108655 	.word	0x08108655
 81085a4:	08108655 	.word	0x08108655
 81085a8:	08108655 	.word	0x08108655
 81085ac:	08108631 	.word	0x08108631
 81085b0:	08108655 	.word	0x08108655
 81085b4:	08108655 	.word	0x08108655
 81085b8:	08108655 	.word	0x08108655
 81085bc:	08108655 	.word	0x08108655
 81085c0:	08108655 	.word	0x08108655
 81085c4:	08108655 	.word	0x08108655
 81085c8:	08108655 	.word	0x08108655
 81085cc:	08108643 	.word	0x08108643
 81085d0:	08108655 	.word	0x08108655
 81085d4:	08108655 	.word	0x08108655
 81085d8:	08108655 	.word	0x08108655
 81085dc:	08108655 	.word	0x08108655
 81085e0:	08108655 	.word	0x08108655
 81085e4:	08108655 	.word	0x08108655
 81085e8:	08108655 	.word	0x08108655
 81085ec:	0810865b 	.word	0x0810865b
 81085f0:	08108655 	.word	0x08108655
 81085f4:	08108655 	.word	0x08108655
 81085f8:	08108655 	.word	0x08108655
 81085fc:	08108655 	.word	0x08108655
 8108600:	08108655 	.word	0x08108655
 8108604:	08108655 	.word	0x08108655
 8108608:	08108655 	.word	0x08108655
 810860c:	0810865b 	.word	0x0810865b
 8108610:	08108655 	.word	0x08108655
 8108614:	08108655 	.word	0x08108655
 8108618:	08108655 	.word	0x08108655
 810861c:	08108655 	.word	0x08108655
 8108620:	08108655 	.word	0x08108655
 8108624:	08108655 	.word	0x08108655
 8108628:	08108655 	.word	0x08108655
 810862c:	0810865b 	.word	0x0810865b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8108630:	687b      	ldr	r3, [r7, #4]
 8108632:	3304      	adds	r3, #4
 8108634:	2101      	movs	r1, #1
 8108636:	4618      	mov	r0, r3
 8108638:	f001 fc16 	bl	8109e68 <RCCEx_PLL2_Config>
 810863c:	4603      	mov	r3, r0
 810863e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8108640:	e00c      	b.n	810865c <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8108642:	687b      	ldr	r3, [r7, #4]
 8108644:	3324      	adds	r3, #36	; 0x24
 8108646:	2101      	movs	r1, #1
 8108648:	4618      	mov	r0, r3
 810864a:	f001 fcbf 	bl	8109fcc <RCCEx_PLL3_Config>
 810864e:	4603      	mov	r3, r0
 8108650:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8108652:	e003      	b.n	810865c <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8108654:	2301      	movs	r3, #1
 8108656:	75fb      	strb	r3, [r7, #23]
      break;
 8108658:	e000      	b.n	810865c <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 810865a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810865c:	7dfb      	ldrb	r3, [r7, #23]
 810865e:	2b00      	cmp	r3, #0
 8108660:	d109      	bne.n	8108676 <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8108662:	4b24      	ldr	r3, [pc, #144]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108666:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 810866a:	687b      	ldr	r3, [r7, #4]
 810866c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810866e:	4921      	ldr	r1, [pc, #132]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8108670:	4313      	orrs	r3, r2
 8108672:	654b      	str	r3, [r1, #84]	; 0x54
 8108674:	e001      	b.n	810867a <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108676:	7dfb      	ldrb	r3, [r7, #23]
 8108678:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 810867a:	687b      	ldr	r3, [r7, #4]
 810867c:	681b      	ldr	r3, [r3, #0]
 810867e:	f003 0302 	and.w	r3, r3, #2
 8108682:	2b00      	cmp	r3, #0
 8108684:	d03c      	beq.n	8108700 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8108686:	687b      	ldr	r3, [r7, #4]
 8108688:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810868a:	2b05      	cmp	r3, #5
 810868c:	d820      	bhi.n	81086d0 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 810868e:	a201      	add	r2, pc, #4	; (adr r2, 8108694 <HAL_RCCEx_PeriphCLKConfig+0x870>)
 8108690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108694:	081086d7 	.word	0x081086d7
 8108698:	081086ad 	.word	0x081086ad
 810869c:	081086bf 	.word	0x081086bf
 81086a0:	081086d7 	.word	0x081086d7
 81086a4:	081086d7 	.word	0x081086d7
 81086a8:	081086d7 	.word	0x081086d7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81086ac:	687b      	ldr	r3, [r7, #4]
 81086ae:	3304      	adds	r3, #4
 81086b0:	2101      	movs	r1, #1
 81086b2:	4618      	mov	r0, r3
 81086b4:	f001 fbd8 	bl	8109e68 <RCCEx_PLL2_Config>
 81086b8:	4603      	mov	r3, r0
 81086ba:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81086bc:	e00c      	b.n	81086d8 <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81086be:	687b      	ldr	r3, [r7, #4]
 81086c0:	3324      	adds	r3, #36	; 0x24
 81086c2:	2101      	movs	r1, #1
 81086c4:	4618      	mov	r0, r3
 81086c6:	f001 fc81 	bl	8109fcc <RCCEx_PLL3_Config>
 81086ca:	4603      	mov	r3, r0
 81086cc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81086ce:	e003      	b.n	81086d8 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81086d0:	2301      	movs	r3, #1
 81086d2:	75fb      	strb	r3, [r7, #23]
      break;
 81086d4:	e000      	b.n	81086d8 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 81086d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81086d8:	7dfb      	ldrb	r3, [r7, #23]
 81086da:	2b00      	cmp	r3, #0
 81086dc:	d10e      	bne.n	81086fc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81086de:	4b05      	ldr	r3, [pc, #20]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81086e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81086e2:	f023 0207 	bic.w	r2, r3, #7
 81086e6:	687b      	ldr	r3, [r7, #4]
 81086e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81086ea:	4902      	ldr	r1, [pc, #8]	; (81086f4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81086ec:	4313      	orrs	r3, r2
 81086ee:	654b      	str	r3, [r1, #84]	; 0x54
 81086f0:	e006      	b.n	8108700 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 81086f2:	bf00      	nop
 81086f4:	58024400 	.word	0x58024400
 81086f8:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 81086fc:	7dfb      	ldrb	r3, [r7, #23]
 81086fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8108700:	687b      	ldr	r3, [r7, #4]
 8108702:	681b      	ldr	r3, [r3, #0]
 8108704:	f003 0304 	and.w	r3, r3, #4
 8108708:	2b00      	cmp	r3, #0
 810870a:	d039      	beq.n	8108780 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 810870c:	687b      	ldr	r3, [r7, #4]
 810870e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8108712:	2b05      	cmp	r3, #5
 8108714:	d820      	bhi.n	8108758 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8108716:	a201      	add	r2, pc, #4	; (adr r2, 810871c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8108718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810871c:	0810875f 	.word	0x0810875f
 8108720:	08108735 	.word	0x08108735
 8108724:	08108747 	.word	0x08108747
 8108728:	0810875f 	.word	0x0810875f
 810872c:	0810875f 	.word	0x0810875f
 8108730:	0810875f 	.word	0x0810875f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8108734:	687b      	ldr	r3, [r7, #4]
 8108736:	3304      	adds	r3, #4
 8108738:	2101      	movs	r1, #1
 810873a:	4618      	mov	r0, r3
 810873c:	f001 fb94 	bl	8109e68 <RCCEx_PLL2_Config>
 8108740:	4603      	mov	r3, r0
 8108742:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8108744:	e00c      	b.n	8108760 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8108746:	687b      	ldr	r3, [r7, #4]
 8108748:	3324      	adds	r3, #36	; 0x24
 810874a:	2101      	movs	r1, #1
 810874c:	4618      	mov	r0, r3
 810874e:	f001 fc3d 	bl	8109fcc <RCCEx_PLL3_Config>
 8108752:	4603      	mov	r3, r0
 8108754:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8108756:	e003      	b.n	8108760 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8108758:	2301      	movs	r3, #1
 810875a:	75fb      	strb	r3, [r7, #23]
      break;
 810875c:	e000      	b.n	8108760 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 810875e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108760:	7dfb      	ldrb	r3, [r7, #23]
 8108762:	2b00      	cmp	r3, #0
 8108764:	d10a      	bne.n	810877c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8108766:	4bb7      	ldr	r3, [pc, #732]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8108768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810876a:	f023 0207 	bic.w	r2, r3, #7
 810876e:	687b      	ldr	r3, [r7, #4]
 8108770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8108774:	49b3      	ldr	r1, [pc, #716]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8108776:	4313      	orrs	r3, r2
 8108778:	658b      	str	r3, [r1, #88]	; 0x58
 810877a:	e001      	b.n	8108780 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810877c:	7dfb      	ldrb	r3, [r7, #23]
 810877e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8108780:	687b      	ldr	r3, [r7, #4]
 8108782:	681b      	ldr	r3, [r3, #0]
 8108784:	f003 0320 	and.w	r3, r3, #32
 8108788:	2b00      	cmp	r3, #0
 810878a:	d04b      	beq.n	8108824 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 810878c:	687b      	ldr	r3, [r7, #4]
 810878e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8108792:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8108796:	d02e      	beq.n	81087f6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8108798:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810879c:	d828      	bhi.n	81087f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810879e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81087a2:	d02a      	beq.n	81087fa <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 81087a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81087a8:	d822      	bhi.n	81087f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81087aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81087ae:	d026      	beq.n	81087fe <HAL_RCCEx_PeriphCLKConfig+0x9da>
 81087b0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81087b4:	d81c      	bhi.n	81087f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81087b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81087ba:	d010      	beq.n	81087de <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 81087bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81087c0:	d816      	bhi.n	81087f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81087c2:	2b00      	cmp	r3, #0
 81087c4:	d01d      	beq.n	8108802 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 81087c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81087ca:	d111      	bne.n	81087f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81087cc:	687b      	ldr	r3, [r7, #4]
 81087ce:	3304      	adds	r3, #4
 81087d0:	2100      	movs	r1, #0
 81087d2:	4618      	mov	r0, r3
 81087d4:	f001 fb48 	bl	8109e68 <RCCEx_PLL2_Config>
 81087d8:	4603      	mov	r3, r0
 81087da:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81087dc:	e012      	b.n	8108804 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81087de:	687b      	ldr	r3, [r7, #4]
 81087e0:	3324      	adds	r3, #36	; 0x24
 81087e2:	2102      	movs	r1, #2
 81087e4:	4618      	mov	r0, r3
 81087e6:	f001 fbf1 	bl	8109fcc <RCCEx_PLL3_Config>
 81087ea:	4603      	mov	r3, r0
 81087ec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81087ee:	e009      	b.n	8108804 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81087f0:	2301      	movs	r3, #1
 81087f2:	75fb      	strb	r3, [r7, #23]
      break;
 81087f4:	e006      	b.n	8108804 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81087f6:	bf00      	nop
 81087f8:	e004      	b.n	8108804 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81087fa:	bf00      	nop
 81087fc:	e002      	b.n	8108804 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81087fe:	bf00      	nop
 8108800:	e000      	b.n	8108804 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8108802:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108804:	7dfb      	ldrb	r3, [r7, #23]
 8108806:	2b00      	cmp	r3, #0
 8108808:	d10a      	bne.n	8108820 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810880a:	4b8e      	ldr	r3, [pc, #568]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810880c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810880e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8108812:	687b      	ldr	r3, [r7, #4]
 8108814:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8108818:	498a      	ldr	r1, [pc, #552]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810881a:	4313      	orrs	r3, r2
 810881c:	654b      	str	r3, [r1, #84]	; 0x54
 810881e:	e001      	b.n	8108824 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108820:	7dfb      	ldrb	r3, [r7, #23]
 8108822:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8108824:	687b      	ldr	r3, [r7, #4]
 8108826:	681b      	ldr	r3, [r3, #0]
 8108828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810882c:	2b00      	cmp	r3, #0
 810882e:	d04b      	beq.n	81088c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8108830:	687b      	ldr	r3, [r7, #4]
 8108832:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8108836:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 810883a:	d02e      	beq.n	810889a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 810883c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8108840:	d828      	bhi.n	8108894 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8108842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8108846:	d02a      	beq.n	810889e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8108848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810884c:	d822      	bhi.n	8108894 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 810884e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8108852:	d026      	beq.n	81088a2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8108854:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8108858:	d81c      	bhi.n	8108894 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 810885a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810885e:	d010      	beq.n	8108882 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8108860:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8108864:	d816      	bhi.n	8108894 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8108866:	2b00      	cmp	r3, #0
 8108868:	d01d      	beq.n	81088a6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 810886a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810886e:	d111      	bne.n	8108894 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8108870:	687b      	ldr	r3, [r7, #4]
 8108872:	3304      	adds	r3, #4
 8108874:	2100      	movs	r1, #0
 8108876:	4618      	mov	r0, r3
 8108878:	f001 faf6 	bl	8109e68 <RCCEx_PLL2_Config>
 810887c:	4603      	mov	r3, r0
 810887e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8108880:	e012      	b.n	81088a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8108882:	687b      	ldr	r3, [r7, #4]
 8108884:	3324      	adds	r3, #36	; 0x24
 8108886:	2102      	movs	r1, #2
 8108888:	4618      	mov	r0, r3
 810888a:	f001 fb9f 	bl	8109fcc <RCCEx_PLL3_Config>
 810888e:	4603      	mov	r3, r0
 8108890:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8108892:	e009      	b.n	81088a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8108894:	2301      	movs	r3, #1
 8108896:	75fb      	strb	r3, [r7, #23]
      break;
 8108898:	e006      	b.n	81088a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810889a:	bf00      	nop
 810889c:	e004      	b.n	81088a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810889e:	bf00      	nop
 81088a0:	e002      	b.n	81088a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 81088a2:	bf00      	nop
 81088a4:	e000      	b.n	81088a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 81088a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81088a8:	7dfb      	ldrb	r3, [r7, #23]
 81088aa:	2b00      	cmp	r3, #0
 81088ac:	d10a      	bne.n	81088c4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81088ae:	4b65      	ldr	r3, [pc, #404]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81088b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81088b2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 81088b6:	687b      	ldr	r3, [r7, #4]
 81088b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81088bc:	4961      	ldr	r1, [pc, #388]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81088be:	4313      	orrs	r3, r2
 81088c0:	658b      	str	r3, [r1, #88]	; 0x58
 81088c2:	e001      	b.n	81088c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81088c4:	7dfb      	ldrb	r3, [r7, #23]
 81088c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 81088c8:	687b      	ldr	r3, [r7, #4]
 81088ca:	681b      	ldr	r3, [r3, #0]
 81088cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81088d0:	2b00      	cmp	r3, #0
 81088d2:	d04b      	beq.n	810896c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 81088d4:	687b      	ldr	r3, [r7, #4]
 81088d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81088da:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81088de:	d02e      	beq.n	810893e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 81088e0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81088e4:	d828      	bhi.n	8108938 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81088e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81088ea:	d02a      	beq.n	8108942 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 81088ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81088f0:	d822      	bhi.n	8108938 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81088f2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81088f6:	d026      	beq.n	8108946 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 81088f8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81088fc:	d81c      	bhi.n	8108938 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81088fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8108902:	d010      	beq.n	8108926 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8108904:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8108908:	d816      	bhi.n	8108938 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810890a:	2b00      	cmp	r3, #0
 810890c:	d01d      	beq.n	810894a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 810890e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8108912:	d111      	bne.n	8108938 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8108914:	687b      	ldr	r3, [r7, #4]
 8108916:	3304      	adds	r3, #4
 8108918:	2100      	movs	r1, #0
 810891a:	4618      	mov	r0, r3
 810891c:	f001 faa4 	bl	8109e68 <RCCEx_PLL2_Config>
 8108920:	4603      	mov	r3, r0
 8108922:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8108924:	e012      	b.n	810894c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8108926:	687b      	ldr	r3, [r7, #4]
 8108928:	3324      	adds	r3, #36	; 0x24
 810892a:	2102      	movs	r1, #2
 810892c:	4618      	mov	r0, r3
 810892e:	f001 fb4d 	bl	8109fcc <RCCEx_PLL3_Config>
 8108932:	4603      	mov	r3, r0
 8108934:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8108936:	e009      	b.n	810894c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8108938:	2301      	movs	r3, #1
 810893a:	75fb      	strb	r3, [r7, #23]
      break;
 810893c:	e006      	b.n	810894c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 810893e:	bf00      	nop
 8108940:	e004      	b.n	810894c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8108942:	bf00      	nop
 8108944:	e002      	b.n	810894c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8108946:	bf00      	nop
 8108948:	e000      	b.n	810894c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 810894a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810894c:	7dfb      	ldrb	r3, [r7, #23]
 810894e:	2b00      	cmp	r3, #0
 8108950:	d10a      	bne.n	8108968 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8108952:	4b3c      	ldr	r3, [pc, #240]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8108954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108956:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 810895a:	687b      	ldr	r3, [r7, #4]
 810895c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8108960:	4938      	ldr	r1, [pc, #224]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8108962:	4313      	orrs	r3, r2
 8108964:	658b      	str	r3, [r1, #88]	; 0x58
 8108966:	e001      	b.n	810896c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108968:	7dfb      	ldrb	r3, [r7, #23]
 810896a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 810896c:	687b      	ldr	r3, [r7, #4]
 810896e:	681b      	ldr	r3, [r3, #0]
 8108970:	f003 0308 	and.w	r3, r3, #8
 8108974:	2b00      	cmp	r3, #0
 8108976:	d01a      	beq.n	81089ae <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8108978:	687b      	ldr	r3, [r7, #4]
 810897a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 810897e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8108982:	d10a      	bne.n	810899a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8108984:	687b      	ldr	r3, [r7, #4]
 8108986:	3324      	adds	r3, #36	; 0x24
 8108988:	2102      	movs	r1, #2
 810898a:	4618      	mov	r0, r3
 810898c:	f001 fb1e 	bl	8109fcc <RCCEx_PLL3_Config>
 8108990:	4603      	mov	r3, r0
 8108992:	2b00      	cmp	r3, #0
 8108994:	d001      	beq.n	810899a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8108996:	2301      	movs	r3, #1
 8108998:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 810899a:	4b2a      	ldr	r3, [pc, #168]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810899c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810899e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 81089a2:	687b      	ldr	r3, [r7, #4]
 81089a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81089a8:	4926      	ldr	r1, [pc, #152]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81089aa:	4313      	orrs	r3, r2
 81089ac:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81089ae:	687b      	ldr	r3, [r7, #4]
 81089b0:	681b      	ldr	r3, [r3, #0]
 81089b2:	f003 0310 	and.w	r3, r3, #16
 81089b6:	2b00      	cmp	r3, #0
 81089b8:	d01a      	beq.n	81089f0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 81089ba:	687b      	ldr	r3, [r7, #4]
 81089bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81089c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81089c4:	d10a      	bne.n	81089dc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81089c6:	687b      	ldr	r3, [r7, #4]
 81089c8:	3324      	adds	r3, #36	; 0x24
 81089ca:	2102      	movs	r1, #2
 81089cc:	4618      	mov	r0, r3
 81089ce:	f001 fafd 	bl	8109fcc <RCCEx_PLL3_Config>
 81089d2:	4603      	mov	r3, r0
 81089d4:	2b00      	cmp	r3, #0
 81089d6:	d001      	beq.n	81089dc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 81089d8:	2301      	movs	r3, #1
 81089da:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81089dc:	4b19      	ldr	r3, [pc, #100]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81089de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81089e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81089e4:	687b      	ldr	r3, [r7, #4]
 81089e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81089ea:	4916      	ldr	r1, [pc, #88]	; (8108a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81089ec:	4313      	orrs	r3, r2
 81089ee:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81089f0:	687b      	ldr	r3, [r7, #4]
 81089f2:	681b      	ldr	r3, [r3, #0]
 81089f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81089f8:	2b00      	cmp	r3, #0
 81089fa:	d036      	beq.n	8108a6a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 81089fc:	687b      	ldr	r3, [r7, #4]
 81089fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8108a02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108a06:	d01f      	beq.n	8108a48 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8108a08:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108a0c:	d817      	bhi.n	8108a3e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8108a0e:	2b00      	cmp	r3, #0
 8108a10:	d003      	beq.n	8108a1a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8108a12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108a16:	d009      	beq.n	8108a2c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8108a18:	e011      	b.n	8108a3e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8108a1a:	687b      	ldr	r3, [r7, #4]
 8108a1c:	3304      	adds	r3, #4
 8108a1e:	2100      	movs	r1, #0
 8108a20:	4618      	mov	r0, r3
 8108a22:	f001 fa21 	bl	8109e68 <RCCEx_PLL2_Config>
 8108a26:	4603      	mov	r3, r0
 8108a28:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8108a2a:	e00e      	b.n	8108a4a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8108a2c:	687b      	ldr	r3, [r7, #4]
 8108a2e:	3324      	adds	r3, #36	; 0x24
 8108a30:	2102      	movs	r1, #2
 8108a32:	4618      	mov	r0, r3
 8108a34:	f001 faca 	bl	8109fcc <RCCEx_PLL3_Config>
 8108a38:	4603      	mov	r3, r0
 8108a3a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8108a3c:	e005      	b.n	8108a4a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8108a3e:	2301      	movs	r3, #1
 8108a40:	75fb      	strb	r3, [r7, #23]
      break;
 8108a42:	e002      	b.n	8108a4a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8108a44:	58024400 	.word	0x58024400
      break;
 8108a48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108a4a:	7dfb      	ldrb	r3, [r7, #23]
 8108a4c:	2b00      	cmp	r3, #0
 8108a4e:	d10a      	bne.n	8108a66 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8108a50:	4b93      	ldr	r3, [pc, #588]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108a54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8108a58:	687b      	ldr	r3, [r7, #4]
 8108a5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8108a5e:	4990      	ldr	r1, [pc, #576]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108a60:	4313      	orrs	r3, r2
 8108a62:	658b      	str	r3, [r1, #88]	; 0x58
 8108a64:	e001      	b.n	8108a6a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108a66:	7dfb      	ldrb	r3, [r7, #23]
 8108a68:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8108a6a:	687b      	ldr	r3, [r7, #4]
 8108a6c:	681b      	ldr	r3, [r3, #0]
 8108a6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8108a72:	2b00      	cmp	r3, #0
 8108a74:	d033      	beq.n	8108ade <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8108a76:	687b      	ldr	r3, [r7, #4]
 8108a78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8108a7c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8108a80:	d01c      	beq.n	8108abc <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8108a82:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8108a86:	d816      	bhi.n	8108ab6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8108a88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108a8c:	d003      	beq.n	8108a96 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8108a8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8108a92:	d007      	beq.n	8108aa4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8108a94:	e00f      	b.n	8108ab6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8108a96:	4b82      	ldr	r3, [pc, #520]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108a9a:	4a81      	ldr	r2, [pc, #516]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8108aa0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8108aa2:	e00c      	b.n	8108abe <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8108aa4:	687b      	ldr	r3, [r7, #4]
 8108aa6:	3324      	adds	r3, #36	; 0x24
 8108aa8:	2101      	movs	r1, #1
 8108aaa:	4618      	mov	r0, r3
 8108aac:	f001 fa8e 	bl	8109fcc <RCCEx_PLL3_Config>
 8108ab0:	4603      	mov	r3, r0
 8108ab2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8108ab4:	e003      	b.n	8108abe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8108ab6:	2301      	movs	r3, #1
 8108ab8:	75fb      	strb	r3, [r7, #23]
      break;
 8108aba:	e000      	b.n	8108abe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8108abc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108abe:	7dfb      	ldrb	r3, [r7, #23]
 8108ac0:	2b00      	cmp	r3, #0
 8108ac2:	d10a      	bne.n	8108ada <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8108ac4:	4b76      	ldr	r3, [pc, #472]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108ac8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8108acc:	687b      	ldr	r3, [r7, #4]
 8108ace:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8108ad2:	4973      	ldr	r1, [pc, #460]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108ad4:	4313      	orrs	r3, r2
 8108ad6:	654b      	str	r3, [r1, #84]	; 0x54
 8108ad8:	e001      	b.n	8108ade <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108ada:	7dfb      	ldrb	r3, [r7, #23]
 8108adc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8108ade:	687b      	ldr	r3, [r7, #4]
 8108ae0:	681b      	ldr	r3, [r3, #0]
 8108ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8108ae6:	2b00      	cmp	r3, #0
 8108ae8:	d029      	beq.n	8108b3e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8108aea:	687b      	ldr	r3, [r7, #4]
 8108aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108aee:	2b00      	cmp	r3, #0
 8108af0:	d003      	beq.n	8108afa <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8108af2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108af6:	d007      	beq.n	8108b08 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8108af8:	e00f      	b.n	8108b1a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8108afa:	4b69      	ldr	r3, [pc, #420]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108afe:	4a68      	ldr	r2, [pc, #416]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8108b04:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8108b06:	e00b      	b.n	8108b20 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8108b08:	687b      	ldr	r3, [r7, #4]
 8108b0a:	3304      	adds	r3, #4
 8108b0c:	2102      	movs	r1, #2
 8108b0e:	4618      	mov	r0, r3
 8108b10:	f001 f9aa 	bl	8109e68 <RCCEx_PLL2_Config>
 8108b14:	4603      	mov	r3, r0
 8108b16:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8108b18:	e002      	b.n	8108b20 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8108b1a:	2301      	movs	r3, #1
 8108b1c:	75fb      	strb	r3, [r7, #23]
      break;
 8108b1e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108b20:	7dfb      	ldrb	r3, [r7, #23]
 8108b22:	2b00      	cmp	r3, #0
 8108b24:	d109      	bne.n	8108b3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8108b26:	4b5e      	ldr	r3, [pc, #376]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108b2a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8108b2e:	687b      	ldr	r3, [r7, #4]
 8108b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108b32:	495b      	ldr	r1, [pc, #364]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108b34:	4313      	orrs	r3, r2
 8108b36:	64cb      	str	r3, [r1, #76]	; 0x4c
 8108b38:	e001      	b.n	8108b3e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108b3a:	7dfb      	ldrb	r3, [r7, #23]
 8108b3c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8108b3e:	687b      	ldr	r3, [r7, #4]
 8108b40:	681b      	ldr	r3, [r3, #0]
 8108b42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8108b46:	2b00      	cmp	r3, #0
 8108b48:	d00a      	beq.n	8108b60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8108b4a:	687b      	ldr	r3, [r7, #4]
 8108b4c:	3324      	adds	r3, #36	; 0x24
 8108b4e:	2102      	movs	r1, #2
 8108b50:	4618      	mov	r0, r3
 8108b52:	f001 fa3b 	bl	8109fcc <RCCEx_PLL3_Config>
 8108b56:	4603      	mov	r3, r0
 8108b58:	2b00      	cmp	r3, #0
 8108b5a:	d001      	beq.n	8108b60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8108b5c:	2301      	movs	r3, #1
 8108b5e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8108b60:	687b      	ldr	r3, [r7, #4]
 8108b62:	681b      	ldr	r3, [r3, #0]
 8108b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8108b68:	2b00      	cmp	r3, #0
 8108b6a:	d030      	beq.n	8108bce <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8108b6c:	687b      	ldr	r3, [r7, #4]
 8108b6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8108b70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8108b74:	d017      	beq.n	8108ba6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8108b76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8108b7a:	d811      	bhi.n	8108ba0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8108b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8108b80:	d013      	beq.n	8108baa <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8108b82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8108b86:	d80b      	bhi.n	8108ba0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8108b88:	2b00      	cmp	r3, #0
 8108b8a:	d010      	beq.n	8108bae <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8108b8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108b90:	d106      	bne.n	8108ba0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8108b92:	4b43      	ldr	r3, [pc, #268]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108b96:	4a42      	ldr	r2, [pc, #264]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8108b9c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8108b9e:	e007      	b.n	8108bb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8108ba0:	2301      	movs	r3, #1
 8108ba2:	75fb      	strb	r3, [r7, #23]
      break;
 8108ba4:	e004      	b.n	8108bb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8108ba6:	bf00      	nop
 8108ba8:	e002      	b.n	8108bb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8108baa:	bf00      	nop
 8108bac:	e000      	b.n	8108bb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8108bae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8108bb0:	7dfb      	ldrb	r3, [r7, #23]
 8108bb2:	2b00      	cmp	r3, #0
 8108bb4:	d109      	bne.n	8108bca <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8108bb6:	4b3a      	ldr	r3, [pc, #232]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108bba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8108bbe:	687b      	ldr	r3, [r7, #4]
 8108bc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8108bc2:	4937      	ldr	r1, [pc, #220]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108bc4:	4313      	orrs	r3, r2
 8108bc6:	654b      	str	r3, [r1, #84]	; 0x54
 8108bc8:	e001      	b.n	8108bce <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108bca:	7dfb      	ldrb	r3, [r7, #23]
 8108bcc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8108bce:	687b      	ldr	r3, [r7, #4]
 8108bd0:	681b      	ldr	r3, [r3, #0]
 8108bd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8108bd6:	2b00      	cmp	r3, #0
 8108bd8:	d008      	beq.n	8108bec <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8108bda:	4b31      	ldr	r3, [pc, #196]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108bdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108bde:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8108be2:	687b      	ldr	r3, [r7, #4]
 8108be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8108be6:	492e      	ldr	r1, [pc, #184]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108be8:	4313      	orrs	r3, r2
 8108bea:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8108bec:	687b      	ldr	r3, [r7, #4]
 8108bee:	681b      	ldr	r3, [r3, #0]
 8108bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8108bf4:	2b00      	cmp	r3, #0
 8108bf6:	d009      	beq.n	8108c0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8108bf8:	4b29      	ldr	r3, [pc, #164]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108bfa:	691b      	ldr	r3, [r3, #16]
 8108bfc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8108c00:	687b      	ldr	r3, [r7, #4]
 8108c02:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8108c06:	4926      	ldr	r1, [pc, #152]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c08:	4313      	orrs	r3, r2
 8108c0a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8108c0c:	687b      	ldr	r3, [r7, #4]
 8108c0e:	681b      	ldr	r3, [r3, #0]
 8108c10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8108c14:	2b00      	cmp	r3, #0
 8108c16:	d008      	beq.n	8108c2a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8108c18:	4b21      	ldr	r3, [pc, #132]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108c1c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8108c20:	687b      	ldr	r3, [r7, #4]
 8108c22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8108c24:	491e      	ldr	r1, [pc, #120]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c26:	4313      	orrs	r3, r2
 8108c28:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8108c2a:	687b      	ldr	r3, [r7, #4]
 8108c2c:	681b      	ldr	r3, [r3, #0]
 8108c2e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8108c32:	2b00      	cmp	r3, #0
 8108c34:	d00d      	beq.n	8108c52 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8108c36:	4b1a      	ldr	r3, [pc, #104]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c38:	691b      	ldr	r3, [r3, #16]
 8108c3a:	4a19      	ldr	r2, [pc, #100]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8108c40:	6113      	str	r3, [r2, #16]
 8108c42:	4b17      	ldr	r3, [pc, #92]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c44:	691a      	ldr	r2, [r3, #16]
 8108c46:	687b      	ldr	r3, [r7, #4]
 8108c48:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8108c4c:	4914      	ldr	r1, [pc, #80]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c4e:	4313      	orrs	r3, r2
 8108c50:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8108c52:	687b      	ldr	r3, [r7, #4]
 8108c54:	681b      	ldr	r3, [r3, #0]
 8108c56:	2b00      	cmp	r3, #0
 8108c58:	da08      	bge.n	8108c6c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8108c5a:	4b11      	ldr	r3, [pc, #68]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108c5e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8108c62:	687b      	ldr	r3, [r7, #4]
 8108c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108c66:	490e      	ldr	r1, [pc, #56]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c68:	4313      	orrs	r3, r2
 8108c6a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8108c6c:	687b      	ldr	r3, [r7, #4]
 8108c6e:	681b      	ldr	r3, [r3, #0]
 8108c70:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8108c74:	2b00      	cmp	r3, #0
 8108c76:	d009      	beq.n	8108c8c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8108c78:	4b09      	ldr	r3, [pc, #36]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108c7c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8108c80:	687b      	ldr	r3, [r7, #4]
 8108c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8108c86:	4906      	ldr	r1, [pc, #24]	; (8108ca0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8108c88:	4313      	orrs	r3, r2
 8108c8a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8108c8c:	7dbb      	ldrb	r3, [r7, #22]
 8108c8e:	2b00      	cmp	r3, #0
 8108c90:	d101      	bne.n	8108c96 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8108c92:	2300      	movs	r3, #0
 8108c94:	e000      	b.n	8108c98 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8108c96:	2301      	movs	r3, #1
}
 8108c98:	4618      	mov	r0, r3
 8108c9a:	3718      	adds	r7, #24
 8108c9c:	46bd      	mov	sp, r7
 8108c9e:	bd80      	pop	{r7, pc}
 8108ca0:	58024400 	.word	0x58024400

08108ca4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8108ca4:	b580      	push	{r7, lr}
 8108ca6:	b090      	sub	sp, #64	; 0x40
 8108ca8:	af00      	add	r7, sp, #0
 8108caa:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8108cac:	687b      	ldr	r3, [r7, #4]
 8108cae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108cb2:	f040 8095 	bne.w	8108de0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8108cb6:	4bae      	ldr	r3, [pc, #696]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108cba:	f003 0307 	and.w	r3, r3, #7
 8108cbe:	633b      	str	r3, [r7, #48]	; 0x30
 8108cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108cc2:	2b04      	cmp	r3, #4
 8108cc4:	f200 8088 	bhi.w	8108dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8108cc8:	a201      	add	r2, pc, #4	; (adr r2, 8108cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8108cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108cce:	bf00      	nop
 8108cd0:	08108ce5 	.word	0x08108ce5
 8108cd4:	08108d0d 	.word	0x08108d0d
 8108cd8:	08108d35 	.word	0x08108d35
 8108cdc:	08108dd1 	.word	0x08108dd1
 8108ce0:	08108d5d 	.word	0x08108d5d

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108ce4:	4ba2      	ldr	r3, [pc, #648]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108ce6:	681b      	ldr	r3, [r3, #0]
 8108ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108cec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8108cf0:	d108      	bne.n	8108d04 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108cf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108cf6:	4618      	mov	r0, r3
 8108cf8:	f000 ff64 	bl	8109bc4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8108cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108d00:	f000 bc95 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108d04:	2300      	movs	r3, #0
 8108d06:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108d08:	f000 bc91 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108d0c:	4b98      	ldr	r3, [pc, #608]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108d0e:	681b      	ldr	r3, [r3, #0]
 8108d10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108d14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8108d18:	d108      	bne.n	8108d2c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108d1a:	f107 0318 	add.w	r3, r7, #24
 8108d1e:	4618      	mov	r0, r3
 8108d20:	f000 fca8 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8108d24:	69bb      	ldr	r3, [r7, #24]
 8108d26:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108d28:	f000 bc81 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108d2c:	2300      	movs	r3, #0
 8108d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108d30:	f000 bc7d 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108d34:	4b8e      	ldr	r3, [pc, #568]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108d36:	681b      	ldr	r3, [r3, #0]
 8108d38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8108d3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108d40:	d108      	bne.n	8108d54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108d42:	f107 030c 	add.w	r3, r7, #12
 8108d46:	4618      	mov	r0, r3
 8108d48:	f000 fde8 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8108d4c:	68fb      	ldr	r3, [r7, #12]
 8108d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108d50:	f000 bc6d 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108d54:	2300      	movs	r3, #0
 8108d56:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108d58:	f000 bc69 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8108d5c:	4b84      	ldr	r3, [pc, #528]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108d60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8108d64:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8108d66:	4b82      	ldr	r3, [pc, #520]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108d68:	681b      	ldr	r3, [r3, #0]
 8108d6a:	f003 0304 	and.w	r3, r3, #4
 8108d6e:	2b04      	cmp	r3, #4
 8108d70:	d10c      	bne.n	8108d8c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8108d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108d74:	2b00      	cmp	r3, #0
 8108d76:	d109      	bne.n	8108d8c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8108d78:	4b7d      	ldr	r3, [pc, #500]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108d7a:	681b      	ldr	r3, [r3, #0]
 8108d7c:	08db      	lsrs	r3, r3, #3
 8108d7e:	f003 0303 	and.w	r3, r3, #3
 8108d82:	4a7c      	ldr	r2, [pc, #496]	; (8108f74 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8108d84:	fa22 f303 	lsr.w	r3, r2, r3
 8108d88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108d8a:	e01f      	b.n	8108dcc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8108d8c:	4b78      	ldr	r3, [pc, #480]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108d8e:	681b      	ldr	r3, [r3, #0]
 8108d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8108d94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108d98:	d106      	bne.n	8108da8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8108d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108d9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8108da0:	d102      	bne.n	8108da8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8108da2:	4b75      	ldr	r3, [pc, #468]	; (8108f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8108da4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108da6:	e011      	b.n	8108dcc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8108da8:	4b71      	ldr	r3, [pc, #452]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108daa:	681b      	ldr	r3, [r3, #0]
 8108dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8108db0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108db4:	d106      	bne.n	8108dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8108db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108db8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108dbc:	d102      	bne.n	8108dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8108dbe:	4b6f      	ldr	r3, [pc, #444]	; (8108f7c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8108dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108dc2:	e003      	b.n	8108dcc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8108dc4:	2300      	movs	r3, #0
 8108dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8108dc8:	f000 bc31 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8108dcc:	f000 bc2f 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8108dd0:	4b6b      	ldr	r3, [pc, #428]	; (8108f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8108dd2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108dd4:	f000 bc2b 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8108dd8:	2300      	movs	r3, #0
 8108dda:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108ddc:	f000 bc27 	b.w	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8108de0:	687b      	ldr	r3, [r7, #4]
 8108de2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8108de6:	f040 8095 	bne.w	8108f14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8108dea:	4b61      	ldr	r3, [pc, #388]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108dec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108dee:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8108df2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8108df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108df6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108dfa:	d04d      	beq.n	8108e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8108dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108dfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108e02:	f200 8084 	bhi.w	8108f0e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8108e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108e08:	2bc0      	cmp	r3, #192	; 0xc0
 8108e0a:	d07d      	beq.n	8108f08 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8108e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108e0e:	2bc0      	cmp	r3, #192	; 0xc0
 8108e10:	d87d      	bhi.n	8108f0e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8108e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108e14:	2b80      	cmp	r3, #128	; 0x80
 8108e16:	d02d      	beq.n	8108e74 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8108e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108e1a:	2b80      	cmp	r3, #128	; 0x80
 8108e1c:	d877      	bhi.n	8108f0e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8108e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108e20:	2b00      	cmp	r3, #0
 8108e22:	d003      	beq.n	8108e2c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8108e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108e26:	2b40      	cmp	r3, #64	; 0x40
 8108e28:	d012      	beq.n	8108e50 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8108e2a:	e070      	b.n	8108f0e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108e2c:	4b50      	ldr	r3, [pc, #320]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108e2e:	681b      	ldr	r3, [r3, #0]
 8108e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108e34:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8108e38:	d107      	bne.n	8108e4a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108e3e:	4618      	mov	r0, r3
 8108e40:	f000 fec0 	bl	8109bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8108e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108e46:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108e48:	e3f1      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108e4a:	2300      	movs	r3, #0
 8108e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108e4e:	e3ee      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108e50:	4b47      	ldr	r3, [pc, #284]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108e52:	681b      	ldr	r3, [r3, #0]
 8108e54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108e58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8108e5c:	d107      	bne.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108e5e:	f107 0318 	add.w	r3, r7, #24
 8108e62:	4618      	mov	r0, r3
 8108e64:	f000 fc06 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8108e68:	69bb      	ldr	r3, [r7, #24]
 8108e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108e6c:	e3df      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108e6e:	2300      	movs	r3, #0
 8108e70:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108e72:	e3dc      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108e74:	4b3e      	ldr	r3, [pc, #248]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108e76:	681b      	ldr	r3, [r3, #0]
 8108e78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8108e7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108e80:	d107      	bne.n	8108e92 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108e82:	f107 030c 	add.w	r3, r7, #12
 8108e86:	4618      	mov	r0, r3
 8108e88:	f000 fd48 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8108e8c:	68fb      	ldr	r3, [r7, #12]
 8108e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108e90:	e3cd      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108e92:	2300      	movs	r3, #0
 8108e94:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108e96:	e3ca      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8108e98:	4b35      	ldr	r3, [pc, #212]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108e9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108e9c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8108ea0:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8108ea2:	4b33      	ldr	r3, [pc, #204]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108ea4:	681b      	ldr	r3, [r3, #0]
 8108ea6:	f003 0304 	and.w	r3, r3, #4
 8108eaa:	2b04      	cmp	r3, #4
 8108eac:	d10c      	bne.n	8108ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8108eae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108eb0:	2b00      	cmp	r3, #0
 8108eb2:	d109      	bne.n	8108ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8108eb4:	4b2e      	ldr	r3, [pc, #184]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108eb6:	681b      	ldr	r3, [r3, #0]
 8108eb8:	08db      	lsrs	r3, r3, #3
 8108eba:	f003 0303 	and.w	r3, r3, #3
 8108ebe:	4a2d      	ldr	r2, [pc, #180]	; (8108f74 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8108ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8108ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108ec6:	e01e      	b.n	8108f06 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8108ec8:	4b29      	ldr	r3, [pc, #164]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108eca:	681b      	ldr	r3, [r3, #0]
 8108ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8108ed0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108ed4:	d106      	bne.n	8108ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8108ed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108ed8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8108edc:	d102      	bne.n	8108ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8108ede:	4b26      	ldr	r3, [pc, #152]	; (8108f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8108ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108ee2:	e010      	b.n	8108f06 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8108ee4:	4b22      	ldr	r3, [pc, #136]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108ee6:	681b      	ldr	r3, [r3, #0]
 8108ee8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8108eec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108ef0:	d106      	bne.n	8108f00 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8108ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108ef4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108ef8:	d102      	bne.n	8108f00 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8108efa:	4b20      	ldr	r3, [pc, #128]	; (8108f7c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8108efc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108efe:	e002      	b.n	8108f06 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8108f00:	2300      	movs	r3, #0
 8108f02:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8108f04:	e393      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8108f06:	e392      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8108f08:	4b1d      	ldr	r3, [pc, #116]	; (8108f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8108f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108f0c:	e38f      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8108f0e:	2300      	movs	r3, #0
 8108f10:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108f12:	e38c      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8108f14:	687b      	ldr	r3, [r7, #4]
 8108f16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8108f1a:	f040 80a7 	bne.w	810906c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8108f1e:	4b14      	ldr	r3, [pc, #80]	; (8108f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8108f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108f22:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8108f26:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8108f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108f2a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8108f2e:	d05f      	beq.n	8108ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8108f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108f32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8108f36:	f200 8096 	bhi.w	8109066 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8108f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108f3c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8108f40:	f000 808e 	beq.w	8109060 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8108f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108f46:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8108f4a:	f200 808c 	bhi.w	8109066 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8108f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108f50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8108f54:	d03a      	beq.n	8108fcc <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8108f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108f58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8108f5c:	f200 8083 	bhi.w	8109066 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8108f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108f62:	2b00      	cmp	r3, #0
 8108f64:	d00e      	beq.n	8108f84 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8108f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108f68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8108f6c:	d01c      	beq.n	8108fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8108f6e:	e07a      	b.n	8109066 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8108f70:	58024400 	.word	0x58024400
 8108f74:	03d09000 	.word	0x03d09000
 8108f78:	003d0900 	.word	0x003d0900
 8108f7c:	007a1200 	.word	0x007a1200
 8108f80:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108f84:	4baa      	ldr	r3, [pc, #680]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8108f86:	681b      	ldr	r3, [r3, #0]
 8108f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108f8c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8108f90:	d107      	bne.n	8108fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108f92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108f96:	4618      	mov	r0, r3
 8108f98:	f000 fe14 	bl	8109bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8108f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108fa0:	e345      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108fa2:	2300      	movs	r3, #0
 8108fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108fa6:	e342      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108fa8:	4ba1      	ldr	r3, [pc, #644]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8108faa:	681b      	ldr	r3, [r3, #0]
 8108fac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108fb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8108fb4:	d107      	bne.n	8108fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108fb6:	f107 0318 	add.w	r3, r7, #24
 8108fba:	4618      	mov	r0, r3
 8108fbc:	f000 fb5a 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8108fc0:	69bb      	ldr	r3, [r7, #24]
 8108fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108fc4:	e333      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108fc6:	2300      	movs	r3, #0
 8108fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108fca:	e330      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108fcc:	4b98      	ldr	r3, [pc, #608]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8108fce:	681b      	ldr	r3, [r3, #0]
 8108fd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8108fd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108fd8:	d107      	bne.n	8108fea <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108fda:	f107 030c 	add.w	r3, r7, #12
 8108fde:	4618      	mov	r0, r3
 8108fe0:	f000 fc9c 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8108fe4:	68fb      	ldr	r3, [r7, #12]
 8108fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8108fe8:	e321      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8108fea:	2300      	movs	r3, #0
 8108fec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8108fee:	e31e      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8108ff0:	4b8f      	ldr	r3, [pc, #572]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8108ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108ff4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8108ff8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8108ffa:	4b8d      	ldr	r3, [pc, #564]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8108ffc:	681b      	ldr	r3, [r3, #0]
 8108ffe:	f003 0304 	and.w	r3, r3, #4
 8109002:	2b04      	cmp	r3, #4
 8109004:	d10c      	bne.n	8109020 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8109006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8109008:	2b00      	cmp	r3, #0
 810900a:	d109      	bne.n	8109020 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810900c:	4b88      	ldr	r3, [pc, #544]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 810900e:	681b      	ldr	r3, [r3, #0]
 8109010:	08db      	lsrs	r3, r3, #3
 8109012:	f003 0303 	and.w	r3, r3, #3
 8109016:	4a87      	ldr	r2, [pc, #540]	; (8109234 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8109018:	fa22 f303 	lsr.w	r3, r2, r3
 810901c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810901e:	e01e      	b.n	810905e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8109020:	4b83      	ldr	r3, [pc, #524]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8109022:	681b      	ldr	r3, [r3, #0]
 8109024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8109028:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810902c:	d106      	bne.n	810903c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 810902e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8109030:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8109034:	d102      	bne.n	810903c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8109036:	4b80      	ldr	r3, [pc, #512]	; (8109238 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8109038:	63fb      	str	r3, [r7, #60]	; 0x3c
 810903a:	e010      	b.n	810905e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810903c:	4b7c      	ldr	r3, [pc, #496]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 810903e:	681b      	ldr	r3, [r3, #0]
 8109040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8109044:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8109048:	d106      	bne.n	8109058 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 810904a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810904c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8109050:	d102      	bne.n	8109058 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8109052:	4b7a      	ldr	r3, [pc, #488]	; (810923c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8109054:	63fb      	str	r3, [r7, #60]	; 0x3c
 8109056:	e002      	b.n	810905e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8109058:	2300      	movs	r3, #0
 810905a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810905c:	e2e7      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 810905e:	e2e6      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8109060:	4b77      	ldr	r3, [pc, #476]	; (8109240 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8109062:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109064:	e2e3      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8109066:	2300      	movs	r3, #0
 8109068:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810906a:	e2e0      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 810906c:	687b      	ldr	r3, [r7, #4]
 810906e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8109072:	f040 809c 	bne.w	81091ae <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8109076:	4b6e      	ldr	r3, [pc, #440]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8109078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810907a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 810907e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8109080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109082:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8109086:	d054      	beq.n	8109132 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8109088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810908a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810908e:	f200 808b 	bhi.w	81091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8109092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109094:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8109098:	f000 8083 	beq.w	81091a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 810909c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810909e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81090a2:	f200 8081 	bhi.w	81091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 81090a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81090a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81090ac:	d02f      	beq.n	810910e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 81090ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81090b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81090b4:	d878      	bhi.n	81091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 81090b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81090b8:	2b00      	cmp	r3, #0
 81090ba:	d004      	beq.n	81090c6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 81090bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81090be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81090c2:	d012      	beq.n	81090ea <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 81090c4:	e070      	b.n	81091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81090c6:	4b5a      	ldr	r3, [pc, #360]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81090c8:	681b      	ldr	r3, [r3, #0]
 81090ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81090ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81090d2:	d107      	bne.n	81090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81090d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81090d8:	4618      	mov	r0, r3
 81090da:	f000 fd73 	bl	8109bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81090de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81090e0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81090e2:	e2a4      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 81090e4:	2300      	movs	r3, #0
 81090e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81090e8:	e2a1      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81090ea:	4b51      	ldr	r3, [pc, #324]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81090ec:	681b      	ldr	r3, [r3, #0]
 81090ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81090f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81090f6:	d107      	bne.n	8109108 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81090f8:	f107 0318 	add.w	r3, r7, #24
 81090fc:	4618      	mov	r0, r3
 81090fe:	f000 fab9 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8109102:	69bb      	ldr	r3, [r7, #24]
 8109104:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8109106:	e292      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8109108:	2300      	movs	r3, #0
 810910a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810910c:	e28f      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810910e:	4b48      	ldr	r3, [pc, #288]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8109110:	681b      	ldr	r3, [r3, #0]
 8109112:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8109116:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810911a:	d107      	bne.n	810912c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810911c:	f107 030c 	add.w	r3, r7, #12
 8109120:	4618      	mov	r0, r3
 8109122:	f000 fbfb 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8109126:	68fb      	ldr	r3, [r7, #12]
 8109128:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810912a:	e280      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 810912c:	2300      	movs	r3, #0
 810912e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109130:	e27d      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8109132:	4b3f      	ldr	r3, [pc, #252]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8109134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8109136:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810913a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810913c:	4b3c      	ldr	r3, [pc, #240]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 810913e:	681b      	ldr	r3, [r3, #0]
 8109140:	f003 0304 	and.w	r3, r3, #4
 8109144:	2b04      	cmp	r3, #4
 8109146:	d10c      	bne.n	8109162 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8109148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810914a:	2b00      	cmp	r3, #0
 810914c:	d109      	bne.n	8109162 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810914e:	4b38      	ldr	r3, [pc, #224]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8109150:	681b      	ldr	r3, [r3, #0]
 8109152:	08db      	lsrs	r3, r3, #3
 8109154:	f003 0303 	and.w	r3, r3, #3
 8109158:	4a36      	ldr	r2, [pc, #216]	; (8109234 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 810915a:	fa22 f303 	lsr.w	r3, r2, r3
 810915e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8109160:	e01e      	b.n	81091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8109162:	4b33      	ldr	r3, [pc, #204]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8109164:	681b      	ldr	r3, [r3, #0]
 8109166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810916a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810916e:	d106      	bne.n	810917e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8109170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8109172:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8109176:	d102      	bne.n	810917e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8109178:	4b2f      	ldr	r3, [pc, #188]	; (8109238 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 810917a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810917c:	e010      	b.n	81091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810917e:	4b2c      	ldr	r3, [pc, #176]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8109180:	681b      	ldr	r3, [r3, #0]
 8109182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8109186:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810918a:	d106      	bne.n	810919a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 810918c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810918e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8109192:	d102      	bne.n	810919a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8109194:	4b29      	ldr	r3, [pc, #164]	; (810923c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8109196:	63fb      	str	r3, [r7, #60]	; 0x3c
 8109198:	e002      	b.n	81091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 810919a:	2300      	movs	r3, #0
 810919c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810919e:	e246      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 81091a0:	e245      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81091a2:	4b27      	ldr	r3, [pc, #156]	; (8109240 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 81091a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81091a6:	e242      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 81091a8:	2300      	movs	r3, #0
 81091aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81091ac:	e23f      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 81091ae:	687b      	ldr	r3, [r7, #4]
 81091b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81091b4:	f040 80a8 	bne.w	8109308 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 81091b8:	4b1d      	ldr	r3, [pc, #116]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81091ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81091bc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 81091c0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81091c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81091c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81091c8:	d060      	beq.n	810928c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 81091ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81091cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81091d0:	f200 8097 	bhi.w	8109302 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 81091d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81091d6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81091da:	f000 808f 	beq.w	81092fc <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 81091de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81091e0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81091e4:	f200 808d 	bhi.w	8109302 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 81091e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81091ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81091ee:	d03b      	beq.n	8109268 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 81091f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81091f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81091f6:	f200 8084 	bhi.w	8109302 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 81091fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81091fc:	2b00      	cmp	r3, #0
 81091fe:	d004      	beq.n	810920a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8109200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8109202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8109206:	d01d      	beq.n	8109244 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8109208:	e07b      	b.n	8109302 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810920a:	4b09      	ldr	r3, [pc, #36]	; (8109230 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 810920c:	681b      	ldr	r3, [r3, #0]
 810920e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8109212:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8109216:	d107      	bne.n	8109228 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8109218:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810921c:	4618      	mov	r0, r3
 810921e:	f000 fcd1 	bl	8109bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8109222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109224:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8109226:	e202      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8109228:	2300      	movs	r3, #0
 810922a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810922c:	e1ff      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 810922e:	bf00      	nop
 8109230:	58024400 	.word	0x58024400
 8109234:	03d09000 	.word	0x03d09000
 8109238:	003d0900 	.word	0x003d0900
 810923c:	007a1200 	.word	0x007a1200
 8109240:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8109244:	4ba3      	ldr	r3, [pc, #652]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8109246:	681b      	ldr	r3, [r3, #0]
 8109248:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810924c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8109250:	d107      	bne.n	8109262 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8109252:	f107 0318 	add.w	r3, r7, #24
 8109256:	4618      	mov	r0, r3
 8109258:	f000 fa0c 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810925c:	69bb      	ldr	r3, [r7, #24]
 810925e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8109260:	e1e5      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8109262:	2300      	movs	r3, #0
 8109264:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109266:	e1e2      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8109268:	4b9a      	ldr	r3, [pc, #616]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 810926a:	681b      	ldr	r3, [r3, #0]
 810926c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8109270:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8109274:	d107      	bne.n	8109286 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8109276:	f107 030c 	add.w	r3, r7, #12
 810927a:	4618      	mov	r0, r3
 810927c:	f000 fb4e 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8109280:	68fb      	ldr	r3, [r7, #12]
 8109282:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8109284:	e1d3      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8109286:	2300      	movs	r3, #0
 8109288:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810928a:	e1d0      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 810928c:	4b91      	ldr	r3, [pc, #580]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 810928e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8109290:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8109294:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8109296:	4b8f      	ldr	r3, [pc, #572]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8109298:	681b      	ldr	r3, [r3, #0]
 810929a:	f003 0304 	and.w	r3, r3, #4
 810929e:	2b04      	cmp	r3, #4
 81092a0:	d10c      	bne.n	81092bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 81092a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81092a4:	2b00      	cmp	r3, #0
 81092a6:	d109      	bne.n	81092bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81092a8:	4b8a      	ldr	r3, [pc, #552]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 81092aa:	681b      	ldr	r3, [r3, #0]
 81092ac:	08db      	lsrs	r3, r3, #3
 81092ae:	f003 0303 	and.w	r3, r3, #3
 81092b2:	4a89      	ldr	r2, [pc, #548]	; (81094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 81092b4:	fa22 f303 	lsr.w	r3, r2, r3
 81092b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 81092ba:	e01e      	b.n	81092fa <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81092bc:	4b85      	ldr	r3, [pc, #532]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 81092be:	681b      	ldr	r3, [r3, #0]
 81092c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81092c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81092c8:	d106      	bne.n	81092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 81092ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81092cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81092d0:	d102      	bne.n	81092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81092d2:	4b82      	ldr	r3, [pc, #520]	; (81094dc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 81092d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 81092d6:	e010      	b.n	81092fa <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81092d8:	4b7e      	ldr	r3, [pc, #504]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 81092da:	681b      	ldr	r3, [r3, #0]
 81092dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81092e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81092e4:	d106      	bne.n	81092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 81092e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81092e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81092ec:	d102      	bne.n	81092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81092ee:	4b7c      	ldr	r3, [pc, #496]	; (81094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 81092f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 81092f2:	e002      	b.n	81092fa <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81092f4:	2300      	movs	r3, #0
 81092f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81092f8:	e199      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 81092fa:	e198      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81092fc:	4b79      	ldr	r3, [pc, #484]	; (81094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 81092fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109300:	e195      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8109302:	2300      	movs	r3, #0
 8109304:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109306:	e192      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8109308:	687b      	ldr	r3, [r7, #4]
 810930a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810930e:	d173      	bne.n	81093f8 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8109310:	4b70      	ldr	r3, [pc, #448]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8109312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8109314:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8109318:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810931a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810931c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8109320:	d02f      	beq.n	8109382 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8109322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8109324:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8109328:	d863      	bhi.n	81093f2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 810932a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810932c:	2b00      	cmp	r3, #0
 810932e:	d004      	beq.n	810933a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8109330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8109332:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8109336:	d012      	beq.n	810935e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8109338:	e05b      	b.n	81093f2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810933a:	4b66      	ldr	r3, [pc, #408]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 810933c:	681b      	ldr	r3, [r3, #0]
 810933e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8109342:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8109346:	d107      	bne.n	8109358 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8109348:	f107 0318 	add.w	r3, r7, #24
 810934c:	4618      	mov	r0, r3
 810934e:	f000 f991 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8109352:	69bb      	ldr	r3, [r7, #24]
 8109354:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8109356:	e16a      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8109358:	2300      	movs	r3, #0
 810935a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810935c:	e167      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810935e:	4b5d      	ldr	r3, [pc, #372]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8109360:	681b      	ldr	r3, [r3, #0]
 8109362:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8109366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810936a:	d107      	bne.n	810937c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810936c:	f107 030c 	add.w	r3, r7, #12
 8109370:	4618      	mov	r0, r3
 8109372:	f000 fad3 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8109376:	697b      	ldr	r3, [r7, #20]
 8109378:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810937a:	e158      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 810937c:	2300      	movs	r3, #0
 810937e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109380:	e155      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8109382:	4b54      	ldr	r3, [pc, #336]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8109384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8109386:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810938a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810938c:	4b51      	ldr	r3, [pc, #324]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 810938e:	681b      	ldr	r3, [r3, #0]
 8109390:	f003 0304 	and.w	r3, r3, #4
 8109394:	2b04      	cmp	r3, #4
 8109396:	d10c      	bne.n	81093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 8109398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810939a:	2b00      	cmp	r3, #0
 810939c:	d109      	bne.n	81093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810939e:	4b4d      	ldr	r3, [pc, #308]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 81093a0:	681b      	ldr	r3, [r3, #0]
 81093a2:	08db      	lsrs	r3, r3, #3
 81093a4:	f003 0303 	and.w	r3, r3, #3
 81093a8:	4a4b      	ldr	r2, [pc, #300]	; (81094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 81093aa:	fa22 f303 	lsr.w	r3, r2, r3
 81093ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 81093b0:	e01e      	b.n	81093f0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81093b2:	4b48      	ldr	r3, [pc, #288]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 81093b4:	681b      	ldr	r3, [r3, #0]
 81093b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81093ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81093be:	d106      	bne.n	81093ce <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 81093c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81093c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81093c6:	d102      	bne.n	81093ce <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81093c8:	4b44      	ldr	r3, [pc, #272]	; (81094dc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 81093ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 81093cc:	e010      	b.n	81093f0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81093ce:	4b41      	ldr	r3, [pc, #260]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 81093d0:	681b      	ldr	r3, [r3, #0]
 81093d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81093d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81093da:	d106      	bne.n	81093ea <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 81093dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81093de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81093e2:	d102      	bne.n	81093ea <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81093e4:	4b3e      	ldr	r3, [pc, #248]	; (81094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 81093e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81093e8:	e002      	b.n	81093f0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81093ea:	2300      	movs	r3, #0
 81093ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81093ee:	e11e      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 81093f0:	e11d      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 81093f2:	2300      	movs	r3, #0
 81093f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81093f6:	e11a      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 81093f8:	687b      	ldr	r3, [r7, #4]
 81093fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81093fe:	d133      	bne.n	8109468 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8109400:	4b34      	ldr	r3, [pc, #208]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8109402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8109404:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8109408:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810940a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810940c:	2b00      	cmp	r3, #0
 810940e:	d004      	beq.n	810941a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 8109410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8109412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8109416:	d012      	beq.n	810943e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8109418:	e023      	b.n	8109462 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810941a:	4b2e      	ldr	r3, [pc, #184]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 810941c:	681b      	ldr	r3, [r3, #0]
 810941e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8109422:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8109426:	d107      	bne.n	8109438 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8109428:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810942c:	4618      	mov	r0, r3
 810942e:	f000 fbc9 	bl	8109bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8109432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109434:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8109436:	e0fa      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8109438:	2300      	movs	r3, #0
 810943a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810943c:	e0f7      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810943e:	4b25      	ldr	r3, [pc, #148]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8109440:	681b      	ldr	r3, [r3, #0]
 8109442:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8109446:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810944a:	d107      	bne.n	810945c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810944c:	f107 0318 	add.w	r3, r7, #24
 8109450:	4618      	mov	r0, r3
 8109452:	f000 f90f 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8109456:	6a3b      	ldr	r3, [r7, #32]
 8109458:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810945a:	e0e8      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 810945c:	2300      	movs	r3, #0
 810945e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109460:	e0e5      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8109462:	2300      	movs	r3, #0
 8109464:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109466:	e0e2      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8109468:	687b      	ldr	r3, [r7, #4]
 810946a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810946e:	f040 808f 	bne.w	8109590 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8109472:	4b18      	ldr	r3, [pc, #96]	; (81094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8109474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8109476:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 810947a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810947c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810947e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8109482:	d075      	beq.n	8109570 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8109484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8109486:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810948a:	d87e      	bhi.n	810958a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 810948c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810948e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8109492:	d060      	beq.n	8109556 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8109494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8109496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810949a:	d876      	bhi.n	810958a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 810949c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810949e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81094a2:	d045      	beq.n	8109530 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 81094a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81094a6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81094aa:	d86e      	bhi.n	810958a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 81094ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81094ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81094b2:	d02b      	beq.n	810950c <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 81094b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81094b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81094ba:	d866      	bhi.n	810958a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 81094bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81094be:	2b00      	cmp	r3, #0
 81094c0:	d004      	beq.n	81094cc <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 81094c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81094c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81094c8:	d00e      	beq.n	81094e8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 81094ca:	e05e      	b.n	810958a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 81094cc:	f000 f8bc 	bl	8109648 <HAL_RCCEx_GetD3PCLK1Freq>
 81094d0:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 81094d2:	e0ac      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 81094d4:	58024400 	.word	0x58024400
 81094d8:	03d09000 	.word	0x03d09000
 81094dc:	003d0900 	.word	0x003d0900
 81094e0:	007a1200 	.word	0x007a1200
 81094e4:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81094e8:	4b53      	ldr	r3, [pc, #332]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81094ea:	681b      	ldr	r3, [r3, #0]
 81094ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81094f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81094f4:	d107      	bne.n	8109506 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81094f6:	f107 0318 	add.w	r3, r7, #24
 81094fa:	4618      	mov	r0, r3
 81094fc:	f000 f8ba 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8109500:	69fb      	ldr	r3, [r7, #28]
 8109502:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8109504:	e093      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8109506:	2300      	movs	r3, #0
 8109508:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810950a:	e090      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810950c:	4b4a      	ldr	r3, [pc, #296]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810950e:	681b      	ldr	r3, [r3, #0]
 8109510:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8109514:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8109518:	d107      	bne.n	810952a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810951a:	f107 030c 	add.w	r3, r7, #12
 810951e:	4618      	mov	r0, r3
 8109520:	f000 f9fc 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8109524:	693b      	ldr	r3, [r7, #16]
 8109526:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8109528:	e081      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 810952a:	2300      	movs	r3, #0
 810952c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810952e:	e07e      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8109530:	4b41      	ldr	r3, [pc, #260]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8109532:	681b      	ldr	r3, [r3, #0]
 8109534:	f003 0304 	and.w	r3, r3, #4
 8109538:	2b04      	cmp	r3, #4
 810953a:	d109      	bne.n	8109550 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810953c:	4b3e      	ldr	r3, [pc, #248]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810953e:	681b      	ldr	r3, [r3, #0]
 8109540:	08db      	lsrs	r3, r3, #3
 8109542:	f003 0303 	and.w	r3, r3, #3
 8109546:	4a3d      	ldr	r2, [pc, #244]	; (810963c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8109548:	fa22 f303 	lsr.w	r3, r2, r3
 810954c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810954e:	e06e      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8109550:	2300      	movs	r3, #0
 8109552:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109554:	e06b      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8109556:	4b38      	ldr	r3, [pc, #224]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8109558:	681b      	ldr	r3, [r3, #0]
 810955a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810955e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8109562:	d102      	bne.n	810956a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 8109564:	4b36      	ldr	r3, [pc, #216]	; (8109640 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8109566:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8109568:	e061      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 810956a:	2300      	movs	r3, #0
 810956c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810956e:	e05e      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8109570:	4b31      	ldr	r3, [pc, #196]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8109572:	681b      	ldr	r3, [r3, #0]
 8109574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8109578:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810957c:	d102      	bne.n	8109584 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 810957e:	4b31      	ldr	r3, [pc, #196]	; (8109644 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8109580:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8109582:	e054      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8109584:	2300      	movs	r3, #0
 8109586:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109588:	e051      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 810958a:	2300      	movs	r3, #0
 810958c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810958e:	e04e      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8109590:	687b      	ldr	r3, [r7, #4]
 8109592:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8109596:	d148      	bne.n	810962a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8109598:	4b27      	ldr	r3, [pc, #156]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810959a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810959c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81095a0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81095a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81095a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81095a8:	d02a      	beq.n	8109600 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 81095aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81095ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81095b0:	d838      	bhi.n	8109624 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 81095b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81095b4:	2b00      	cmp	r3, #0
 81095b6:	d004      	beq.n	81095c2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 81095b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81095ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81095be:	d00d      	beq.n	81095dc <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 81095c0:	e030      	b.n	8109624 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81095c2:	4b1d      	ldr	r3, [pc, #116]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81095c4:	681b      	ldr	r3, [r3, #0]
 81095c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81095ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81095ce:	d102      	bne.n	81095d6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 81095d0:	4b1c      	ldr	r3, [pc, #112]	; (8109644 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 81095d2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81095d4:	e02b      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 81095d6:	2300      	movs	r3, #0
 81095d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81095da:	e028      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81095dc:	4b16      	ldr	r3, [pc, #88]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81095de:	681b      	ldr	r3, [r3, #0]
 81095e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81095e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81095e8:	d107      	bne.n	81095fa <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81095ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81095ee:	4618      	mov	r0, r3
 81095f0:	f000 fae8 	bl	8109bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81095f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81095f6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81095f8:	e019      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 81095fa:	2300      	movs	r3, #0
 81095fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81095fe:	e016      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8109600:	4b0d      	ldr	r3, [pc, #52]	; (8109638 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8109602:	681b      	ldr	r3, [r3, #0]
 8109604:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8109608:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810960c:	d107      	bne.n	810961e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810960e:	f107 0318 	add.w	r3, r7, #24
 8109612:	4618      	mov	r0, r3
 8109614:	f000 f82e 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8109618:	69fb      	ldr	r3, [r7, #28]
 810961a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810961c:	e007      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 810961e:	2300      	movs	r3, #0
 8109620:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109622:	e004      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8109624:	2300      	movs	r3, #0
 8109626:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8109628:	e001      	b.n	810962e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 810962a:	2300      	movs	r3, #0
 810962c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 810962e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8109630:	4618      	mov	r0, r3
 8109632:	3740      	adds	r7, #64	; 0x40
 8109634:	46bd      	mov	sp, r7
 8109636:	bd80      	pop	{r7, pc}
 8109638:	58024400 	.word	0x58024400
 810963c:	03d09000 	.word	0x03d09000
 8109640:	003d0900 	.word	0x003d0900
 8109644:	007a1200 	.word	0x007a1200

08109648 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8109648:	b580      	push	{r7, lr}
 810964a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 810964c:	f7fe fb4a 	bl	8107ce4 <HAL_RCC_GetHCLKFreq>
 8109650:	4602      	mov	r2, r0
 8109652:	4b06      	ldr	r3, [pc, #24]	; (810966c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8109654:	6a1b      	ldr	r3, [r3, #32]
 8109656:	091b      	lsrs	r3, r3, #4
 8109658:	f003 0307 	and.w	r3, r3, #7
 810965c:	4904      	ldr	r1, [pc, #16]	; (8109670 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 810965e:	5ccb      	ldrb	r3, [r1, r3]
 8109660:	f003 031f 	and.w	r3, r3, #31
 8109664:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8109668:	4618      	mov	r0, r3
 810966a:	bd80      	pop	{r7, pc}
 810966c:	58024400 	.word	0x58024400
 8109670:	0811cf10 	.word	0x0811cf10

08109674 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8109674:	b480      	push	{r7}
 8109676:	b089      	sub	sp, #36	; 0x24
 8109678:	af00      	add	r7, sp, #0
 810967a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810967c:	4ba1      	ldr	r3, [pc, #644]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810967e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109680:	f003 0303 	and.w	r3, r3, #3
 8109684:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8109686:	4b9f      	ldr	r3, [pc, #636]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8109688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810968a:	0b1b      	lsrs	r3, r3, #12
 810968c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8109690:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8109692:	4b9c      	ldr	r3, [pc, #624]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8109694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109696:	091b      	lsrs	r3, r3, #4
 8109698:	f003 0301 	and.w	r3, r3, #1
 810969c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 810969e:	4b99      	ldr	r3, [pc, #612]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81096a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81096a2:	08db      	lsrs	r3, r3, #3
 81096a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81096a8:	693a      	ldr	r2, [r7, #16]
 81096aa:	fb02 f303 	mul.w	r3, r2, r3
 81096ae:	ee07 3a90 	vmov	s15, r3
 81096b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81096b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81096ba:	697b      	ldr	r3, [r7, #20]
 81096bc:	2b00      	cmp	r3, #0
 81096be:	f000 8111 	beq.w	81098e4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81096c2:	69bb      	ldr	r3, [r7, #24]
 81096c4:	2b02      	cmp	r3, #2
 81096c6:	f000 8083 	beq.w	81097d0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 81096ca:	69bb      	ldr	r3, [r7, #24]
 81096cc:	2b02      	cmp	r3, #2
 81096ce:	f200 80a1 	bhi.w	8109814 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 81096d2:	69bb      	ldr	r3, [r7, #24]
 81096d4:	2b00      	cmp	r3, #0
 81096d6:	d003      	beq.n	81096e0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 81096d8:	69bb      	ldr	r3, [r7, #24]
 81096da:	2b01      	cmp	r3, #1
 81096dc:	d056      	beq.n	810978c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 81096de:	e099      	b.n	8109814 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81096e0:	4b88      	ldr	r3, [pc, #544]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81096e2:	681b      	ldr	r3, [r3, #0]
 81096e4:	f003 0320 	and.w	r3, r3, #32
 81096e8:	2b00      	cmp	r3, #0
 81096ea:	d02d      	beq.n	8109748 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81096ec:	4b85      	ldr	r3, [pc, #532]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81096ee:	681b      	ldr	r3, [r3, #0]
 81096f0:	08db      	lsrs	r3, r3, #3
 81096f2:	f003 0303 	and.w	r3, r3, #3
 81096f6:	4a84      	ldr	r2, [pc, #528]	; (8109908 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 81096f8:	fa22 f303 	lsr.w	r3, r2, r3
 81096fc:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81096fe:	68bb      	ldr	r3, [r7, #8]
 8109700:	ee07 3a90 	vmov	s15, r3
 8109704:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109708:	697b      	ldr	r3, [r7, #20]
 810970a:	ee07 3a90 	vmov	s15, r3
 810970e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109716:	4b7b      	ldr	r3, [pc, #492]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8109718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810971a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810971e:	ee07 3a90 	vmov	s15, r3
 8109722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109726:	ed97 6a03 	vldr	s12, [r7, #12]
 810972a:	eddf 5a78 	vldr	s11, [pc, #480]	; 810990c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810972e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109736:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810973a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810973e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109742:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8109746:	e087      	b.n	8109858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8109748:	697b      	ldr	r3, [r7, #20]
 810974a:	ee07 3a90 	vmov	s15, r3
 810974e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109752:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8109910 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8109756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810975a:	4b6a      	ldr	r3, [pc, #424]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810975c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810975e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109762:	ee07 3a90 	vmov	s15, r3
 8109766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810976a:	ed97 6a03 	vldr	s12, [r7, #12]
 810976e:	eddf 5a67 	vldr	s11, [pc, #412]	; 810990c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8109772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810977a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810977e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109786:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810978a:	e065      	b.n	8109858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810978c:	697b      	ldr	r3, [r7, #20]
 810978e:	ee07 3a90 	vmov	s15, r3
 8109792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109796:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8109914 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810979a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810979e:	4b59      	ldr	r3, [pc, #356]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81097a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81097a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81097a6:	ee07 3a90 	vmov	s15, r3
 81097aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81097ae:	ed97 6a03 	vldr	s12, [r7, #12]
 81097b2:	eddf 5a56 	vldr	s11, [pc, #344]	; 810990c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81097b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81097ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81097be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81097c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81097c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81097ca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81097ce:	e043      	b.n	8109858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81097d0:	697b      	ldr	r3, [r7, #20]
 81097d2:	ee07 3a90 	vmov	s15, r3
 81097d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81097da:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8109918 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 81097de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81097e2:	4b48      	ldr	r3, [pc, #288]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81097e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81097e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81097ea:	ee07 3a90 	vmov	s15, r3
 81097ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81097f2:	ed97 6a03 	vldr	s12, [r7, #12]
 81097f6:	eddf 5a45 	vldr	s11, [pc, #276]	; 810990c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81097fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81097fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109802:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810980a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810980e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109812:	e021      	b.n	8109858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8109814:	697b      	ldr	r3, [r7, #20]
 8109816:	ee07 3a90 	vmov	s15, r3
 810981a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810981e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8109914 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8109822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109826:	4b37      	ldr	r3, [pc, #220]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8109828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810982a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810982e:	ee07 3a90 	vmov	s15, r3
 8109832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109836:	ed97 6a03 	vldr	s12, [r7, #12]
 810983a:	eddf 5a34 	vldr	s11, [pc, #208]	; 810990c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810983e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810984a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810984e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109852:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109856:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8109858:	4b2a      	ldr	r3, [pc, #168]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810985a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810985c:	0a5b      	lsrs	r3, r3, #9
 810985e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8109862:	ee07 3a90 	vmov	s15, r3
 8109866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810986a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810986e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109872:	edd7 6a07 	vldr	s13, [r7, #28]
 8109876:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810987a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810987e:	ee17 2a90 	vmov	r2, s15
 8109882:	687b      	ldr	r3, [r7, #4]
 8109884:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8109886:	4b1f      	ldr	r3, [pc, #124]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8109888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810988a:	0c1b      	lsrs	r3, r3, #16
 810988c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8109890:	ee07 3a90 	vmov	s15, r3
 8109894:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109898:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810989c:	ee37 7a87 	vadd.f32	s14, s15, s14
 81098a0:	edd7 6a07 	vldr	s13, [r7, #28]
 81098a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81098a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81098ac:	ee17 2a90 	vmov	r2, s15
 81098b0:	687b      	ldr	r3, [r7, #4]
 81098b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 81098b4:	4b13      	ldr	r3, [pc, #76]	; (8109904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81098b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81098b8:	0e1b      	lsrs	r3, r3, #24
 81098ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81098be:	ee07 3a90 	vmov	s15, r3
 81098c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81098c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81098ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 81098ce:	edd7 6a07 	vldr	s13, [r7, #28]
 81098d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81098d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81098da:	ee17 2a90 	vmov	r2, s15
 81098de:	687b      	ldr	r3, [r7, #4]
 81098e0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 81098e2:	e008      	b.n	81098f6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 81098e4:	687b      	ldr	r3, [r7, #4]
 81098e6:	2200      	movs	r2, #0
 81098e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 81098ea:	687b      	ldr	r3, [r7, #4]
 81098ec:	2200      	movs	r2, #0
 81098ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 81098f0:	687b      	ldr	r3, [r7, #4]
 81098f2:	2200      	movs	r2, #0
 81098f4:	609a      	str	r2, [r3, #8]
}
 81098f6:	bf00      	nop
 81098f8:	3724      	adds	r7, #36	; 0x24
 81098fa:	46bd      	mov	sp, r7
 81098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109900:	4770      	bx	lr
 8109902:	bf00      	nop
 8109904:	58024400 	.word	0x58024400
 8109908:	03d09000 	.word	0x03d09000
 810990c:	46000000 	.word	0x46000000
 8109910:	4c742400 	.word	0x4c742400
 8109914:	4a742400 	.word	0x4a742400
 8109918:	4af42400 	.word	0x4af42400

0810991c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 810991c:	b480      	push	{r7}
 810991e:	b089      	sub	sp, #36	; 0x24
 8109920:	af00      	add	r7, sp, #0
 8109922:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8109924:	4ba1      	ldr	r3, [pc, #644]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109928:	f003 0303 	and.w	r3, r3, #3
 810992c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 810992e:	4b9f      	ldr	r3, [pc, #636]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109932:	0d1b      	lsrs	r3, r3, #20
 8109934:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8109938:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 810993a:	4b9c      	ldr	r3, [pc, #624]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810993c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810993e:	0a1b      	lsrs	r3, r3, #8
 8109940:	f003 0301 	and.w	r3, r3, #1
 8109944:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8109946:	4b99      	ldr	r3, [pc, #612]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810994a:	08db      	lsrs	r3, r3, #3
 810994c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8109950:	693a      	ldr	r2, [r7, #16]
 8109952:	fb02 f303 	mul.w	r3, r2, r3
 8109956:	ee07 3a90 	vmov	s15, r3
 810995a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810995e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8109962:	697b      	ldr	r3, [r7, #20]
 8109964:	2b00      	cmp	r3, #0
 8109966:	f000 8111 	beq.w	8109b8c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 810996a:	69bb      	ldr	r3, [r7, #24]
 810996c:	2b02      	cmp	r3, #2
 810996e:	f000 8083 	beq.w	8109a78 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8109972:	69bb      	ldr	r3, [r7, #24]
 8109974:	2b02      	cmp	r3, #2
 8109976:	f200 80a1 	bhi.w	8109abc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 810997a:	69bb      	ldr	r3, [r7, #24]
 810997c:	2b00      	cmp	r3, #0
 810997e:	d003      	beq.n	8109988 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8109980:	69bb      	ldr	r3, [r7, #24]
 8109982:	2b01      	cmp	r3, #1
 8109984:	d056      	beq.n	8109a34 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8109986:	e099      	b.n	8109abc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8109988:	4b88      	ldr	r3, [pc, #544]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810998a:	681b      	ldr	r3, [r3, #0]
 810998c:	f003 0320 	and.w	r3, r3, #32
 8109990:	2b00      	cmp	r3, #0
 8109992:	d02d      	beq.n	81099f0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8109994:	4b85      	ldr	r3, [pc, #532]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109996:	681b      	ldr	r3, [r3, #0]
 8109998:	08db      	lsrs	r3, r3, #3
 810999a:	f003 0303 	and.w	r3, r3, #3
 810999e:	4a84      	ldr	r2, [pc, #528]	; (8109bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81099a0:	fa22 f303 	lsr.w	r3, r2, r3
 81099a4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81099a6:	68bb      	ldr	r3, [r7, #8]
 81099a8:	ee07 3a90 	vmov	s15, r3
 81099ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81099b0:	697b      	ldr	r3, [r7, #20]
 81099b2:	ee07 3a90 	vmov	s15, r3
 81099b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81099ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81099be:	4b7b      	ldr	r3, [pc, #492]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81099c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81099c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81099c6:	ee07 3a90 	vmov	s15, r3
 81099ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81099ce:	ed97 6a03 	vldr	s12, [r7, #12]
 81099d2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8109bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81099d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81099da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81099de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81099e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81099e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81099ea:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 81099ee:	e087      	b.n	8109b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81099f0:	697b      	ldr	r3, [r7, #20]
 81099f2:	ee07 3a90 	vmov	s15, r3
 81099f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81099fa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8109bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 81099fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109a02:	4b6a      	ldr	r3, [pc, #424]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109a0a:	ee07 3a90 	vmov	s15, r3
 8109a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8109a16:	eddf 5a67 	vldr	s11, [pc, #412]	; 8109bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8109a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109a22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109a2e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109a32:	e065      	b.n	8109b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8109a34:	697b      	ldr	r3, [r7, #20]
 8109a36:	ee07 3a90 	vmov	s15, r3
 8109a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109a3e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8109bbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8109a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109a46:	4b59      	ldr	r3, [pc, #356]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109a4e:	ee07 3a90 	vmov	s15, r3
 8109a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8109a5a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8109bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8109a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109a66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109a72:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109a76:	e043      	b.n	8109b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8109a78:	697b      	ldr	r3, [r7, #20]
 8109a7a:	ee07 3a90 	vmov	s15, r3
 8109a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109a82:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8109bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8109a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109a8a:	4b48      	ldr	r3, [pc, #288]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109a92:	ee07 3a90 	vmov	s15, r3
 8109a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8109a9e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8109bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8109aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109aaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109ab6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109aba:	e021      	b.n	8109b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8109abc:	697b      	ldr	r3, [r7, #20]
 8109abe:	ee07 3a90 	vmov	s15, r3
 8109ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109ac6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8109bbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8109aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109ace:	4b37      	ldr	r3, [pc, #220]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109ad6:	ee07 3a90 	vmov	s15, r3
 8109ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8109ae2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8109bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8109ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109aee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109afa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109afe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8109b00:	4b2a      	ldr	r3, [pc, #168]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109b04:	0a5b      	lsrs	r3, r3, #9
 8109b06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8109b0a:	ee07 3a90 	vmov	s15, r3
 8109b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109b12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8109b16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109b1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8109b1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8109b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109b26:	ee17 2a90 	vmov	r2, s15
 8109b2a:	687b      	ldr	r3, [r7, #4]
 8109b2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8109b2e:	4b1f      	ldr	r3, [pc, #124]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109b32:	0c1b      	lsrs	r3, r3, #16
 8109b34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8109b38:	ee07 3a90 	vmov	s15, r3
 8109b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109b40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8109b44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109b48:	edd7 6a07 	vldr	s13, [r7, #28]
 8109b4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8109b50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109b54:	ee17 2a90 	vmov	r2, s15
 8109b58:	687b      	ldr	r3, [r7, #4]
 8109b5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8109b5c:	4b13      	ldr	r3, [pc, #76]	; (8109bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109b60:	0e1b      	lsrs	r3, r3, #24
 8109b62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8109b66:	ee07 3a90 	vmov	s15, r3
 8109b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109b6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8109b72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109b76:	edd7 6a07 	vldr	s13, [r7, #28]
 8109b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8109b7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109b82:	ee17 2a90 	vmov	r2, s15
 8109b86:	687b      	ldr	r3, [r7, #4]
 8109b88:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8109b8a:	e008      	b.n	8109b9e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8109b8c:	687b      	ldr	r3, [r7, #4]
 8109b8e:	2200      	movs	r2, #0
 8109b90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8109b92:	687b      	ldr	r3, [r7, #4]
 8109b94:	2200      	movs	r2, #0
 8109b96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8109b98:	687b      	ldr	r3, [r7, #4]
 8109b9a:	2200      	movs	r2, #0
 8109b9c:	609a      	str	r2, [r3, #8]
}
 8109b9e:	bf00      	nop
 8109ba0:	3724      	adds	r7, #36	; 0x24
 8109ba2:	46bd      	mov	sp, r7
 8109ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109ba8:	4770      	bx	lr
 8109baa:	bf00      	nop
 8109bac:	58024400 	.word	0x58024400
 8109bb0:	03d09000 	.word	0x03d09000
 8109bb4:	46000000 	.word	0x46000000
 8109bb8:	4c742400 	.word	0x4c742400
 8109bbc:	4a742400 	.word	0x4a742400
 8109bc0:	4af42400 	.word	0x4af42400

08109bc4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8109bc4:	b480      	push	{r7}
 8109bc6:	b089      	sub	sp, #36	; 0x24
 8109bc8:	af00      	add	r7, sp, #0
 8109bca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8109bcc:	4ba0      	ldr	r3, [pc, #640]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109bd0:	f003 0303 	and.w	r3, r3, #3
 8109bd4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8109bd6:	4b9e      	ldr	r3, [pc, #632]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109bda:	091b      	lsrs	r3, r3, #4
 8109bdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8109be0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8109be2:	4b9b      	ldr	r3, [pc, #620]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109be6:	f003 0301 	and.w	r3, r3, #1
 8109bea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8109bec:	4b98      	ldr	r3, [pc, #608]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109bf0:	08db      	lsrs	r3, r3, #3
 8109bf2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8109bf6:	693a      	ldr	r2, [r7, #16]
 8109bf8:	fb02 f303 	mul.w	r3, r2, r3
 8109bfc:	ee07 3a90 	vmov	s15, r3
 8109c00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109c04:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8109c08:	697b      	ldr	r3, [r7, #20]
 8109c0a:	2b00      	cmp	r3, #0
 8109c0c:	f000 8111 	beq.w	8109e32 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8109c10:	69bb      	ldr	r3, [r7, #24]
 8109c12:	2b02      	cmp	r3, #2
 8109c14:	f000 8083 	beq.w	8109d1e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8109c18:	69bb      	ldr	r3, [r7, #24]
 8109c1a:	2b02      	cmp	r3, #2
 8109c1c:	f200 80a1 	bhi.w	8109d62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8109c20:	69bb      	ldr	r3, [r7, #24]
 8109c22:	2b00      	cmp	r3, #0
 8109c24:	d003      	beq.n	8109c2e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8109c26:	69bb      	ldr	r3, [r7, #24]
 8109c28:	2b01      	cmp	r3, #1
 8109c2a:	d056      	beq.n	8109cda <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8109c2c:	e099      	b.n	8109d62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8109c2e:	4b88      	ldr	r3, [pc, #544]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109c30:	681b      	ldr	r3, [r3, #0]
 8109c32:	f003 0320 	and.w	r3, r3, #32
 8109c36:	2b00      	cmp	r3, #0
 8109c38:	d02d      	beq.n	8109c96 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8109c3a:	4b85      	ldr	r3, [pc, #532]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109c3c:	681b      	ldr	r3, [r3, #0]
 8109c3e:	08db      	lsrs	r3, r3, #3
 8109c40:	f003 0303 	and.w	r3, r3, #3
 8109c44:	4a83      	ldr	r2, [pc, #524]	; (8109e54 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8109c46:	fa22 f303 	lsr.w	r3, r2, r3
 8109c4a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8109c4c:	68bb      	ldr	r3, [r7, #8]
 8109c4e:	ee07 3a90 	vmov	s15, r3
 8109c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109c56:	697b      	ldr	r3, [r7, #20]
 8109c58:	ee07 3a90 	vmov	s15, r3
 8109c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109c60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109c64:	4b7a      	ldr	r3, [pc, #488]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109c6c:	ee07 3a90 	vmov	s15, r3
 8109c70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109c74:	ed97 6a03 	vldr	s12, [r7, #12]
 8109c78:	eddf 5a77 	vldr	s11, [pc, #476]	; 8109e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8109c7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109c80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109c84:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109c88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109c90:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8109c94:	e087      	b.n	8109da6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8109c96:	697b      	ldr	r3, [r7, #20]
 8109c98:	ee07 3a90 	vmov	s15, r3
 8109c9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109ca0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8109e5c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8109ca4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109ca8:	4b69      	ldr	r3, [pc, #420]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109cb0:	ee07 3a90 	vmov	s15, r3
 8109cb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109cb8:	ed97 6a03 	vldr	s12, [r7, #12]
 8109cbc:	eddf 5a66 	vldr	s11, [pc, #408]	; 8109e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8109cc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109cc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109cc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109ccc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109cd4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109cd8:	e065      	b.n	8109da6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8109cda:	697b      	ldr	r3, [r7, #20]
 8109cdc:	ee07 3a90 	vmov	s15, r3
 8109ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109ce4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8109e60 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8109ce8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109cec:	4b58      	ldr	r3, [pc, #352]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109cf4:	ee07 3a90 	vmov	s15, r3
 8109cf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109cfc:	ed97 6a03 	vldr	s12, [r7, #12]
 8109d00:	eddf 5a55 	vldr	s11, [pc, #340]	; 8109e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8109d04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109d08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109d0c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109d10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109d18:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109d1c:	e043      	b.n	8109da6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8109d1e:	697b      	ldr	r3, [r7, #20]
 8109d20:	ee07 3a90 	vmov	s15, r3
 8109d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109d28:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8109e64 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8109d2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109d30:	4b47      	ldr	r3, [pc, #284]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109d34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109d38:	ee07 3a90 	vmov	s15, r3
 8109d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109d40:	ed97 6a03 	vldr	s12, [r7, #12]
 8109d44:	eddf 5a44 	vldr	s11, [pc, #272]	; 8109e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8109d48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109d4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109d50:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109d54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109d58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109d5c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109d60:	e021      	b.n	8109da6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8109d62:	697b      	ldr	r3, [r7, #20]
 8109d64:	ee07 3a90 	vmov	s15, r3
 8109d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109d6c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8109e5c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8109d70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109d74:	4b36      	ldr	r3, [pc, #216]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109d7c:	ee07 3a90 	vmov	s15, r3
 8109d80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109d84:	ed97 6a03 	vldr	s12, [r7, #12]
 8109d88:	eddf 5a33 	vldr	s11, [pc, #204]	; 8109e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8109d8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109d90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109d94:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8109d98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109da0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8109da4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8109da6:	4b2a      	ldr	r3, [pc, #168]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109daa:	0a5b      	lsrs	r3, r3, #9
 8109dac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8109db0:	ee07 3a90 	vmov	s15, r3
 8109db4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109db8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8109dbc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109dc0:	edd7 6a07 	vldr	s13, [r7, #28]
 8109dc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8109dc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109dcc:	ee17 2a90 	vmov	r2, s15
 8109dd0:	687b      	ldr	r3, [r7, #4]
 8109dd2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8109dd4:	4b1e      	ldr	r3, [pc, #120]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109dd8:	0c1b      	lsrs	r3, r3, #16
 8109dda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8109dde:	ee07 3a90 	vmov	s15, r3
 8109de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109de6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8109dea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109dee:	edd7 6a07 	vldr	s13, [r7, #28]
 8109df2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8109df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109dfa:	ee17 2a90 	vmov	r2, s15
 8109dfe:	687b      	ldr	r3, [r7, #4]
 8109e00:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8109e02:	4b13      	ldr	r3, [pc, #76]	; (8109e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109e06:	0e1b      	lsrs	r3, r3, #24
 8109e08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8109e0c:	ee07 3a90 	vmov	s15, r3
 8109e10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109e14:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8109e18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109e1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8109e20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8109e24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109e28:	ee17 2a90 	vmov	r2, s15
 8109e2c:	687b      	ldr	r3, [r7, #4]
 8109e2e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8109e30:	e008      	b.n	8109e44 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8109e32:	687b      	ldr	r3, [r7, #4]
 8109e34:	2200      	movs	r2, #0
 8109e36:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8109e38:	687b      	ldr	r3, [r7, #4]
 8109e3a:	2200      	movs	r2, #0
 8109e3c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8109e3e:	687b      	ldr	r3, [r7, #4]
 8109e40:	2200      	movs	r2, #0
 8109e42:	609a      	str	r2, [r3, #8]
}
 8109e44:	bf00      	nop
 8109e46:	3724      	adds	r7, #36	; 0x24
 8109e48:	46bd      	mov	sp, r7
 8109e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109e4e:	4770      	bx	lr
 8109e50:	58024400 	.word	0x58024400
 8109e54:	03d09000 	.word	0x03d09000
 8109e58:	46000000 	.word	0x46000000
 8109e5c:	4c742400 	.word	0x4c742400
 8109e60:	4a742400 	.word	0x4a742400
 8109e64:	4af42400 	.word	0x4af42400

08109e68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8109e68:	b580      	push	{r7, lr}
 8109e6a:	b084      	sub	sp, #16
 8109e6c:	af00      	add	r7, sp, #0
 8109e6e:	6078      	str	r0, [r7, #4]
 8109e70:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8109e72:	2300      	movs	r3, #0
 8109e74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8109e76:	4b54      	ldr	r3, [pc, #336]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109e7a:	f003 0303 	and.w	r3, r3, #3
 8109e7e:	2b03      	cmp	r3, #3
 8109e80:	d101      	bne.n	8109e86 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8109e82:	2301      	movs	r3, #1
 8109e84:	e09b      	b.n	8109fbe <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8109e86:	4b50      	ldr	r3, [pc, #320]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109e88:	681b      	ldr	r3, [r3, #0]
 8109e8a:	4a4f      	ldr	r2, [pc, #316]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109e8c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8109e90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8109e92:	f7f7 fb1d 	bl	81014d0 <HAL_GetTick>
 8109e96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8109e98:	e008      	b.n	8109eac <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8109e9a:	f7f7 fb19 	bl	81014d0 <HAL_GetTick>
 8109e9e:	4602      	mov	r2, r0
 8109ea0:	68bb      	ldr	r3, [r7, #8]
 8109ea2:	1ad3      	subs	r3, r2, r3
 8109ea4:	2b02      	cmp	r3, #2
 8109ea6:	d901      	bls.n	8109eac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8109ea8:	2303      	movs	r3, #3
 8109eaa:	e088      	b.n	8109fbe <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8109eac:	4b46      	ldr	r3, [pc, #280]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109eae:	681b      	ldr	r3, [r3, #0]
 8109eb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8109eb4:	2b00      	cmp	r3, #0
 8109eb6:	d1f0      	bne.n	8109e9a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8109eb8:	4b43      	ldr	r3, [pc, #268]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109ebc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8109ec0:	687b      	ldr	r3, [r7, #4]
 8109ec2:	681b      	ldr	r3, [r3, #0]
 8109ec4:	031b      	lsls	r3, r3, #12
 8109ec6:	4940      	ldr	r1, [pc, #256]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109ec8:	4313      	orrs	r3, r2
 8109eca:	628b      	str	r3, [r1, #40]	; 0x28
 8109ecc:	687b      	ldr	r3, [r7, #4]
 8109ece:	685b      	ldr	r3, [r3, #4]
 8109ed0:	3b01      	subs	r3, #1
 8109ed2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8109ed6:	687b      	ldr	r3, [r7, #4]
 8109ed8:	689b      	ldr	r3, [r3, #8]
 8109eda:	3b01      	subs	r3, #1
 8109edc:	025b      	lsls	r3, r3, #9
 8109ede:	b29b      	uxth	r3, r3
 8109ee0:	431a      	orrs	r2, r3
 8109ee2:	687b      	ldr	r3, [r7, #4]
 8109ee4:	68db      	ldr	r3, [r3, #12]
 8109ee6:	3b01      	subs	r3, #1
 8109ee8:	041b      	lsls	r3, r3, #16
 8109eea:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8109eee:	431a      	orrs	r2, r3
 8109ef0:	687b      	ldr	r3, [r7, #4]
 8109ef2:	691b      	ldr	r3, [r3, #16]
 8109ef4:	3b01      	subs	r3, #1
 8109ef6:	061b      	lsls	r3, r3, #24
 8109ef8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8109efc:	4932      	ldr	r1, [pc, #200]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109efe:	4313      	orrs	r3, r2
 8109f00:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8109f02:	4b31      	ldr	r3, [pc, #196]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109f06:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8109f0a:	687b      	ldr	r3, [r7, #4]
 8109f0c:	695b      	ldr	r3, [r3, #20]
 8109f0e:	492e      	ldr	r1, [pc, #184]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f10:	4313      	orrs	r3, r2
 8109f12:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8109f14:	4b2c      	ldr	r3, [pc, #176]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109f18:	f023 0220 	bic.w	r2, r3, #32
 8109f1c:	687b      	ldr	r3, [r7, #4]
 8109f1e:	699b      	ldr	r3, [r3, #24]
 8109f20:	4929      	ldr	r1, [pc, #164]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f22:	4313      	orrs	r3, r2
 8109f24:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8109f26:	4b28      	ldr	r3, [pc, #160]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109f2a:	4a27      	ldr	r2, [pc, #156]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f2c:	f023 0310 	bic.w	r3, r3, #16
 8109f30:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8109f32:	4b25      	ldr	r3, [pc, #148]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109f36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8109f3a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8109f3e:	687a      	ldr	r2, [r7, #4]
 8109f40:	69d2      	ldr	r2, [r2, #28]
 8109f42:	00d2      	lsls	r2, r2, #3
 8109f44:	4920      	ldr	r1, [pc, #128]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f46:	4313      	orrs	r3, r2
 8109f48:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8109f4a:	4b1f      	ldr	r3, [pc, #124]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109f4e:	4a1e      	ldr	r2, [pc, #120]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f50:	f043 0310 	orr.w	r3, r3, #16
 8109f54:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8109f56:	683b      	ldr	r3, [r7, #0]
 8109f58:	2b00      	cmp	r3, #0
 8109f5a:	d106      	bne.n	8109f6a <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8109f5c:	4b1a      	ldr	r3, [pc, #104]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109f60:	4a19      	ldr	r2, [pc, #100]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8109f66:	62d3      	str	r3, [r2, #44]	; 0x2c
 8109f68:	e00f      	b.n	8109f8a <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8109f6a:	683b      	ldr	r3, [r7, #0]
 8109f6c:	2b01      	cmp	r3, #1
 8109f6e:	d106      	bne.n	8109f7e <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8109f70:	4b15      	ldr	r3, [pc, #84]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109f74:	4a14      	ldr	r2, [pc, #80]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8109f7a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8109f7c:	e005      	b.n	8109f8a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8109f7e:	4b12      	ldr	r3, [pc, #72]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109f82:	4a11      	ldr	r2, [pc, #68]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8109f88:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8109f8a:	4b0f      	ldr	r3, [pc, #60]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f8c:	681b      	ldr	r3, [r3, #0]
 8109f8e:	4a0e      	ldr	r2, [pc, #56]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109f90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8109f94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8109f96:	f7f7 fa9b 	bl	81014d0 <HAL_GetTick>
 8109f9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8109f9c:	e008      	b.n	8109fb0 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8109f9e:	f7f7 fa97 	bl	81014d0 <HAL_GetTick>
 8109fa2:	4602      	mov	r2, r0
 8109fa4:	68bb      	ldr	r3, [r7, #8]
 8109fa6:	1ad3      	subs	r3, r2, r3
 8109fa8:	2b02      	cmp	r3, #2
 8109faa:	d901      	bls.n	8109fb0 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8109fac:	2303      	movs	r3, #3
 8109fae:	e006      	b.n	8109fbe <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8109fb0:	4b05      	ldr	r3, [pc, #20]	; (8109fc8 <RCCEx_PLL2_Config+0x160>)
 8109fb2:	681b      	ldr	r3, [r3, #0]
 8109fb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8109fb8:	2b00      	cmp	r3, #0
 8109fba:	d0f0      	beq.n	8109f9e <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8109fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8109fbe:	4618      	mov	r0, r3
 8109fc0:	3710      	adds	r7, #16
 8109fc2:	46bd      	mov	sp, r7
 8109fc4:	bd80      	pop	{r7, pc}
 8109fc6:	bf00      	nop
 8109fc8:	58024400 	.word	0x58024400

08109fcc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8109fcc:	b580      	push	{r7, lr}
 8109fce:	b084      	sub	sp, #16
 8109fd0:	af00      	add	r7, sp, #0
 8109fd2:	6078      	str	r0, [r7, #4]
 8109fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8109fd6:	2300      	movs	r3, #0
 8109fd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8109fda:	4b54      	ldr	r3, [pc, #336]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 8109fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109fde:	f003 0303 	and.w	r3, r3, #3
 8109fe2:	2b03      	cmp	r3, #3
 8109fe4:	d101      	bne.n	8109fea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8109fe6:	2301      	movs	r3, #1
 8109fe8:	e09b      	b.n	810a122 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8109fea:	4b50      	ldr	r3, [pc, #320]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 8109fec:	681b      	ldr	r3, [r3, #0]
 8109fee:	4a4f      	ldr	r2, [pc, #316]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 8109ff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8109ff4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8109ff6:	f7f7 fa6b 	bl	81014d0 <HAL_GetTick>
 8109ffa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8109ffc:	e008      	b.n	810a010 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8109ffe:	f7f7 fa67 	bl	81014d0 <HAL_GetTick>
 810a002:	4602      	mov	r2, r0
 810a004:	68bb      	ldr	r3, [r7, #8]
 810a006:	1ad3      	subs	r3, r2, r3
 810a008:	2b02      	cmp	r3, #2
 810a00a:	d901      	bls.n	810a010 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 810a00c:	2303      	movs	r3, #3
 810a00e:	e088      	b.n	810a122 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810a010:	4b46      	ldr	r3, [pc, #280]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a012:	681b      	ldr	r3, [r3, #0]
 810a014:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810a018:	2b00      	cmp	r3, #0
 810a01a:	d1f0      	bne.n	8109ffe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 810a01c:	4b43      	ldr	r3, [pc, #268]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a01e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a020:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 810a024:	687b      	ldr	r3, [r7, #4]
 810a026:	681b      	ldr	r3, [r3, #0]
 810a028:	051b      	lsls	r3, r3, #20
 810a02a:	4940      	ldr	r1, [pc, #256]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a02c:	4313      	orrs	r3, r2
 810a02e:	628b      	str	r3, [r1, #40]	; 0x28
 810a030:	687b      	ldr	r3, [r7, #4]
 810a032:	685b      	ldr	r3, [r3, #4]
 810a034:	3b01      	subs	r3, #1
 810a036:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810a03a:	687b      	ldr	r3, [r7, #4]
 810a03c:	689b      	ldr	r3, [r3, #8]
 810a03e:	3b01      	subs	r3, #1
 810a040:	025b      	lsls	r3, r3, #9
 810a042:	b29b      	uxth	r3, r3
 810a044:	431a      	orrs	r2, r3
 810a046:	687b      	ldr	r3, [r7, #4]
 810a048:	68db      	ldr	r3, [r3, #12]
 810a04a:	3b01      	subs	r3, #1
 810a04c:	041b      	lsls	r3, r3, #16
 810a04e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 810a052:	431a      	orrs	r2, r3
 810a054:	687b      	ldr	r3, [r7, #4]
 810a056:	691b      	ldr	r3, [r3, #16]
 810a058:	3b01      	subs	r3, #1
 810a05a:	061b      	lsls	r3, r3, #24
 810a05c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 810a060:	4932      	ldr	r1, [pc, #200]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a062:	4313      	orrs	r3, r2
 810a064:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810a066:	4b31      	ldr	r3, [pc, #196]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a06a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 810a06e:	687b      	ldr	r3, [r7, #4]
 810a070:	695b      	ldr	r3, [r3, #20]
 810a072:	492e      	ldr	r1, [pc, #184]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a074:	4313      	orrs	r3, r2
 810a076:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810a078:	4b2c      	ldr	r3, [pc, #176]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a07a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a07c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 810a080:	687b      	ldr	r3, [r7, #4]
 810a082:	699b      	ldr	r3, [r3, #24]
 810a084:	4929      	ldr	r1, [pc, #164]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a086:	4313      	orrs	r3, r2
 810a088:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810a08a:	4b28      	ldr	r3, [pc, #160]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a08c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a08e:	4a27      	ldr	r2, [pc, #156]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a090:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810a094:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810a096:	4b25      	ldr	r3, [pc, #148]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810a09a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810a09e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810a0a2:	687a      	ldr	r2, [r7, #4]
 810a0a4:	69d2      	ldr	r2, [r2, #28]
 810a0a6:	00d2      	lsls	r2, r2, #3
 810a0a8:	4920      	ldr	r1, [pc, #128]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0aa:	4313      	orrs	r3, r2
 810a0ac:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810a0ae:	4b1f      	ldr	r3, [pc, #124]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a0b2:	4a1e      	ldr	r2, [pc, #120]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810a0b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810a0ba:	683b      	ldr	r3, [r7, #0]
 810a0bc:	2b00      	cmp	r3, #0
 810a0be:	d106      	bne.n	810a0ce <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 810a0c0:	4b1a      	ldr	r3, [pc, #104]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a0c4:	4a19      	ldr	r2, [pc, #100]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 810a0ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 810a0cc:	e00f      	b.n	810a0ee <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 810a0ce:	683b      	ldr	r3, [r7, #0]
 810a0d0:	2b01      	cmp	r3, #1
 810a0d2:	d106      	bne.n	810a0e2 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810a0d4:	4b15      	ldr	r3, [pc, #84]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a0d8:	4a14      	ldr	r2, [pc, #80]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0da:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 810a0de:	62d3      	str	r3, [r2, #44]	; 0x2c
 810a0e0:	e005      	b.n	810a0ee <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810a0e2:	4b12      	ldr	r3, [pc, #72]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a0e6:	4a11      	ldr	r2, [pc, #68]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810a0ec:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810a0ee:	4b0f      	ldr	r3, [pc, #60]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0f0:	681b      	ldr	r3, [r3, #0]
 810a0f2:	4a0e      	ldr	r2, [pc, #56]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a0f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 810a0f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810a0fa:	f7f7 f9e9 	bl	81014d0 <HAL_GetTick>
 810a0fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810a100:	e008      	b.n	810a114 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 810a102:	f7f7 f9e5 	bl	81014d0 <HAL_GetTick>
 810a106:	4602      	mov	r2, r0
 810a108:	68bb      	ldr	r3, [r7, #8]
 810a10a:	1ad3      	subs	r3, r2, r3
 810a10c:	2b02      	cmp	r3, #2
 810a10e:	d901      	bls.n	810a114 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 810a110:	2303      	movs	r3, #3
 810a112:	e006      	b.n	810a122 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810a114:	4b05      	ldr	r3, [pc, #20]	; (810a12c <RCCEx_PLL3_Config+0x160>)
 810a116:	681b      	ldr	r3, [r3, #0]
 810a118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810a11c:	2b00      	cmp	r3, #0
 810a11e:	d0f0      	beq.n	810a102 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 810a120:	7bfb      	ldrb	r3, [r7, #15]
}
 810a122:	4618      	mov	r0, r3
 810a124:	3710      	adds	r7, #16
 810a126:	46bd      	mov	sp, r7
 810a128:	bd80      	pop	{r7, pc}
 810a12a:	bf00      	nop
 810a12c:	58024400 	.word	0x58024400

0810a130 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 810a130:	b580      	push	{r7, lr}
 810a132:	b082      	sub	sp, #8
 810a134:	af00      	add	r7, sp, #0
 810a136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810a138:	687b      	ldr	r3, [r7, #4]
 810a13a:	2b00      	cmp	r3, #0
 810a13c:	d101      	bne.n	810a142 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 810a13e:	2301      	movs	r3, #1
 810a140:	e049      	b.n	810a1d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810a142:	687b      	ldr	r3, [r7, #4]
 810a144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810a148:	b2db      	uxtb	r3, r3
 810a14a:	2b00      	cmp	r3, #0
 810a14c:	d106      	bne.n	810a15c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810a14e:	687b      	ldr	r3, [r7, #4]
 810a150:	2200      	movs	r2, #0
 810a152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 810a156:	6878      	ldr	r0, [r7, #4]
 810a158:	f00d ff9a 	bl	8118090 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810a15c:	687b      	ldr	r3, [r7, #4]
 810a15e:	2202      	movs	r2, #2
 810a160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810a164:	687b      	ldr	r3, [r7, #4]
 810a166:	681a      	ldr	r2, [r3, #0]
 810a168:	687b      	ldr	r3, [r7, #4]
 810a16a:	3304      	adds	r3, #4
 810a16c:	4619      	mov	r1, r3
 810a16e:	4610      	mov	r0, r2
 810a170:	f000 ff50 	bl	810b014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810a174:	687b      	ldr	r3, [r7, #4]
 810a176:	2201      	movs	r2, #1
 810a178:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810a17c:	687b      	ldr	r3, [r7, #4]
 810a17e:	2201      	movs	r2, #1
 810a180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810a184:	687b      	ldr	r3, [r7, #4]
 810a186:	2201      	movs	r2, #1
 810a188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810a18c:	687b      	ldr	r3, [r7, #4]
 810a18e:	2201      	movs	r2, #1
 810a190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810a194:	687b      	ldr	r3, [r7, #4]
 810a196:	2201      	movs	r2, #1
 810a198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810a19c:	687b      	ldr	r3, [r7, #4]
 810a19e:	2201      	movs	r2, #1
 810a1a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810a1a4:	687b      	ldr	r3, [r7, #4]
 810a1a6:	2201      	movs	r2, #1
 810a1a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810a1ac:	687b      	ldr	r3, [r7, #4]
 810a1ae:	2201      	movs	r2, #1
 810a1b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810a1b4:	687b      	ldr	r3, [r7, #4]
 810a1b6:	2201      	movs	r2, #1
 810a1b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810a1bc:	687b      	ldr	r3, [r7, #4]
 810a1be:	2201      	movs	r2, #1
 810a1c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810a1c4:	687b      	ldr	r3, [r7, #4]
 810a1c6:	2201      	movs	r2, #1
 810a1c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810a1cc:	687b      	ldr	r3, [r7, #4]
 810a1ce:	2201      	movs	r2, #1
 810a1d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810a1d4:	2300      	movs	r3, #0
}
 810a1d6:	4618      	mov	r0, r3
 810a1d8:	3708      	adds	r7, #8
 810a1da:	46bd      	mov	sp, r7
 810a1dc:	bd80      	pop	{r7, pc}
	...

0810a1e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 810a1e0:	b480      	push	{r7}
 810a1e2:	b085      	sub	sp, #20
 810a1e4:	af00      	add	r7, sp, #0
 810a1e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 810a1e8:	687b      	ldr	r3, [r7, #4]
 810a1ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810a1ee:	b2db      	uxtb	r3, r3
 810a1f0:	2b01      	cmp	r3, #1
 810a1f2:	d001      	beq.n	810a1f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 810a1f4:	2301      	movs	r3, #1
 810a1f6:	e04c      	b.n	810a292 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810a1f8:	687b      	ldr	r3, [r7, #4]
 810a1fa:	2202      	movs	r2, #2
 810a1fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810a200:	687b      	ldr	r3, [r7, #4]
 810a202:	681b      	ldr	r3, [r3, #0]
 810a204:	4a26      	ldr	r2, [pc, #152]	; (810a2a0 <HAL_TIM_Base_Start+0xc0>)
 810a206:	4293      	cmp	r3, r2
 810a208:	d022      	beq.n	810a250 <HAL_TIM_Base_Start+0x70>
 810a20a:	687b      	ldr	r3, [r7, #4]
 810a20c:	681b      	ldr	r3, [r3, #0]
 810a20e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810a212:	d01d      	beq.n	810a250 <HAL_TIM_Base_Start+0x70>
 810a214:	687b      	ldr	r3, [r7, #4]
 810a216:	681b      	ldr	r3, [r3, #0]
 810a218:	4a22      	ldr	r2, [pc, #136]	; (810a2a4 <HAL_TIM_Base_Start+0xc4>)
 810a21a:	4293      	cmp	r3, r2
 810a21c:	d018      	beq.n	810a250 <HAL_TIM_Base_Start+0x70>
 810a21e:	687b      	ldr	r3, [r7, #4]
 810a220:	681b      	ldr	r3, [r3, #0]
 810a222:	4a21      	ldr	r2, [pc, #132]	; (810a2a8 <HAL_TIM_Base_Start+0xc8>)
 810a224:	4293      	cmp	r3, r2
 810a226:	d013      	beq.n	810a250 <HAL_TIM_Base_Start+0x70>
 810a228:	687b      	ldr	r3, [r7, #4]
 810a22a:	681b      	ldr	r3, [r3, #0]
 810a22c:	4a1f      	ldr	r2, [pc, #124]	; (810a2ac <HAL_TIM_Base_Start+0xcc>)
 810a22e:	4293      	cmp	r3, r2
 810a230:	d00e      	beq.n	810a250 <HAL_TIM_Base_Start+0x70>
 810a232:	687b      	ldr	r3, [r7, #4]
 810a234:	681b      	ldr	r3, [r3, #0]
 810a236:	4a1e      	ldr	r2, [pc, #120]	; (810a2b0 <HAL_TIM_Base_Start+0xd0>)
 810a238:	4293      	cmp	r3, r2
 810a23a:	d009      	beq.n	810a250 <HAL_TIM_Base_Start+0x70>
 810a23c:	687b      	ldr	r3, [r7, #4]
 810a23e:	681b      	ldr	r3, [r3, #0]
 810a240:	4a1c      	ldr	r2, [pc, #112]	; (810a2b4 <HAL_TIM_Base_Start+0xd4>)
 810a242:	4293      	cmp	r3, r2
 810a244:	d004      	beq.n	810a250 <HAL_TIM_Base_Start+0x70>
 810a246:	687b      	ldr	r3, [r7, #4]
 810a248:	681b      	ldr	r3, [r3, #0]
 810a24a:	4a1b      	ldr	r2, [pc, #108]	; (810a2b8 <HAL_TIM_Base_Start+0xd8>)
 810a24c:	4293      	cmp	r3, r2
 810a24e:	d115      	bne.n	810a27c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 810a250:	687b      	ldr	r3, [r7, #4]
 810a252:	681b      	ldr	r3, [r3, #0]
 810a254:	689a      	ldr	r2, [r3, #8]
 810a256:	4b19      	ldr	r3, [pc, #100]	; (810a2bc <HAL_TIM_Base_Start+0xdc>)
 810a258:	4013      	ands	r3, r2
 810a25a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a25c:	68fb      	ldr	r3, [r7, #12]
 810a25e:	2b06      	cmp	r3, #6
 810a260:	d015      	beq.n	810a28e <HAL_TIM_Base_Start+0xae>
 810a262:	68fb      	ldr	r3, [r7, #12]
 810a264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810a268:	d011      	beq.n	810a28e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 810a26a:	687b      	ldr	r3, [r7, #4]
 810a26c:	681b      	ldr	r3, [r3, #0]
 810a26e:	681a      	ldr	r2, [r3, #0]
 810a270:	687b      	ldr	r3, [r7, #4]
 810a272:	681b      	ldr	r3, [r3, #0]
 810a274:	f042 0201 	orr.w	r2, r2, #1
 810a278:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a27a:	e008      	b.n	810a28e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 810a27c:	687b      	ldr	r3, [r7, #4]
 810a27e:	681b      	ldr	r3, [r3, #0]
 810a280:	681a      	ldr	r2, [r3, #0]
 810a282:	687b      	ldr	r3, [r7, #4]
 810a284:	681b      	ldr	r3, [r3, #0]
 810a286:	f042 0201 	orr.w	r2, r2, #1
 810a28a:	601a      	str	r2, [r3, #0]
 810a28c:	e000      	b.n	810a290 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a28e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 810a290:	2300      	movs	r3, #0
}
 810a292:	4618      	mov	r0, r3
 810a294:	3714      	adds	r7, #20
 810a296:	46bd      	mov	sp, r7
 810a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a29c:	4770      	bx	lr
 810a29e:	bf00      	nop
 810a2a0:	40010000 	.word	0x40010000
 810a2a4:	40000400 	.word	0x40000400
 810a2a8:	40000800 	.word	0x40000800
 810a2ac:	40000c00 	.word	0x40000c00
 810a2b0:	40010400 	.word	0x40010400
 810a2b4:	40001800 	.word	0x40001800
 810a2b8:	40014000 	.word	0x40014000
 810a2bc:	00010007 	.word	0x00010007

0810a2c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 810a2c0:	b480      	push	{r7}
 810a2c2:	b085      	sub	sp, #20
 810a2c4:	af00      	add	r7, sp, #0
 810a2c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 810a2c8:	687b      	ldr	r3, [r7, #4]
 810a2ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810a2ce:	b2db      	uxtb	r3, r3
 810a2d0:	2b01      	cmp	r3, #1
 810a2d2:	d001      	beq.n	810a2d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 810a2d4:	2301      	movs	r3, #1
 810a2d6:	e054      	b.n	810a382 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810a2d8:	687b      	ldr	r3, [r7, #4]
 810a2da:	2202      	movs	r2, #2
 810a2dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 810a2e0:	687b      	ldr	r3, [r7, #4]
 810a2e2:	681b      	ldr	r3, [r3, #0]
 810a2e4:	68da      	ldr	r2, [r3, #12]
 810a2e6:	687b      	ldr	r3, [r7, #4]
 810a2e8:	681b      	ldr	r3, [r3, #0]
 810a2ea:	f042 0201 	orr.w	r2, r2, #1
 810a2ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810a2f0:	687b      	ldr	r3, [r7, #4]
 810a2f2:	681b      	ldr	r3, [r3, #0]
 810a2f4:	4a26      	ldr	r2, [pc, #152]	; (810a390 <HAL_TIM_Base_Start_IT+0xd0>)
 810a2f6:	4293      	cmp	r3, r2
 810a2f8:	d022      	beq.n	810a340 <HAL_TIM_Base_Start_IT+0x80>
 810a2fa:	687b      	ldr	r3, [r7, #4]
 810a2fc:	681b      	ldr	r3, [r3, #0]
 810a2fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810a302:	d01d      	beq.n	810a340 <HAL_TIM_Base_Start_IT+0x80>
 810a304:	687b      	ldr	r3, [r7, #4]
 810a306:	681b      	ldr	r3, [r3, #0]
 810a308:	4a22      	ldr	r2, [pc, #136]	; (810a394 <HAL_TIM_Base_Start_IT+0xd4>)
 810a30a:	4293      	cmp	r3, r2
 810a30c:	d018      	beq.n	810a340 <HAL_TIM_Base_Start_IT+0x80>
 810a30e:	687b      	ldr	r3, [r7, #4]
 810a310:	681b      	ldr	r3, [r3, #0]
 810a312:	4a21      	ldr	r2, [pc, #132]	; (810a398 <HAL_TIM_Base_Start_IT+0xd8>)
 810a314:	4293      	cmp	r3, r2
 810a316:	d013      	beq.n	810a340 <HAL_TIM_Base_Start_IT+0x80>
 810a318:	687b      	ldr	r3, [r7, #4]
 810a31a:	681b      	ldr	r3, [r3, #0]
 810a31c:	4a1f      	ldr	r2, [pc, #124]	; (810a39c <HAL_TIM_Base_Start_IT+0xdc>)
 810a31e:	4293      	cmp	r3, r2
 810a320:	d00e      	beq.n	810a340 <HAL_TIM_Base_Start_IT+0x80>
 810a322:	687b      	ldr	r3, [r7, #4]
 810a324:	681b      	ldr	r3, [r3, #0]
 810a326:	4a1e      	ldr	r2, [pc, #120]	; (810a3a0 <HAL_TIM_Base_Start_IT+0xe0>)
 810a328:	4293      	cmp	r3, r2
 810a32a:	d009      	beq.n	810a340 <HAL_TIM_Base_Start_IT+0x80>
 810a32c:	687b      	ldr	r3, [r7, #4]
 810a32e:	681b      	ldr	r3, [r3, #0]
 810a330:	4a1c      	ldr	r2, [pc, #112]	; (810a3a4 <HAL_TIM_Base_Start_IT+0xe4>)
 810a332:	4293      	cmp	r3, r2
 810a334:	d004      	beq.n	810a340 <HAL_TIM_Base_Start_IT+0x80>
 810a336:	687b      	ldr	r3, [r7, #4]
 810a338:	681b      	ldr	r3, [r3, #0]
 810a33a:	4a1b      	ldr	r2, [pc, #108]	; (810a3a8 <HAL_TIM_Base_Start_IT+0xe8>)
 810a33c:	4293      	cmp	r3, r2
 810a33e:	d115      	bne.n	810a36c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 810a340:	687b      	ldr	r3, [r7, #4]
 810a342:	681b      	ldr	r3, [r3, #0]
 810a344:	689a      	ldr	r2, [r3, #8]
 810a346:	4b19      	ldr	r3, [pc, #100]	; (810a3ac <HAL_TIM_Base_Start_IT+0xec>)
 810a348:	4013      	ands	r3, r2
 810a34a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a34c:	68fb      	ldr	r3, [r7, #12]
 810a34e:	2b06      	cmp	r3, #6
 810a350:	d015      	beq.n	810a37e <HAL_TIM_Base_Start_IT+0xbe>
 810a352:	68fb      	ldr	r3, [r7, #12]
 810a354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810a358:	d011      	beq.n	810a37e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 810a35a:	687b      	ldr	r3, [r7, #4]
 810a35c:	681b      	ldr	r3, [r3, #0]
 810a35e:	681a      	ldr	r2, [r3, #0]
 810a360:	687b      	ldr	r3, [r7, #4]
 810a362:	681b      	ldr	r3, [r3, #0]
 810a364:	f042 0201 	orr.w	r2, r2, #1
 810a368:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a36a:	e008      	b.n	810a37e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 810a36c:	687b      	ldr	r3, [r7, #4]
 810a36e:	681b      	ldr	r3, [r3, #0]
 810a370:	681a      	ldr	r2, [r3, #0]
 810a372:	687b      	ldr	r3, [r7, #4]
 810a374:	681b      	ldr	r3, [r3, #0]
 810a376:	f042 0201 	orr.w	r2, r2, #1
 810a37a:	601a      	str	r2, [r3, #0]
 810a37c:	e000      	b.n	810a380 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a37e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 810a380:	2300      	movs	r3, #0
}
 810a382:	4618      	mov	r0, r3
 810a384:	3714      	adds	r7, #20
 810a386:	46bd      	mov	sp, r7
 810a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a38c:	4770      	bx	lr
 810a38e:	bf00      	nop
 810a390:	40010000 	.word	0x40010000
 810a394:	40000400 	.word	0x40000400
 810a398:	40000800 	.word	0x40000800
 810a39c:	40000c00 	.word	0x40000c00
 810a3a0:	40010400 	.word	0x40010400
 810a3a4:	40001800 	.word	0x40001800
 810a3a8:	40014000 	.word	0x40014000
 810a3ac:	00010007 	.word	0x00010007

0810a3b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 810a3b0:	b580      	push	{r7, lr}
 810a3b2:	b082      	sub	sp, #8
 810a3b4:	af00      	add	r7, sp, #0
 810a3b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810a3b8:	687b      	ldr	r3, [r7, #4]
 810a3ba:	2b00      	cmp	r3, #0
 810a3bc:	d101      	bne.n	810a3c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 810a3be:	2301      	movs	r3, #1
 810a3c0:	e049      	b.n	810a456 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810a3c2:	687b      	ldr	r3, [r7, #4]
 810a3c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810a3c8:	b2db      	uxtb	r3, r3
 810a3ca:	2b00      	cmp	r3, #0
 810a3cc:	d106      	bne.n	810a3dc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810a3ce:	687b      	ldr	r3, [r7, #4]
 810a3d0:	2200      	movs	r2, #0
 810a3d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 810a3d6:	6878      	ldr	r0, [r7, #4]
 810a3d8:	f000 f841 	bl	810a45e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810a3dc:	687b      	ldr	r3, [r7, #4]
 810a3de:	2202      	movs	r2, #2
 810a3e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810a3e4:	687b      	ldr	r3, [r7, #4]
 810a3e6:	681a      	ldr	r2, [r3, #0]
 810a3e8:	687b      	ldr	r3, [r7, #4]
 810a3ea:	3304      	adds	r3, #4
 810a3ec:	4619      	mov	r1, r3
 810a3ee:	4610      	mov	r0, r2
 810a3f0:	f000 fe10 	bl	810b014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810a3f4:	687b      	ldr	r3, [r7, #4]
 810a3f6:	2201      	movs	r2, #1
 810a3f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810a3fc:	687b      	ldr	r3, [r7, #4]
 810a3fe:	2201      	movs	r2, #1
 810a400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810a404:	687b      	ldr	r3, [r7, #4]
 810a406:	2201      	movs	r2, #1
 810a408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810a40c:	687b      	ldr	r3, [r7, #4]
 810a40e:	2201      	movs	r2, #1
 810a410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810a414:	687b      	ldr	r3, [r7, #4]
 810a416:	2201      	movs	r2, #1
 810a418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810a41c:	687b      	ldr	r3, [r7, #4]
 810a41e:	2201      	movs	r2, #1
 810a420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810a424:	687b      	ldr	r3, [r7, #4]
 810a426:	2201      	movs	r2, #1
 810a428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810a42c:	687b      	ldr	r3, [r7, #4]
 810a42e:	2201      	movs	r2, #1
 810a430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810a434:	687b      	ldr	r3, [r7, #4]
 810a436:	2201      	movs	r2, #1
 810a438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810a43c:	687b      	ldr	r3, [r7, #4]
 810a43e:	2201      	movs	r2, #1
 810a440:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810a444:	687b      	ldr	r3, [r7, #4]
 810a446:	2201      	movs	r2, #1
 810a448:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810a44c:	687b      	ldr	r3, [r7, #4]
 810a44e:	2201      	movs	r2, #1
 810a450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810a454:	2300      	movs	r3, #0
}
 810a456:	4618      	mov	r0, r3
 810a458:	3708      	adds	r7, #8
 810a45a:	46bd      	mov	sp, r7
 810a45c:	bd80      	pop	{r7, pc}

0810a45e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 810a45e:	b480      	push	{r7}
 810a460:	b083      	sub	sp, #12
 810a462:	af00      	add	r7, sp, #0
 810a464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 810a466:	bf00      	nop
 810a468:	370c      	adds	r7, #12
 810a46a:	46bd      	mov	sp, r7
 810a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a470:	4770      	bx	lr

0810a472 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 810a472:	b580      	push	{r7, lr}
 810a474:	b082      	sub	sp, #8
 810a476:	af00      	add	r7, sp, #0
 810a478:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810a47a:	687b      	ldr	r3, [r7, #4]
 810a47c:	2b00      	cmp	r3, #0
 810a47e:	d101      	bne.n	810a484 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 810a480:	2301      	movs	r3, #1
 810a482:	e049      	b.n	810a518 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810a484:	687b      	ldr	r3, [r7, #4]
 810a486:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810a48a:	b2db      	uxtb	r3, r3
 810a48c:	2b00      	cmp	r3, #0
 810a48e:	d106      	bne.n	810a49e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810a490:	687b      	ldr	r3, [r7, #4]
 810a492:	2200      	movs	r2, #0
 810a494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 810a498:	6878      	ldr	r0, [r7, #4]
 810a49a:	f000 f841 	bl	810a520 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810a49e:	687b      	ldr	r3, [r7, #4]
 810a4a0:	2202      	movs	r2, #2
 810a4a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810a4a6:	687b      	ldr	r3, [r7, #4]
 810a4a8:	681a      	ldr	r2, [r3, #0]
 810a4aa:	687b      	ldr	r3, [r7, #4]
 810a4ac:	3304      	adds	r3, #4
 810a4ae:	4619      	mov	r1, r3
 810a4b0:	4610      	mov	r0, r2
 810a4b2:	f000 fdaf 	bl	810b014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810a4b6:	687b      	ldr	r3, [r7, #4]
 810a4b8:	2201      	movs	r2, #1
 810a4ba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810a4be:	687b      	ldr	r3, [r7, #4]
 810a4c0:	2201      	movs	r2, #1
 810a4c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810a4c6:	687b      	ldr	r3, [r7, #4]
 810a4c8:	2201      	movs	r2, #1
 810a4ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810a4ce:	687b      	ldr	r3, [r7, #4]
 810a4d0:	2201      	movs	r2, #1
 810a4d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810a4d6:	687b      	ldr	r3, [r7, #4]
 810a4d8:	2201      	movs	r2, #1
 810a4da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810a4de:	687b      	ldr	r3, [r7, #4]
 810a4e0:	2201      	movs	r2, #1
 810a4e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810a4e6:	687b      	ldr	r3, [r7, #4]
 810a4e8:	2201      	movs	r2, #1
 810a4ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810a4ee:	687b      	ldr	r3, [r7, #4]
 810a4f0:	2201      	movs	r2, #1
 810a4f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810a4f6:	687b      	ldr	r3, [r7, #4]
 810a4f8:	2201      	movs	r2, #1
 810a4fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810a4fe:	687b      	ldr	r3, [r7, #4]
 810a500:	2201      	movs	r2, #1
 810a502:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810a506:	687b      	ldr	r3, [r7, #4]
 810a508:	2201      	movs	r2, #1
 810a50a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810a50e:	687b      	ldr	r3, [r7, #4]
 810a510:	2201      	movs	r2, #1
 810a512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810a516:	2300      	movs	r3, #0
}
 810a518:	4618      	mov	r0, r3
 810a51a:	3708      	adds	r7, #8
 810a51c:	46bd      	mov	sp, r7
 810a51e:	bd80      	pop	{r7, pc}

0810a520 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 810a520:	b480      	push	{r7}
 810a522:	b083      	sub	sp, #12
 810a524:	af00      	add	r7, sp, #0
 810a526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 810a528:	bf00      	nop
 810a52a:	370c      	adds	r7, #12
 810a52c:	46bd      	mov	sp, r7
 810a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a532:	4770      	bx	lr

0810a534 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 810a534:	b580      	push	{r7, lr}
 810a536:	b084      	sub	sp, #16
 810a538:	af00      	add	r7, sp, #0
 810a53a:	6078      	str	r0, [r7, #4]
 810a53c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810a53e:	2300      	movs	r3, #0
 810a540:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 810a542:	683b      	ldr	r3, [r7, #0]
 810a544:	2b00      	cmp	r3, #0
 810a546:	d104      	bne.n	810a552 <HAL_TIM_IC_Start_IT+0x1e>
 810a548:	687b      	ldr	r3, [r7, #4]
 810a54a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 810a54e:	b2db      	uxtb	r3, r3
 810a550:	e023      	b.n	810a59a <HAL_TIM_IC_Start_IT+0x66>
 810a552:	683b      	ldr	r3, [r7, #0]
 810a554:	2b04      	cmp	r3, #4
 810a556:	d104      	bne.n	810a562 <HAL_TIM_IC_Start_IT+0x2e>
 810a558:	687b      	ldr	r3, [r7, #4]
 810a55a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 810a55e:	b2db      	uxtb	r3, r3
 810a560:	e01b      	b.n	810a59a <HAL_TIM_IC_Start_IT+0x66>
 810a562:	683b      	ldr	r3, [r7, #0]
 810a564:	2b08      	cmp	r3, #8
 810a566:	d104      	bne.n	810a572 <HAL_TIM_IC_Start_IT+0x3e>
 810a568:	687b      	ldr	r3, [r7, #4]
 810a56a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810a56e:	b2db      	uxtb	r3, r3
 810a570:	e013      	b.n	810a59a <HAL_TIM_IC_Start_IT+0x66>
 810a572:	683b      	ldr	r3, [r7, #0]
 810a574:	2b0c      	cmp	r3, #12
 810a576:	d104      	bne.n	810a582 <HAL_TIM_IC_Start_IT+0x4e>
 810a578:	687b      	ldr	r3, [r7, #4]
 810a57a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810a57e:	b2db      	uxtb	r3, r3
 810a580:	e00b      	b.n	810a59a <HAL_TIM_IC_Start_IT+0x66>
 810a582:	683b      	ldr	r3, [r7, #0]
 810a584:	2b10      	cmp	r3, #16
 810a586:	d104      	bne.n	810a592 <HAL_TIM_IC_Start_IT+0x5e>
 810a588:	687b      	ldr	r3, [r7, #4]
 810a58a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 810a58e:	b2db      	uxtb	r3, r3
 810a590:	e003      	b.n	810a59a <HAL_TIM_IC_Start_IT+0x66>
 810a592:	687b      	ldr	r3, [r7, #4]
 810a594:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 810a598:	b2db      	uxtb	r3, r3
 810a59a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 810a59c:	683b      	ldr	r3, [r7, #0]
 810a59e:	2b00      	cmp	r3, #0
 810a5a0:	d104      	bne.n	810a5ac <HAL_TIM_IC_Start_IT+0x78>
 810a5a2:	687b      	ldr	r3, [r7, #4]
 810a5a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810a5a8:	b2db      	uxtb	r3, r3
 810a5aa:	e013      	b.n	810a5d4 <HAL_TIM_IC_Start_IT+0xa0>
 810a5ac:	683b      	ldr	r3, [r7, #0]
 810a5ae:	2b04      	cmp	r3, #4
 810a5b0:	d104      	bne.n	810a5bc <HAL_TIM_IC_Start_IT+0x88>
 810a5b2:	687b      	ldr	r3, [r7, #4]
 810a5b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810a5b8:	b2db      	uxtb	r3, r3
 810a5ba:	e00b      	b.n	810a5d4 <HAL_TIM_IC_Start_IT+0xa0>
 810a5bc:	683b      	ldr	r3, [r7, #0]
 810a5be:	2b08      	cmp	r3, #8
 810a5c0:	d104      	bne.n	810a5cc <HAL_TIM_IC_Start_IT+0x98>
 810a5c2:	687b      	ldr	r3, [r7, #4]
 810a5c4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 810a5c8:	b2db      	uxtb	r3, r3
 810a5ca:	e003      	b.n	810a5d4 <HAL_TIM_IC_Start_IT+0xa0>
 810a5cc:	687b      	ldr	r3, [r7, #4]
 810a5ce:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 810a5d2:	b2db      	uxtb	r3, r3
 810a5d4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 810a5d6:	7bbb      	ldrb	r3, [r7, #14]
 810a5d8:	2b01      	cmp	r3, #1
 810a5da:	d102      	bne.n	810a5e2 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 810a5dc:	7b7b      	ldrb	r3, [r7, #13]
 810a5de:	2b01      	cmp	r3, #1
 810a5e0:	d001      	beq.n	810a5e6 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 810a5e2:	2301      	movs	r3, #1
 810a5e4:	e0e2      	b.n	810a7ac <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 810a5e6:	683b      	ldr	r3, [r7, #0]
 810a5e8:	2b00      	cmp	r3, #0
 810a5ea:	d104      	bne.n	810a5f6 <HAL_TIM_IC_Start_IT+0xc2>
 810a5ec:	687b      	ldr	r3, [r7, #4]
 810a5ee:	2202      	movs	r2, #2
 810a5f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810a5f4:	e023      	b.n	810a63e <HAL_TIM_IC_Start_IT+0x10a>
 810a5f6:	683b      	ldr	r3, [r7, #0]
 810a5f8:	2b04      	cmp	r3, #4
 810a5fa:	d104      	bne.n	810a606 <HAL_TIM_IC_Start_IT+0xd2>
 810a5fc:	687b      	ldr	r3, [r7, #4]
 810a5fe:	2202      	movs	r2, #2
 810a600:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810a604:	e01b      	b.n	810a63e <HAL_TIM_IC_Start_IT+0x10a>
 810a606:	683b      	ldr	r3, [r7, #0]
 810a608:	2b08      	cmp	r3, #8
 810a60a:	d104      	bne.n	810a616 <HAL_TIM_IC_Start_IT+0xe2>
 810a60c:	687b      	ldr	r3, [r7, #4]
 810a60e:	2202      	movs	r2, #2
 810a610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810a614:	e013      	b.n	810a63e <HAL_TIM_IC_Start_IT+0x10a>
 810a616:	683b      	ldr	r3, [r7, #0]
 810a618:	2b0c      	cmp	r3, #12
 810a61a:	d104      	bne.n	810a626 <HAL_TIM_IC_Start_IT+0xf2>
 810a61c:	687b      	ldr	r3, [r7, #4]
 810a61e:	2202      	movs	r2, #2
 810a620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810a624:	e00b      	b.n	810a63e <HAL_TIM_IC_Start_IT+0x10a>
 810a626:	683b      	ldr	r3, [r7, #0]
 810a628:	2b10      	cmp	r3, #16
 810a62a:	d104      	bne.n	810a636 <HAL_TIM_IC_Start_IT+0x102>
 810a62c:	687b      	ldr	r3, [r7, #4]
 810a62e:	2202      	movs	r2, #2
 810a630:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810a634:	e003      	b.n	810a63e <HAL_TIM_IC_Start_IT+0x10a>
 810a636:	687b      	ldr	r3, [r7, #4]
 810a638:	2202      	movs	r2, #2
 810a63a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 810a63e:	683b      	ldr	r3, [r7, #0]
 810a640:	2b00      	cmp	r3, #0
 810a642:	d104      	bne.n	810a64e <HAL_TIM_IC_Start_IT+0x11a>
 810a644:	687b      	ldr	r3, [r7, #4]
 810a646:	2202      	movs	r2, #2
 810a648:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810a64c:	e013      	b.n	810a676 <HAL_TIM_IC_Start_IT+0x142>
 810a64e:	683b      	ldr	r3, [r7, #0]
 810a650:	2b04      	cmp	r3, #4
 810a652:	d104      	bne.n	810a65e <HAL_TIM_IC_Start_IT+0x12a>
 810a654:	687b      	ldr	r3, [r7, #4]
 810a656:	2202      	movs	r2, #2
 810a658:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810a65c:	e00b      	b.n	810a676 <HAL_TIM_IC_Start_IT+0x142>
 810a65e:	683b      	ldr	r3, [r7, #0]
 810a660:	2b08      	cmp	r3, #8
 810a662:	d104      	bne.n	810a66e <HAL_TIM_IC_Start_IT+0x13a>
 810a664:	687b      	ldr	r3, [r7, #4]
 810a666:	2202      	movs	r2, #2
 810a668:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810a66c:	e003      	b.n	810a676 <HAL_TIM_IC_Start_IT+0x142>
 810a66e:	687b      	ldr	r3, [r7, #4]
 810a670:	2202      	movs	r2, #2
 810a672:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 810a676:	683b      	ldr	r3, [r7, #0]
 810a678:	2b0c      	cmp	r3, #12
 810a67a:	d841      	bhi.n	810a700 <HAL_TIM_IC_Start_IT+0x1cc>
 810a67c:	a201      	add	r2, pc, #4	; (adr r2, 810a684 <HAL_TIM_IC_Start_IT+0x150>)
 810a67e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a682:	bf00      	nop
 810a684:	0810a6b9 	.word	0x0810a6b9
 810a688:	0810a701 	.word	0x0810a701
 810a68c:	0810a701 	.word	0x0810a701
 810a690:	0810a701 	.word	0x0810a701
 810a694:	0810a6cb 	.word	0x0810a6cb
 810a698:	0810a701 	.word	0x0810a701
 810a69c:	0810a701 	.word	0x0810a701
 810a6a0:	0810a701 	.word	0x0810a701
 810a6a4:	0810a6dd 	.word	0x0810a6dd
 810a6a8:	0810a701 	.word	0x0810a701
 810a6ac:	0810a701 	.word	0x0810a701
 810a6b0:	0810a701 	.word	0x0810a701
 810a6b4:	0810a6ef 	.word	0x0810a6ef
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 810a6b8:	687b      	ldr	r3, [r7, #4]
 810a6ba:	681b      	ldr	r3, [r3, #0]
 810a6bc:	68da      	ldr	r2, [r3, #12]
 810a6be:	687b      	ldr	r3, [r7, #4]
 810a6c0:	681b      	ldr	r3, [r3, #0]
 810a6c2:	f042 0202 	orr.w	r2, r2, #2
 810a6c6:	60da      	str	r2, [r3, #12]
      break;
 810a6c8:	e01d      	b.n	810a706 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 810a6ca:	687b      	ldr	r3, [r7, #4]
 810a6cc:	681b      	ldr	r3, [r3, #0]
 810a6ce:	68da      	ldr	r2, [r3, #12]
 810a6d0:	687b      	ldr	r3, [r7, #4]
 810a6d2:	681b      	ldr	r3, [r3, #0]
 810a6d4:	f042 0204 	orr.w	r2, r2, #4
 810a6d8:	60da      	str	r2, [r3, #12]
      break;
 810a6da:	e014      	b.n	810a706 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 810a6dc:	687b      	ldr	r3, [r7, #4]
 810a6de:	681b      	ldr	r3, [r3, #0]
 810a6e0:	68da      	ldr	r2, [r3, #12]
 810a6e2:	687b      	ldr	r3, [r7, #4]
 810a6e4:	681b      	ldr	r3, [r3, #0]
 810a6e6:	f042 0208 	orr.w	r2, r2, #8
 810a6ea:	60da      	str	r2, [r3, #12]
      break;
 810a6ec:	e00b      	b.n	810a706 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 810a6ee:	687b      	ldr	r3, [r7, #4]
 810a6f0:	681b      	ldr	r3, [r3, #0]
 810a6f2:	68da      	ldr	r2, [r3, #12]
 810a6f4:	687b      	ldr	r3, [r7, #4]
 810a6f6:	681b      	ldr	r3, [r3, #0]
 810a6f8:	f042 0210 	orr.w	r2, r2, #16
 810a6fc:	60da      	str	r2, [r3, #12]
      break;
 810a6fe:	e002      	b.n	810a706 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 810a700:	2301      	movs	r3, #1
 810a702:	73fb      	strb	r3, [r7, #15]
      break;
 810a704:	bf00      	nop
  }

  if (status == HAL_OK)
 810a706:	7bfb      	ldrb	r3, [r7, #15]
 810a708:	2b00      	cmp	r3, #0
 810a70a:	d14e      	bne.n	810a7aa <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 810a70c:	687b      	ldr	r3, [r7, #4]
 810a70e:	681b      	ldr	r3, [r3, #0]
 810a710:	2201      	movs	r2, #1
 810a712:	6839      	ldr	r1, [r7, #0]
 810a714:	4618      	mov	r0, r3
 810a716:	f001 f9b3 	bl	810ba80 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810a71a:	687b      	ldr	r3, [r7, #4]
 810a71c:	681b      	ldr	r3, [r3, #0]
 810a71e:	4a25      	ldr	r2, [pc, #148]	; (810a7b4 <HAL_TIM_IC_Start_IT+0x280>)
 810a720:	4293      	cmp	r3, r2
 810a722:	d022      	beq.n	810a76a <HAL_TIM_IC_Start_IT+0x236>
 810a724:	687b      	ldr	r3, [r7, #4]
 810a726:	681b      	ldr	r3, [r3, #0]
 810a728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810a72c:	d01d      	beq.n	810a76a <HAL_TIM_IC_Start_IT+0x236>
 810a72e:	687b      	ldr	r3, [r7, #4]
 810a730:	681b      	ldr	r3, [r3, #0]
 810a732:	4a21      	ldr	r2, [pc, #132]	; (810a7b8 <HAL_TIM_IC_Start_IT+0x284>)
 810a734:	4293      	cmp	r3, r2
 810a736:	d018      	beq.n	810a76a <HAL_TIM_IC_Start_IT+0x236>
 810a738:	687b      	ldr	r3, [r7, #4]
 810a73a:	681b      	ldr	r3, [r3, #0]
 810a73c:	4a1f      	ldr	r2, [pc, #124]	; (810a7bc <HAL_TIM_IC_Start_IT+0x288>)
 810a73e:	4293      	cmp	r3, r2
 810a740:	d013      	beq.n	810a76a <HAL_TIM_IC_Start_IT+0x236>
 810a742:	687b      	ldr	r3, [r7, #4]
 810a744:	681b      	ldr	r3, [r3, #0]
 810a746:	4a1e      	ldr	r2, [pc, #120]	; (810a7c0 <HAL_TIM_IC_Start_IT+0x28c>)
 810a748:	4293      	cmp	r3, r2
 810a74a:	d00e      	beq.n	810a76a <HAL_TIM_IC_Start_IT+0x236>
 810a74c:	687b      	ldr	r3, [r7, #4]
 810a74e:	681b      	ldr	r3, [r3, #0]
 810a750:	4a1c      	ldr	r2, [pc, #112]	; (810a7c4 <HAL_TIM_IC_Start_IT+0x290>)
 810a752:	4293      	cmp	r3, r2
 810a754:	d009      	beq.n	810a76a <HAL_TIM_IC_Start_IT+0x236>
 810a756:	687b      	ldr	r3, [r7, #4]
 810a758:	681b      	ldr	r3, [r3, #0]
 810a75a:	4a1b      	ldr	r2, [pc, #108]	; (810a7c8 <HAL_TIM_IC_Start_IT+0x294>)
 810a75c:	4293      	cmp	r3, r2
 810a75e:	d004      	beq.n	810a76a <HAL_TIM_IC_Start_IT+0x236>
 810a760:	687b      	ldr	r3, [r7, #4]
 810a762:	681b      	ldr	r3, [r3, #0]
 810a764:	4a19      	ldr	r2, [pc, #100]	; (810a7cc <HAL_TIM_IC_Start_IT+0x298>)
 810a766:	4293      	cmp	r3, r2
 810a768:	d115      	bne.n	810a796 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 810a76a:	687b      	ldr	r3, [r7, #4]
 810a76c:	681b      	ldr	r3, [r3, #0]
 810a76e:	689a      	ldr	r2, [r3, #8]
 810a770:	4b17      	ldr	r3, [pc, #92]	; (810a7d0 <HAL_TIM_IC_Start_IT+0x29c>)
 810a772:	4013      	ands	r3, r2
 810a774:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a776:	68bb      	ldr	r3, [r7, #8]
 810a778:	2b06      	cmp	r3, #6
 810a77a:	d015      	beq.n	810a7a8 <HAL_TIM_IC_Start_IT+0x274>
 810a77c:	68bb      	ldr	r3, [r7, #8]
 810a77e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810a782:	d011      	beq.n	810a7a8 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 810a784:	687b      	ldr	r3, [r7, #4]
 810a786:	681b      	ldr	r3, [r3, #0]
 810a788:	681a      	ldr	r2, [r3, #0]
 810a78a:	687b      	ldr	r3, [r7, #4]
 810a78c:	681b      	ldr	r3, [r3, #0]
 810a78e:	f042 0201 	orr.w	r2, r2, #1
 810a792:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a794:	e008      	b.n	810a7a8 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 810a796:	687b      	ldr	r3, [r7, #4]
 810a798:	681b      	ldr	r3, [r3, #0]
 810a79a:	681a      	ldr	r2, [r3, #0]
 810a79c:	687b      	ldr	r3, [r7, #4]
 810a79e:	681b      	ldr	r3, [r3, #0]
 810a7a0:	f042 0201 	orr.w	r2, r2, #1
 810a7a4:	601a      	str	r2, [r3, #0]
 810a7a6:	e000      	b.n	810a7aa <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810a7a8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 810a7aa:	7bfb      	ldrb	r3, [r7, #15]
}
 810a7ac:	4618      	mov	r0, r3
 810a7ae:	3710      	adds	r7, #16
 810a7b0:	46bd      	mov	sp, r7
 810a7b2:	bd80      	pop	{r7, pc}
 810a7b4:	40010000 	.word	0x40010000
 810a7b8:	40000400 	.word	0x40000400
 810a7bc:	40000800 	.word	0x40000800
 810a7c0:	40000c00 	.word	0x40000c00
 810a7c4:	40010400 	.word	0x40010400
 810a7c8:	40001800 	.word	0x40001800
 810a7cc:	40014000 	.word	0x40014000
 810a7d0:	00010007 	.word	0x00010007

0810a7d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 810a7d4:	b580      	push	{r7, lr}
 810a7d6:	b082      	sub	sp, #8
 810a7d8:	af00      	add	r7, sp, #0
 810a7da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 810a7dc:	687b      	ldr	r3, [r7, #4]
 810a7de:	681b      	ldr	r3, [r3, #0]
 810a7e0:	691b      	ldr	r3, [r3, #16]
 810a7e2:	f003 0302 	and.w	r3, r3, #2
 810a7e6:	2b02      	cmp	r3, #2
 810a7e8:	d122      	bne.n	810a830 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 810a7ea:	687b      	ldr	r3, [r7, #4]
 810a7ec:	681b      	ldr	r3, [r3, #0]
 810a7ee:	68db      	ldr	r3, [r3, #12]
 810a7f0:	f003 0302 	and.w	r3, r3, #2
 810a7f4:	2b02      	cmp	r3, #2
 810a7f6:	d11b      	bne.n	810a830 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 810a7f8:	687b      	ldr	r3, [r7, #4]
 810a7fa:	681b      	ldr	r3, [r3, #0]
 810a7fc:	f06f 0202 	mvn.w	r2, #2
 810a800:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 810a802:	687b      	ldr	r3, [r7, #4]
 810a804:	2201      	movs	r2, #1
 810a806:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 810a808:	687b      	ldr	r3, [r7, #4]
 810a80a:	681b      	ldr	r3, [r3, #0]
 810a80c:	699b      	ldr	r3, [r3, #24]
 810a80e:	f003 0303 	and.w	r3, r3, #3
 810a812:	2b00      	cmp	r3, #0
 810a814:	d003      	beq.n	810a81e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 810a816:	6878      	ldr	r0, [r7, #4]
 810a818:	f00c fa1a 	bl	8116c50 <HAL_TIM_IC_CaptureCallback>
 810a81c:	e005      	b.n	810a82a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 810a81e:	6878      	ldr	r0, [r7, #4]
 810a820:	f000 fbe4 	bl	810afec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 810a824:	6878      	ldr	r0, [r7, #4]
 810a826:	f00c f8dd 	bl	81169e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810a82a:	687b      	ldr	r3, [r7, #4]
 810a82c:	2200      	movs	r2, #0
 810a82e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 810a830:	687b      	ldr	r3, [r7, #4]
 810a832:	681b      	ldr	r3, [r3, #0]
 810a834:	691b      	ldr	r3, [r3, #16]
 810a836:	f003 0304 	and.w	r3, r3, #4
 810a83a:	2b04      	cmp	r3, #4
 810a83c:	d122      	bne.n	810a884 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 810a83e:	687b      	ldr	r3, [r7, #4]
 810a840:	681b      	ldr	r3, [r3, #0]
 810a842:	68db      	ldr	r3, [r3, #12]
 810a844:	f003 0304 	and.w	r3, r3, #4
 810a848:	2b04      	cmp	r3, #4
 810a84a:	d11b      	bne.n	810a884 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 810a84c:	687b      	ldr	r3, [r7, #4]
 810a84e:	681b      	ldr	r3, [r3, #0]
 810a850:	f06f 0204 	mvn.w	r2, #4
 810a854:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 810a856:	687b      	ldr	r3, [r7, #4]
 810a858:	2202      	movs	r2, #2
 810a85a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 810a85c:	687b      	ldr	r3, [r7, #4]
 810a85e:	681b      	ldr	r3, [r3, #0]
 810a860:	699b      	ldr	r3, [r3, #24]
 810a862:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810a866:	2b00      	cmp	r3, #0
 810a868:	d003      	beq.n	810a872 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810a86a:	6878      	ldr	r0, [r7, #4]
 810a86c:	f00c f9f0 	bl	8116c50 <HAL_TIM_IC_CaptureCallback>
 810a870:	e005      	b.n	810a87e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810a872:	6878      	ldr	r0, [r7, #4]
 810a874:	f000 fbba 	bl	810afec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810a878:	6878      	ldr	r0, [r7, #4]
 810a87a:	f00c f8b3 	bl	81169e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810a87e:	687b      	ldr	r3, [r7, #4]
 810a880:	2200      	movs	r2, #0
 810a882:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 810a884:	687b      	ldr	r3, [r7, #4]
 810a886:	681b      	ldr	r3, [r3, #0]
 810a888:	691b      	ldr	r3, [r3, #16]
 810a88a:	f003 0308 	and.w	r3, r3, #8
 810a88e:	2b08      	cmp	r3, #8
 810a890:	d122      	bne.n	810a8d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 810a892:	687b      	ldr	r3, [r7, #4]
 810a894:	681b      	ldr	r3, [r3, #0]
 810a896:	68db      	ldr	r3, [r3, #12]
 810a898:	f003 0308 	and.w	r3, r3, #8
 810a89c:	2b08      	cmp	r3, #8
 810a89e:	d11b      	bne.n	810a8d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 810a8a0:	687b      	ldr	r3, [r7, #4]
 810a8a2:	681b      	ldr	r3, [r3, #0]
 810a8a4:	f06f 0208 	mvn.w	r2, #8
 810a8a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 810a8aa:	687b      	ldr	r3, [r7, #4]
 810a8ac:	2204      	movs	r2, #4
 810a8ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 810a8b0:	687b      	ldr	r3, [r7, #4]
 810a8b2:	681b      	ldr	r3, [r3, #0]
 810a8b4:	69db      	ldr	r3, [r3, #28]
 810a8b6:	f003 0303 	and.w	r3, r3, #3
 810a8ba:	2b00      	cmp	r3, #0
 810a8bc:	d003      	beq.n	810a8c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810a8be:	6878      	ldr	r0, [r7, #4]
 810a8c0:	f00c f9c6 	bl	8116c50 <HAL_TIM_IC_CaptureCallback>
 810a8c4:	e005      	b.n	810a8d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810a8c6:	6878      	ldr	r0, [r7, #4]
 810a8c8:	f000 fb90 	bl	810afec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810a8cc:	6878      	ldr	r0, [r7, #4]
 810a8ce:	f00c f889 	bl	81169e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810a8d2:	687b      	ldr	r3, [r7, #4]
 810a8d4:	2200      	movs	r2, #0
 810a8d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 810a8d8:	687b      	ldr	r3, [r7, #4]
 810a8da:	681b      	ldr	r3, [r3, #0]
 810a8dc:	691b      	ldr	r3, [r3, #16]
 810a8de:	f003 0310 	and.w	r3, r3, #16
 810a8e2:	2b10      	cmp	r3, #16
 810a8e4:	d122      	bne.n	810a92c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 810a8e6:	687b      	ldr	r3, [r7, #4]
 810a8e8:	681b      	ldr	r3, [r3, #0]
 810a8ea:	68db      	ldr	r3, [r3, #12]
 810a8ec:	f003 0310 	and.w	r3, r3, #16
 810a8f0:	2b10      	cmp	r3, #16
 810a8f2:	d11b      	bne.n	810a92c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 810a8f4:	687b      	ldr	r3, [r7, #4]
 810a8f6:	681b      	ldr	r3, [r3, #0]
 810a8f8:	f06f 0210 	mvn.w	r2, #16
 810a8fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 810a8fe:	687b      	ldr	r3, [r7, #4]
 810a900:	2208      	movs	r2, #8
 810a902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 810a904:	687b      	ldr	r3, [r7, #4]
 810a906:	681b      	ldr	r3, [r3, #0]
 810a908:	69db      	ldr	r3, [r3, #28]
 810a90a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810a90e:	2b00      	cmp	r3, #0
 810a910:	d003      	beq.n	810a91a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810a912:	6878      	ldr	r0, [r7, #4]
 810a914:	f00c f99c 	bl	8116c50 <HAL_TIM_IC_CaptureCallback>
 810a918:	e005      	b.n	810a926 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810a91a:	6878      	ldr	r0, [r7, #4]
 810a91c:	f000 fb66 	bl	810afec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810a920:	6878      	ldr	r0, [r7, #4]
 810a922:	f00c f85f 	bl	81169e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810a926:	687b      	ldr	r3, [r7, #4]
 810a928:	2200      	movs	r2, #0
 810a92a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 810a92c:	687b      	ldr	r3, [r7, #4]
 810a92e:	681b      	ldr	r3, [r3, #0]
 810a930:	691b      	ldr	r3, [r3, #16]
 810a932:	f003 0301 	and.w	r3, r3, #1
 810a936:	2b01      	cmp	r3, #1
 810a938:	d10e      	bne.n	810a958 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 810a93a:	687b      	ldr	r3, [r7, #4]
 810a93c:	681b      	ldr	r3, [r3, #0]
 810a93e:	68db      	ldr	r3, [r3, #12]
 810a940:	f003 0301 	and.w	r3, r3, #1
 810a944:	2b01      	cmp	r3, #1
 810a946:	d107      	bne.n	810a958 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 810a948:	687b      	ldr	r3, [r7, #4]
 810a94a:	681b      	ldr	r3, [r3, #0]
 810a94c:	f06f 0201 	mvn.w	r2, #1
 810a950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 810a952:	6878      	ldr	r0, [r7, #4]
 810a954:	f00c fe36 	bl	81175c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 810a958:	687b      	ldr	r3, [r7, #4]
 810a95a:	681b      	ldr	r3, [r3, #0]
 810a95c:	691b      	ldr	r3, [r3, #16]
 810a95e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810a962:	2b80      	cmp	r3, #128	; 0x80
 810a964:	d10e      	bne.n	810a984 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 810a966:	687b      	ldr	r3, [r7, #4]
 810a968:	681b      	ldr	r3, [r3, #0]
 810a96a:	68db      	ldr	r3, [r3, #12]
 810a96c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810a970:	2b80      	cmp	r3, #128	; 0x80
 810a972:	d107      	bne.n	810a984 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 810a974:	687b      	ldr	r3, [r7, #4]
 810a976:	681b      	ldr	r3, [r3, #0]
 810a978:	f06f 0280 	mvn.w	r2, #128	; 0x80
 810a97c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 810a97e:	6878      	ldr	r0, [r7, #4]
 810a980:	f001 f9ba 	bl	810bcf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 810a984:	687b      	ldr	r3, [r7, #4]
 810a986:	681b      	ldr	r3, [r3, #0]
 810a988:	691b      	ldr	r3, [r3, #16]
 810a98a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810a98e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810a992:	d10e      	bne.n	810a9b2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 810a994:	687b      	ldr	r3, [r7, #4]
 810a996:	681b      	ldr	r3, [r3, #0]
 810a998:	68db      	ldr	r3, [r3, #12]
 810a99a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810a99e:	2b80      	cmp	r3, #128	; 0x80
 810a9a0:	d107      	bne.n	810a9b2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 810a9a2:	687b      	ldr	r3, [r7, #4]
 810a9a4:	681b      	ldr	r3, [r3, #0]
 810a9a6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 810a9aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 810a9ac:	6878      	ldr	r0, [r7, #4]
 810a9ae:	f001 f9ad 	bl	810bd0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 810a9b2:	687b      	ldr	r3, [r7, #4]
 810a9b4:	681b      	ldr	r3, [r3, #0]
 810a9b6:	691b      	ldr	r3, [r3, #16]
 810a9b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810a9bc:	2b40      	cmp	r3, #64	; 0x40
 810a9be:	d10e      	bne.n	810a9de <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 810a9c0:	687b      	ldr	r3, [r7, #4]
 810a9c2:	681b      	ldr	r3, [r3, #0]
 810a9c4:	68db      	ldr	r3, [r3, #12]
 810a9c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810a9ca:	2b40      	cmp	r3, #64	; 0x40
 810a9cc:	d107      	bne.n	810a9de <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 810a9ce:	687b      	ldr	r3, [r7, #4]
 810a9d0:	681b      	ldr	r3, [r3, #0]
 810a9d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 810a9d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 810a9d8:	6878      	ldr	r0, [r7, #4]
 810a9da:	f000 fb11 	bl	810b000 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 810a9de:	687b      	ldr	r3, [r7, #4]
 810a9e0:	681b      	ldr	r3, [r3, #0]
 810a9e2:	691b      	ldr	r3, [r3, #16]
 810a9e4:	f003 0320 	and.w	r3, r3, #32
 810a9e8:	2b20      	cmp	r3, #32
 810a9ea:	d10e      	bne.n	810aa0a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 810a9ec:	687b      	ldr	r3, [r7, #4]
 810a9ee:	681b      	ldr	r3, [r3, #0]
 810a9f0:	68db      	ldr	r3, [r3, #12]
 810a9f2:	f003 0320 	and.w	r3, r3, #32
 810a9f6:	2b20      	cmp	r3, #32
 810a9f8:	d107      	bne.n	810aa0a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 810a9fa:	687b      	ldr	r3, [r7, #4]
 810a9fc:	681b      	ldr	r3, [r3, #0]
 810a9fe:	f06f 0220 	mvn.w	r2, #32
 810aa02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 810aa04:	6878      	ldr	r0, [r7, #4]
 810aa06:	f001 f96d 	bl	810bce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 810aa0a:	bf00      	nop
 810aa0c:	3708      	adds	r7, #8
 810aa0e:	46bd      	mov	sp, r7
 810aa10:	bd80      	pop	{r7, pc}

0810aa12 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 810aa12:	b580      	push	{r7, lr}
 810aa14:	b086      	sub	sp, #24
 810aa16:	af00      	add	r7, sp, #0
 810aa18:	60f8      	str	r0, [r7, #12]
 810aa1a:	60b9      	str	r1, [r7, #8]
 810aa1c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810aa1e:	2300      	movs	r3, #0
 810aa20:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 810aa22:	68fb      	ldr	r3, [r7, #12]
 810aa24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810aa28:	2b01      	cmp	r3, #1
 810aa2a:	d101      	bne.n	810aa30 <HAL_TIM_IC_ConfigChannel+0x1e>
 810aa2c:	2302      	movs	r3, #2
 810aa2e:	e088      	b.n	810ab42 <HAL_TIM_IC_ConfigChannel+0x130>
 810aa30:	68fb      	ldr	r3, [r7, #12]
 810aa32:	2201      	movs	r2, #1
 810aa34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 810aa38:	687b      	ldr	r3, [r7, #4]
 810aa3a:	2b00      	cmp	r3, #0
 810aa3c:	d11b      	bne.n	810aa76 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 810aa3e:	68fb      	ldr	r3, [r7, #12]
 810aa40:	6818      	ldr	r0, [r3, #0]
 810aa42:	68bb      	ldr	r3, [r7, #8]
 810aa44:	6819      	ldr	r1, [r3, #0]
 810aa46:	68bb      	ldr	r3, [r7, #8]
 810aa48:	685a      	ldr	r2, [r3, #4]
 810aa4a:	68bb      	ldr	r3, [r7, #8]
 810aa4c:	68db      	ldr	r3, [r3, #12]
 810aa4e:	f000 fe51 	bl	810b6f4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 810aa52:	68fb      	ldr	r3, [r7, #12]
 810aa54:	681b      	ldr	r3, [r3, #0]
 810aa56:	699a      	ldr	r2, [r3, #24]
 810aa58:	68fb      	ldr	r3, [r7, #12]
 810aa5a:	681b      	ldr	r3, [r3, #0]
 810aa5c:	f022 020c 	bic.w	r2, r2, #12
 810aa60:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 810aa62:	68fb      	ldr	r3, [r7, #12]
 810aa64:	681b      	ldr	r3, [r3, #0]
 810aa66:	6999      	ldr	r1, [r3, #24]
 810aa68:	68bb      	ldr	r3, [r7, #8]
 810aa6a:	689a      	ldr	r2, [r3, #8]
 810aa6c:	68fb      	ldr	r3, [r7, #12]
 810aa6e:	681b      	ldr	r3, [r3, #0]
 810aa70:	430a      	orrs	r2, r1
 810aa72:	619a      	str	r2, [r3, #24]
 810aa74:	e060      	b.n	810ab38 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 810aa76:	687b      	ldr	r3, [r7, #4]
 810aa78:	2b04      	cmp	r3, #4
 810aa7a:	d11c      	bne.n	810aab6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 810aa7c:	68fb      	ldr	r3, [r7, #12]
 810aa7e:	6818      	ldr	r0, [r3, #0]
 810aa80:	68bb      	ldr	r3, [r7, #8]
 810aa82:	6819      	ldr	r1, [r3, #0]
 810aa84:	68bb      	ldr	r3, [r7, #8]
 810aa86:	685a      	ldr	r2, [r3, #4]
 810aa88:	68bb      	ldr	r3, [r7, #8]
 810aa8a:	68db      	ldr	r3, [r3, #12]
 810aa8c:	f000 fed5 	bl	810b83a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 810aa90:	68fb      	ldr	r3, [r7, #12]
 810aa92:	681b      	ldr	r3, [r3, #0]
 810aa94:	699a      	ldr	r2, [r3, #24]
 810aa96:	68fb      	ldr	r3, [r7, #12]
 810aa98:	681b      	ldr	r3, [r3, #0]
 810aa9a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 810aa9e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 810aaa0:	68fb      	ldr	r3, [r7, #12]
 810aaa2:	681b      	ldr	r3, [r3, #0]
 810aaa4:	6999      	ldr	r1, [r3, #24]
 810aaa6:	68bb      	ldr	r3, [r7, #8]
 810aaa8:	689b      	ldr	r3, [r3, #8]
 810aaaa:	021a      	lsls	r2, r3, #8
 810aaac:	68fb      	ldr	r3, [r7, #12]
 810aaae:	681b      	ldr	r3, [r3, #0]
 810aab0:	430a      	orrs	r2, r1
 810aab2:	619a      	str	r2, [r3, #24]
 810aab4:	e040      	b.n	810ab38 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 810aab6:	687b      	ldr	r3, [r7, #4]
 810aab8:	2b08      	cmp	r3, #8
 810aaba:	d11b      	bne.n	810aaf4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 810aabc:	68fb      	ldr	r3, [r7, #12]
 810aabe:	6818      	ldr	r0, [r3, #0]
 810aac0:	68bb      	ldr	r3, [r7, #8]
 810aac2:	6819      	ldr	r1, [r3, #0]
 810aac4:	68bb      	ldr	r3, [r7, #8]
 810aac6:	685a      	ldr	r2, [r3, #4]
 810aac8:	68bb      	ldr	r3, [r7, #8]
 810aaca:	68db      	ldr	r3, [r3, #12]
 810aacc:	f000 ff22 	bl	810b914 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 810aad0:	68fb      	ldr	r3, [r7, #12]
 810aad2:	681b      	ldr	r3, [r3, #0]
 810aad4:	69da      	ldr	r2, [r3, #28]
 810aad6:	68fb      	ldr	r3, [r7, #12]
 810aad8:	681b      	ldr	r3, [r3, #0]
 810aada:	f022 020c 	bic.w	r2, r2, #12
 810aade:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 810aae0:	68fb      	ldr	r3, [r7, #12]
 810aae2:	681b      	ldr	r3, [r3, #0]
 810aae4:	69d9      	ldr	r1, [r3, #28]
 810aae6:	68bb      	ldr	r3, [r7, #8]
 810aae8:	689a      	ldr	r2, [r3, #8]
 810aaea:	68fb      	ldr	r3, [r7, #12]
 810aaec:	681b      	ldr	r3, [r3, #0]
 810aaee:	430a      	orrs	r2, r1
 810aaf0:	61da      	str	r2, [r3, #28]
 810aaf2:	e021      	b.n	810ab38 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 810aaf4:	687b      	ldr	r3, [r7, #4]
 810aaf6:	2b0c      	cmp	r3, #12
 810aaf8:	d11c      	bne.n	810ab34 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 810aafa:	68fb      	ldr	r3, [r7, #12]
 810aafc:	6818      	ldr	r0, [r3, #0]
 810aafe:	68bb      	ldr	r3, [r7, #8]
 810ab00:	6819      	ldr	r1, [r3, #0]
 810ab02:	68bb      	ldr	r3, [r7, #8]
 810ab04:	685a      	ldr	r2, [r3, #4]
 810ab06:	68bb      	ldr	r3, [r7, #8]
 810ab08:	68db      	ldr	r3, [r3, #12]
 810ab0a:	f000 ff3f 	bl	810b98c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 810ab0e:	68fb      	ldr	r3, [r7, #12]
 810ab10:	681b      	ldr	r3, [r3, #0]
 810ab12:	69da      	ldr	r2, [r3, #28]
 810ab14:	68fb      	ldr	r3, [r7, #12]
 810ab16:	681b      	ldr	r3, [r3, #0]
 810ab18:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 810ab1c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 810ab1e:	68fb      	ldr	r3, [r7, #12]
 810ab20:	681b      	ldr	r3, [r3, #0]
 810ab22:	69d9      	ldr	r1, [r3, #28]
 810ab24:	68bb      	ldr	r3, [r7, #8]
 810ab26:	689b      	ldr	r3, [r3, #8]
 810ab28:	021a      	lsls	r2, r3, #8
 810ab2a:	68fb      	ldr	r3, [r7, #12]
 810ab2c:	681b      	ldr	r3, [r3, #0]
 810ab2e:	430a      	orrs	r2, r1
 810ab30:	61da      	str	r2, [r3, #28]
 810ab32:	e001      	b.n	810ab38 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 810ab34:	2301      	movs	r3, #1
 810ab36:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 810ab38:	68fb      	ldr	r3, [r7, #12]
 810ab3a:	2200      	movs	r2, #0
 810ab3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 810ab40:	7dfb      	ldrb	r3, [r7, #23]
}
 810ab42:	4618      	mov	r0, r3
 810ab44:	3718      	adds	r7, #24
 810ab46:	46bd      	mov	sp, r7
 810ab48:	bd80      	pop	{r7, pc}
	...

0810ab4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 810ab4c:	b580      	push	{r7, lr}
 810ab4e:	b086      	sub	sp, #24
 810ab50:	af00      	add	r7, sp, #0
 810ab52:	60f8      	str	r0, [r7, #12]
 810ab54:	60b9      	str	r1, [r7, #8]
 810ab56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810ab58:	2300      	movs	r3, #0
 810ab5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 810ab5c:	68fb      	ldr	r3, [r7, #12]
 810ab5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810ab62:	2b01      	cmp	r3, #1
 810ab64:	d101      	bne.n	810ab6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 810ab66:	2302      	movs	r3, #2
 810ab68:	e0ff      	b.n	810ad6a <HAL_TIM_PWM_ConfigChannel+0x21e>
 810ab6a:	68fb      	ldr	r3, [r7, #12]
 810ab6c:	2201      	movs	r2, #1
 810ab6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 810ab72:	687b      	ldr	r3, [r7, #4]
 810ab74:	2b14      	cmp	r3, #20
 810ab76:	f200 80f0 	bhi.w	810ad5a <HAL_TIM_PWM_ConfigChannel+0x20e>
 810ab7a:	a201      	add	r2, pc, #4	; (adr r2, 810ab80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 810ab7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ab80:	0810abd5 	.word	0x0810abd5
 810ab84:	0810ad5b 	.word	0x0810ad5b
 810ab88:	0810ad5b 	.word	0x0810ad5b
 810ab8c:	0810ad5b 	.word	0x0810ad5b
 810ab90:	0810ac15 	.word	0x0810ac15
 810ab94:	0810ad5b 	.word	0x0810ad5b
 810ab98:	0810ad5b 	.word	0x0810ad5b
 810ab9c:	0810ad5b 	.word	0x0810ad5b
 810aba0:	0810ac57 	.word	0x0810ac57
 810aba4:	0810ad5b 	.word	0x0810ad5b
 810aba8:	0810ad5b 	.word	0x0810ad5b
 810abac:	0810ad5b 	.word	0x0810ad5b
 810abb0:	0810ac97 	.word	0x0810ac97
 810abb4:	0810ad5b 	.word	0x0810ad5b
 810abb8:	0810ad5b 	.word	0x0810ad5b
 810abbc:	0810ad5b 	.word	0x0810ad5b
 810abc0:	0810acd9 	.word	0x0810acd9
 810abc4:	0810ad5b 	.word	0x0810ad5b
 810abc8:	0810ad5b 	.word	0x0810ad5b
 810abcc:	0810ad5b 	.word	0x0810ad5b
 810abd0:	0810ad19 	.word	0x0810ad19
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 810abd4:	68fb      	ldr	r3, [r7, #12]
 810abd6:	681b      	ldr	r3, [r3, #0]
 810abd8:	68b9      	ldr	r1, [r7, #8]
 810abda:	4618      	mov	r0, r3
 810abdc:	f000 fab4 	bl	810b148 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 810abe0:	68fb      	ldr	r3, [r7, #12]
 810abe2:	681b      	ldr	r3, [r3, #0]
 810abe4:	699a      	ldr	r2, [r3, #24]
 810abe6:	68fb      	ldr	r3, [r7, #12]
 810abe8:	681b      	ldr	r3, [r3, #0]
 810abea:	f042 0208 	orr.w	r2, r2, #8
 810abee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 810abf0:	68fb      	ldr	r3, [r7, #12]
 810abf2:	681b      	ldr	r3, [r3, #0]
 810abf4:	699a      	ldr	r2, [r3, #24]
 810abf6:	68fb      	ldr	r3, [r7, #12]
 810abf8:	681b      	ldr	r3, [r3, #0]
 810abfa:	f022 0204 	bic.w	r2, r2, #4
 810abfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 810ac00:	68fb      	ldr	r3, [r7, #12]
 810ac02:	681b      	ldr	r3, [r3, #0]
 810ac04:	6999      	ldr	r1, [r3, #24]
 810ac06:	68bb      	ldr	r3, [r7, #8]
 810ac08:	691a      	ldr	r2, [r3, #16]
 810ac0a:	68fb      	ldr	r3, [r7, #12]
 810ac0c:	681b      	ldr	r3, [r3, #0]
 810ac0e:	430a      	orrs	r2, r1
 810ac10:	619a      	str	r2, [r3, #24]
      break;
 810ac12:	e0a5      	b.n	810ad60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 810ac14:	68fb      	ldr	r3, [r7, #12]
 810ac16:	681b      	ldr	r3, [r3, #0]
 810ac18:	68b9      	ldr	r1, [r7, #8]
 810ac1a:	4618      	mov	r0, r3
 810ac1c:	f000 fb24 	bl	810b268 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 810ac20:	68fb      	ldr	r3, [r7, #12]
 810ac22:	681b      	ldr	r3, [r3, #0]
 810ac24:	699a      	ldr	r2, [r3, #24]
 810ac26:	68fb      	ldr	r3, [r7, #12]
 810ac28:	681b      	ldr	r3, [r3, #0]
 810ac2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810ac2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 810ac30:	68fb      	ldr	r3, [r7, #12]
 810ac32:	681b      	ldr	r3, [r3, #0]
 810ac34:	699a      	ldr	r2, [r3, #24]
 810ac36:	68fb      	ldr	r3, [r7, #12]
 810ac38:	681b      	ldr	r3, [r3, #0]
 810ac3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810ac3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 810ac40:	68fb      	ldr	r3, [r7, #12]
 810ac42:	681b      	ldr	r3, [r3, #0]
 810ac44:	6999      	ldr	r1, [r3, #24]
 810ac46:	68bb      	ldr	r3, [r7, #8]
 810ac48:	691b      	ldr	r3, [r3, #16]
 810ac4a:	021a      	lsls	r2, r3, #8
 810ac4c:	68fb      	ldr	r3, [r7, #12]
 810ac4e:	681b      	ldr	r3, [r3, #0]
 810ac50:	430a      	orrs	r2, r1
 810ac52:	619a      	str	r2, [r3, #24]
      break;
 810ac54:	e084      	b.n	810ad60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 810ac56:	68fb      	ldr	r3, [r7, #12]
 810ac58:	681b      	ldr	r3, [r3, #0]
 810ac5a:	68b9      	ldr	r1, [r7, #8]
 810ac5c:	4618      	mov	r0, r3
 810ac5e:	f000 fb8d 	bl	810b37c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 810ac62:	68fb      	ldr	r3, [r7, #12]
 810ac64:	681b      	ldr	r3, [r3, #0]
 810ac66:	69da      	ldr	r2, [r3, #28]
 810ac68:	68fb      	ldr	r3, [r7, #12]
 810ac6a:	681b      	ldr	r3, [r3, #0]
 810ac6c:	f042 0208 	orr.w	r2, r2, #8
 810ac70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 810ac72:	68fb      	ldr	r3, [r7, #12]
 810ac74:	681b      	ldr	r3, [r3, #0]
 810ac76:	69da      	ldr	r2, [r3, #28]
 810ac78:	68fb      	ldr	r3, [r7, #12]
 810ac7a:	681b      	ldr	r3, [r3, #0]
 810ac7c:	f022 0204 	bic.w	r2, r2, #4
 810ac80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 810ac82:	68fb      	ldr	r3, [r7, #12]
 810ac84:	681b      	ldr	r3, [r3, #0]
 810ac86:	69d9      	ldr	r1, [r3, #28]
 810ac88:	68bb      	ldr	r3, [r7, #8]
 810ac8a:	691a      	ldr	r2, [r3, #16]
 810ac8c:	68fb      	ldr	r3, [r7, #12]
 810ac8e:	681b      	ldr	r3, [r3, #0]
 810ac90:	430a      	orrs	r2, r1
 810ac92:	61da      	str	r2, [r3, #28]
      break;
 810ac94:	e064      	b.n	810ad60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 810ac96:	68fb      	ldr	r3, [r7, #12]
 810ac98:	681b      	ldr	r3, [r3, #0]
 810ac9a:	68b9      	ldr	r1, [r7, #8]
 810ac9c:	4618      	mov	r0, r3
 810ac9e:	f000 fbf5 	bl	810b48c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 810aca2:	68fb      	ldr	r3, [r7, #12]
 810aca4:	681b      	ldr	r3, [r3, #0]
 810aca6:	69da      	ldr	r2, [r3, #28]
 810aca8:	68fb      	ldr	r3, [r7, #12]
 810acaa:	681b      	ldr	r3, [r3, #0]
 810acac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810acb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 810acb2:	68fb      	ldr	r3, [r7, #12]
 810acb4:	681b      	ldr	r3, [r3, #0]
 810acb6:	69da      	ldr	r2, [r3, #28]
 810acb8:	68fb      	ldr	r3, [r7, #12]
 810acba:	681b      	ldr	r3, [r3, #0]
 810acbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810acc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 810acc2:	68fb      	ldr	r3, [r7, #12]
 810acc4:	681b      	ldr	r3, [r3, #0]
 810acc6:	69d9      	ldr	r1, [r3, #28]
 810acc8:	68bb      	ldr	r3, [r7, #8]
 810acca:	691b      	ldr	r3, [r3, #16]
 810accc:	021a      	lsls	r2, r3, #8
 810acce:	68fb      	ldr	r3, [r7, #12]
 810acd0:	681b      	ldr	r3, [r3, #0]
 810acd2:	430a      	orrs	r2, r1
 810acd4:	61da      	str	r2, [r3, #28]
      break;
 810acd6:	e043      	b.n	810ad60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 810acd8:	68fb      	ldr	r3, [r7, #12]
 810acda:	681b      	ldr	r3, [r3, #0]
 810acdc:	68b9      	ldr	r1, [r7, #8]
 810acde:	4618      	mov	r0, r3
 810ace0:	f000 fc3e 	bl	810b560 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 810ace4:	68fb      	ldr	r3, [r7, #12]
 810ace6:	681b      	ldr	r3, [r3, #0]
 810ace8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810acea:	68fb      	ldr	r3, [r7, #12]
 810acec:	681b      	ldr	r3, [r3, #0]
 810acee:	f042 0208 	orr.w	r2, r2, #8
 810acf2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 810acf4:	68fb      	ldr	r3, [r7, #12]
 810acf6:	681b      	ldr	r3, [r3, #0]
 810acf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810acfa:	68fb      	ldr	r3, [r7, #12]
 810acfc:	681b      	ldr	r3, [r3, #0]
 810acfe:	f022 0204 	bic.w	r2, r2, #4
 810ad02:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 810ad04:	68fb      	ldr	r3, [r7, #12]
 810ad06:	681b      	ldr	r3, [r3, #0]
 810ad08:	6d59      	ldr	r1, [r3, #84]	; 0x54
 810ad0a:	68bb      	ldr	r3, [r7, #8]
 810ad0c:	691a      	ldr	r2, [r3, #16]
 810ad0e:	68fb      	ldr	r3, [r7, #12]
 810ad10:	681b      	ldr	r3, [r3, #0]
 810ad12:	430a      	orrs	r2, r1
 810ad14:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810ad16:	e023      	b.n	810ad60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 810ad18:	68fb      	ldr	r3, [r7, #12]
 810ad1a:	681b      	ldr	r3, [r3, #0]
 810ad1c:	68b9      	ldr	r1, [r7, #8]
 810ad1e:	4618      	mov	r0, r3
 810ad20:	f000 fc82 	bl	810b628 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 810ad24:	68fb      	ldr	r3, [r7, #12]
 810ad26:	681b      	ldr	r3, [r3, #0]
 810ad28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810ad2a:	68fb      	ldr	r3, [r7, #12]
 810ad2c:	681b      	ldr	r3, [r3, #0]
 810ad2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810ad32:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 810ad34:	68fb      	ldr	r3, [r7, #12]
 810ad36:	681b      	ldr	r3, [r3, #0]
 810ad38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810ad3a:	68fb      	ldr	r3, [r7, #12]
 810ad3c:	681b      	ldr	r3, [r3, #0]
 810ad3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810ad42:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 810ad44:	68fb      	ldr	r3, [r7, #12]
 810ad46:	681b      	ldr	r3, [r3, #0]
 810ad48:	6d59      	ldr	r1, [r3, #84]	; 0x54
 810ad4a:	68bb      	ldr	r3, [r7, #8]
 810ad4c:	691b      	ldr	r3, [r3, #16]
 810ad4e:	021a      	lsls	r2, r3, #8
 810ad50:	68fb      	ldr	r3, [r7, #12]
 810ad52:	681b      	ldr	r3, [r3, #0]
 810ad54:	430a      	orrs	r2, r1
 810ad56:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810ad58:	e002      	b.n	810ad60 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 810ad5a:	2301      	movs	r3, #1
 810ad5c:	75fb      	strb	r3, [r7, #23]
      break;
 810ad5e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 810ad60:	68fb      	ldr	r3, [r7, #12]
 810ad62:	2200      	movs	r2, #0
 810ad64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 810ad68:	7dfb      	ldrb	r3, [r7, #23]
}
 810ad6a:	4618      	mov	r0, r3
 810ad6c:	3718      	adds	r7, #24
 810ad6e:	46bd      	mov	sp, r7
 810ad70:	bd80      	pop	{r7, pc}
 810ad72:	bf00      	nop

0810ad74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 810ad74:	b580      	push	{r7, lr}
 810ad76:	b084      	sub	sp, #16
 810ad78:	af00      	add	r7, sp, #0
 810ad7a:	6078      	str	r0, [r7, #4]
 810ad7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810ad7e:	2300      	movs	r3, #0
 810ad80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 810ad82:	687b      	ldr	r3, [r7, #4]
 810ad84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810ad88:	2b01      	cmp	r3, #1
 810ad8a:	d101      	bne.n	810ad90 <HAL_TIM_ConfigClockSource+0x1c>
 810ad8c:	2302      	movs	r3, #2
 810ad8e:	e0de      	b.n	810af4e <HAL_TIM_ConfigClockSource+0x1da>
 810ad90:	687b      	ldr	r3, [r7, #4]
 810ad92:	2201      	movs	r2, #1
 810ad94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 810ad98:	687b      	ldr	r3, [r7, #4]
 810ad9a:	2202      	movs	r2, #2
 810ad9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 810ada0:	687b      	ldr	r3, [r7, #4]
 810ada2:	681b      	ldr	r3, [r3, #0]
 810ada4:	689b      	ldr	r3, [r3, #8]
 810ada6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 810ada8:	68bb      	ldr	r3, [r7, #8]
 810adaa:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 810adae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 810adb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810adb4:	68bb      	ldr	r3, [r7, #8]
 810adb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810adba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 810adbc:	687b      	ldr	r3, [r7, #4]
 810adbe:	681b      	ldr	r3, [r3, #0]
 810adc0:	68ba      	ldr	r2, [r7, #8]
 810adc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 810adc4:	683b      	ldr	r3, [r7, #0]
 810adc6:	681b      	ldr	r3, [r3, #0]
 810adc8:	4a63      	ldr	r2, [pc, #396]	; (810af58 <HAL_TIM_ConfigClockSource+0x1e4>)
 810adca:	4293      	cmp	r3, r2
 810adcc:	f000 80a9 	beq.w	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810add0:	4a61      	ldr	r2, [pc, #388]	; (810af58 <HAL_TIM_ConfigClockSource+0x1e4>)
 810add2:	4293      	cmp	r3, r2
 810add4:	f200 80ae 	bhi.w	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810add8:	4a60      	ldr	r2, [pc, #384]	; (810af5c <HAL_TIM_ConfigClockSource+0x1e8>)
 810adda:	4293      	cmp	r3, r2
 810addc:	f000 80a1 	beq.w	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810ade0:	4a5e      	ldr	r2, [pc, #376]	; (810af5c <HAL_TIM_ConfigClockSource+0x1e8>)
 810ade2:	4293      	cmp	r3, r2
 810ade4:	f200 80a6 	bhi.w	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ade8:	4a5d      	ldr	r2, [pc, #372]	; (810af60 <HAL_TIM_ConfigClockSource+0x1ec>)
 810adea:	4293      	cmp	r3, r2
 810adec:	f000 8099 	beq.w	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810adf0:	4a5b      	ldr	r2, [pc, #364]	; (810af60 <HAL_TIM_ConfigClockSource+0x1ec>)
 810adf2:	4293      	cmp	r3, r2
 810adf4:	f200 809e 	bhi.w	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810adf8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 810adfc:	f000 8091 	beq.w	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810ae00:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 810ae04:	f200 8096 	bhi.w	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810ae0c:	f000 8089 	beq.w	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810ae10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810ae14:	f200 808e 	bhi.w	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810ae1c:	d03e      	beq.n	810ae9c <HAL_TIM_ConfigClockSource+0x128>
 810ae1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810ae22:	f200 8087 	bhi.w	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810ae2a:	f000 8086 	beq.w	810af3a <HAL_TIM_ConfigClockSource+0x1c6>
 810ae2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810ae32:	d87f      	bhi.n	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae34:	2b70      	cmp	r3, #112	; 0x70
 810ae36:	d01a      	beq.n	810ae6e <HAL_TIM_ConfigClockSource+0xfa>
 810ae38:	2b70      	cmp	r3, #112	; 0x70
 810ae3a:	d87b      	bhi.n	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae3c:	2b60      	cmp	r3, #96	; 0x60
 810ae3e:	d050      	beq.n	810aee2 <HAL_TIM_ConfigClockSource+0x16e>
 810ae40:	2b60      	cmp	r3, #96	; 0x60
 810ae42:	d877      	bhi.n	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae44:	2b50      	cmp	r3, #80	; 0x50
 810ae46:	d03c      	beq.n	810aec2 <HAL_TIM_ConfigClockSource+0x14e>
 810ae48:	2b50      	cmp	r3, #80	; 0x50
 810ae4a:	d873      	bhi.n	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae4c:	2b40      	cmp	r3, #64	; 0x40
 810ae4e:	d058      	beq.n	810af02 <HAL_TIM_ConfigClockSource+0x18e>
 810ae50:	2b40      	cmp	r3, #64	; 0x40
 810ae52:	d86f      	bhi.n	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae54:	2b30      	cmp	r3, #48	; 0x30
 810ae56:	d064      	beq.n	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810ae58:	2b30      	cmp	r3, #48	; 0x30
 810ae5a:	d86b      	bhi.n	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae5c:	2b20      	cmp	r3, #32
 810ae5e:	d060      	beq.n	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810ae60:	2b20      	cmp	r3, #32
 810ae62:	d867      	bhi.n	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
 810ae64:	2b00      	cmp	r3, #0
 810ae66:	d05c      	beq.n	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810ae68:	2b10      	cmp	r3, #16
 810ae6a:	d05a      	beq.n	810af22 <HAL_TIM_ConfigClockSource+0x1ae>
 810ae6c:	e062      	b.n	810af34 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 810ae6e:	687b      	ldr	r3, [r7, #4]
 810ae70:	6818      	ldr	r0, [r3, #0]
 810ae72:	683b      	ldr	r3, [r7, #0]
 810ae74:	6899      	ldr	r1, [r3, #8]
 810ae76:	683b      	ldr	r3, [r7, #0]
 810ae78:	685a      	ldr	r2, [r3, #4]
 810ae7a:	683b      	ldr	r3, [r7, #0]
 810ae7c:	68db      	ldr	r3, [r3, #12]
 810ae7e:	f000 fddf 	bl	810ba40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 810ae82:	687b      	ldr	r3, [r7, #4]
 810ae84:	681b      	ldr	r3, [r3, #0]
 810ae86:	689b      	ldr	r3, [r3, #8]
 810ae88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 810ae8a:	68bb      	ldr	r3, [r7, #8]
 810ae8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 810ae90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 810ae92:	687b      	ldr	r3, [r7, #4]
 810ae94:	681b      	ldr	r3, [r3, #0]
 810ae96:	68ba      	ldr	r2, [r7, #8]
 810ae98:	609a      	str	r2, [r3, #8]
      break;
 810ae9a:	e04f      	b.n	810af3c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 810ae9c:	687b      	ldr	r3, [r7, #4]
 810ae9e:	6818      	ldr	r0, [r3, #0]
 810aea0:	683b      	ldr	r3, [r7, #0]
 810aea2:	6899      	ldr	r1, [r3, #8]
 810aea4:	683b      	ldr	r3, [r7, #0]
 810aea6:	685a      	ldr	r2, [r3, #4]
 810aea8:	683b      	ldr	r3, [r7, #0]
 810aeaa:	68db      	ldr	r3, [r3, #12]
 810aeac:	f000 fdc8 	bl	810ba40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 810aeb0:	687b      	ldr	r3, [r7, #4]
 810aeb2:	681b      	ldr	r3, [r3, #0]
 810aeb4:	689a      	ldr	r2, [r3, #8]
 810aeb6:	687b      	ldr	r3, [r7, #4]
 810aeb8:	681b      	ldr	r3, [r3, #0]
 810aeba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 810aebe:	609a      	str	r2, [r3, #8]
      break;
 810aec0:	e03c      	b.n	810af3c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810aec2:	687b      	ldr	r3, [r7, #4]
 810aec4:	6818      	ldr	r0, [r3, #0]
 810aec6:	683b      	ldr	r3, [r7, #0]
 810aec8:	6859      	ldr	r1, [r3, #4]
 810aeca:	683b      	ldr	r3, [r7, #0]
 810aecc:	68db      	ldr	r3, [r3, #12]
 810aece:	461a      	mov	r2, r3
 810aed0:	f000 fc84 	bl	810b7dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 810aed4:	687b      	ldr	r3, [r7, #4]
 810aed6:	681b      	ldr	r3, [r3, #0]
 810aed8:	2150      	movs	r1, #80	; 0x50
 810aeda:	4618      	mov	r0, r3
 810aedc:	f000 fd93 	bl	810ba06 <TIM_ITRx_SetConfig>
      break;
 810aee0:	e02c      	b.n	810af3c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 810aee2:	687b      	ldr	r3, [r7, #4]
 810aee4:	6818      	ldr	r0, [r3, #0]
 810aee6:	683b      	ldr	r3, [r7, #0]
 810aee8:	6859      	ldr	r1, [r3, #4]
 810aeea:	683b      	ldr	r3, [r7, #0]
 810aeec:	68db      	ldr	r3, [r3, #12]
 810aeee:	461a      	mov	r2, r3
 810aef0:	f000 fce0 	bl	810b8b4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 810aef4:	687b      	ldr	r3, [r7, #4]
 810aef6:	681b      	ldr	r3, [r3, #0]
 810aef8:	2160      	movs	r1, #96	; 0x60
 810aefa:	4618      	mov	r0, r3
 810aefc:	f000 fd83 	bl	810ba06 <TIM_ITRx_SetConfig>
      break;
 810af00:	e01c      	b.n	810af3c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810af02:	687b      	ldr	r3, [r7, #4]
 810af04:	6818      	ldr	r0, [r3, #0]
 810af06:	683b      	ldr	r3, [r7, #0]
 810af08:	6859      	ldr	r1, [r3, #4]
 810af0a:	683b      	ldr	r3, [r7, #0]
 810af0c:	68db      	ldr	r3, [r3, #12]
 810af0e:	461a      	mov	r2, r3
 810af10:	f000 fc64 	bl	810b7dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 810af14:	687b      	ldr	r3, [r7, #4]
 810af16:	681b      	ldr	r3, [r3, #0]
 810af18:	2140      	movs	r1, #64	; 0x40
 810af1a:	4618      	mov	r0, r3
 810af1c:	f000 fd73 	bl	810ba06 <TIM_ITRx_SetConfig>
      break;
 810af20:	e00c      	b.n	810af3c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 810af22:	687b      	ldr	r3, [r7, #4]
 810af24:	681a      	ldr	r2, [r3, #0]
 810af26:	683b      	ldr	r3, [r7, #0]
 810af28:	681b      	ldr	r3, [r3, #0]
 810af2a:	4619      	mov	r1, r3
 810af2c:	4610      	mov	r0, r2
 810af2e:	f000 fd6a 	bl	810ba06 <TIM_ITRx_SetConfig>
      break;
 810af32:	e003      	b.n	810af3c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 810af34:	2301      	movs	r3, #1
 810af36:	73fb      	strb	r3, [r7, #15]
      break;
 810af38:	e000      	b.n	810af3c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 810af3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 810af3c:	687b      	ldr	r3, [r7, #4]
 810af3e:	2201      	movs	r2, #1
 810af40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810af44:	687b      	ldr	r3, [r7, #4]
 810af46:	2200      	movs	r2, #0
 810af48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 810af4c:	7bfb      	ldrb	r3, [r7, #15]
}
 810af4e:	4618      	mov	r0, r3
 810af50:	3710      	adds	r7, #16
 810af52:	46bd      	mov	sp, r7
 810af54:	bd80      	pop	{r7, pc}
 810af56:	bf00      	nop
 810af58:	00100040 	.word	0x00100040
 810af5c:	00100030 	.word	0x00100030
 810af60:	00100020 	.word	0x00100020

0810af64 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 810af64:	b480      	push	{r7}
 810af66:	b085      	sub	sp, #20
 810af68:	af00      	add	r7, sp, #0
 810af6a:	6078      	str	r0, [r7, #4]
 810af6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 810af6e:	2300      	movs	r3, #0
 810af70:	60fb      	str	r3, [r7, #12]
 810af72:	683b      	ldr	r3, [r7, #0]
 810af74:	2b0c      	cmp	r3, #12
 810af76:	d831      	bhi.n	810afdc <HAL_TIM_ReadCapturedValue+0x78>
 810af78:	a201      	add	r2, pc, #4	; (adr r2, 810af80 <HAL_TIM_ReadCapturedValue+0x1c>)
 810af7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810af7e:	bf00      	nop
 810af80:	0810afb5 	.word	0x0810afb5
 810af84:	0810afdd 	.word	0x0810afdd
 810af88:	0810afdd 	.word	0x0810afdd
 810af8c:	0810afdd 	.word	0x0810afdd
 810af90:	0810afbf 	.word	0x0810afbf
 810af94:	0810afdd 	.word	0x0810afdd
 810af98:	0810afdd 	.word	0x0810afdd
 810af9c:	0810afdd 	.word	0x0810afdd
 810afa0:	0810afc9 	.word	0x0810afc9
 810afa4:	0810afdd 	.word	0x0810afdd
 810afa8:	0810afdd 	.word	0x0810afdd
 810afac:	0810afdd 	.word	0x0810afdd
 810afb0:	0810afd3 	.word	0x0810afd3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 810afb4:	687b      	ldr	r3, [r7, #4]
 810afb6:	681b      	ldr	r3, [r3, #0]
 810afb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810afba:	60fb      	str	r3, [r7, #12]

      break;
 810afbc:	e00f      	b.n	810afde <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 810afbe:	687b      	ldr	r3, [r7, #4]
 810afc0:	681b      	ldr	r3, [r3, #0]
 810afc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810afc4:	60fb      	str	r3, [r7, #12]

      break;
 810afc6:	e00a      	b.n	810afde <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 810afc8:	687b      	ldr	r3, [r7, #4]
 810afca:	681b      	ldr	r3, [r3, #0]
 810afcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810afce:	60fb      	str	r3, [r7, #12]

      break;
 810afd0:	e005      	b.n	810afde <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 810afd2:	687b      	ldr	r3, [r7, #4]
 810afd4:	681b      	ldr	r3, [r3, #0]
 810afd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810afd8:	60fb      	str	r3, [r7, #12]

      break;
 810afda:	e000      	b.n	810afde <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 810afdc:	bf00      	nop
  }

  return tmpreg;
 810afde:	68fb      	ldr	r3, [r7, #12]
}
 810afe0:	4618      	mov	r0, r3
 810afe2:	3714      	adds	r7, #20
 810afe4:	46bd      	mov	sp, r7
 810afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810afea:	4770      	bx	lr

0810afec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 810afec:	b480      	push	{r7}
 810afee:	b083      	sub	sp, #12
 810aff0:	af00      	add	r7, sp, #0
 810aff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 810aff4:	bf00      	nop
 810aff6:	370c      	adds	r7, #12
 810aff8:	46bd      	mov	sp, r7
 810affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810affe:	4770      	bx	lr

0810b000 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 810b000:	b480      	push	{r7}
 810b002:	b083      	sub	sp, #12
 810b004:	af00      	add	r7, sp, #0
 810b006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 810b008:	bf00      	nop
 810b00a:	370c      	adds	r7, #12
 810b00c:	46bd      	mov	sp, r7
 810b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b012:	4770      	bx	lr

0810b014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 810b014:	b480      	push	{r7}
 810b016:	b085      	sub	sp, #20
 810b018:	af00      	add	r7, sp, #0
 810b01a:	6078      	str	r0, [r7, #4]
 810b01c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 810b01e:	687b      	ldr	r3, [r7, #4]
 810b020:	681b      	ldr	r3, [r3, #0]
 810b022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 810b024:	687b      	ldr	r3, [r7, #4]
 810b026:	4a40      	ldr	r2, [pc, #256]	; (810b128 <TIM_Base_SetConfig+0x114>)
 810b028:	4293      	cmp	r3, r2
 810b02a:	d013      	beq.n	810b054 <TIM_Base_SetConfig+0x40>
 810b02c:	687b      	ldr	r3, [r7, #4]
 810b02e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810b032:	d00f      	beq.n	810b054 <TIM_Base_SetConfig+0x40>
 810b034:	687b      	ldr	r3, [r7, #4]
 810b036:	4a3d      	ldr	r2, [pc, #244]	; (810b12c <TIM_Base_SetConfig+0x118>)
 810b038:	4293      	cmp	r3, r2
 810b03a:	d00b      	beq.n	810b054 <TIM_Base_SetConfig+0x40>
 810b03c:	687b      	ldr	r3, [r7, #4]
 810b03e:	4a3c      	ldr	r2, [pc, #240]	; (810b130 <TIM_Base_SetConfig+0x11c>)
 810b040:	4293      	cmp	r3, r2
 810b042:	d007      	beq.n	810b054 <TIM_Base_SetConfig+0x40>
 810b044:	687b      	ldr	r3, [r7, #4]
 810b046:	4a3b      	ldr	r2, [pc, #236]	; (810b134 <TIM_Base_SetConfig+0x120>)
 810b048:	4293      	cmp	r3, r2
 810b04a:	d003      	beq.n	810b054 <TIM_Base_SetConfig+0x40>
 810b04c:	687b      	ldr	r3, [r7, #4]
 810b04e:	4a3a      	ldr	r2, [pc, #232]	; (810b138 <TIM_Base_SetConfig+0x124>)
 810b050:	4293      	cmp	r3, r2
 810b052:	d108      	bne.n	810b066 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 810b054:	68fb      	ldr	r3, [r7, #12]
 810b056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810b05a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 810b05c:	683b      	ldr	r3, [r7, #0]
 810b05e:	685b      	ldr	r3, [r3, #4]
 810b060:	68fa      	ldr	r2, [r7, #12]
 810b062:	4313      	orrs	r3, r2
 810b064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 810b066:	687b      	ldr	r3, [r7, #4]
 810b068:	4a2f      	ldr	r2, [pc, #188]	; (810b128 <TIM_Base_SetConfig+0x114>)
 810b06a:	4293      	cmp	r3, r2
 810b06c:	d01f      	beq.n	810b0ae <TIM_Base_SetConfig+0x9a>
 810b06e:	687b      	ldr	r3, [r7, #4]
 810b070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810b074:	d01b      	beq.n	810b0ae <TIM_Base_SetConfig+0x9a>
 810b076:	687b      	ldr	r3, [r7, #4]
 810b078:	4a2c      	ldr	r2, [pc, #176]	; (810b12c <TIM_Base_SetConfig+0x118>)
 810b07a:	4293      	cmp	r3, r2
 810b07c:	d017      	beq.n	810b0ae <TIM_Base_SetConfig+0x9a>
 810b07e:	687b      	ldr	r3, [r7, #4]
 810b080:	4a2b      	ldr	r2, [pc, #172]	; (810b130 <TIM_Base_SetConfig+0x11c>)
 810b082:	4293      	cmp	r3, r2
 810b084:	d013      	beq.n	810b0ae <TIM_Base_SetConfig+0x9a>
 810b086:	687b      	ldr	r3, [r7, #4]
 810b088:	4a2a      	ldr	r2, [pc, #168]	; (810b134 <TIM_Base_SetConfig+0x120>)
 810b08a:	4293      	cmp	r3, r2
 810b08c:	d00f      	beq.n	810b0ae <TIM_Base_SetConfig+0x9a>
 810b08e:	687b      	ldr	r3, [r7, #4]
 810b090:	4a29      	ldr	r2, [pc, #164]	; (810b138 <TIM_Base_SetConfig+0x124>)
 810b092:	4293      	cmp	r3, r2
 810b094:	d00b      	beq.n	810b0ae <TIM_Base_SetConfig+0x9a>
 810b096:	687b      	ldr	r3, [r7, #4]
 810b098:	4a28      	ldr	r2, [pc, #160]	; (810b13c <TIM_Base_SetConfig+0x128>)
 810b09a:	4293      	cmp	r3, r2
 810b09c:	d007      	beq.n	810b0ae <TIM_Base_SetConfig+0x9a>
 810b09e:	687b      	ldr	r3, [r7, #4]
 810b0a0:	4a27      	ldr	r2, [pc, #156]	; (810b140 <TIM_Base_SetConfig+0x12c>)
 810b0a2:	4293      	cmp	r3, r2
 810b0a4:	d003      	beq.n	810b0ae <TIM_Base_SetConfig+0x9a>
 810b0a6:	687b      	ldr	r3, [r7, #4]
 810b0a8:	4a26      	ldr	r2, [pc, #152]	; (810b144 <TIM_Base_SetConfig+0x130>)
 810b0aa:	4293      	cmp	r3, r2
 810b0ac:	d108      	bne.n	810b0c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810b0ae:	68fb      	ldr	r3, [r7, #12]
 810b0b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810b0b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810b0b6:	683b      	ldr	r3, [r7, #0]
 810b0b8:	68db      	ldr	r3, [r3, #12]
 810b0ba:	68fa      	ldr	r2, [r7, #12]
 810b0bc:	4313      	orrs	r3, r2
 810b0be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 810b0c0:	68fb      	ldr	r3, [r7, #12]
 810b0c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 810b0c6:	683b      	ldr	r3, [r7, #0]
 810b0c8:	695b      	ldr	r3, [r3, #20]
 810b0ca:	4313      	orrs	r3, r2
 810b0cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 810b0ce:	687b      	ldr	r3, [r7, #4]
 810b0d0:	68fa      	ldr	r2, [r7, #12]
 810b0d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810b0d4:	683b      	ldr	r3, [r7, #0]
 810b0d6:	689a      	ldr	r2, [r3, #8]
 810b0d8:	687b      	ldr	r3, [r7, #4]
 810b0da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 810b0dc:	683b      	ldr	r3, [r7, #0]
 810b0de:	681a      	ldr	r2, [r3, #0]
 810b0e0:	687b      	ldr	r3, [r7, #4]
 810b0e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810b0e4:	687b      	ldr	r3, [r7, #4]
 810b0e6:	4a10      	ldr	r2, [pc, #64]	; (810b128 <TIM_Base_SetConfig+0x114>)
 810b0e8:	4293      	cmp	r3, r2
 810b0ea:	d00f      	beq.n	810b10c <TIM_Base_SetConfig+0xf8>
 810b0ec:	687b      	ldr	r3, [r7, #4]
 810b0ee:	4a12      	ldr	r2, [pc, #72]	; (810b138 <TIM_Base_SetConfig+0x124>)
 810b0f0:	4293      	cmp	r3, r2
 810b0f2:	d00b      	beq.n	810b10c <TIM_Base_SetConfig+0xf8>
 810b0f4:	687b      	ldr	r3, [r7, #4]
 810b0f6:	4a11      	ldr	r2, [pc, #68]	; (810b13c <TIM_Base_SetConfig+0x128>)
 810b0f8:	4293      	cmp	r3, r2
 810b0fa:	d007      	beq.n	810b10c <TIM_Base_SetConfig+0xf8>
 810b0fc:	687b      	ldr	r3, [r7, #4]
 810b0fe:	4a10      	ldr	r2, [pc, #64]	; (810b140 <TIM_Base_SetConfig+0x12c>)
 810b100:	4293      	cmp	r3, r2
 810b102:	d003      	beq.n	810b10c <TIM_Base_SetConfig+0xf8>
 810b104:	687b      	ldr	r3, [r7, #4]
 810b106:	4a0f      	ldr	r2, [pc, #60]	; (810b144 <TIM_Base_SetConfig+0x130>)
 810b108:	4293      	cmp	r3, r2
 810b10a:	d103      	bne.n	810b114 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 810b10c:	683b      	ldr	r3, [r7, #0]
 810b10e:	691a      	ldr	r2, [r3, #16]
 810b110:	687b      	ldr	r3, [r7, #4]
 810b112:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 810b114:	687b      	ldr	r3, [r7, #4]
 810b116:	2201      	movs	r2, #1
 810b118:	615a      	str	r2, [r3, #20]
}
 810b11a:	bf00      	nop
 810b11c:	3714      	adds	r7, #20
 810b11e:	46bd      	mov	sp, r7
 810b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b124:	4770      	bx	lr
 810b126:	bf00      	nop
 810b128:	40010000 	.word	0x40010000
 810b12c:	40000400 	.word	0x40000400
 810b130:	40000800 	.word	0x40000800
 810b134:	40000c00 	.word	0x40000c00
 810b138:	40010400 	.word	0x40010400
 810b13c:	40014000 	.word	0x40014000
 810b140:	40014400 	.word	0x40014400
 810b144:	40014800 	.word	0x40014800

0810b148 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 810b148:	b480      	push	{r7}
 810b14a:	b087      	sub	sp, #28
 810b14c:	af00      	add	r7, sp, #0
 810b14e:	6078      	str	r0, [r7, #4]
 810b150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810b152:	687b      	ldr	r3, [r7, #4]
 810b154:	6a1b      	ldr	r3, [r3, #32]
 810b156:	f023 0201 	bic.w	r2, r3, #1
 810b15a:	687b      	ldr	r3, [r7, #4]
 810b15c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810b15e:	687b      	ldr	r3, [r7, #4]
 810b160:	6a1b      	ldr	r3, [r3, #32]
 810b162:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810b164:	687b      	ldr	r3, [r7, #4]
 810b166:	685b      	ldr	r3, [r3, #4]
 810b168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 810b16a:	687b      	ldr	r3, [r7, #4]
 810b16c:	699b      	ldr	r3, [r3, #24]
 810b16e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 810b170:	68fb      	ldr	r3, [r7, #12]
 810b172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810b176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810b17a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 810b17c:	68fb      	ldr	r3, [r7, #12]
 810b17e:	f023 0303 	bic.w	r3, r3, #3
 810b182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810b184:	683b      	ldr	r3, [r7, #0]
 810b186:	681b      	ldr	r3, [r3, #0]
 810b188:	68fa      	ldr	r2, [r7, #12]
 810b18a:	4313      	orrs	r3, r2
 810b18c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 810b18e:	697b      	ldr	r3, [r7, #20]
 810b190:	f023 0302 	bic.w	r3, r3, #2
 810b194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 810b196:	683b      	ldr	r3, [r7, #0]
 810b198:	689b      	ldr	r3, [r3, #8]
 810b19a:	697a      	ldr	r2, [r7, #20]
 810b19c:	4313      	orrs	r3, r2
 810b19e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 810b1a0:	687b      	ldr	r3, [r7, #4]
 810b1a2:	4a2c      	ldr	r2, [pc, #176]	; (810b254 <TIM_OC1_SetConfig+0x10c>)
 810b1a4:	4293      	cmp	r3, r2
 810b1a6:	d00f      	beq.n	810b1c8 <TIM_OC1_SetConfig+0x80>
 810b1a8:	687b      	ldr	r3, [r7, #4]
 810b1aa:	4a2b      	ldr	r2, [pc, #172]	; (810b258 <TIM_OC1_SetConfig+0x110>)
 810b1ac:	4293      	cmp	r3, r2
 810b1ae:	d00b      	beq.n	810b1c8 <TIM_OC1_SetConfig+0x80>
 810b1b0:	687b      	ldr	r3, [r7, #4]
 810b1b2:	4a2a      	ldr	r2, [pc, #168]	; (810b25c <TIM_OC1_SetConfig+0x114>)
 810b1b4:	4293      	cmp	r3, r2
 810b1b6:	d007      	beq.n	810b1c8 <TIM_OC1_SetConfig+0x80>
 810b1b8:	687b      	ldr	r3, [r7, #4]
 810b1ba:	4a29      	ldr	r2, [pc, #164]	; (810b260 <TIM_OC1_SetConfig+0x118>)
 810b1bc:	4293      	cmp	r3, r2
 810b1be:	d003      	beq.n	810b1c8 <TIM_OC1_SetConfig+0x80>
 810b1c0:	687b      	ldr	r3, [r7, #4]
 810b1c2:	4a28      	ldr	r2, [pc, #160]	; (810b264 <TIM_OC1_SetConfig+0x11c>)
 810b1c4:	4293      	cmp	r3, r2
 810b1c6:	d10c      	bne.n	810b1e2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 810b1c8:	697b      	ldr	r3, [r7, #20]
 810b1ca:	f023 0308 	bic.w	r3, r3, #8
 810b1ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 810b1d0:	683b      	ldr	r3, [r7, #0]
 810b1d2:	68db      	ldr	r3, [r3, #12]
 810b1d4:	697a      	ldr	r2, [r7, #20]
 810b1d6:	4313      	orrs	r3, r2
 810b1d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 810b1da:	697b      	ldr	r3, [r7, #20]
 810b1dc:	f023 0304 	bic.w	r3, r3, #4
 810b1e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810b1e2:	687b      	ldr	r3, [r7, #4]
 810b1e4:	4a1b      	ldr	r2, [pc, #108]	; (810b254 <TIM_OC1_SetConfig+0x10c>)
 810b1e6:	4293      	cmp	r3, r2
 810b1e8:	d00f      	beq.n	810b20a <TIM_OC1_SetConfig+0xc2>
 810b1ea:	687b      	ldr	r3, [r7, #4]
 810b1ec:	4a1a      	ldr	r2, [pc, #104]	; (810b258 <TIM_OC1_SetConfig+0x110>)
 810b1ee:	4293      	cmp	r3, r2
 810b1f0:	d00b      	beq.n	810b20a <TIM_OC1_SetConfig+0xc2>
 810b1f2:	687b      	ldr	r3, [r7, #4]
 810b1f4:	4a19      	ldr	r2, [pc, #100]	; (810b25c <TIM_OC1_SetConfig+0x114>)
 810b1f6:	4293      	cmp	r3, r2
 810b1f8:	d007      	beq.n	810b20a <TIM_OC1_SetConfig+0xc2>
 810b1fa:	687b      	ldr	r3, [r7, #4]
 810b1fc:	4a18      	ldr	r2, [pc, #96]	; (810b260 <TIM_OC1_SetConfig+0x118>)
 810b1fe:	4293      	cmp	r3, r2
 810b200:	d003      	beq.n	810b20a <TIM_OC1_SetConfig+0xc2>
 810b202:	687b      	ldr	r3, [r7, #4]
 810b204:	4a17      	ldr	r2, [pc, #92]	; (810b264 <TIM_OC1_SetConfig+0x11c>)
 810b206:	4293      	cmp	r3, r2
 810b208:	d111      	bne.n	810b22e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 810b20a:	693b      	ldr	r3, [r7, #16]
 810b20c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810b210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 810b212:	693b      	ldr	r3, [r7, #16]
 810b214:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 810b218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 810b21a:	683b      	ldr	r3, [r7, #0]
 810b21c:	695b      	ldr	r3, [r3, #20]
 810b21e:	693a      	ldr	r2, [r7, #16]
 810b220:	4313      	orrs	r3, r2
 810b222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 810b224:	683b      	ldr	r3, [r7, #0]
 810b226:	699b      	ldr	r3, [r3, #24]
 810b228:	693a      	ldr	r2, [r7, #16]
 810b22a:	4313      	orrs	r3, r2
 810b22c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810b22e:	687b      	ldr	r3, [r7, #4]
 810b230:	693a      	ldr	r2, [r7, #16]
 810b232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810b234:	687b      	ldr	r3, [r7, #4]
 810b236:	68fa      	ldr	r2, [r7, #12]
 810b238:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 810b23a:	683b      	ldr	r3, [r7, #0]
 810b23c:	685a      	ldr	r2, [r3, #4]
 810b23e:	687b      	ldr	r3, [r7, #4]
 810b240:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810b242:	687b      	ldr	r3, [r7, #4]
 810b244:	697a      	ldr	r2, [r7, #20]
 810b246:	621a      	str	r2, [r3, #32]
}
 810b248:	bf00      	nop
 810b24a:	371c      	adds	r7, #28
 810b24c:	46bd      	mov	sp, r7
 810b24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b252:	4770      	bx	lr
 810b254:	40010000 	.word	0x40010000
 810b258:	40010400 	.word	0x40010400
 810b25c:	40014000 	.word	0x40014000
 810b260:	40014400 	.word	0x40014400
 810b264:	40014800 	.word	0x40014800

0810b268 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 810b268:	b480      	push	{r7}
 810b26a:	b087      	sub	sp, #28
 810b26c:	af00      	add	r7, sp, #0
 810b26e:	6078      	str	r0, [r7, #4]
 810b270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810b272:	687b      	ldr	r3, [r7, #4]
 810b274:	6a1b      	ldr	r3, [r3, #32]
 810b276:	f023 0210 	bic.w	r2, r3, #16
 810b27a:	687b      	ldr	r3, [r7, #4]
 810b27c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810b27e:	687b      	ldr	r3, [r7, #4]
 810b280:	6a1b      	ldr	r3, [r3, #32]
 810b282:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810b284:	687b      	ldr	r3, [r7, #4]
 810b286:	685b      	ldr	r3, [r3, #4]
 810b288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 810b28a:	687b      	ldr	r3, [r7, #4]
 810b28c:	699b      	ldr	r3, [r3, #24]
 810b28e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 810b290:	68fb      	ldr	r3, [r7, #12]
 810b292:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810b296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 810b29a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 810b29c:	68fb      	ldr	r3, [r7, #12]
 810b29e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810b2a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810b2a4:	683b      	ldr	r3, [r7, #0]
 810b2a6:	681b      	ldr	r3, [r3, #0]
 810b2a8:	021b      	lsls	r3, r3, #8
 810b2aa:	68fa      	ldr	r2, [r7, #12]
 810b2ac:	4313      	orrs	r3, r2
 810b2ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 810b2b0:	697b      	ldr	r3, [r7, #20]
 810b2b2:	f023 0320 	bic.w	r3, r3, #32
 810b2b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 810b2b8:	683b      	ldr	r3, [r7, #0]
 810b2ba:	689b      	ldr	r3, [r3, #8]
 810b2bc:	011b      	lsls	r3, r3, #4
 810b2be:	697a      	ldr	r2, [r7, #20]
 810b2c0:	4313      	orrs	r3, r2
 810b2c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 810b2c4:	687b      	ldr	r3, [r7, #4]
 810b2c6:	4a28      	ldr	r2, [pc, #160]	; (810b368 <TIM_OC2_SetConfig+0x100>)
 810b2c8:	4293      	cmp	r3, r2
 810b2ca:	d003      	beq.n	810b2d4 <TIM_OC2_SetConfig+0x6c>
 810b2cc:	687b      	ldr	r3, [r7, #4]
 810b2ce:	4a27      	ldr	r2, [pc, #156]	; (810b36c <TIM_OC2_SetConfig+0x104>)
 810b2d0:	4293      	cmp	r3, r2
 810b2d2:	d10d      	bne.n	810b2f0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 810b2d4:	697b      	ldr	r3, [r7, #20]
 810b2d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810b2da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 810b2dc:	683b      	ldr	r3, [r7, #0]
 810b2de:	68db      	ldr	r3, [r3, #12]
 810b2e0:	011b      	lsls	r3, r3, #4
 810b2e2:	697a      	ldr	r2, [r7, #20]
 810b2e4:	4313      	orrs	r3, r2
 810b2e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 810b2e8:	697b      	ldr	r3, [r7, #20]
 810b2ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 810b2ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810b2f0:	687b      	ldr	r3, [r7, #4]
 810b2f2:	4a1d      	ldr	r2, [pc, #116]	; (810b368 <TIM_OC2_SetConfig+0x100>)
 810b2f4:	4293      	cmp	r3, r2
 810b2f6:	d00f      	beq.n	810b318 <TIM_OC2_SetConfig+0xb0>
 810b2f8:	687b      	ldr	r3, [r7, #4]
 810b2fa:	4a1c      	ldr	r2, [pc, #112]	; (810b36c <TIM_OC2_SetConfig+0x104>)
 810b2fc:	4293      	cmp	r3, r2
 810b2fe:	d00b      	beq.n	810b318 <TIM_OC2_SetConfig+0xb0>
 810b300:	687b      	ldr	r3, [r7, #4]
 810b302:	4a1b      	ldr	r2, [pc, #108]	; (810b370 <TIM_OC2_SetConfig+0x108>)
 810b304:	4293      	cmp	r3, r2
 810b306:	d007      	beq.n	810b318 <TIM_OC2_SetConfig+0xb0>
 810b308:	687b      	ldr	r3, [r7, #4]
 810b30a:	4a1a      	ldr	r2, [pc, #104]	; (810b374 <TIM_OC2_SetConfig+0x10c>)
 810b30c:	4293      	cmp	r3, r2
 810b30e:	d003      	beq.n	810b318 <TIM_OC2_SetConfig+0xb0>
 810b310:	687b      	ldr	r3, [r7, #4]
 810b312:	4a19      	ldr	r2, [pc, #100]	; (810b378 <TIM_OC2_SetConfig+0x110>)
 810b314:	4293      	cmp	r3, r2
 810b316:	d113      	bne.n	810b340 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 810b318:	693b      	ldr	r3, [r7, #16]
 810b31a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 810b31e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 810b320:	693b      	ldr	r3, [r7, #16]
 810b322:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 810b326:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 810b328:	683b      	ldr	r3, [r7, #0]
 810b32a:	695b      	ldr	r3, [r3, #20]
 810b32c:	009b      	lsls	r3, r3, #2
 810b32e:	693a      	ldr	r2, [r7, #16]
 810b330:	4313      	orrs	r3, r2
 810b332:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 810b334:	683b      	ldr	r3, [r7, #0]
 810b336:	699b      	ldr	r3, [r3, #24]
 810b338:	009b      	lsls	r3, r3, #2
 810b33a:	693a      	ldr	r2, [r7, #16]
 810b33c:	4313      	orrs	r3, r2
 810b33e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810b340:	687b      	ldr	r3, [r7, #4]
 810b342:	693a      	ldr	r2, [r7, #16]
 810b344:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810b346:	687b      	ldr	r3, [r7, #4]
 810b348:	68fa      	ldr	r2, [r7, #12]
 810b34a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 810b34c:	683b      	ldr	r3, [r7, #0]
 810b34e:	685a      	ldr	r2, [r3, #4]
 810b350:	687b      	ldr	r3, [r7, #4]
 810b352:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810b354:	687b      	ldr	r3, [r7, #4]
 810b356:	697a      	ldr	r2, [r7, #20]
 810b358:	621a      	str	r2, [r3, #32]
}
 810b35a:	bf00      	nop
 810b35c:	371c      	adds	r7, #28
 810b35e:	46bd      	mov	sp, r7
 810b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b364:	4770      	bx	lr
 810b366:	bf00      	nop
 810b368:	40010000 	.word	0x40010000
 810b36c:	40010400 	.word	0x40010400
 810b370:	40014000 	.word	0x40014000
 810b374:	40014400 	.word	0x40014400
 810b378:	40014800 	.word	0x40014800

0810b37c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 810b37c:	b480      	push	{r7}
 810b37e:	b087      	sub	sp, #28
 810b380:	af00      	add	r7, sp, #0
 810b382:	6078      	str	r0, [r7, #4]
 810b384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810b386:	687b      	ldr	r3, [r7, #4]
 810b388:	6a1b      	ldr	r3, [r3, #32]
 810b38a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 810b38e:	687b      	ldr	r3, [r7, #4]
 810b390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810b392:	687b      	ldr	r3, [r7, #4]
 810b394:	6a1b      	ldr	r3, [r3, #32]
 810b396:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810b398:	687b      	ldr	r3, [r7, #4]
 810b39a:	685b      	ldr	r3, [r3, #4]
 810b39c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810b39e:	687b      	ldr	r3, [r7, #4]
 810b3a0:	69db      	ldr	r3, [r3, #28]
 810b3a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 810b3a4:	68fb      	ldr	r3, [r7, #12]
 810b3a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810b3aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810b3ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 810b3b0:	68fb      	ldr	r3, [r7, #12]
 810b3b2:	f023 0303 	bic.w	r3, r3, #3
 810b3b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810b3b8:	683b      	ldr	r3, [r7, #0]
 810b3ba:	681b      	ldr	r3, [r3, #0]
 810b3bc:	68fa      	ldr	r2, [r7, #12]
 810b3be:	4313      	orrs	r3, r2
 810b3c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 810b3c2:	697b      	ldr	r3, [r7, #20]
 810b3c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 810b3c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 810b3ca:	683b      	ldr	r3, [r7, #0]
 810b3cc:	689b      	ldr	r3, [r3, #8]
 810b3ce:	021b      	lsls	r3, r3, #8
 810b3d0:	697a      	ldr	r2, [r7, #20]
 810b3d2:	4313      	orrs	r3, r2
 810b3d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 810b3d6:	687b      	ldr	r3, [r7, #4]
 810b3d8:	4a27      	ldr	r2, [pc, #156]	; (810b478 <TIM_OC3_SetConfig+0xfc>)
 810b3da:	4293      	cmp	r3, r2
 810b3dc:	d003      	beq.n	810b3e6 <TIM_OC3_SetConfig+0x6a>
 810b3de:	687b      	ldr	r3, [r7, #4]
 810b3e0:	4a26      	ldr	r2, [pc, #152]	; (810b47c <TIM_OC3_SetConfig+0x100>)
 810b3e2:	4293      	cmp	r3, r2
 810b3e4:	d10d      	bne.n	810b402 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 810b3e6:	697b      	ldr	r3, [r7, #20]
 810b3e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 810b3ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 810b3ee:	683b      	ldr	r3, [r7, #0]
 810b3f0:	68db      	ldr	r3, [r3, #12]
 810b3f2:	021b      	lsls	r3, r3, #8
 810b3f4:	697a      	ldr	r2, [r7, #20]
 810b3f6:	4313      	orrs	r3, r2
 810b3f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 810b3fa:	697b      	ldr	r3, [r7, #20]
 810b3fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 810b400:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810b402:	687b      	ldr	r3, [r7, #4]
 810b404:	4a1c      	ldr	r2, [pc, #112]	; (810b478 <TIM_OC3_SetConfig+0xfc>)
 810b406:	4293      	cmp	r3, r2
 810b408:	d00f      	beq.n	810b42a <TIM_OC3_SetConfig+0xae>
 810b40a:	687b      	ldr	r3, [r7, #4]
 810b40c:	4a1b      	ldr	r2, [pc, #108]	; (810b47c <TIM_OC3_SetConfig+0x100>)
 810b40e:	4293      	cmp	r3, r2
 810b410:	d00b      	beq.n	810b42a <TIM_OC3_SetConfig+0xae>
 810b412:	687b      	ldr	r3, [r7, #4]
 810b414:	4a1a      	ldr	r2, [pc, #104]	; (810b480 <TIM_OC3_SetConfig+0x104>)
 810b416:	4293      	cmp	r3, r2
 810b418:	d007      	beq.n	810b42a <TIM_OC3_SetConfig+0xae>
 810b41a:	687b      	ldr	r3, [r7, #4]
 810b41c:	4a19      	ldr	r2, [pc, #100]	; (810b484 <TIM_OC3_SetConfig+0x108>)
 810b41e:	4293      	cmp	r3, r2
 810b420:	d003      	beq.n	810b42a <TIM_OC3_SetConfig+0xae>
 810b422:	687b      	ldr	r3, [r7, #4]
 810b424:	4a18      	ldr	r2, [pc, #96]	; (810b488 <TIM_OC3_SetConfig+0x10c>)
 810b426:	4293      	cmp	r3, r2
 810b428:	d113      	bne.n	810b452 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 810b42a:	693b      	ldr	r3, [r7, #16]
 810b42c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810b430:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 810b432:	693b      	ldr	r3, [r7, #16]
 810b434:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 810b438:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 810b43a:	683b      	ldr	r3, [r7, #0]
 810b43c:	695b      	ldr	r3, [r3, #20]
 810b43e:	011b      	lsls	r3, r3, #4
 810b440:	693a      	ldr	r2, [r7, #16]
 810b442:	4313      	orrs	r3, r2
 810b444:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 810b446:	683b      	ldr	r3, [r7, #0]
 810b448:	699b      	ldr	r3, [r3, #24]
 810b44a:	011b      	lsls	r3, r3, #4
 810b44c:	693a      	ldr	r2, [r7, #16]
 810b44e:	4313      	orrs	r3, r2
 810b450:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810b452:	687b      	ldr	r3, [r7, #4]
 810b454:	693a      	ldr	r2, [r7, #16]
 810b456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810b458:	687b      	ldr	r3, [r7, #4]
 810b45a:	68fa      	ldr	r2, [r7, #12]
 810b45c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 810b45e:	683b      	ldr	r3, [r7, #0]
 810b460:	685a      	ldr	r2, [r3, #4]
 810b462:	687b      	ldr	r3, [r7, #4]
 810b464:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810b466:	687b      	ldr	r3, [r7, #4]
 810b468:	697a      	ldr	r2, [r7, #20]
 810b46a:	621a      	str	r2, [r3, #32]
}
 810b46c:	bf00      	nop
 810b46e:	371c      	adds	r7, #28
 810b470:	46bd      	mov	sp, r7
 810b472:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b476:	4770      	bx	lr
 810b478:	40010000 	.word	0x40010000
 810b47c:	40010400 	.word	0x40010400
 810b480:	40014000 	.word	0x40014000
 810b484:	40014400 	.word	0x40014400
 810b488:	40014800 	.word	0x40014800

0810b48c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 810b48c:	b480      	push	{r7}
 810b48e:	b087      	sub	sp, #28
 810b490:	af00      	add	r7, sp, #0
 810b492:	6078      	str	r0, [r7, #4]
 810b494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 810b496:	687b      	ldr	r3, [r7, #4]
 810b498:	6a1b      	ldr	r3, [r3, #32]
 810b49a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 810b49e:	687b      	ldr	r3, [r7, #4]
 810b4a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810b4a2:	687b      	ldr	r3, [r7, #4]
 810b4a4:	6a1b      	ldr	r3, [r3, #32]
 810b4a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810b4a8:	687b      	ldr	r3, [r7, #4]
 810b4aa:	685b      	ldr	r3, [r3, #4]
 810b4ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810b4ae:	687b      	ldr	r3, [r7, #4]
 810b4b0:	69db      	ldr	r3, [r3, #28]
 810b4b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 810b4b4:	68fb      	ldr	r3, [r7, #12]
 810b4b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810b4ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 810b4be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 810b4c0:	68fb      	ldr	r3, [r7, #12]
 810b4c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810b4c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810b4c8:	683b      	ldr	r3, [r7, #0]
 810b4ca:	681b      	ldr	r3, [r3, #0]
 810b4cc:	021b      	lsls	r3, r3, #8
 810b4ce:	68fa      	ldr	r2, [r7, #12]
 810b4d0:	4313      	orrs	r3, r2
 810b4d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 810b4d4:	693b      	ldr	r3, [r7, #16]
 810b4d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 810b4da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 810b4dc:	683b      	ldr	r3, [r7, #0]
 810b4de:	689b      	ldr	r3, [r3, #8]
 810b4e0:	031b      	lsls	r3, r3, #12
 810b4e2:	693a      	ldr	r2, [r7, #16]
 810b4e4:	4313      	orrs	r3, r2
 810b4e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810b4e8:	687b      	ldr	r3, [r7, #4]
 810b4ea:	4a18      	ldr	r2, [pc, #96]	; (810b54c <TIM_OC4_SetConfig+0xc0>)
 810b4ec:	4293      	cmp	r3, r2
 810b4ee:	d00f      	beq.n	810b510 <TIM_OC4_SetConfig+0x84>
 810b4f0:	687b      	ldr	r3, [r7, #4]
 810b4f2:	4a17      	ldr	r2, [pc, #92]	; (810b550 <TIM_OC4_SetConfig+0xc4>)
 810b4f4:	4293      	cmp	r3, r2
 810b4f6:	d00b      	beq.n	810b510 <TIM_OC4_SetConfig+0x84>
 810b4f8:	687b      	ldr	r3, [r7, #4]
 810b4fa:	4a16      	ldr	r2, [pc, #88]	; (810b554 <TIM_OC4_SetConfig+0xc8>)
 810b4fc:	4293      	cmp	r3, r2
 810b4fe:	d007      	beq.n	810b510 <TIM_OC4_SetConfig+0x84>
 810b500:	687b      	ldr	r3, [r7, #4]
 810b502:	4a15      	ldr	r2, [pc, #84]	; (810b558 <TIM_OC4_SetConfig+0xcc>)
 810b504:	4293      	cmp	r3, r2
 810b506:	d003      	beq.n	810b510 <TIM_OC4_SetConfig+0x84>
 810b508:	687b      	ldr	r3, [r7, #4]
 810b50a:	4a14      	ldr	r2, [pc, #80]	; (810b55c <TIM_OC4_SetConfig+0xd0>)
 810b50c:	4293      	cmp	r3, r2
 810b50e:	d109      	bne.n	810b524 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 810b510:	697b      	ldr	r3, [r7, #20]
 810b512:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 810b516:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 810b518:	683b      	ldr	r3, [r7, #0]
 810b51a:	695b      	ldr	r3, [r3, #20]
 810b51c:	019b      	lsls	r3, r3, #6
 810b51e:	697a      	ldr	r2, [r7, #20]
 810b520:	4313      	orrs	r3, r2
 810b522:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810b524:	687b      	ldr	r3, [r7, #4]
 810b526:	697a      	ldr	r2, [r7, #20]
 810b528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810b52a:	687b      	ldr	r3, [r7, #4]
 810b52c:	68fa      	ldr	r2, [r7, #12]
 810b52e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 810b530:	683b      	ldr	r3, [r7, #0]
 810b532:	685a      	ldr	r2, [r3, #4]
 810b534:	687b      	ldr	r3, [r7, #4]
 810b536:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810b538:	687b      	ldr	r3, [r7, #4]
 810b53a:	693a      	ldr	r2, [r7, #16]
 810b53c:	621a      	str	r2, [r3, #32]
}
 810b53e:	bf00      	nop
 810b540:	371c      	adds	r7, #28
 810b542:	46bd      	mov	sp, r7
 810b544:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b548:	4770      	bx	lr
 810b54a:	bf00      	nop
 810b54c:	40010000 	.word	0x40010000
 810b550:	40010400 	.word	0x40010400
 810b554:	40014000 	.word	0x40014000
 810b558:	40014400 	.word	0x40014400
 810b55c:	40014800 	.word	0x40014800

0810b560 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 810b560:	b480      	push	{r7}
 810b562:	b087      	sub	sp, #28
 810b564:	af00      	add	r7, sp, #0
 810b566:	6078      	str	r0, [r7, #4]
 810b568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 810b56a:	687b      	ldr	r3, [r7, #4]
 810b56c:	6a1b      	ldr	r3, [r3, #32]
 810b56e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810b572:	687b      	ldr	r3, [r7, #4]
 810b574:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810b576:	687b      	ldr	r3, [r7, #4]
 810b578:	6a1b      	ldr	r3, [r3, #32]
 810b57a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810b57c:	687b      	ldr	r3, [r7, #4]
 810b57e:	685b      	ldr	r3, [r3, #4]
 810b580:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810b582:	687b      	ldr	r3, [r7, #4]
 810b584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810b586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 810b588:	68fb      	ldr	r3, [r7, #12]
 810b58a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810b58e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810b592:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810b594:	683b      	ldr	r3, [r7, #0]
 810b596:	681b      	ldr	r3, [r3, #0]
 810b598:	68fa      	ldr	r2, [r7, #12]
 810b59a:	4313      	orrs	r3, r2
 810b59c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 810b59e:	693b      	ldr	r3, [r7, #16]
 810b5a0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 810b5a4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 810b5a6:	683b      	ldr	r3, [r7, #0]
 810b5a8:	689b      	ldr	r3, [r3, #8]
 810b5aa:	041b      	lsls	r3, r3, #16
 810b5ac:	693a      	ldr	r2, [r7, #16]
 810b5ae:	4313      	orrs	r3, r2
 810b5b0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810b5b2:	687b      	ldr	r3, [r7, #4]
 810b5b4:	4a17      	ldr	r2, [pc, #92]	; (810b614 <TIM_OC5_SetConfig+0xb4>)
 810b5b6:	4293      	cmp	r3, r2
 810b5b8:	d00f      	beq.n	810b5da <TIM_OC5_SetConfig+0x7a>
 810b5ba:	687b      	ldr	r3, [r7, #4]
 810b5bc:	4a16      	ldr	r2, [pc, #88]	; (810b618 <TIM_OC5_SetConfig+0xb8>)
 810b5be:	4293      	cmp	r3, r2
 810b5c0:	d00b      	beq.n	810b5da <TIM_OC5_SetConfig+0x7a>
 810b5c2:	687b      	ldr	r3, [r7, #4]
 810b5c4:	4a15      	ldr	r2, [pc, #84]	; (810b61c <TIM_OC5_SetConfig+0xbc>)
 810b5c6:	4293      	cmp	r3, r2
 810b5c8:	d007      	beq.n	810b5da <TIM_OC5_SetConfig+0x7a>
 810b5ca:	687b      	ldr	r3, [r7, #4]
 810b5cc:	4a14      	ldr	r2, [pc, #80]	; (810b620 <TIM_OC5_SetConfig+0xc0>)
 810b5ce:	4293      	cmp	r3, r2
 810b5d0:	d003      	beq.n	810b5da <TIM_OC5_SetConfig+0x7a>
 810b5d2:	687b      	ldr	r3, [r7, #4]
 810b5d4:	4a13      	ldr	r2, [pc, #76]	; (810b624 <TIM_OC5_SetConfig+0xc4>)
 810b5d6:	4293      	cmp	r3, r2
 810b5d8:	d109      	bne.n	810b5ee <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 810b5da:	697b      	ldr	r3, [r7, #20]
 810b5dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810b5e0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 810b5e2:	683b      	ldr	r3, [r7, #0]
 810b5e4:	695b      	ldr	r3, [r3, #20]
 810b5e6:	021b      	lsls	r3, r3, #8
 810b5e8:	697a      	ldr	r2, [r7, #20]
 810b5ea:	4313      	orrs	r3, r2
 810b5ec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810b5ee:	687b      	ldr	r3, [r7, #4]
 810b5f0:	697a      	ldr	r2, [r7, #20]
 810b5f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810b5f4:	687b      	ldr	r3, [r7, #4]
 810b5f6:	68fa      	ldr	r2, [r7, #12]
 810b5f8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 810b5fa:	683b      	ldr	r3, [r7, #0]
 810b5fc:	685a      	ldr	r2, [r3, #4]
 810b5fe:	687b      	ldr	r3, [r7, #4]
 810b600:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810b602:	687b      	ldr	r3, [r7, #4]
 810b604:	693a      	ldr	r2, [r7, #16]
 810b606:	621a      	str	r2, [r3, #32]
}
 810b608:	bf00      	nop
 810b60a:	371c      	adds	r7, #28
 810b60c:	46bd      	mov	sp, r7
 810b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b612:	4770      	bx	lr
 810b614:	40010000 	.word	0x40010000
 810b618:	40010400 	.word	0x40010400
 810b61c:	40014000 	.word	0x40014000
 810b620:	40014400 	.word	0x40014400
 810b624:	40014800 	.word	0x40014800

0810b628 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 810b628:	b480      	push	{r7}
 810b62a:	b087      	sub	sp, #28
 810b62c:	af00      	add	r7, sp, #0
 810b62e:	6078      	str	r0, [r7, #4]
 810b630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810b632:	687b      	ldr	r3, [r7, #4]
 810b634:	6a1b      	ldr	r3, [r3, #32]
 810b636:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 810b63a:	687b      	ldr	r3, [r7, #4]
 810b63c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810b63e:	687b      	ldr	r3, [r7, #4]
 810b640:	6a1b      	ldr	r3, [r3, #32]
 810b642:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810b644:	687b      	ldr	r3, [r7, #4]
 810b646:	685b      	ldr	r3, [r3, #4]
 810b648:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810b64a:	687b      	ldr	r3, [r7, #4]
 810b64c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810b64e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810b650:	68fb      	ldr	r3, [r7, #12]
 810b652:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810b656:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 810b65a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810b65c:	683b      	ldr	r3, [r7, #0]
 810b65e:	681b      	ldr	r3, [r3, #0]
 810b660:	021b      	lsls	r3, r3, #8
 810b662:	68fa      	ldr	r2, [r7, #12]
 810b664:	4313      	orrs	r3, r2
 810b666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 810b668:	693b      	ldr	r3, [r7, #16]
 810b66a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 810b66e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 810b670:	683b      	ldr	r3, [r7, #0]
 810b672:	689b      	ldr	r3, [r3, #8]
 810b674:	051b      	lsls	r3, r3, #20
 810b676:	693a      	ldr	r2, [r7, #16]
 810b678:	4313      	orrs	r3, r2
 810b67a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810b67c:	687b      	ldr	r3, [r7, #4]
 810b67e:	4a18      	ldr	r2, [pc, #96]	; (810b6e0 <TIM_OC6_SetConfig+0xb8>)
 810b680:	4293      	cmp	r3, r2
 810b682:	d00f      	beq.n	810b6a4 <TIM_OC6_SetConfig+0x7c>
 810b684:	687b      	ldr	r3, [r7, #4]
 810b686:	4a17      	ldr	r2, [pc, #92]	; (810b6e4 <TIM_OC6_SetConfig+0xbc>)
 810b688:	4293      	cmp	r3, r2
 810b68a:	d00b      	beq.n	810b6a4 <TIM_OC6_SetConfig+0x7c>
 810b68c:	687b      	ldr	r3, [r7, #4]
 810b68e:	4a16      	ldr	r2, [pc, #88]	; (810b6e8 <TIM_OC6_SetConfig+0xc0>)
 810b690:	4293      	cmp	r3, r2
 810b692:	d007      	beq.n	810b6a4 <TIM_OC6_SetConfig+0x7c>
 810b694:	687b      	ldr	r3, [r7, #4]
 810b696:	4a15      	ldr	r2, [pc, #84]	; (810b6ec <TIM_OC6_SetConfig+0xc4>)
 810b698:	4293      	cmp	r3, r2
 810b69a:	d003      	beq.n	810b6a4 <TIM_OC6_SetConfig+0x7c>
 810b69c:	687b      	ldr	r3, [r7, #4]
 810b69e:	4a14      	ldr	r2, [pc, #80]	; (810b6f0 <TIM_OC6_SetConfig+0xc8>)
 810b6a0:	4293      	cmp	r3, r2
 810b6a2:	d109      	bne.n	810b6b8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 810b6a4:	697b      	ldr	r3, [r7, #20]
 810b6a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 810b6aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 810b6ac:	683b      	ldr	r3, [r7, #0]
 810b6ae:	695b      	ldr	r3, [r3, #20]
 810b6b0:	029b      	lsls	r3, r3, #10
 810b6b2:	697a      	ldr	r2, [r7, #20]
 810b6b4:	4313      	orrs	r3, r2
 810b6b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810b6b8:	687b      	ldr	r3, [r7, #4]
 810b6ba:	697a      	ldr	r2, [r7, #20]
 810b6bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810b6be:	687b      	ldr	r3, [r7, #4]
 810b6c0:	68fa      	ldr	r2, [r7, #12]
 810b6c2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 810b6c4:	683b      	ldr	r3, [r7, #0]
 810b6c6:	685a      	ldr	r2, [r3, #4]
 810b6c8:	687b      	ldr	r3, [r7, #4]
 810b6ca:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810b6cc:	687b      	ldr	r3, [r7, #4]
 810b6ce:	693a      	ldr	r2, [r7, #16]
 810b6d0:	621a      	str	r2, [r3, #32]
}
 810b6d2:	bf00      	nop
 810b6d4:	371c      	adds	r7, #28
 810b6d6:	46bd      	mov	sp, r7
 810b6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b6dc:	4770      	bx	lr
 810b6de:	bf00      	nop
 810b6e0:	40010000 	.word	0x40010000
 810b6e4:	40010400 	.word	0x40010400
 810b6e8:	40014000 	.word	0x40014000
 810b6ec:	40014400 	.word	0x40014400
 810b6f0:	40014800 	.word	0x40014800

0810b6f4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 810b6f4:	b480      	push	{r7}
 810b6f6:	b087      	sub	sp, #28
 810b6f8:	af00      	add	r7, sp, #0
 810b6fa:	60f8      	str	r0, [r7, #12]
 810b6fc:	60b9      	str	r1, [r7, #8]
 810b6fe:	607a      	str	r2, [r7, #4]
 810b700:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810b702:	68fb      	ldr	r3, [r7, #12]
 810b704:	6a1b      	ldr	r3, [r3, #32]
 810b706:	f023 0201 	bic.w	r2, r3, #1
 810b70a:	68fb      	ldr	r3, [r7, #12]
 810b70c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810b70e:	68fb      	ldr	r3, [r7, #12]
 810b710:	699b      	ldr	r3, [r3, #24]
 810b712:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810b714:	68fb      	ldr	r3, [r7, #12]
 810b716:	6a1b      	ldr	r3, [r3, #32]
 810b718:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 810b71a:	68fb      	ldr	r3, [r7, #12]
 810b71c:	4a28      	ldr	r2, [pc, #160]	; (810b7c0 <TIM_TI1_SetConfig+0xcc>)
 810b71e:	4293      	cmp	r3, r2
 810b720:	d01b      	beq.n	810b75a <TIM_TI1_SetConfig+0x66>
 810b722:	68fb      	ldr	r3, [r7, #12]
 810b724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810b728:	d017      	beq.n	810b75a <TIM_TI1_SetConfig+0x66>
 810b72a:	68fb      	ldr	r3, [r7, #12]
 810b72c:	4a25      	ldr	r2, [pc, #148]	; (810b7c4 <TIM_TI1_SetConfig+0xd0>)
 810b72e:	4293      	cmp	r3, r2
 810b730:	d013      	beq.n	810b75a <TIM_TI1_SetConfig+0x66>
 810b732:	68fb      	ldr	r3, [r7, #12]
 810b734:	4a24      	ldr	r2, [pc, #144]	; (810b7c8 <TIM_TI1_SetConfig+0xd4>)
 810b736:	4293      	cmp	r3, r2
 810b738:	d00f      	beq.n	810b75a <TIM_TI1_SetConfig+0x66>
 810b73a:	68fb      	ldr	r3, [r7, #12]
 810b73c:	4a23      	ldr	r2, [pc, #140]	; (810b7cc <TIM_TI1_SetConfig+0xd8>)
 810b73e:	4293      	cmp	r3, r2
 810b740:	d00b      	beq.n	810b75a <TIM_TI1_SetConfig+0x66>
 810b742:	68fb      	ldr	r3, [r7, #12]
 810b744:	4a22      	ldr	r2, [pc, #136]	; (810b7d0 <TIM_TI1_SetConfig+0xdc>)
 810b746:	4293      	cmp	r3, r2
 810b748:	d007      	beq.n	810b75a <TIM_TI1_SetConfig+0x66>
 810b74a:	68fb      	ldr	r3, [r7, #12]
 810b74c:	4a21      	ldr	r2, [pc, #132]	; (810b7d4 <TIM_TI1_SetConfig+0xe0>)
 810b74e:	4293      	cmp	r3, r2
 810b750:	d003      	beq.n	810b75a <TIM_TI1_SetConfig+0x66>
 810b752:	68fb      	ldr	r3, [r7, #12]
 810b754:	4a20      	ldr	r2, [pc, #128]	; (810b7d8 <TIM_TI1_SetConfig+0xe4>)
 810b756:	4293      	cmp	r3, r2
 810b758:	d101      	bne.n	810b75e <TIM_TI1_SetConfig+0x6a>
 810b75a:	2301      	movs	r3, #1
 810b75c:	e000      	b.n	810b760 <TIM_TI1_SetConfig+0x6c>
 810b75e:	2300      	movs	r3, #0
 810b760:	2b00      	cmp	r3, #0
 810b762:	d008      	beq.n	810b776 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 810b764:	697b      	ldr	r3, [r7, #20]
 810b766:	f023 0303 	bic.w	r3, r3, #3
 810b76a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 810b76c:	697a      	ldr	r2, [r7, #20]
 810b76e:	687b      	ldr	r3, [r7, #4]
 810b770:	4313      	orrs	r3, r2
 810b772:	617b      	str	r3, [r7, #20]
 810b774:	e003      	b.n	810b77e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 810b776:	697b      	ldr	r3, [r7, #20]
 810b778:	f043 0301 	orr.w	r3, r3, #1
 810b77c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 810b77e:	697b      	ldr	r3, [r7, #20]
 810b780:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 810b784:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 810b786:	683b      	ldr	r3, [r7, #0]
 810b788:	011b      	lsls	r3, r3, #4
 810b78a:	b2db      	uxtb	r3, r3
 810b78c:	697a      	ldr	r2, [r7, #20]
 810b78e:	4313      	orrs	r3, r2
 810b790:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 810b792:	693b      	ldr	r3, [r7, #16]
 810b794:	f023 030a 	bic.w	r3, r3, #10
 810b798:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 810b79a:	68bb      	ldr	r3, [r7, #8]
 810b79c:	f003 030a 	and.w	r3, r3, #10
 810b7a0:	693a      	ldr	r2, [r7, #16]
 810b7a2:	4313      	orrs	r3, r2
 810b7a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 810b7a6:	68fb      	ldr	r3, [r7, #12]
 810b7a8:	697a      	ldr	r2, [r7, #20]
 810b7aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810b7ac:	68fb      	ldr	r3, [r7, #12]
 810b7ae:	693a      	ldr	r2, [r7, #16]
 810b7b0:	621a      	str	r2, [r3, #32]
}
 810b7b2:	bf00      	nop
 810b7b4:	371c      	adds	r7, #28
 810b7b6:	46bd      	mov	sp, r7
 810b7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b7bc:	4770      	bx	lr
 810b7be:	bf00      	nop
 810b7c0:	40010000 	.word	0x40010000
 810b7c4:	40000400 	.word	0x40000400
 810b7c8:	40000800 	.word	0x40000800
 810b7cc:	40000c00 	.word	0x40000c00
 810b7d0:	40010400 	.word	0x40010400
 810b7d4:	40001800 	.word	0x40001800
 810b7d8:	40014000 	.word	0x40014000

0810b7dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810b7dc:	b480      	push	{r7}
 810b7de:	b087      	sub	sp, #28
 810b7e0:	af00      	add	r7, sp, #0
 810b7e2:	60f8      	str	r0, [r7, #12]
 810b7e4:	60b9      	str	r1, [r7, #8]
 810b7e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 810b7e8:	68fb      	ldr	r3, [r7, #12]
 810b7ea:	6a1b      	ldr	r3, [r3, #32]
 810b7ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810b7ee:	68fb      	ldr	r3, [r7, #12]
 810b7f0:	6a1b      	ldr	r3, [r3, #32]
 810b7f2:	f023 0201 	bic.w	r2, r3, #1
 810b7f6:	68fb      	ldr	r3, [r7, #12]
 810b7f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810b7fa:	68fb      	ldr	r3, [r7, #12]
 810b7fc:	699b      	ldr	r3, [r3, #24]
 810b7fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 810b800:	693b      	ldr	r3, [r7, #16]
 810b802:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 810b806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 810b808:	687b      	ldr	r3, [r7, #4]
 810b80a:	011b      	lsls	r3, r3, #4
 810b80c:	693a      	ldr	r2, [r7, #16]
 810b80e:	4313      	orrs	r3, r2
 810b810:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 810b812:	697b      	ldr	r3, [r7, #20]
 810b814:	f023 030a 	bic.w	r3, r3, #10
 810b818:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 810b81a:	697a      	ldr	r2, [r7, #20]
 810b81c:	68bb      	ldr	r3, [r7, #8]
 810b81e:	4313      	orrs	r3, r2
 810b820:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 810b822:	68fb      	ldr	r3, [r7, #12]
 810b824:	693a      	ldr	r2, [r7, #16]
 810b826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810b828:	68fb      	ldr	r3, [r7, #12]
 810b82a:	697a      	ldr	r2, [r7, #20]
 810b82c:	621a      	str	r2, [r3, #32]
}
 810b82e:	bf00      	nop
 810b830:	371c      	adds	r7, #28
 810b832:	46bd      	mov	sp, r7
 810b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b838:	4770      	bx	lr

0810b83a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810b83a:	b480      	push	{r7}
 810b83c:	b087      	sub	sp, #28
 810b83e:	af00      	add	r7, sp, #0
 810b840:	60f8      	str	r0, [r7, #12]
 810b842:	60b9      	str	r1, [r7, #8]
 810b844:	607a      	str	r2, [r7, #4]
 810b846:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810b848:	68fb      	ldr	r3, [r7, #12]
 810b84a:	6a1b      	ldr	r3, [r3, #32]
 810b84c:	f023 0210 	bic.w	r2, r3, #16
 810b850:	68fb      	ldr	r3, [r7, #12]
 810b852:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810b854:	68fb      	ldr	r3, [r7, #12]
 810b856:	699b      	ldr	r3, [r3, #24]
 810b858:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810b85a:	68fb      	ldr	r3, [r7, #12]
 810b85c:	6a1b      	ldr	r3, [r3, #32]
 810b85e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 810b860:	697b      	ldr	r3, [r7, #20]
 810b862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810b866:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 810b868:	687b      	ldr	r3, [r7, #4]
 810b86a:	021b      	lsls	r3, r3, #8
 810b86c:	697a      	ldr	r2, [r7, #20]
 810b86e:	4313      	orrs	r3, r2
 810b870:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 810b872:	697b      	ldr	r3, [r7, #20]
 810b874:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 810b878:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 810b87a:	683b      	ldr	r3, [r7, #0]
 810b87c:	031b      	lsls	r3, r3, #12
 810b87e:	b29b      	uxth	r3, r3
 810b880:	697a      	ldr	r2, [r7, #20]
 810b882:	4313      	orrs	r3, r2
 810b884:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 810b886:	693b      	ldr	r3, [r7, #16]
 810b888:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 810b88c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 810b88e:	68bb      	ldr	r3, [r7, #8]
 810b890:	011b      	lsls	r3, r3, #4
 810b892:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 810b896:	693a      	ldr	r2, [r7, #16]
 810b898:	4313      	orrs	r3, r2
 810b89a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 810b89c:	68fb      	ldr	r3, [r7, #12]
 810b89e:	697a      	ldr	r2, [r7, #20]
 810b8a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810b8a2:	68fb      	ldr	r3, [r7, #12]
 810b8a4:	693a      	ldr	r2, [r7, #16]
 810b8a6:	621a      	str	r2, [r3, #32]
}
 810b8a8:	bf00      	nop
 810b8aa:	371c      	adds	r7, #28
 810b8ac:	46bd      	mov	sp, r7
 810b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b8b2:	4770      	bx	lr

0810b8b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810b8b4:	b480      	push	{r7}
 810b8b6:	b087      	sub	sp, #28
 810b8b8:	af00      	add	r7, sp, #0
 810b8ba:	60f8      	str	r0, [r7, #12]
 810b8bc:	60b9      	str	r1, [r7, #8]
 810b8be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810b8c0:	68fb      	ldr	r3, [r7, #12]
 810b8c2:	6a1b      	ldr	r3, [r3, #32]
 810b8c4:	f023 0210 	bic.w	r2, r3, #16
 810b8c8:	68fb      	ldr	r3, [r7, #12]
 810b8ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810b8cc:	68fb      	ldr	r3, [r7, #12]
 810b8ce:	699b      	ldr	r3, [r3, #24]
 810b8d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810b8d2:	68fb      	ldr	r3, [r7, #12]
 810b8d4:	6a1b      	ldr	r3, [r3, #32]
 810b8d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 810b8d8:	697b      	ldr	r3, [r7, #20]
 810b8da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 810b8de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 810b8e0:	687b      	ldr	r3, [r7, #4]
 810b8e2:	031b      	lsls	r3, r3, #12
 810b8e4:	697a      	ldr	r2, [r7, #20]
 810b8e6:	4313      	orrs	r3, r2
 810b8e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 810b8ea:	693b      	ldr	r3, [r7, #16]
 810b8ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 810b8f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 810b8f2:	68bb      	ldr	r3, [r7, #8]
 810b8f4:	011b      	lsls	r3, r3, #4
 810b8f6:	693a      	ldr	r2, [r7, #16]
 810b8f8:	4313      	orrs	r3, r2
 810b8fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 810b8fc:	68fb      	ldr	r3, [r7, #12]
 810b8fe:	697a      	ldr	r2, [r7, #20]
 810b900:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810b902:	68fb      	ldr	r3, [r7, #12]
 810b904:	693a      	ldr	r2, [r7, #16]
 810b906:	621a      	str	r2, [r3, #32]
}
 810b908:	bf00      	nop
 810b90a:	371c      	adds	r7, #28
 810b90c:	46bd      	mov	sp, r7
 810b90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b912:	4770      	bx	lr

0810b914 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810b914:	b480      	push	{r7}
 810b916:	b087      	sub	sp, #28
 810b918:	af00      	add	r7, sp, #0
 810b91a:	60f8      	str	r0, [r7, #12]
 810b91c:	60b9      	str	r1, [r7, #8]
 810b91e:	607a      	str	r2, [r7, #4]
 810b920:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810b922:	68fb      	ldr	r3, [r7, #12]
 810b924:	6a1b      	ldr	r3, [r3, #32]
 810b926:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 810b92a:	68fb      	ldr	r3, [r7, #12]
 810b92c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 810b92e:	68fb      	ldr	r3, [r7, #12]
 810b930:	69db      	ldr	r3, [r3, #28]
 810b932:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810b934:	68fb      	ldr	r3, [r7, #12]
 810b936:	6a1b      	ldr	r3, [r3, #32]
 810b938:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 810b93a:	697b      	ldr	r3, [r7, #20]
 810b93c:	f023 0303 	bic.w	r3, r3, #3
 810b940:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 810b942:	697a      	ldr	r2, [r7, #20]
 810b944:	687b      	ldr	r3, [r7, #4]
 810b946:	4313      	orrs	r3, r2
 810b948:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 810b94a:	697b      	ldr	r3, [r7, #20]
 810b94c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 810b950:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 810b952:	683b      	ldr	r3, [r7, #0]
 810b954:	011b      	lsls	r3, r3, #4
 810b956:	b2db      	uxtb	r3, r3
 810b958:	697a      	ldr	r2, [r7, #20]
 810b95a:	4313      	orrs	r3, r2
 810b95c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 810b95e:	693b      	ldr	r3, [r7, #16]
 810b960:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 810b964:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 810b966:	68bb      	ldr	r3, [r7, #8]
 810b968:	021b      	lsls	r3, r3, #8
 810b96a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 810b96e:	693a      	ldr	r2, [r7, #16]
 810b970:	4313      	orrs	r3, r2
 810b972:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 810b974:	68fb      	ldr	r3, [r7, #12]
 810b976:	697a      	ldr	r2, [r7, #20]
 810b978:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 810b97a:	68fb      	ldr	r3, [r7, #12]
 810b97c:	693a      	ldr	r2, [r7, #16]
 810b97e:	621a      	str	r2, [r3, #32]
}
 810b980:	bf00      	nop
 810b982:	371c      	adds	r7, #28
 810b984:	46bd      	mov	sp, r7
 810b986:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b98a:	4770      	bx	lr

0810b98c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810b98c:	b480      	push	{r7}
 810b98e:	b087      	sub	sp, #28
 810b990:	af00      	add	r7, sp, #0
 810b992:	60f8      	str	r0, [r7, #12]
 810b994:	60b9      	str	r1, [r7, #8]
 810b996:	607a      	str	r2, [r7, #4]
 810b998:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 810b99a:	68fb      	ldr	r3, [r7, #12]
 810b99c:	6a1b      	ldr	r3, [r3, #32]
 810b99e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 810b9a2:	68fb      	ldr	r3, [r7, #12]
 810b9a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 810b9a6:	68fb      	ldr	r3, [r7, #12]
 810b9a8:	69db      	ldr	r3, [r3, #28]
 810b9aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810b9ac:	68fb      	ldr	r3, [r7, #12]
 810b9ae:	6a1b      	ldr	r3, [r3, #32]
 810b9b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 810b9b2:	697b      	ldr	r3, [r7, #20]
 810b9b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810b9b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 810b9ba:	687b      	ldr	r3, [r7, #4]
 810b9bc:	021b      	lsls	r3, r3, #8
 810b9be:	697a      	ldr	r2, [r7, #20]
 810b9c0:	4313      	orrs	r3, r2
 810b9c2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 810b9c4:	697b      	ldr	r3, [r7, #20]
 810b9c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 810b9ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 810b9cc:	683b      	ldr	r3, [r7, #0]
 810b9ce:	031b      	lsls	r3, r3, #12
 810b9d0:	b29b      	uxth	r3, r3
 810b9d2:	697a      	ldr	r2, [r7, #20]
 810b9d4:	4313      	orrs	r3, r2
 810b9d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 810b9d8:	693b      	ldr	r3, [r7, #16]
 810b9da:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 810b9de:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 810b9e0:	68bb      	ldr	r3, [r7, #8]
 810b9e2:	031b      	lsls	r3, r3, #12
 810b9e4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 810b9e8:	693a      	ldr	r2, [r7, #16]
 810b9ea:	4313      	orrs	r3, r2
 810b9ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 810b9ee:	68fb      	ldr	r3, [r7, #12]
 810b9f0:	697a      	ldr	r2, [r7, #20]
 810b9f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 810b9f4:	68fb      	ldr	r3, [r7, #12]
 810b9f6:	693a      	ldr	r2, [r7, #16]
 810b9f8:	621a      	str	r2, [r3, #32]
}
 810b9fa:	bf00      	nop
 810b9fc:	371c      	adds	r7, #28
 810b9fe:	46bd      	mov	sp, r7
 810ba00:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba04:	4770      	bx	lr

0810ba06 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 810ba06:	b480      	push	{r7}
 810ba08:	b085      	sub	sp, #20
 810ba0a:	af00      	add	r7, sp, #0
 810ba0c:	6078      	str	r0, [r7, #4]
 810ba0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 810ba10:	687b      	ldr	r3, [r7, #4]
 810ba12:	689b      	ldr	r3, [r3, #8]
 810ba14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 810ba16:	68fb      	ldr	r3, [r7, #12]
 810ba18:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 810ba1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810ba20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 810ba22:	683a      	ldr	r2, [r7, #0]
 810ba24:	68fb      	ldr	r3, [r7, #12]
 810ba26:	4313      	orrs	r3, r2
 810ba28:	f043 0307 	orr.w	r3, r3, #7
 810ba2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 810ba2e:	687b      	ldr	r3, [r7, #4]
 810ba30:	68fa      	ldr	r2, [r7, #12]
 810ba32:	609a      	str	r2, [r3, #8]
}
 810ba34:	bf00      	nop
 810ba36:	3714      	adds	r7, #20
 810ba38:	46bd      	mov	sp, r7
 810ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba3e:	4770      	bx	lr

0810ba40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 810ba40:	b480      	push	{r7}
 810ba42:	b087      	sub	sp, #28
 810ba44:	af00      	add	r7, sp, #0
 810ba46:	60f8      	str	r0, [r7, #12]
 810ba48:	60b9      	str	r1, [r7, #8]
 810ba4a:	607a      	str	r2, [r7, #4]
 810ba4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 810ba4e:	68fb      	ldr	r3, [r7, #12]
 810ba50:	689b      	ldr	r3, [r3, #8]
 810ba52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810ba54:	697b      	ldr	r3, [r7, #20]
 810ba56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810ba5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 810ba5c:	683b      	ldr	r3, [r7, #0]
 810ba5e:	021a      	lsls	r2, r3, #8
 810ba60:	687b      	ldr	r3, [r7, #4]
 810ba62:	431a      	orrs	r2, r3
 810ba64:	68bb      	ldr	r3, [r7, #8]
 810ba66:	4313      	orrs	r3, r2
 810ba68:	697a      	ldr	r2, [r7, #20]
 810ba6a:	4313      	orrs	r3, r2
 810ba6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 810ba6e:	68fb      	ldr	r3, [r7, #12]
 810ba70:	697a      	ldr	r2, [r7, #20]
 810ba72:	609a      	str	r2, [r3, #8]
}
 810ba74:	bf00      	nop
 810ba76:	371c      	adds	r7, #28
 810ba78:	46bd      	mov	sp, r7
 810ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba7e:	4770      	bx	lr

0810ba80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 810ba80:	b480      	push	{r7}
 810ba82:	b087      	sub	sp, #28
 810ba84:	af00      	add	r7, sp, #0
 810ba86:	60f8      	str	r0, [r7, #12]
 810ba88:	60b9      	str	r1, [r7, #8]
 810ba8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 810ba8c:	68bb      	ldr	r3, [r7, #8]
 810ba8e:	f003 031f 	and.w	r3, r3, #31
 810ba92:	2201      	movs	r2, #1
 810ba94:	fa02 f303 	lsl.w	r3, r2, r3
 810ba98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 810ba9a:	68fb      	ldr	r3, [r7, #12]
 810ba9c:	6a1a      	ldr	r2, [r3, #32]
 810ba9e:	697b      	ldr	r3, [r7, #20]
 810baa0:	43db      	mvns	r3, r3
 810baa2:	401a      	ands	r2, r3
 810baa4:	68fb      	ldr	r3, [r7, #12]
 810baa6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 810baa8:	68fb      	ldr	r3, [r7, #12]
 810baaa:	6a1a      	ldr	r2, [r3, #32]
 810baac:	68bb      	ldr	r3, [r7, #8]
 810baae:	f003 031f 	and.w	r3, r3, #31
 810bab2:	6879      	ldr	r1, [r7, #4]
 810bab4:	fa01 f303 	lsl.w	r3, r1, r3
 810bab8:	431a      	orrs	r2, r3
 810baba:	68fb      	ldr	r3, [r7, #12]
 810babc:	621a      	str	r2, [r3, #32]
}
 810babe:	bf00      	nop
 810bac0:	371c      	adds	r7, #28
 810bac2:	46bd      	mov	sp, r7
 810bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bac8:	4770      	bx	lr
	...

0810bacc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 810bacc:	b480      	push	{r7}
 810bace:	b085      	sub	sp, #20
 810bad0:	af00      	add	r7, sp, #0
 810bad2:	6078      	str	r0, [r7, #4]
 810bad4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810bad6:	687b      	ldr	r3, [r7, #4]
 810bad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810badc:	2b01      	cmp	r3, #1
 810bade:	d101      	bne.n	810bae4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 810bae0:	2302      	movs	r3, #2
 810bae2:	e06d      	b.n	810bbc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 810bae4:	687b      	ldr	r3, [r7, #4]
 810bae6:	2201      	movs	r2, #1
 810bae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 810baec:	687b      	ldr	r3, [r7, #4]
 810baee:	2202      	movs	r2, #2
 810baf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 810baf4:	687b      	ldr	r3, [r7, #4]
 810baf6:	681b      	ldr	r3, [r3, #0]
 810baf8:	685b      	ldr	r3, [r3, #4]
 810bafa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 810bafc:	687b      	ldr	r3, [r7, #4]
 810bafe:	681b      	ldr	r3, [r3, #0]
 810bb00:	689b      	ldr	r3, [r3, #8]
 810bb02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 810bb04:	687b      	ldr	r3, [r7, #4]
 810bb06:	681b      	ldr	r3, [r3, #0]
 810bb08:	4a30      	ldr	r2, [pc, #192]	; (810bbcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810bb0a:	4293      	cmp	r3, r2
 810bb0c:	d004      	beq.n	810bb18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 810bb0e:	687b      	ldr	r3, [r7, #4]
 810bb10:	681b      	ldr	r3, [r3, #0]
 810bb12:	4a2f      	ldr	r2, [pc, #188]	; (810bbd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810bb14:	4293      	cmp	r3, r2
 810bb16:	d108      	bne.n	810bb2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 810bb18:	68fb      	ldr	r3, [r7, #12]
 810bb1a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 810bb1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 810bb20:	683b      	ldr	r3, [r7, #0]
 810bb22:	685b      	ldr	r3, [r3, #4]
 810bb24:	68fa      	ldr	r2, [r7, #12]
 810bb26:	4313      	orrs	r3, r2
 810bb28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 810bb2a:	68fb      	ldr	r3, [r7, #12]
 810bb2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810bb30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810bb32:	683b      	ldr	r3, [r7, #0]
 810bb34:	681b      	ldr	r3, [r3, #0]
 810bb36:	68fa      	ldr	r2, [r7, #12]
 810bb38:	4313      	orrs	r3, r2
 810bb3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 810bb3c:	687b      	ldr	r3, [r7, #4]
 810bb3e:	681b      	ldr	r3, [r3, #0]
 810bb40:	68fa      	ldr	r2, [r7, #12]
 810bb42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810bb44:	687b      	ldr	r3, [r7, #4]
 810bb46:	681b      	ldr	r3, [r3, #0]
 810bb48:	4a20      	ldr	r2, [pc, #128]	; (810bbcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810bb4a:	4293      	cmp	r3, r2
 810bb4c:	d022      	beq.n	810bb94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810bb4e:	687b      	ldr	r3, [r7, #4]
 810bb50:	681b      	ldr	r3, [r3, #0]
 810bb52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810bb56:	d01d      	beq.n	810bb94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810bb58:	687b      	ldr	r3, [r7, #4]
 810bb5a:	681b      	ldr	r3, [r3, #0]
 810bb5c:	4a1d      	ldr	r2, [pc, #116]	; (810bbd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 810bb5e:	4293      	cmp	r3, r2
 810bb60:	d018      	beq.n	810bb94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810bb62:	687b      	ldr	r3, [r7, #4]
 810bb64:	681b      	ldr	r3, [r3, #0]
 810bb66:	4a1c      	ldr	r2, [pc, #112]	; (810bbd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 810bb68:	4293      	cmp	r3, r2
 810bb6a:	d013      	beq.n	810bb94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810bb6c:	687b      	ldr	r3, [r7, #4]
 810bb6e:	681b      	ldr	r3, [r3, #0]
 810bb70:	4a1a      	ldr	r2, [pc, #104]	; (810bbdc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810bb72:	4293      	cmp	r3, r2
 810bb74:	d00e      	beq.n	810bb94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810bb76:	687b      	ldr	r3, [r7, #4]
 810bb78:	681b      	ldr	r3, [r3, #0]
 810bb7a:	4a15      	ldr	r2, [pc, #84]	; (810bbd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810bb7c:	4293      	cmp	r3, r2
 810bb7e:	d009      	beq.n	810bb94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810bb80:	687b      	ldr	r3, [r7, #4]
 810bb82:	681b      	ldr	r3, [r3, #0]
 810bb84:	4a16      	ldr	r2, [pc, #88]	; (810bbe0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810bb86:	4293      	cmp	r3, r2
 810bb88:	d004      	beq.n	810bb94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810bb8a:	687b      	ldr	r3, [r7, #4]
 810bb8c:	681b      	ldr	r3, [r3, #0]
 810bb8e:	4a15      	ldr	r2, [pc, #84]	; (810bbe4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 810bb90:	4293      	cmp	r3, r2
 810bb92:	d10c      	bne.n	810bbae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810bb94:	68bb      	ldr	r3, [r7, #8]
 810bb96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810bb9a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 810bb9c:	683b      	ldr	r3, [r7, #0]
 810bb9e:	689b      	ldr	r3, [r3, #8]
 810bba0:	68ba      	ldr	r2, [r7, #8]
 810bba2:	4313      	orrs	r3, r2
 810bba4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810bba6:	687b      	ldr	r3, [r7, #4]
 810bba8:	681b      	ldr	r3, [r3, #0]
 810bbaa:	68ba      	ldr	r2, [r7, #8]
 810bbac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 810bbae:	687b      	ldr	r3, [r7, #4]
 810bbb0:	2201      	movs	r2, #1
 810bbb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810bbb6:	687b      	ldr	r3, [r7, #4]
 810bbb8:	2200      	movs	r2, #0
 810bbba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 810bbbe:	2300      	movs	r3, #0
}
 810bbc0:	4618      	mov	r0, r3
 810bbc2:	3714      	adds	r7, #20
 810bbc4:	46bd      	mov	sp, r7
 810bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bbca:	4770      	bx	lr
 810bbcc:	40010000 	.word	0x40010000
 810bbd0:	40010400 	.word	0x40010400
 810bbd4:	40000400 	.word	0x40000400
 810bbd8:	40000800 	.word	0x40000800
 810bbdc:	40000c00 	.word	0x40000c00
 810bbe0:	40001800 	.word	0x40001800
 810bbe4:	40014000 	.word	0x40014000

0810bbe8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 810bbe8:	b480      	push	{r7}
 810bbea:	b085      	sub	sp, #20
 810bbec:	af00      	add	r7, sp, #0
 810bbee:	6078      	str	r0, [r7, #4]
 810bbf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 810bbf2:	2300      	movs	r3, #0
 810bbf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 810bbf6:	687b      	ldr	r3, [r7, #4]
 810bbf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810bbfc:	2b01      	cmp	r3, #1
 810bbfe:	d101      	bne.n	810bc04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 810bc00:	2302      	movs	r3, #2
 810bc02:	e065      	b.n	810bcd0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 810bc04:	687b      	ldr	r3, [r7, #4]
 810bc06:	2201      	movs	r2, #1
 810bc08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 810bc0c:	68fb      	ldr	r3, [r7, #12]
 810bc0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 810bc12:	683b      	ldr	r3, [r7, #0]
 810bc14:	68db      	ldr	r3, [r3, #12]
 810bc16:	4313      	orrs	r3, r2
 810bc18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 810bc1a:	68fb      	ldr	r3, [r7, #12]
 810bc1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810bc20:	683b      	ldr	r3, [r7, #0]
 810bc22:	689b      	ldr	r3, [r3, #8]
 810bc24:	4313      	orrs	r3, r2
 810bc26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 810bc28:	68fb      	ldr	r3, [r7, #12]
 810bc2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 810bc2e:	683b      	ldr	r3, [r7, #0]
 810bc30:	685b      	ldr	r3, [r3, #4]
 810bc32:	4313      	orrs	r3, r2
 810bc34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 810bc36:	68fb      	ldr	r3, [r7, #12]
 810bc38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 810bc3c:	683b      	ldr	r3, [r7, #0]
 810bc3e:	681b      	ldr	r3, [r3, #0]
 810bc40:	4313      	orrs	r3, r2
 810bc42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 810bc44:	68fb      	ldr	r3, [r7, #12]
 810bc46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 810bc4a:	683b      	ldr	r3, [r7, #0]
 810bc4c:	691b      	ldr	r3, [r3, #16]
 810bc4e:	4313      	orrs	r3, r2
 810bc50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 810bc52:	68fb      	ldr	r3, [r7, #12]
 810bc54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 810bc58:	683b      	ldr	r3, [r7, #0]
 810bc5a:	695b      	ldr	r3, [r3, #20]
 810bc5c:	4313      	orrs	r3, r2
 810bc5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 810bc60:	68fb      	ldr	r3, [r7, #12]
 810bc62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 810bc66:	683b      	ldr	r3, [r7, #0]
 810bc68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810bc6a:	4313      	orrs	r3, r2
 810bc6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 810bc6e:	68fb      	ldr	r3, [r7, #12]
 810bc70:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 810bc74:	683b      	ldr	r3, [r7, #0]
 810bc76:	699b      	ldr	r3, [r3, #24]
 810bc78:	041b      	lsls	r3, r3, #16
 810bc7a:	4313      	orrs	r3, r2
 810bc7c:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 810bc7e:	687b      	ldr	r3, [r7, #4]
 810bc80:	681b      	ldr	r3, [r3, #0]
 810bc82:	4a16      	ldr	r2, [pc, #88]	; (810bcdc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 810bc84:	4293      	cmp	r3, r2
 810bc86:	d004      	beq.n	810bc92 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 810bc88:	687b      	ldr	r3, [r7, #4]
 810bc8a:	681b      	ldr	r3, [r3, #0]
 810bc8c:	4a14      	ldr	r2, [pc, #80]	; (810bce0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 810bc8e:	4293      	cmp	r3, r2
 810bc90:	d115      	bne.n	810bcbe <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 810bc92:	68fb      	ldr	r3, [r7, #12]
 810bc94:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 810bc98:	683b      	ldr	r3, [r7, #0]
 810bc9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810bc9c:	051b      	lsls	r3, r3, #20
 810bc9e:	4313      	orrs	r3, r2
 810bca0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 810bca2:	68fb      	ldr	r3, [r7, #12]
 810bca4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 810bca8:	683b      	ldr	r3, [r7, #0]
 810bcaa:	69db      	ldr	r3, [r3, #28]
 810bcac:	4313      	orrs	r3, r2
 810bcae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 810bcb0:	68fb      	ldr	r3, [r7, #12]
 810bcb2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 810bcb6:	683b      	ldr	r3, [r7, #0]
 810bcb8:	6a1b      	ldr	r3, [r3, #32]
 810bcba:	4313      	orrs	r3, r2
 810bcbc:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 810bcbe:	687b      	ldr	r3, [r7, #4]
 810bcc0:	681b      	ldr	r3, [r3, #0]
 810bcc2:	68fa      	ldr	r2, [r7, #12]
 810bcc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 810bcc6:	687b      	ldr	r3, [r7, #4]
 810bcc8:	2200      	movs	r2, #0
 810bcca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 810bcce:	2300      	movs	r3, #0
}
 810bcd0:	4618      	mov	r0, r3
 810bcd2:	3714      	adds	r7, #20
 810bcd4:	46bd      	mov	sp, r7
 810bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bcda:	4770      	bx	lr
 810bcdc:	40010000 	.word	0x40010000
 810bce0:	40010400 	.word	0x40010400

0810bce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 810bce4:	b480      	push	{r7}
 810bce6:	b083      	sub	sp, #12
 810bce8:	af00      	add	r7, sp, #0
 810bcea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 810bcec:	bf00      	nop
 810bcee:	370c      	adds	r7, #12
 810bcf0:	46bd      	mov	sp, r7
 810bcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bcf6:	4770      	bx	lr

0810bcf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 810bcf8:	b480      	push	{r7}
 810bcfa:	b083      	sub	sp, #12
 810bcfc:	af00      	add	r7, sp, #0
 810bcfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 810bd00:	bf00      	nop
 810bd02:	370c      	adds	r7, #12
 810bd04:	46bd      	mov	sp, r7
 810bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bd0a:	4770      	bx	lr

0810bd0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 810bd0c:	b480      	push	{r7}
 810bd0e:	b083      	sub	sp, #12
 810bd10:	af00      	add	r7, sp, #0
 810bd12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 810bd14:	bf00      	nop
 810bd16:	370c      	adds	r7, #12
 810bd18:	46bd      	mov	sp, r7
 810bd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bd1e:	4770      	bx	lr

0810bd20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 810bd20:	b580      	push	{r7, lr}
 810bd22:	b082      	sub	sp, #8
 810bd24:	af00      	add	r7, sp, #0
 810bd26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 810bd28:	687b      	ldr	r3, [r7, #4]
 810bd2a:	2b00      	cmp	r3, #0
 810bd2c:	d101      	bne.n	810bd32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810bd2e:	2301      	movs	r3, #1
 810bd30:	e042      	b.n	810bdb8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810bd32:	687b      	ldr	r3, [r7, #4]
 810bd34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810bd38:	2b00      	cmp	r3, #0
 810bd3a:	d106      	bne.n	810bd4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 810bd3c:	687b      	ldr	r3, [r7, #4]
 810bd3e:	2200      	movs	r2, #0
 810bd40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 810bd44:	6878      	ldr	r0, [r7, #4]
 810bd46:	f00c fa67 	bl	8118218 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810bd4a:	687b      	ldr	r3, [r7, #4]
 810bd4c:	2224      	movs	r2, #36	; 0x24
 810bd4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810bd52:	687b      	ldr	r3, [r7, #4]
 810bd54:	681b      	ldr	r3, [r3, #0]
 810bd56:	681a      	ldr	r2, [r3, #0]
 810bd58:	687b      	ldr	r3, [r7, #4]
 810bd5a:	681b      	ldr	r3, [r3, #0]
 810bd5c:	f022 0201 	bic.w	r2, r2, #1
 810bd60:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810bd62:	6878      	ldr	r0, [r7, #4]
 810bd64:	f000 f996 	bl	810c094 <UART_SetConfig>
 810bd68:	4603      	mov	r3, r0
 810bd6a:	2b01      	cmp	r3, #1
 810bd6c:	d101      	bne.n	810bd72 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810bd6e:	2301      	movs	r3, #1
 810bd70:	e022      	b.n	810bdb8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810bd72:	687b      	ldr	r3, [r7, #4]
 810bd74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810bd76:	2b00      	cmp	r3, #0
 810bd78:	d002      	beq.n	810bd80 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810bd7a:	6878      	ldr	r0, [r7, #4]
 810bd7c:	f000 feea 	bl	810cb54 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 810bd80:	687b      	ldr	r3, [r7, #4]
 810bd82:	681b      	ldr	r3, [r3, #0]
 810bd84:	685a      	ldr	r2, [r3, #4]
 810bd86:	687b      	ldr	r3, [r7, #4]
 810bd88:	681b      	ldr	r3, [r3, #0]
 810bd8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810bd8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 810bd90:	687b      	ldr	r3, [r7, #4]
 810bd92:	681b      	ldr	r3, [r3, #0]
 810bd94:	689a      	ldr	r2, [r3, #8]
 810bd96:	687b      	ldr	r3, [r7, #4]
 810bd98:	681b      	ldr	r3, [r3, #0]
 810bd9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 810bd9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 810bda0:	687b      	ldr	r3, [r7, #4]
 810bda2:	681b      	ldr	r3, [r3, #0]
 810bda4:	681a      	ldr	r2, [r3, #0]
 810bda6:	687b      	ldr	r3, [r7, #4]
 810bda8:	681b      	ldr	r3, [r3, #0]
 810bdaa:	f042 0201 	orr.w	r2, r2, #1
 810bdae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 810bdb0:	6878      	ldr	r0, [r7, #4]
 810bdb2:	f000 ff71 	bl	810cc98 <UART_CheckIdleState>
 810bdb6:	4603      	mov	r3, r0
}
 810bdb8:	4618      	mov	r0, r3
 810bdba:	3708      	adds	r7, #8
 810bdbc:	46bd      	mov	sp, r7
 810bdbe:	bd80      	pop	{r7, pc}

0810bdc0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810bdc0:	b580      	push	{r7, lr}
 810bdc2:	b08a      	sub	sp, #40	; 0x28
 810bdc4:	af02      	add	r7, sp, #8
 810bdc6:	60f8      	str	r0, [r7, #12]
 810bdc8:	60b9      	str	r1, [r7, #8]
 810bdca:	603b      	str	r3, [r7, #0]
 810bdcc:	4613      	mov	r3, r2
 810bdce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 810bdd0:	68fb      	ldr	r3, [r7, #12]
 810bdd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810bdd6:	2b20      	cmp	r3, #32
 810bdd8:	f040 8083 	bne.w	810bee2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 810bddc:	68bb      	ldr	r3, [r7, #8]
 810bdde:	2b00      	cmp	r3, #0
 810bde0:	d002      	beq.n	810bde8 <HAL_UART_Transmit+0x28>
 810bde2:	88fb      	ldrh	r3, [r7, #6]
 810bde4:	2b00      	cmp	r3, #0
 810bde6:	d101      	bne.n	810bdec <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 810bde8:	2301      	movs	r3, #1
 810bdea:	e07b      	b.n	810bee4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 810bdec:	68fb      	ldr	r3, [r7, #12]
 810bdee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810bdf2:	2b01      	cmp	r3, #1
 810bdf4:	d101      	bne.n	810bdfa <HAL_UART_Transmit+0x3a>
 810bdf6:	2302      	movs	r3, #2
 810bdf8:	e074      	b.n	810bee4 <HAL_UART_Transmit+0x124>
 810bdfa:	68fb      	ldr	r3, [r7, #12]
 810bdfc:	2201      	movs	r2, #1
 810bdfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810be02:	68fb      	ldr	r3, [r7, #12]
 810be04:	2200      	movs	r2, #0
 810be06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 810be0a:	68fb      	ldr	r3, [r7, #12]
 810be0c:	2221      	movs	r2, #33	; 0x21
 810be0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810be12:	f7f5 fb5d 	bl	81014d0 <HAL_GetTick>
 810be16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 810be18:	68fb      	ldr	r3, [r7, #12]
 810be1a:	88fa      	ldrh	r2, [r7, #6]
 810be1c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 810be20:	68fb      	ldr	r3, [r7, #12]
 810be22:	88fa      	ldrh	r2, [r7, #6]
 810be24:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 810be28:	68fb      	ldr	r3, [r7, #12]
 810be2a:	689b      	ldr	r3, [r3, #8]
 810be2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810be30:	d108      	bne.n	810be44 <HAL_UART_Transmit+0x84>
 810be32:	68fb      	ldr	r3, [r7, #12]
 810be34:	691b      	ldr	r3, [r3, #16]
 810be36:	2b00      	cmp	r3, #0
 810be38:	d104      	bne.n	810be44 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 810be3a:	2300      	movs	r3, #0
 810be3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 810be3e:	68bb      	ldr	r3, [r7, #8]
 810be40:	61bb      	str	r3, [r7, #24]
 810be42:	e003      	b.n	810be4c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 810be44:	68bb      	ldr	r3, [r7, #8]
 810be46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 810be48:	2300      	movs	r3, #0
 810be4a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 810be4c:	68fb      	ldr	r3, [r7, #12]
 810be4e:	2200      	movs	r2, #0
 810be50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 810be54:	e02c      	b.n	810beb0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 810be56:	683b      	ldr	r3, [r7, #0]
 810be58:	9300      	str	r3, [sp, #0]
 810be5a:	697b      	ldr	r3, [r7, #20]
 810be5c:	2200      	movs	r2, #0
 810be5e:	2180      	movs	r1, #128	; 0x80
 810be60:	68f8      	ldr	r0, [r7, #12]
 810be62:	f000 ff64 	bl	810cd2e <UART_WaitOnFlagUntilTimeout>
 810be66:	4603      	mov	r3, r0
 810be68:	2b00      	cmp	r3, #0
 810be6a:	d001      	beq.n	810be70 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 810be6c:	2303      	movs	r3, #3
 810be6e:	e039      	b.n	810bee4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 810be70:	69fb      	ldr	r3, [r7, #28]
 810be72:	2b00      	cmp	r3, #0
 810be74:	d10b      	bne.n	810be8e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 810be76:	69bb      	ldr	r3, [r7, #24]
 810be78:	881b      	ldrh	r3, [r3, #0]
 810be7a:	461a      	mov	r2, r3
 810be7c:	68fb      	ldr	r3, [r7, #12]
 810be7e:	681b      	ldr	r3, [r3, #0]
 810be80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 810be84:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 810be86:	69bb      	ldr	r3, [r7, #24]
 810be88:	3302      	adds	r3, #2
 810be8a:	61bb      	str	r3, [r7, #24]
 810be8c:	e007      	b.n	810be9e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810be8e:	69fb      	ldr	r3, [r7, #28]
 810be90:	781a      	ldrb	r2, [r3, #0]
 810be92:	68fb      	ldr	r3, [r7, #12]
 810be94:	681b      	ldr	r3, [r3, #0]
 810be96:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 810be98:	69fb      	ldr	r3, [r7, #28]
 810be9a:	3301      	adds	r3, #1
 810be9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810be9e:	68fb      	ldr	r3, [r7, #12]
 810bea0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 810bea4:	b29b      	uxth	r3, r3
 810bea6:	3b01      	subs	r3, #1
 810bea8:	b29a      	uxth	r2, r3
 810beaa:	68fb      	ldr	r3, [r7, #12]
 810beac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 810beb0:	68fb      	ldr	r3, [r7, #12]
 810beb2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 810beb6:	b29b      	uxth	r3, r3
 810beb8:	2b00      	cmp	r3, #0
 810beba:	d1cc      	bne.n	810be56 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 810bebc:	683b      	ldr	r3, [r7, #0]
 810bebe:	9300      	str	r3, [sp, #0]
 810bec0:	697b      	ldr	r3, [r7, #20]
 810bec2:	2200      	movs	r2, #0
 810bec4:	2140      	movs	r1, #64	; 0x40
 810bec6:	68f8      	ldr	r0, [r7, #12]
 810bec8:	f000 ff31 	bl	810cd2e <UART_WaitOnFlagUntilTimeout>
 810becc:	4603      	mov	r3, r0
 810bece:	2b00      	cmp	r3, #0
 810bed0:	d001      	beq.n	810bed6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 810bed2:	2303      	movs	r3, #3
 810bed4:	e006      	b.n	810bee4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 810bed6:	68fb      	ldr	r3, [r7, #12]
 810bed8:	2220      	movs	r2, #32
 810beda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 810bede:	2300      	movs	r3, #0
 810bee0:	e000      	b.n	810bee4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 810bee2:	2302      	movs	r3, #2
  }
}
 810bee4:	4618      	mov	r0, r3
 810bee6:	3720      	adds	r7, #32
 810bee8:	46bd      	mov	sp, r7
 810beea:	bd80      	pop	{r7, pc}

0810beec <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810beec:	b580      	push	{r7, lr}
 810beee:	b08a      	sub	sp, #40	; 0x28
 810bef0:	af02      	add	r7, sp, #8
 810bef2:	60f8      	str	r0, [r7, #12]
 810bef4:	60b9      	str	r1, [r7, #8]
 810bef6:	603b      	str	r3, [r7, #0]
 810bef8:	4613      	mov	r3, r2
 810befa:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 810befc:	68fb      	ldr	r3, [r7, #12]
 810befe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810bf02:	2b20      	cmp	r3, #32
 810bf04:	f040 80c0 	bne.w	810c088 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 810bf08:	68bb      	ldr	r3, [r7, #8]
 810bf0a:	2b00      	cmp	r3, #0
 810bf0c:	d002      	beq.n	810bf14 <HAL_UART_Receive+0x28>
 810bf0e:	88fb      	ldrh	r3, [r7, #6]
 810bf10:	2b00      	cmp	r3, #0
 810bf12:	d101      	bne.n	810bf18 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 810bf14:	2301      	movs	r3, #1
 810bf16:	e0b8      	b.n	810c08a <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 810bf18:	68fb      	ldr	r3, [r7, #12]
 810bf1a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810bf1e:	2b01      	cmp	r3, #1
 810bf20:	d101      	bne.n	810bf26 <HAL_UART_Receive+0x3a>
 810bf22:	2302      	movs	r3, #2
 810bf24:	e0b1      	b.n	810c08a <HAL_UART_Receive+0x19e>
 810bf26:	68fb      	ldr	r3, [r7, #12]
 810bf28:	2201      	movs	r2, #1
 810bf2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810bf2e:	68fb      	ldr	r3, [r7, #12]
 810bf30:	2200      	movs	r2, #0
 810bf32:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 810bf36:	68fb      	ldr	r3, [r7, #12]
 810bf38:	2222      	movs	r2, #34	; 0x22
 810bf3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810bf3e:	68fb      	ldr	r3, [r7, #12]
 810bf40:	2200      	movs	r2, #0
 810bf42:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810bf44:	f7f5 fac4 	bl	81014d0 <HAL_GetTick>
 810bf48:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 810bf4a:	68fb      	ldr	r3, [r7, #12]
 810bf4c:	88fa      	ldrh	r2, [r7, #6]
 810bf4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 810bf52:	68fb      	ldr	r3, [r7, #12]
 810bf54:	88fa      	ldrh	r2, [r7, #6]
 810bf56:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 810bf5a:	68fb      	ldr	r3, [r7, #12]
 810bf5c:	689b      	ldr	r3, [r3, #8]
 810bf5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810bf62:	d10e      	bne.n	810bf82 <HAL_UART_Receive+0x96>
 810bf64:	68fb      	ldr	r3, [r7, #12]
 810bf66:	691b      	ldr	r3, [r3, #16]
 810bf68:	2b00      	cmp	r3, #0
 810bf6a:	d105      	bne.n	810bf78 <HAL_UART_Receive+0x8c>
 810bf6c:	68fb      	ldr	r3, [r7, #12]
 810bf6e:	f240 12ff 	movw	r2, #511	; 0x1ff
 810bf72:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810bf76:	e02d      	b.n	810bfd4 <HAL_UART_Receive+0xe8>
 810bf78:	68fb      	ldr	r3, [r7, #12]
 810bf7a:	22ff      	movs	r2, #255	; 0xff
 810bf7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810bf80:	e028      	b.n	810bfd4 <HAL_UART_Receive+0xe8>
 810bf82:	68fb      	ldr	r3, [r7, #12]
 810bf84:	689b      	ldr	r3, [r3, #8]
 810bf86:	2b00      	cmp	r3, #0
 810bf88:	d10d      	bne.n	810bfa6 <HAL_UART_Receive+0xba>
 810bf8a:	68fb      	ldr	r3, [r7, #12]
 810bf8c:	691b      	ldr	r3, [r3, #16]
 810bf8e:	2b00      	cmp	r3, #0
 810bf90:	d104      	bne.n	810bf9c <HAL_UART_Receive+0xb0>
 810bf92:	68fb      	ldr	r3, [r7, #12]
 810bf94:	22ff      	movs	r2, #255	; 0xff
 810bf96:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810bf9a:	e01b      	b.n	810bfd4 <HAL_UART_Receive+0xe8>
 810bf9c:	68fb      	ldr	r3, [r7, #12]
 810bf9e:	227f      	movs	r2, #127	; 0x7f
 810bfa0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810bfa4:	e016      	b.n	810bfd4 <HAL_UART_Receive+0xe8>
 810bfa6:	68fb      	ldr	r3, [r7, #12]
 810bfa8:	689b      	ldr	r3, [r3, #8]
 810bfaa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810bfae:	d10d      	bne.n	810bfcc <HAL_UART_Receive+0xe0>
 810bfb0:	68fb      	ldr	r3, [r7, #12]
 810bfb2:	691b      	ldr	r3, [r3, #16]
 810bfb4:	2b00      	cmp	r3, #0
 810bfb6:	d104      	bne.n	810bfc2 <HAL_UART_Receive+0xd6>
 810bfb8:	68fb      	ldr	r3, [r7, #12]
 810bfba:	227f      	movs	r2, #127	; 0x7f
 810bfbc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810bfc0:	e008      	b.n	810bfd4 <HAL_UART_Receive+0xe8>
 810bfc2:	68fb      	ldr	r3, [r7, #12]
 810bfc4:	223f      	movs	r2, #63	; 0x3f
 810bfc6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810bfca:	e003      	b.n	810bfd4 <HAL_UART_Receive+0xe8>
 810bfcc:	68fb      	ldr	r3, [r7, #12]
 810bfce:	2200      	movs	r2, #0
 810bfd0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 810bfd4:	68fb      	ldr	r3, [r7, #12]
 810bfd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 810bfda:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 810bfdc:	68fb      	ldr	r3, [r7, #12]
 810bfde:	689b      	ldr	r3, [r3, #8]
 810bfe0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810bfe4:	d108      	bne.n	810bff8 <HAL_UART_Receive+0x10c>
 810bfe6:	68fb      	ldr	r3, [r7, #12]
 810bfe8:	691b      	ldr	r3, [r3, #16]
 810bfea:	2b00      	cmp	r3, #0
 810bfec:	d104      	bne.n	810bff8 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 810bfee:	2300      	movs	r3, #0
 810bff0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 810bff2:	68bb      	ldr	r3, [r7, #8]
 810bff4:	61bb      	str	r3, [r7, #24]
 810bff6:	e003      	b.n	810c000 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 810bff8:	68bb      	ldr	r3, [r7, #8]
 810bffa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 810bffc:	2300      	movs	r3, #0
 810bffe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 810c000:	68fb      	ldr	r3, [r7, #12]
 810c002:	2200      	movs	r2, #0
 810c004:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 810c008:	e032      	b.n	810c070 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 810c00a:	683b      	ldr	r3, [r7, #0]
 810c00c:	9300      	str	r3, [sp, #0]
 810c00e:	697b      	ldr	r3, [r7, #20]
 810c010:	2200      	movs	r2, #0
 810c012:	2120      	movs	r1, #32
 810c014:	68f8      	ldr	r0, [r7, #12]
 810c016:	f000 fe8a 	bl	810cd2e <UART_WaitOnFlagUntilTimeout>
 810c01a:	4603      	mov	r3, r0
 810c01c:	2b00      	cmp	r3, #0
 810c01e:	d001      	beq.n	810c024 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 810c020:	2303      	movs	r3, #3
 810c022:	e032      	b.n	810c08a <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 810c024:	69fb      	ldr	r3, [r7, #28]
 810c026:	2b00      	cmp	r3, #0
 810c028:	d10c      	bne.n	810c044 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 810c02a:	68fb      	ldr	r3, [r7, #12]
 810c02c:	681b      	ldr	r3, [r3, #0]
 810c02e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810c030:	b29a      	uxth	r2, r3
 810c032:	8a7b      	ldrh	r3, [r7, #18]
 810c034:	4013      	ands	r3, r2
 810c036:	b29a      	uxth	r2, r3
 810c038:	69bb      	ldr	r3, [r7, #24]
 810c03a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 810c03c:	69bb      	ldr	r3, [r7, #24]
 810c03e:	3302      	adds	r3, #2
 810c040:	61bb      	str	r3, [r7, #24]
 810c042:	e00c      	b.n	810c05e <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 810c044:	68fb      	ldr	r3, [r7, #12]
 810c046:	681b      	ldr	r3, [r3, #0]
 810c048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810c04a:	b2da      	uxtb	r2, r3
 810c04c:	8a7b      	ldrh	r3, [r7, #18]
 810c04e:	b2db      	uxtb	r3, r3
 810c050:	4013      	ands	r3, r2
 810c052:	b2da      	uxtb	r2, r3
 810c054:	69fb      	ldr	r3, [r7, #28]
 810c056:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 810c058:	69fb      	ldr	r3, [r7, #28]
 810c05a:	3301      	adds	r3, #1
 810c05c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 810c05e:	68fb      	ldr	r3, [r7, #12]
 810c060:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 810c064:	b29b      	uxth	r3, r3
 810c066:	3b01      	subs	r3, #1
 810c068:	b29a      	uxth	r2, r3
 810c06a:	68fb      	ldr	r3, [r7, #12]
 810c06c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 810c070:	68fb      	ldr	r3, [r7, #12]
 810c072:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 810c076:	b29b      	uxth	r3, r3
 810c078:	2b00      	cmp	r3, #0
 810c07a:	d1c6      	bne.n	810c00a <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 810c07c:	68fb      	ldr	r3, [r7, #12]
 810c07e:	2220      	movs	r2, #32
 810c080:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 810c084:	2300      	movs	r3, #0
 810c086:	e000      	b.n	810c08a <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 810c088:	2302      	movs	r3, #2
  }
}
 810c08a:	4618      	mov	r0, r3
 810c08c:	3720      	adds	r7, #32
 810c08e:	46bd      	mov	sp, r7
 810c090:	bd80      	pop	{r7, pc}
	...

0810c094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 810c094:	b5b0      	push	{r4, r5, r7, lr}
 810c096:	b08e      	sub	sp, #56	; 0x38
 810c098:	af00      	add	r7, sp, #0
 810c09a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810c09c:	2300      	movs	r3, #0
 810c09e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810c0a2:	687b      	ldr	r3, [r7, #4]
 810c0a4:	689a      	ldr	r2, [r3, #8]
 810c0a6:	687b      	ldr	r3, [r7, #4]
 810c0a8:	691b      	ldr	r3, [r3, #16]
 810c0aa:	431a      	orrs	r2, r3
 810c0ac:	687b      	ldr	r3, [r7, #4]
 810c0ae:	695b      	ldr	r3, [r3, #20]
 810c0b0:	431a      	orrs	r2, r3
 810c0b2:	687b      	ldr	r3, [r7, #4]
 810c0b4:	69db      	ldr	r3, [r3, #28]
 810c0b6:	4313      	orrs	r3, r2
 810c0b8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810c0ba:	687b      	ldr	r3, [r7, #4]
 810c0bc:	681b      	ldr	r3, [r3, #0]
 810c0be:	681a      	ldr	r2, [r3, #0]
 810c0c0:	4bc0      	ldr	r3, [pc, #768]	; (810c3c4 <UART_SetConfig+0x330>)
 810c0c2:	4013      	ands	r3, r2
 810c0c4:	687a      	ldr	r2, [r7, #4]
 810c0c6:	6812      	ldr	r2, [r2, #0]
 810c0c8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 810c0ca:	430b      	orrs	r3, r1
 810c0cc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 810c0ce:	687b      	ldr	r3, [r7, #4]
 810c0d0:	681b      	ldr	r3, [r3, #0]
 810c0d2:	685b      	ldr	r3, [r3, #4]
 810c0d4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810c0d8:	687b      	ldr	r3, [r7, #4]
 810c0da:	68da      	ldr	r2, [r3, #12]
 810c0dc:	687b      	ldr	r3, [r7, #4]
 810c0de:	681b      	ldr	r3, [r3, #0]
 810c0e0:	430a      	orrs	r2, r1
 810c0e2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 810c0e4:	687b      	ldr	r3, [r7, #4]
 810c0e6:	699b      	ldr	r3, [r3, #24]
 810c0e8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 810c0ea:	687b      	ldr	r3, [r7, #4]
 810c0ec:	681b      	ldr	r3, [r3, #0]
 810c0ee:	4ab6      	ldr	r2, [pc, #728]	; (810c3c8 <UART_SetConfig+0x334>)
 810c0f0:	4293      	cmp	r3, r2
 810c0f2:	d004      	beq.n	810c0fe <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 810c0f4:	687b      	ldr	r3, [r7, #4]
 810c0f6:	6a1b      	ldr	r3, [r3, #32]
 810c0f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810c0fa:	4313      	orrs	r3, r2
 810c0fc:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 810c0fe:	687b      	ldr	r3, [r7, #4]
 810c100:	681b      	ldr	r3, [r3, #0]
 810c102:	689b      	ldr	r3, [r3, #8]
 810c104:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 810c108:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 810c10c:	687a      	ldr	r2, [r7, #4]
 810c10e:	6812      	ldr	r2, [r2, #0]
 810c110:	6b79      	ldr	r1, [r7, #52]	; 0x34
 810c112:	430b      	orrs	r3, r1
 810c114:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 810c116:	687b      	ldr	r3, [r7, #4]
 810c118:	681b      	ldr	r3, [r3, #0]
 810c11a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810c11c:	f023 010f 	bic.w	r1, r3, #15
 810c120:	687b      	ldr	r3, [r7, #4]
 810c122:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810c124:	687b      	ldr	r3, [r7, #4]
 810c126:	681b      	ldr	r3, [r3, #0]
 810c128:	430a      	orrs	r2, r1
 810c12a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 810c12c:	687b      	ldr	r3, [r7, #4]
 810c12e:	681b      	ldr	r3, [r3, #0]
 810c130:	4aa6      	ldr	r2, [pc, #664]	; (810c3cc <UART_SetConfig+0x338>)
 810c132:	4293      	cmp	r3, r2
 810c134:	d176      	bne.n	810c224 <UART_SetConfig+0x190>
 810c136:	4ba6      	ldr	r3, [pc, #664]	; (810c3d0 <UART_SetConfig+0x33c>)
 810c138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810c13a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810c13e:	2b28      	cmp	r3, #40	; 0x28
 810c140:	d86c      	bhi.n	810c21c <UART_SetConfig+0x188>
 810c142:	a201      	add	r2, pc, #4	; (adr r2, 810c148 <UART_SetConfig+0xb4>)
 810c144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c148:	0810c1ed 	.word	0x0810c1ed
 810c14c:	0810c21d 	.word	0x0810c21d
 810c150:	0810c21d 	.word	0x0810c21d
 810c154:	0810c21d 	.word	0x0810c21d
 810c158:	0810c21d 	.word	0x0810c21d
 810c15c:	0810c21d 	.word	0x0810c21d
 810c160:	0810c21d 	.word	0x0810c21d
 810c164:	0810c21d 	.word	0x0810c21d
 810c168:	0810c1f5 	.word	0x0810c1f5
 810c16c:	0810c21d 	.word	0x0810c21d
 810c170:	0810c21d 	.word	0x0810c21d
 810c174:	0810c21d 	.word	0x0810c21d
 810c178:	0810c21d 	.word	0x0810c21d
 810c17c:	0810c21d 	.word	0x0810c21d
 810c180:	0810c21d 	.word	0x0810c21d
 810c184:	0810c21d 	.word	0x0810c21d
 810c188:	0810c1fd 	.word	0x0810c1fd
 810c18c:	0810c21d 	.word	0x0810c21d
 810c190:	0810c21d 	.word	0x0810c21d
 810c194:	0810c21d 	.word	0x0810c21d
 810c198:	0810c21d 	.word	0x0810c21d
 810c19c:	0810c21d 	.word	0x0810c21d
 810c1a0:	0810c21d 	.word	0x0810c21d
 810c1a4:	0810c21d 	.word	0x0810c21d
 810c1a8:	0810c205 	.word	0x0810c205
 810c1ac:	0810c21d 	.word	0x0810c21d
 810c1b0:	0810c21d 	.word	0x0810c21d
 810c1b4:	0810c21d 	.word	0x0810c21d
 810c1b8:	0810c21d 	.word	0x0810c21d
 810c1bc:	0810c21d 	.word	0x0810c21d
 810c1c0:	0810c21d 	.word	0x0810c21d
 810c1c4:	0810c21d 	.word	0x0810c21d
 810c1c8:	0810c20d 	.word	0x0810c20d
 810c1cc:	0810c21d 	.word	0x0810c21d
 810c1d0:	0810c21d 	.word	0x0810c21d
 810c1d4:	0810c21d 	.word	0x0810c21d
 810c1d8:	0810c21d 	.word	0x0810c21d
 810c1dc:	0810c21d 	.word	0x0810c21d
 810c1e0:	0810c21d 	.word	0x0810c21d
 810c1e4:	0810c21d 	.word	0x0810c21d
 810c1e8:	0810c215 	.word	0x0810c215
 810c1ec:	2301      	movs	r3, #1
 810c1ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c1f2:	e220      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c1f4:	2304      	movs	r3, #4
 810c1f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c1fa:	e21c      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c1fc:	2308      	movs	r3, #8
 810c1fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c202:	e218      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c204:	2310      	movs	r3, #16
 810c206:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c20a:	e214      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c20c:	2320      	movs	r3, #32
 810c20e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c212:	e210      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c214:	2340      	movs	r3, #64	; 0x40
 810c216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c21a:	e20c      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c21c:	2380      	movs	r3, #128	; 0x80
 810c21e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c222:	e208      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c224:	687b      	ldr	r3, [r7, #4]
 810c226:	681b      	ldr	r3, [r3, #0]
 810c228:	4a6a      	ldr	r2, [pc, #424]	; (810c3d4 <UART_SetConfig+0x340>)
 810c22a:	4293      	cmp	r3, r2
 810c22c:	d130      	bne.n	810c290 <UART_SetConfig+0x1fc>
 810c22e:	4b68      	ldr	r3, [pc, #416]	; (810c3d0 <UART_SetConfig+0x33c>)
 810c230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810c232:	f003 0307 	and.w	r3, r3, #7
 810c236:	2b05      	cmp	r3, #5
 810c238:	d826      	bhi.n	810c288 <UART_SetConfig+0x1f4>
 810c23a:	a201      	add	r2, pc, #4	; (adr r2, 810c240 <UART_SetConfig+0x1ac>)
 810c23c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c240:	0810c259 	.word	0x0810c259
 810c244:	0810c261 	.word	0x0810c261
 810c248:	0810c269 	.word	0x0810c269
 810c24c:	0810c271 	.word	0x0810c271
 810c250:	0810c279 	.word	0x0810c279
 810c254:	0810c281 	.word	0x0810c281
 810c258:	2300      	movs	r3, #0
 810c25a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c25e:	e1ea      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c260:	2304      	movs	r3, #4
 810c262:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c266:	e1e6      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c268:	2308      	movs	r3, #8
 810c26a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c26e:	e1e2      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c270:	2310      	movs	r3, #16
 810c272:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c276:	e1de      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c278:	2320      	movs	r3, #32
 810c27a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c27e:	e1da      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c280:	2340      	movs	r3, #64	; 0x40
 810c282:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c286:	e1d6      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c288:	2380      	movs	r3, #128	; 0x80
 810c28a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c28e:	e1d2      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c290:	687b      	ldr	r3, [r7, #4]
 810c292:	681b      	ldr	r3, [r3, #0]
 810c294:	4a50      	ldr	r2, [pc, #320]	; (810c3d8 <UART_SetConfig+0x344>)
 810c296:	4293      	cmp	r3, r2
 810c298:	d130      	bne.n	810c2fc <UART_SetConfig+0x268>
 810c29a:	4b4d      	ldr	r3, [pc, #308]	; (810c3d0 <UART_SetConfig+0x33c>)
 810c29c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810c29e:	f003 0307 	and.w	r3, r3, #7
 810c2a2:	2b05      	cmp	r3, #5
 810c2a4:	d826      	bhi.n	810c2f4 <UART_SetConfig+0x260>
 810c2a6:	a201      	add	r2, pc, #4	; (adr r2, 810c2ac <UART_SetConfig+0x218>)
 810c2a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c2ac:	0810c2c5 	.word	0x0810c2c5
 810c2b0:	0810c2cd 	.word	0x0810c2cd
 810c2b4:	0810c2d5 	.word	0x0810c2d5
 810c2b8:	0810c2dd 	.word	0x0810c2dd
 810c2bc:	0810c2e5 	.word	0x0810c2e5
 810c2c0:	0810c2ed 	.word	0x0810c2ed
 810c2c4:	2300      	movs	r3, #0
 810c2c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c2ca:	e1b4      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c2cc:	2304      	movs	r3, #4
 810c2ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c2d2:	e1b0      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c2d4:	2308      	movs	r3, #8
 810c2d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c2da:	e1ac      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c2dc:	2310      	movs	r3, #16
 810c2de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c2e2:	e1a8      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c2e4:	2320      	movs	r3, #32
 810c2e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c2ea:	e1a4      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c2ec:	2340      	movs	r3, #64	; 0x40
 810c2ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c2f2:	e1a0      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c2f4:	2380      	movs	r3, #128	; 0x80
 810c2f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c2fa:	e19c      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c2fc:	687b      	ldr	r3, [r7, #4]
 810c2fe:	681b      	ldr	r3, [r3, #0]
 810c300:	4a36      	ldr	r2, [pc, #216]	; (810c3dc <UART_SetConfig+0x348>)
 810c302:	4293      	cmp	r3, r2
 810c304:	d130      	bne.n	810c368 <UART_SetConfig+0x2d4>
 810c306:	4b32      	ldr	r3, [pc, #200]	; (810c3d0 <UART_SetConfig+0x33c>)
 810c308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810c30a:	f003 0307 	and.w	r3, r3, #7
 810c30e:	2b05      	cmp	r3, #5
 810c310:	d826      	bhi.n	810c360 <UART_SetConfig+0x2cc>
 810c312:	a201      	add	r2, pc, #4	; (adr r2, 810c318 <UART_SetConfig+0x284>)
 810c314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c318:	0810c331 	.word	0x0810c331
 810c31c:	0810c339 	.word	0x0810c339
 810c320:	0810c341 	.word	0x0810c341
 810c324:	0810c349 	.word	0x0810c349
 810c328:	0810c351 	.word	0x0810c351
 810c32c:	0810c359 	.word	0x0810c359
 810c330:	2300      	movs	r3, #0
 810c332:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c336:	e17e      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c338:	2304      	movs	r3, #4
 810c33a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c33e:	e17a      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c340:	2308      	movs	r3, #8
 810c342:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c346:	e176      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c348:	2310      	movs	r3, #16
 810c34a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c34e:	e172      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c350:	2320      	movs	r3, #32
 810c352:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c356:	e16e      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c358:	2340      	movs	r3, #64	; 0x40
 810c35a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c35e:	e16a      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c360:	2380      	movs	r3, #128	; 0x80
 810c362:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c366:	e166      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c368:	687b      	ldr	r3, [r7, #4]
 810c36a:	681b      	ldr	r3, [r3, #0]
 810c36c:	4a1c      	ldr	r2, [pc, #112]	; (810c3e0 <UART_SetConfig+0x34c>)
 810c36e:	4293      	cmp	r3, r2
 810c370:	d140      	bne.n	810c3f4 <UART_SetConfig+0x360>
 810c372:	4b17      	ldr	r3, [pc, #92]	; (810c3d0 <UART_SetConfig+0x33c>)
 810c374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810c376:	f003 0307 	and.w	r3, r3, #7
 810c37a:	2b05      	cmp	r3, #5
 810c37c:	d836      	bhi.n	810c3ec <UART_SetConfig+0x358>
 810c37e:	a201      	add	r2, pc, #4	; (adr r2, 810c384 <UART_SetConfig+0x2f0>)
 810c380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c384:	0810c39d 	.word	0x0810c39d
 810c388:	0810c3a5 	.word	0x0810c3a5
 810c38c:	0810c3ad 	.word	0x0810c3ad
 810c390:	0810c3b5 	.word	0x0810c3b5
 810c394:	0810c3bd 	.word	0x0810c3bd
 810c398:	0810c3e5 	.word	0x0810c3e5
 810c39c:	2300      	movs	r3, #0
 810c39e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c3a2:	e148      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c3a4:	2304      	movs	r3, #4
 810c3a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c3aa:	e144      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c3ac:	2308      	movs	r3, #8
 810c3ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c3b2:	e140      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c3b4:	2310      	movs	r3, #16
 810c3b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c3ba:	e13c      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c3bc:	2320      	movs	r3, #32
 810c3be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c3c2:	e138      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c3c4:	cfff69f3 	.word	0xcfff69f3
 810c3c8:	58000c00 	.word	0x58000c00
 810c3cc:	40011000 	.word	0x40011000
 810c3d0:	58024400 	.word	0x58024400
 810c3d4:	40004400 	.word	0x40004400
 810c3d8:	40004800 	.word	0x40004800
 810c3dc:	40004c00 	.word	0x40004c00
 810c3e0:	40005000 	.word	0x40005000
 810c3e4:	2340      	movs	r3, #64	; 0x40
 810c3e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c3ea:	e124      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c3ec:	2380      	movs	r3, #128	; 0x80
 810c3ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c3f2:	e120      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c3f4:	687b      	ldr	r3, [r7, #4]
 810c3f6:	681b      	ldr	r3, [r3, #0]
 810c3f8:	4acc      	ldr	r2, [pc, #816]	; (810c72c <UART_SetConfig+0x698>)
 810c3fa:	4293      	cmp	r3, r2
 810c3fc:	d176      	bne.n	810c4ec <UART_SetConfig+0x458>
 810c3fe:	4bcc      	ldr	r3, [pc, #816]	; (810c730 <UART_SetConfig+0x69c>)
 810c400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810c402:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810c406:	2b28      	cmp	r3, #40	; 0x28
 810c408:	d86c      	bhi.n	810c4e4 <UART_SetConfig+0x450>
 810c40a:	a201      	add	r2, pc, #4	; (adr r2, 810c410 <UART_SetConfig+0x37c>)
 810c40c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c410:	0810c4b5 	.word	0x0810c4b5
 810c414:	0810c4e5 	.word	0x0810c4e5
 810c418:	0810c4e5 	.word	0x0810c4e5
 810c41c:	0810c4e5 	.word	0x0810c4e5
 810c420:	0810c4e5 	.word	0x0810c4e5
 810c424:	0810c4e5 	.word	0x0810c4e5
 810c428:	0810c4e5 	.word	0x0810c4e5
 810c42c:	0810c4e5 	.word	0x0810c4e5
 810c430:	0810c4bd 	.word	0x0810c4bd
 810c434:	0810c4e5 	.word	0x0810c4e5
 810c438:	0810c4e5 	.word	0x0810c4e5
 810c43c:	0810c4e5 	.word	0x0810c4e5
 810c440:	0810c4e5 	.word	0x0810c4e5
 810c444:	0810c4e5 	.word	0x0810c4e5
 810c448:	0810c4e5 	.word	0x0810c4e5
 810c44c:	0810c4e5 	.word	0x0810c4e5
 810c450:	0810c4c5 	.word	0x0810c4c5
 810c454:	0810c4e5 	.word	0x0810c4e5
 810c458:	0810c4e5 	.word	0x0810c4e5
 810c45c:	0810c4e5 	.word	0x0810c4e5
 810c460:	0810c4e5 	.word	0x0810c4e5
 810c464:	0810c4e5 	.word	0x0810c4e5
 810c468:	0810c4e5 	.word	0x0810c4e5
 810c46c:	0810c4e5 	.word	0x0810c4e5
 810c470:	0810c4cd 	.word	0x0810c4cd
 810c474:	0810c4e5 	.word	0x0810c4e5
 810c478:	0810c4e5 	.word	0x0810c4e5
 810c47c:	0810c4e5 	.word	0x0810c4e5
 810c480:	0810c4e5 	.word	0x0810c4e5
 810c484:	0810c4e5 	.word	0x0810c4e5
 810c488:	0810c4e5 	.word	0x0810c4e5
 810c48c:	0810c4e5 	.word	0x0810c4e5
 810c490:	0810c4d5 	.word	0x0810c4d5
 810c494:	0810c4e5 	.word	0x0810c4e5
 810c498:	0810c4e5 	.word	0x0810c4e5
 810c49c:	0810c4e5 	.word	0x0810c4e5
 810c4a0:	0810c4e5 	.word	0x0810c4e5
 810c4a4:	0810c4e5 	.word	0x0810c4e5
 810c4a8:	0810c4e5 	.word	0x0810c4e5
 810c4ac:	0810c4e5 	.word	0x0810c4e5
 810c4b0:	0810c4dd 	.word	0x0810c4dd
 810c4b4:	2301      	movs	r3, #1
 810c4b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c4ba:	e0bc      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c4bc:	2304      	movs	r3, #4
 810c4be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c4c2:	e0b8      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c4c4:	2308      	movs	r3, #8
 810c4c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c4ca:	e0b4      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c4cc:	2310      	movs	r3, #16
 810c4ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c4d2:	e0b0      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c4d4:	2320      	movs	r3, #32
 810c4d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c4da:	e0ac      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c4dc:	2340      	movs	r3, #64	; 0x40
 810c4de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c4e2:	e0a8      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c4e4:	2380      	movs	r3, #128	; 0x80
 810c4e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c4ea:	e0a4      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c4ec:	687b      	ldr	r3, [r7, #4]
 810c4ee:	681b      	ldr	r3, [r3, #0]
 810c4f0:	4a90      	ldr	r2, [pc, #576]	; (810c734 <UART_SetConfig+0x6a0>)
 810c4f2:	4293      	cmp	r3, r2
 810c4f4:	d130      	bne.n	810c558 <UART_SetConfig+0x4c4>
 810c4f6:	4b8e      	ldr	r3, [pc, #568]	; (810c730 <UART_SetConfig+0x69c>)
 810c4f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810c4fa:	f003 0307 	and.w	r3, r3, #7
 810c4fe:	2b05      	cmp	r3, #5
 810c500:	d826      	bhi.n	810c550 <UART_SetConfig+0x4bc>
 810c502:	a201      	add	r2, pc, #4	; (adr r2, 810c508 <UART_SetConfig+0x474>)
 810c504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c508:	0810c521 	.word	0x0810c521
 810c50c:	0810c529 	.word	0x0810c529
 810c510:	0810c531 	.word	0x0810c531
 810c514:	0810c539 	.word	0x0810c539
 810c518:	0810c541 	.word	0x0810c541
 810c51c:	0810c549 	.word	0x0810c549
 810c520:	2300      	movs	r3, #0
 810c522:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c526:	e086      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c528:	2304      	movs	r3, #4
 810c52a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c52e:	e082      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c530:	2308      	movs	r3, #8
 810c532:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c536:	e07e      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c538:	2310      	movs	r3, #16
 810c53a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c53e:	e07a      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c540:	2320      	movs	r3, #32
 810c542:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c546:	e076      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c548:	2340      	movs	r3, #64	; 0x40
 810c54a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c54e:	e072      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c550:	2380      	movs	r3, #128	; 0x80
 810c552:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c556:	e06e      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c558:	687b      	ldr	r3, [r7, #4]
 810c55a:	681b      	ldr	r3, [r3, #0]
 810c55c:	4a76      	ldr	r2, [pc, #472]	; (810c738 <UART_SetConfig+0x6a4>)
 810c55e:	4293      	cmp	r3, r2
 810c560:	d130      	bne.n	810c5c4 <UART_SetConfig+0x530>
 810c562:	4b73      	ldr	r3, [pc, #460]	; (810c730 <UART_SetConfig+0x69c>)
 810c564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810c566:	f003 0307 	and.w	r3, r3, #7
 810c56a:	2b05      	cmp	r3, #5
 810c56c:	d826      	bhi.n	810c5bc <UART_SetConfig+0x528>
 810c56e:	a201      	add	r2, pc, #4	; (adr r2, 810c574 <UART_SetConfig+0x4e0>)
 810c570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c574:	0810c58d 	.word	0x0810c58d
 810c578:	0810c595 	.word	0x0810c595
 810c57c:	0810c59d 	.word	0x0810c59d
 810c580:	0810c5a5 	.word	0x0810c5a5
 810c584:	0810c5ad 	.word	0x0810c5ad
 810c588:	0810c5b5 	.word	0x0810c5b5
 810c58c:	2300      	movs	r3, #0
 810c58e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c592:	e050      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c594:	2304      	movs	r3, #4
 810c596:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c59a:	e04c      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c59c:	2308      	movs	r3, #8
 810c59e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c5a2:	e048      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c5a4:	2310      	movs	r3, #16
 810c5a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c5aa:	e044      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c5ac:	2320      	movs	r3, #32
 810c5ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c5b2:	e040      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c5b4:	2340      	movs	r3, #64	; 0x40
 810c5b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c5ba:	e03c      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c5bc:	2380      	movs	r3, #128	; 0x80
 810c5be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c5c2:	e038      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c5c4:	687b      	ldr	r3, [r7, #4]
 810c5c6:	681b      	ldr	r3, [r3, #0]
 810c5c8:	4a5c      	ldr	r2, [pc, #368]	; (810c73c <UART_SetConfig+0x6a8>)
 810c5ca:	4293      	cmp	r3, r2
 810c5cc:	d130      	bne.n	810c630 <UART_SetConfig+0x59c>
 810c5ce:	4b58      	ldr	r3, [pc, #352]	; (810c730 <UART_SetConfig+0x69c>)
 810c5d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810c5d2:	f003 0307 	and.w	r3, r3, #7
 810c5d6:	2b05      	cmp	r3, #5
 810c5d8:	d826      	bhi.n	810c628 <UART_SetConfig+0x594>
 810c5da:	a201      	add	r2, pc, #4	; (adr r2, 810c5e0 <UART_SetConfig+0x54c>)
 810c5dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c5e0:	0810c5f9 	.word	0x0810c5f9
 810c5e4:	0810c601 	.word	0x0810c601
 810c5e8:	0810c609 	.word	0x0810c609
 810c5ec:	0810c611 	.word	0x0810c611
 810c5f0:	0810c619 	.word	0x0810c619
 810c5f4:	0810c621 	.word	0x0810c621
 810c5f8:	2302      	movs	r3, #2
 810c5fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c5fe:	e01a      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c600:	2304      	movs	r3, #4
 810c602:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c606:	e016      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c608:	2308      	movs	r3, #8
 810c60a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c60e:	e012      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c610:	2310      	movs	r3, #16
 810c612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c616:	e00e      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c618:	2320      	movs	r3, #32
 810c61a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c61e:	e00a      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c620:	2340      	movs	r3, #64	; 0x40
 810c622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c626:	e006      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c628:	2380      	movs	r3, #128	; 0x80
 810c62a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810c62e:	e002      	b.n	810c636 <UART_SetConfig+0x5a2>
 810c630:	2380      	movs	r3, #128	; 0x80
 810c632:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 810c636:	687b      	ldr	r3, [r7, #4]
 810c638:	681b      	ldr	r3, [r3, #0]
 810c63a:	4a40      	ldr	r2, [pc, #256]	; (810c73c <UART_SetConfig+0x6a8>)
 810c63c:	4293      	cmp	r3, r2
 810c63e:	f040 80ef 	bne.w	810c820 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810c642:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 810c646:	2b20      	cmp	r3, #32
 810c648:	dc46      	bgt.n	810c6d8 <UART_SetConfig+0x644>
 810c64a:	2b02      	cmp	r3, #2
 810c64c:	f2c0 8081 	blt.w	810c752 <UART_SetConfig+0x6be>
 810c650:	3b02      	subs	r3, #2
 810c652:	2b1e      	cmp	r3, #30
 810c654:	d87d      	bhi.n	810c752 <UART_SetConfig+0x6be>
 810c656:	a201      	add	r2, pc, #4	; (adr r2, 810c65c <UART_SetConfig+0x5c8>)
 810c658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c65c:	0810c6df 	.word	0x0810c6df
 810c660:	0810c753 	.word	0x0810c753
 810c664:	0810c6e7 	.word	0x0810c6e7
 810c668:	0810c753 	.word	0x0810c753
 810c66c:	0810c753 	.word	0x0810c753
 810c670:	0810c753 	.word	0x0810c753
 810c674:	0810c6f7 	.word	0x0810c6f7
 810c678:	0810c753 	.word	0x0810c753
 810c67c:	0810c753 	.word	0x0810c753
 810c680:	0810c753 	.word	0x0810c753
 810c684:	0810c753 	.word	0x0810c753
 810c688:	0810c753 	.word	0x0810c753
 810c68c:	0810c753 	.word	0x0810c753
 810c690:	0810c753 	.word	0x0810c753
 810c694:	0810c707 	.word	0x0810c707
 810c698:	0810c753 	.word	0x0810c753
 810c69c:	0810c753 	.word	0x0810c753
 810c6a0:	0810c753 	.word	0x0810c753
 810c6a4:	0810c753 	.word	0x0810c753
 810c6a8:	0810c753 	.word	0x0810c753
 810c6ac:	0810c753 	.word	0x0810c753
 810c6b0:	0810c753 	.word	0x0810c753
 810c6b4:	0810c753 	.word	0x0810c753
 810c6b8:	0810c753 	.word	0x0810c753
 810c6bc:	0810c753 	.word	0x0810c753
 810c6c0:	0810c753 	.word	0x0810c753
 810c6c4:	0810c753 	.word	0x0810c753
 810c6c8:	0810c753 	.word	0x0810c753
 810c6cc:	0810c753 	.word	0x0810c753
 810c6d0:	0810c753 	.word	0x0810c753
 810c6d4:	0810c745 	.word	0x0810c745
 810c6d8:	2b40      	cmp	r3, #64	; 0x40
 810c6da:	d036      	beq.n	810c74a <UART_SetConfig+0x6b6>
 810c6dc:	e039      	b.n	810c752 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810c6de:	f7fc ffb3 	bl	8109648 <HAL_RCCEx_GetD3PCLK1Freq>
 810c6e2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810c6e4:	e03b      	b.n	810c75e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810c6e6:	f107 0314 	add.w	r3, r7, #20
 810c6ea:	4618      	mov	r0, r3
 810c6ec:	f7fc ffc2 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810c6f0:	69bb      	ldr	r3, [r7, #24]
 810c6f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c6f4:	e033      	b.n	810c75e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810c6f6:	f107 0308 	add.w	r3, r7, #8
 810c6fa:	4618      	mov	r0, r3
 810c6fc:	f7fd f90e 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810c700:	68fb      	ldr	r3, [r7, #12]
 810c702:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c704:	e02b      	b.n	810c75e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810c706:	4b0a      	ldr	r3, [pc, #40]	; (810c730 <UART_SetConfig+0x69c>)
 810c708:	681b      	ldr	r3, [r3, #0]
 810c70a:	f003 0320 	and.w	r3, r3, #32
 810c70e:	2b00      	cmp	r3, #0
 810c710:	d009      	beq.n	810c726 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810c712:	4b07      	ldr	r3, [pc, #28]	; (810c730 <UART_SetConfig+0x69c>)
 810c714:	681b      	ldr	r3, [r3, #0]
 810c716:	08db      	lsrs	r3, r3, #3
 810c718:	f003 0303 	and.w	r3, r3, #3
 810c71c:	4a08      	ldr	r2, [pc, #32]	; (810c740 <UART_SetConfig+0x6ac>)
 810c71e:	fa22 f303 	lsr.w	r3, r2, r3
 810c722:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810c724:	e01b      	b.n	810c75e <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 810c726:	4b06      	ldr	r3, [pc, #24]	; (810c740 <UART_SetConfig+0x6ac>)
 810c728:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c72a:	e018      	b.n	810c75e <UART_SetConfig+0x6ca>
 810c72c:	40011400 	.word	0x40011400
 810c730:	58024400 	.word	0x58024400
 810c734:	40007800 	.word	0x40007800
 810c738:	40007c00 	.word	0x40007c00
 810c73c:	58000c00 	.word	0x58000c00
 810c740:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810c744:	4bc4      	ldr	r3, [pc, #784]	; (810ca58 <UART_SetConfig+0x9c4>)
 810c746:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c748:	e009      	b.n	810c75e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810c74a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810c74e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c750:	e005      	b.n	810c75e <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 810c752:	2300      	movs	r3, #0
 810c754:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810c756:	2301      	movs	r3, #1
 810c758:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 810c75c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810c75e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810c760:	2b00      	cmp	r3, #0
 810c762:	f000 81da 	beq.w	810cb1a <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 810c766:	687b      	ldr	r3, [r7, #4]
 810c768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810c76a:	4abc      	ldr	r2, [pc, #752]	; (810ca5c <UART_SetConfig+0x9c8>)
 810c76c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810c770:	461a      	mov	r2, r3
 810c772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810c774:	fbb3 f3f2 	udiv	r3, r3, r2
 810c778:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810c77a:	687b      	ldr	r3, [r7, #4]
 810c77c:	685a      	ldr	r2, [r3, #4]
 810c77e:	4613      	mov	r3, r2
 810c780:	005b      	lsls	r3, r3, #1
 810c782:	4413      	add	r3, r2
 810c784:	6a3a      	ldr	r2, [r7, #32]
 810c786:	429a      	cmp	r2, r3
 810c788:	d305      	bcc.n	810c796 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 810c78a:	687b      	ldr	r3, [r7, #4]
 810c78c:	685b      	ldr	r3, [r3, #4]
 810c78e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810c790:	6a3a      	ldr	r2, [r7, #32]
 810c792:	429a      	cmp	r2, r3
 810c794:	d903      	bls.n	810c79e <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 810c796:	2301      	movs	r3, #1
 810c798:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810c79c:	e1bd      	b.n	810cb1a <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810c79e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810c7a0:	4618      	mov	r0, r3
 810c7a2:	f04f 0100 	mov.w	r1, #0
 810c7a6:	687b      	ldr	r3, [r7, #4]
 810c7a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810c7aa:	4aac      	ldr	r2, [pc, #688]	; (810ca5c <UART_SetConfig+0x9c8>)
 810c7ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810c7b0:	b29a      	uxth	r2, r3
 810c7b2:	f04f 0300 	mov.w	r3, #0
 810c7b6:	f7f4 fb1f 	bl	8100df8 <__aeabi_uldivmod>
 810c7ba:	4602      	mov	r2, r0
 810c7bc:	460b      	mov	r3, r1
 810c7be:	4610      	mov	r0, r2
 810c7c0:	4619      	mov	r1, r3
 810c7c2:	f04f 0200 	mov.w	r2, #0
 810c7c6:	f04f 0300 	mov.w	r3, #0
 810c7ca:	020b      	lsls	r3, r1, #8
 810c7cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 810c7d0:	0202      	lsls	r2, r0, #8
 810c7d2:	6879      	ldr	r1, [r7, #4]
 810c7d4:	6849      	ldr	r1, [r1, #4]
 810c7d6:	0849      	lsrs	r1, r1, #1
 810c7d8:	4608      	mov	r0, r1
 810c7da:	f04f 0100 	mov.w	r1, #0
 810c7de:	1814      	adds	r4, r2, r0
 810c7e0:	eb43 0501 	adc.w	r5, r3, r1
 810c7e4:	687b      	ldr	r3, [r7, #4]
 810c7e6:	685b      	ldr	r3, [r3, #4]
 810c7e8:	461a      	mov	r2, r3
 810c7ea:	f04f 0300 	mov.w	r3, #0
 810c7ee:	4620      	mov	r0, r4
 810c7f0:	4629      	mov	r1, r5
 810c7f2:	f7f4 fb01 	bl	8100df8 <__aeabi_uldivmod>
 810c7f6:	4602      	mov	r2, r0
 810c7f8:	460b      	mov	r3, r1
 810c7fa:	4613      	mov	r3, r2
 810c7fc:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810c7fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810c800:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810c804:	d308      	bcc.n	810c818 <UART_SetConfig+0x784>
 810c806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810c808:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810c80c:	d204      	bcs.n	810c818 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 810c80e:	687b      	ldr	r3, [r7, #4]
 810c810:	681b      	ldr	r3, [r3, #0]
 810c812:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810c814:	60da      	str	r2, [r3, #12]
 810c816:	e180      	b.n	810cb1a <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 810c818:	2301      	movs	r3, #1
 810c81a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810c81e:	e17c      	b.n	810cb1a <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810c820:	687b      	ldr	r3, [r7, #4]
 810c822:	69db      	ldr	r3, [r3, #28]
 810c824:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810c828:	f040 80be 	bne.w	810c9a8 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 810c82c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 810c830:	2b20      	cmp	r3, #32
 810c832:	dc49      	bgt.n	810c8c8 <UART_SetConfig+0x834>
 810c834:	2b00      	cmp	r3, #0
 810c836:	db7c      	blt.n	810c932 <UART_SetConfig+0x89e>
 810c838:	2b20      	cmp	r3, #32
 810c83a:	d87a      	bhi.n	810c932 <UART_SetConfig+0x89e>
 810c83c:	a201      	add	r2, pc, #4	; (adr r2, 810c844 <UART_SetConfig+0x7b0>)
 810c83e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c842:	bf00      	nop
 810c844:	0810c8cf 	.word	0x0810c8cf
 810c848:	0810c8d7 	.word	0x0810c8d7
 810c84c:	0810c933 	.word	0x0810c933
 810c850:	0810c933 	.word	0x0810c933
 810c854:	0810c8df 	.word	0x0810c8df
 810c858:	0810c933 	.word	0x0810c933
 810c85c:	0810c933 	.word	0x0810c933
 810c860:	0810c933 	.word	0x0810c933
 810c864:	0810c8ef 	.word	0x0810c8ef
 810c868:	0810c933 	.word	0x0810c933
 810c86c:	0810c933 	.word	0x0810c933
 810c870:	0810c933 	.word	0x0810c933
 810c874:	0810c933 	.word	0x0810c933
 810c878:	0810c933 	.word	0x0810c933
 810c87c:	0810c933 	.word	0x0810c933
 810c880:	0810c933 	.word	0x0810c933
 810c884:	0810c8ff 	.word	0x0810c8ff
 810c888:	0810c933 	.word	0x0810c933
 810c88c:	0810c933 	.word	0x0810c933
 810c890:	0810c933 	.word	0x0810c933
 810c894:	0810c933 	.word	0x0810c933
 810c898:	0810c933 	.word	0x0810c933
 810c89c:	0810c933 	.word	0x0810c933
 810c8a0:	0810c933 	.word	0x0810c933
 810c8a4:	0810c933 	.word	0x0810c933
 810c8a8:	0810c933 	.word	0x0810c933
 810c8ac:	0810c933 	.word	0x0810c933
 810c8b0:	0810c933 	.word	0x0810c933
 810c8b4:	0810c933 	.word	0x0810c933
 810c8b8:	0810c933 	.word	0x0810c933
 810c8bc:	0810c933 	.word	0x0810c933
 810c8c0:	0810c933 	.word	0x0810c933
 810c8c4:	0810c925 	.word	0x0810c925
 810c8c8:	2b40      	cmp	r3, #64	; 0x40
 810c8ca:	d02e      	beq.n	810c92a <UART_SetConfig+0x896>
 810c8cc:	e031      	b.n	810c932 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810c8ce:	f7fb fa3b 	bl	8107d48 <HAL_RCC_GetPCLK1Freq>
 810c8d2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810c8d4:	e033      	b.n	810c93e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810c8d6:	f7fb fa4d 	bl	8107d74 <HAL_RCC_GetPCLK2Freq>
 810c8da:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810c8dc:	e02f      	b.n	810c93e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810c8de:	f107 0314 	add.w	r3, r7, #20
 810c8e2:	4618      	mov	r0, r3
 810c8e4:	f7fc fec6 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810c8e8:	69bb      	ldr	r3, [r7, #24]
 810c8ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c8ec:	e027      	b.n	810c93e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810c8ee:	f107 0308 	add.w	r3, r7, #8
 810c8f2:	4618      	mov	r0, r3
 810c8f4:	f7fd f812 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810c8f8:	68fb      	ldr	r3, [r7, #12]
 810c8fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c8fc:	e01f      	b.n	810c93e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810c8fe:	4b58      	ldr	r3, [pc, #352]	; (810ca60 <UART_SetConfig+0x9cc>)
 810c900:	681b      	ldr	r3, [r3, #0]
 810c902:	f003 0320 	and.w	r3, r3, #32
 810c906:	2b00      	cmp	r3, #0
 810c908:	d009      	beq.n	810c91e <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810c90a:	4b55      	ldr	r3, [pc, #340]	; (810ca60 <UART_SetConfig+0x9cc>)
 810c90c:	681b      	ldr	r3, [r3, #0]
 810c90e:	08db      	lsrs	r3, r3, #3
 810c910:	f003 0303 	and.w	r3, r3, #3
 810c914:	4a53      	ldr	r2, [pc, #332]	; (810ca64 <UART_SetConfig+0x9d0>)
 810c916:	fa22 f303 	lsr.w	r3, r2, r3
 810c91a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810c91c:	e00f      	b.n	810c93e <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 810c91e:	4b51      	ldr	r3, [pc, #324]	; (810ca64 <UART_SetConfig+0x9d0>)
 810c920:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c922:	e00c      	b.n	810c93e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810c924:	4b4c      	ldr	r3, [pc, #304]	; (810ca58 <UART_SetConfig+0x9c4>)
 810c926:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c928:	e009      	b.n	810c93e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810c92a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810c92e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810c930:	e005      	b.n	810c93e <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 810c932:	2300      	movs	r3, #0
 810c934:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810c936:	2301      	movs	r3, #1
 810c938:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 810c93c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810c93e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810c940:	2b00      	cmp	r3, #0
 810c942:	f000 80ea 	beq.w	810cb1a <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810c946:	687b      	ldr	r3, [r7, #4]
 810c948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810c94a:	4a44      	ldr	r2, [pc, #272]	; (810ca5c <UART_SetConfig+0x9c8>)
 810c94c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810c950:	461a      	mov	r2, r3
 810c952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810c954:	fbb3 f3f2 	udiv	r3, r3, r2
 810c958:	005a      	lsls	r2, r3, #1
 810c95a:	687b      	ldr	r3, [r7, #4]
 810c95c:	685b      	ldr	r3, [r3, #4]
 810c95e:	085b      	lsrs	r3, r3, #1
 810c960:	441a      	add	r2, r3
 810c962:	687b      	ldr	r3, [r7, #4]
 810c964:	685b      	ldr	r3, [r3, #4]
 810c966:	fbb2 f3f3 	udiv	r3, r2, r3
 810c96a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810c96c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810c96e:	2b0f      	cmp	r3, #15
 810c970:	d916      	bls.n	810c9a0 <UART_SetConfig+0x90c>
 810c972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810c974:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810c978:	d212      	bcs.n	810c9a0 <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810c97a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810c97c:	b29b      	uxth	r3, r3
 810c97e:	f023 030f 	bic.w	r3, r3, #15
 810c982:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 810c984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810c986:	085b      	lsrs	r3, r3, #1
 810c988:	b29b      	uxth	r3, r3
 810c98a:	f003 0307 	and.w	r3, r3, #7
 810c98e:	b29a      	uxth	r2, r3
 810c990:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 810c992:	4313      	orrs	r3, r2
 810c994:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 810c996:	687b      	ldr	r3, [r7, #4]
 810c998:	681b      	ldr	r3, [r3, #0]
 810c99a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 810c99c:	60da      	str	r2, [r3, #12]
 810c99e:	e0bc      	b.n	810cb1a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 810c9a0:	2301      	movs	r3, #1
 810c9a2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810c9a6:	e0b8      	b.n	810cb1a <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 810c9a8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 810c9ac:	2b20      	cmp	r3, #32
 810c9ae:	dc4b      	bgt.n	810ca48 <UART_SetConfig+0x9b4>
 810c9b0:	2b00      	cmp	r3, #0
 810c9b2:	f2c0 8087 	blt.w	810cac4 <UART_SetConfig+0xa30>
 810c9b6:	2b20      	cmp	r3, #32
 810c9b8:	f200 8084 	bhi.w	810cac4 <UART_SetConfig+0xa30>
 810c9bc:	a201      	add	r2, pc, #4	; (adr r2, 810c9c4 <UART_SetConfig+0x930>)
 810c9be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810c9c2:	bf00      	nop
 810c9c4:	0810ca4f 	.word	0x0810ca4f
 810c9c8:	0810ca69 	.word	0x0810ca69
 810c9cc:	0810cac5 	.word	0x0810cac5
 810c9d0:	0810cac5 	.word	0x0810cac5
 810c9d4:	0810ca71 	.word	0x0810ca71
 810c9d8:	0810cac5 	.word	0x0810cac5
 810c9dc:	0810cac5 	.word	0x0810cac5
 810c9e0:	0810cac5 	.word	0x0810cac5
 810c9e4:	0810ca81 	.word	0x0810ca81
 810c9e8:	0810cac5 	.word	0x0810cac5
 810c9ec:	0810cac5 	.word	0x0810cac5
 810c9f0:	0810cac5 	.word	0x0810cac5
 810c9f4:	0810cac5 	.word	0x0810cac5
 810c9f8:	0810cac5 	.word	0x0810cac5
 810c9fc:	0810cac5 	.word	0x0810cac5
 810ca00:	0810cac5 	.word	0x0810cac5
 810ca04:	0810ca91 	.word	0x0810ca91
 810ca08:	0810cac5 	.word	0x0810cac5
 810ca0c:	0810cac5 	.word	0x0810cac5
 810ca10:	0810cac5 	.word	0x0810cac5
 810ca14:	0810cac5 	.word	0x0810cac5
 810ca18:	0810cac5 	.word	0x0810cac5
 810ca1c:	0810cac5 	.word	0x0810cac5
 810ca20:	0810cac5 	.word	0x0810cac5
 810ca24:	0810cac5 	.word	0x0810cac5
 810ca28:	0810cac5 	.word	0x0810cac5
 810ca2c:	0810cac5 	.word	0x0810cac5
 810ca30:	0810cac5 	.word	0x0810cac5
 810ca34:	0810cac5 	.word	0x0810cac5
 810ca38:	0810cac5 	.word	0x0810cac5
 810ca3c:	0810cac5 	.word	0x0810cac5
 810ca40:	0810cac5 	.word	0x0810cac5
 810ca44:	0810cab7 	.word	0x0810cab7
 810ca48:	2b40      	cmp	r3, #64	; 0x40
 810ca4a:	d037      	beq.n	810cabc <UART_SetConfig+0xa28>
 810ca4c:	e03a      	b.n	810cac4 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810ca4e:	f7fb f97b 	bl	8107d48 <HAL_RCC_GetPCLK1Freq>
 810ca52:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810ca54:	e03c      	b.n	810cad0 <UART_SetConfig+0xa3c>
 810ca56:	bf00      	nop
 810ca58:	003d0900 	.word	0x003d0900
 810ca5c:	0811cf28 	.word	0x0811cf28
 810ca60:	58024400 	.word	0x58024400
 810ca64:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810ca68:	f7fb f984 	bl	8107d74 <HAL_RCC_GetPCLK2Freq>
 810ca6c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810ca6e:	e02f      	b.n	810cad0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810ca70:	f107 0314 	add.w	r3, r7, #20
 810ca74:	4618      	mov	r0, r3
 810ca76:	f7fc fdfd 	bl	8109674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810ca7a:	69bb      	ldr	r3, [r7, #24]
 810ca7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810ca7e:	e027      	b.n	810cad0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810ca80:	f107 0308 	add.w	r3, r7, #8
 810ca84:	4618      	mov	r0, r3
 810ca86:	f7fc ff49 	bl	810991c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810ca8a:	68fb      	ldr	r3, [r7, #12]
 810ca8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810ca8e:	e01f      	b.n	810cad0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810ca90:	4b2c      	ldr	r3, [pc, #176]	; (810cb44 <UART_SetConfig+0xab0>)
 810ca92:	681b      	ldr	r3, [r3, #0]
 810ca94:	f003 0320 	and.w	r3, r3, #32
 810ca98:	2b00      	cmp	r3, #0
 810ca9a:	d009      	beq.n	810cab0 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810ca9c:	4b29      	ldr	r3, [pc, #164]	; (810cb44 <UART_SetConfig+0xab0>)
 810ca9e:	681b      	ldr	r3, [r3, #0]
 810caa0:	08db      	lsrs	r3, r3, #3
 810caa2:	f003 0303 	and.w	r3, r3, #3
 810caa6:	4a28      	ldr	r2, [pc, #160]	; (810cb48 <UART_SetConfig+0xab4>)
 810caa8:	fa22 f303 	lsr.w	r3, r2, r3
 810caac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810caae:	e00f      	b.n	810cad0 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 810cab0:	4b25      	ldr	r3, [pc, #148]	; (810cb48 <UART_SetConfig+0xab4>)
 810cab2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810cab4:	e00c      	b.n	810cad0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810cab6:	4b25      	ldr	r3, [pc, #148]	; (810cb4c <UART_SetConfig+0xab8>)
 810cab8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810caba:	e009      	b.n	810cad0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810cabc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810cac0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810cac2:	e005      	b.n	810cad0 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 810cac4:	2300      	movs	r3, #0
 810cac6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810cac8:	2301      	movs	r3, #1
 810caca:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 810cace:	bf00      	nop
    }

    if (pclk != 0U)
 810cad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810cad2:	2b00      	cmp	r3, #0
 810cad4:	d021      	beq.n	810cb1a <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810cad6:	687b      	ldr	r3, [r7, #4]
 810cad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810cada:	4a1d      	ldr	r2, [pc, #116]	; (810cb50 <UART_SetConfig+0xabc>)
 810cadc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810cae0:	461a      	mov	r2, r3
 810cae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810cae4:	fbb3 f2f2 	udiv	r2, r3, r2
 810cae8:	687b      	ldr	r3, [r7, #4]
 810caea:	685b      	ldr	r3, [r3, #4]
 810caec:	085b      	lsrs	r3, r3, #1
 810caee:	441a      	add	r2, r3
 810caf0:	687b      	ldr	r3, [r7, #4]
 810caf2:	685b      	ldr	r3, [r3, #4]
 810caf4:	fbb2 f3f3 	udiv	r3, r2, r3
 810caf8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810cafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810cafc:	2b0f      	cmp	r3, #15
 810cafe:	d909      	bls.n	810cb14 <UART_SetConfig+0xa80>
 810cb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810cb02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810cb06:	d205      	bcs.n	810cb14 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810cb08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810cb0a:	b29a      	uxth	r2, r3
 810cb0c:	687b      	ldr	r3, [r7, #4]
 810cb0e:	681b      	ldr	r3, [r3, #0]
 810cb10:	60da      	str	r2, [r3, #12]
 810cb12:	e002      	b.n	810cb1a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 810cb14:	2301      	movs	r3, #1
 810cb16:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 810cb1a:	687b      	ldr	r3, [r7, #4]
 810cb1c:	2201      	movs	r2, #1
 810cb1e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 810cb22:	687b      	ldr	r3, [r7, #4]
 810cb24:	2201      	movs	r2, #1
 810cb26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 810cb2a:	687b      	ldr	r3, [r7, #4]
 810cb2c:	2200      	movs	r2, #0
 810cb2e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 810cb30:	687b      	ldr	r3, [r7, #4]
 810cb32:	2200      	movs	r2, #0
 810cb34:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 810cb36:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 810cb3a:	4618      	mov	r0, r3
 810cb3c:	3738      	adds	r7, #56	; 0x38
 810cb3e:	46bd      	mov	sp, r7
 810cb40:	bdb0      	pop	{r4, r5, r7, pc}
 810cb42:	bf00      	nop
 810cb44:	58024400 	.word	0x58024400
 810cb48:	03d09000 	.word	0x03d09000
 810cb4c:	003d0900 	.word	0x003d0900
 810cb50:	0811cf28 	.word	0x0811cf28

0810cb54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 810cb54:	b480      	push	{r7}
 810cb56:	b083      	sub	sp, #12
 810cb58:	af00      	add	r7, sp, #0
 810cb5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810cb5c:	687b      	ldr	r3, [r7, #4]
 810cb5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810cb60:	f003 0301 	and.w	r3, r3, #1
 810cb64:	2b00      	cmp	r3, #0
 810cb66:	d00a      	beq.n	810cb7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810cb68:	687b      	ldr	r3, [r7, #4]
 810cb6a:	681b      	ldr	r3, [r3, #0]
 810cb6c:	685b      	ldr	r3, [r3, #4]
 810cb6e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 810cb72:	687b      	ldr	r3, [r7, #4]
 810cb74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810cb76:	687b      	ldr	r3, [r7, #4]
 810cb78:	681b      	ldr	r3, [r3, #0]
 810cb7a:	430a      	orrs	r2, r1
 810cb7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810cb7e:	687b      	ldr	r3, [r7, #4]
 810cb80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810cb82:	f003 0302 	and.w	r3, r3, #2
 810cb86:	2b00      	cmp	r3, #0
 810cb88:	d00a      	beq.n	810cba0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810cb8a:	687b      	ldr	r3, [r7, #4]
 810cb8c:	681b      	ldr	r3, [r3, #0]
 810cb8e:	685b      	ldr	r3, [r3, #4]
 810cb90:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 810cb94:	687b      	ldr	r3, [r7, #4]
 810cb96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810cb98:	687b      	ldr	r3, [r7, #4]
 810cb9a:	681b      	ldr	r3, [r3, #0]
 810cb9c:	430a      	orrs	r2, r1
 810cb9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810cba0:	687b      	ldr	r3, [r7, #4]
 810cba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810cba4:	f003 0304 	and.w	r3, r3, #4
 810cba8:	2b00      	cmp	r3, #0
 810cbaa:	d00a      	beq.n	810cbc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810cbac:	687b      	ldr	r3, [r7, #4]
 810cbae:	681b      	ldr	r3, [r3, #0]
 810cbb0:	685b      	ldr	r3, [r3, #4]
 810cbb2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 810cbb6:	687b      	ldr	r3, [r7, #4]
 810cbb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810cbba:	687b      	ldr	r3, [r7, #4]
 810cbbc:	681b      	ldr	r3, [r3, #0]
 810cbbe:	430a      	orrs	r2, r1
 810cbc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810cbc2:	687b      	ldr	r3, [r7, #4]
 810cbc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810cbc6:	f003 0308 	and.w	r3, r3, #8
 810cbca:	2b00      	cmp	r3, #0
 810cbcc:	d00a      	beq.n	810cbe4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810cbce:	687b      	ldr	r3, [r7, #4]
 810cbd0:	681b      	ldr	r3, [r3, #0]
 810cbd2:	685b      	ldr	r3, [r3, #4]
 810cbd4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 810cbd8:	687b      	ldr	r3, [r7, #4]
 810cbda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810cbdc:	687b      	ldr	r3, [r7, #4]
 810cbde:	681b      	ldr	r3, [r3, #0]
 810cbe0:	430a      	orrs	r2, r1
 810cbe2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810cbe4:	687b      	ldr	r3, [r7, #4]
 810cbe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810cbe8:	f003 0310 	and.w	r3, r3, #16
 810cbec:	2b00      	cmp	r3, #0
 810cbee:	d00a      	beq.n	810cc06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 810cbf0:	687b      	ldr	r3, [r7, #4]
 810cbf2:	681b      	ldr	r3, [r3, #0]
 810cbf4:	689b      	ldr	r3, [r3, #8]
 810cbf6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810cbfa:	687b      	ldr	r3, [r7, #4]
 810cbfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810cbfe:	687b      	ldr	r3, [r7, #4]
 810cc00:	681b      	ldr	r3, [r3, #0]
 810cc02:	430a      	orrs	r2, r1
 810cc04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810cc06:	687b      	ldr	r3, [r7, #4]
 810cc08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810cc0a:	f003 0320 	and.w	r3, r3, #32
 810cc0e:	2b00      	cmp	r3, #0
 810cc10:	d00a      	beq.n	810cc28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810cc12:	687b      	ldr	r3, [r7, #4]
 810cc14:	681b      	ldr	r3, [r3, #0]
 810cc16:	689b      	ldr	r3, [r3, #8]
 810cc18:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 810cc1c:	687b      	ldr	r3, [r7, #4]
 810cc1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810cc20:	687b      	ldr	r3, [r7, #4]
 810cc22:	681b      	ldr	r3, [r3, #0]
 810cc24:	430a      	orrs	r2, r1
 810cc26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 810cc28:	687b      	ldr	r3, [r7, #4]
 810cc2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810cc2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810cc30:	2b00      	cmp	r3, #0
 810cc32:	d01a      	beq.n	810cc6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 810cc34:	687b      	ldr	r3, [r7, #4]
 810cc36:	681b      	ldr	r3, [r3, #0]
 810cc38:	685b      	ldr	r3, [r3, #4]
 810cc3a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810cc3e:	687b      	ldr	r3, [r7, #4]
 810cc40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810cc42:	687b      	ldr	r3, [r7, #4]
 810cc44:	681b      	ldr	r3, [r3, #0]
 810cc46:	430a      	orrs	r2, r1
 810cc48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810cc4a:	687b      	ldr	r3, [r7, #4]
 810cc4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810cc4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810cc52:	d10a      	bne.n	810cc6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 810cc54:	687b      	ldr	r3, [r7, #4]
 810cc56:	681b      	ldr	r3, [r3, #0]
 810cc58:	685b      	ldr	r3, [r3, #4]
 810cc5a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810cc5e:	687b      	ldr	r3, [r7, #4]
 810cc60:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810cc62:	687b      	ldr	r3, [r7, #4]
 810cc64:	681b      	ldr	r3, [r3, #0]
 810cc66:	430a      	orrs	r2, r1
 810cc68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810cc6a:	687b      	ldr	r3, [r7, #4]
 810cc6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810cc6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810cc72:	2b00      	cmp	r3, #0
 810cc74:	d00a      	beq.n	810cc8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810cc76:	687b      	ldr	r3, [r7, #4]
 810cc78:	681b      	ldr	r3, [r3, #0]
 810cc7a:	685b      	ldr	r3, [r3, #4]
 810cc7c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 810cc80:	687b      	ldr	r3, [r7, #4]
 810cc82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 810cc84:	687b      	ldr	r3, [r7, #4]
 810cc86:	681b      	ldr	r3, [r3, #0]
 810cc88:	430a      	orrs	r2, r1
 810cc8a:	605a      	str	r2, [r3, #4]
  }
}
 810cc8c:	bf00      	nop
 810cc8e:	370c      	adds	r7, #12
 810cc90:	46bd      	mov	sp, r7
 810cc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 810cc96:	4770      	bx	lr

0810cc98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 810cc98:	b580      	push	{r7, lr}
 810cc9a:	b086      	sub	sp, #24
 810cc9c:	af02      	add	r7, sp, #8
 810cc9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810cca0:	687b      	ldr	r3, [r7, #4]
 810cca2:	2200      	movs	r2, #0
 810cca4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 810cca8:	f7f4 fc12 	bl	81014d0 <HAL_GetTick>
 810ccac:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810ccae:	687b      	ldr	r3, [r7, #4]
 810ccb0:	681b      	ldr	r3, [r3, #0]
 810ccb2:	681b      	ldr	r3, [r3, #0]
 810ccb4:	f003 0308 	and.w	r3, r3, #8
 810ccb8:	2b08      	cmp	r3, #8
 810ccba:	d10e      	bne.n	810ccda <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810ccbc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810ccc0:	9300      	str	r3, [sp, #0]
 810ccc2:	68fb      	ldr	r3, [r7, #12]
 810ccc4:	2200      	movs	r2, #0
 810ccc6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810ccca:	6878      	ldr	r0, [r7, #4]
 810cccc:	f000 f82f 	bl	810cd2e <UART_WaitOnFlagUntilTimeout>
 810ccd0:	4603      	mov	r3, r0
 810ccd2:	2b00      	cmp	r3, #0
 810ccd4:	d001      	beq.n	810ccda <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810ccd6:	2303      	movs	r3, #3
 810ccd8:	e025      	b.n	810cd26 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810ccda:	687b      	ldr	r3, [r7, #4]
 810ccdc:	681b      	ldr	r3, [r3, #0]
 810ccde:	681b      	ldr	r3, [r3, #0]
 810cce0:	f003 0304 	and.w	r3, r3, #4
 810cce4:	2b04      	cmp	r3, #4
 810cce6:	d10e      	bne.n	810cd06 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810cce8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810ccec:	9300      	str	r3, [sp, #0]
 810ccee:	68fb      	ldr	r3, [r7, #12]
 810ccf0:	2200      	movs	r2, #0
 810ccf2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 810ccf6:	6878      	ldr	r0, [r7, #4]
 810ccf8:	f000 f819 	bl	810cd2e <UART_WaitOnFlagUntilTimeout>
 810ccfc:	4603      	mov	r3, r0
 810ccfe:	2b00      	cmp	r3, #0
 810cd00:	d001      	beq.n	810cd06 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810cd02:	2303      	movs	r3, #3
 810cd04:	e00f      	b.n	810cd26 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810cd06:	687b      	ldr	r3, [r7, #4]
 810cd08:	2220      	movs	r2, #32
 810cd0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 810cd0e:	687b      	ldr	r3, [r7, #4]
 810cd10:	2220      	movs	r2, #32
 810cd12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810cd16:	687b      	ldr	r3, [r7, #4]
 810cd18:	2200      	movs	r2, #0
 810cd1a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 810cd1c:	687b      	ldr	r3, [r7, #4]
 810cd1e:	2200      	movs	r2, #0
 810cd20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810cd24:	2300      	movs	r3, #0
}
 810cd26:	4618      	mov	r0, r3
 810cd28:	3710      	adds	r7, #16
 810cd2a:	46bd      	mov	sp, r7
 810cd2c:	bd80      	pop	{r7, pc}

0810cd2e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810cd2e:	b580      	push	{r7, lr}
 810cd30:	b09c      	sub	sp, #112	; 0x70
 810cd32:	af00      	add	r7, sp, #0
 810cd34:	60f8      	str	r0, [r7, #12]
 810cd36:	60b9      	str	r1, [r7, #8]
 810cd38:	603b      	str	r3, [r7, #0]
 810cd3a:	4613      	mov	r3, r2
 810cd3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810cd3e:	e0a9      	b.n	810ce94 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810cd40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810cd42:	f1b3 3fff 	cmp.w	r3, #4294967295
 810cd46:	f000 80a5 	beq.w	810ce94 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810cd4a:	f7f4 fbc1 	bl	81014d0 <HAL_GetTick>
 810cd4e:	4602      	mov	r2, r0
 810cd50:	683b      	ldr	r3, [r7, #0]
 810cd52:	1ad3      	subs	r3, r2, r3
 810cd54:	6fba      	ldr	r2, [r7, #120]	; 0x78
 810cd56:	429a      	cmp	r2, r3
 810cd58:	d302      	bcc.n	810cd60 <UART_WaitOnFlagUntilTimeout+0x32>
 810cd5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810cd5c:	2b00      	cmp	r3, #0
 810cd5e:	d140      	bne.n	810cde2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810cd60:	68fb      	ldr	r3, [r7, #12]
 810cd62:	681b      	ldr	r3, [r3, #0]
 810cd64:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810cd66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810cd68:	e853 3f00 	ldrex	r3, [r3]
 810cd6c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 810cd6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810cd70:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 810cd74:	667b      	str	r3, [r7, #100]	; 0x64
 810cd76:	68fb      	ldr	r3, [r7, #12]
 810cd78:	681b      	ldr	r3, [r3, #0]
 810cd7a:	461a      	mov	r2, r3
 810cd7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 810cd7e:	65fb      	str	r3, [r7, #92]	; 0x5c
 810cd80:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810cd82:	6db9      	ldr	r1, [r7, #88]	; 0x58
 810cd84:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 810cd86:	e841 2300 	strex	r3, r2, [r1]
 810cd8a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 810cd8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810cd8e:	2b00      	cmp	r3, #0
 810cd90:	d1e6      	bne.n	810cd60 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810cd92:	68fb      	ldr	r3, [r7, #12]
 810cd94:	681b      	ldr	r3, [r3, #0]
 810cd96:	3308      	adds	r3, #8
 810cd98:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810cd9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810cd9c:	e853 3f00 	ldrex	r3, [r3]
 810cda0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 810cda2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810cda4:	f023 0301 	bic.w	r3, r3, #1
 810cda8:	663b      	str	r3, [r7, #96]	; 0x60
 810cdaa:	68fb      	ldr	r3, [r7, #12]
 810cdac:	681b      	ldr	r3, [r3, #0]
 810cdae:	3308      	adds	r3, #8
 810cdb0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 810cdb2:	64ba      	str	r2, [r7, #72]	; 0x48
 810cdb4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810cdb6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810cdb8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810cdba:	e841 2300 	strex	r3, r2, [r1]
 810cdbe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 810cdc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810cdc2:	2b00      	cmp	r3, #0
 810cdc4:	d1e5      	bne.n	810cd92 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 810cdc6:	68fb      	ldr	r3, [r7, #12]
 810cdc8:	2220      	movs	r2, #32
 810cdca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 810cdce:	68fb      	ldr	r3, [r7, #12]
 810cdd0:	2220      	movs	r2, #32
 810cdd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 810cdd6:	68fb      	ldr	r3, [r7, #12]
 810cdd8:	2200      	movs	r2, #0
 810cdda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 810cdde:	2303      	movs	r3, #3
 810cde0:	e069      	b.n	810ceb6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 810cde2:	68fb      	ldr	r3, [r7, #12]
 810cde4:	681b      	ldr	r3, [r3, #0]
 810cde6:	681b      	ldr	r3, [r3, #0]
 810cde8:	f003 0304 	and.w	r3, r3, #4
 810cdec:	2b00      	cmp	r3, #0
 810cdee:	d051      	beq.n	810ce94 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810cdf0:	68fb      	ldr	r3, [r7, #12]
 810cdf2:	681b      	ldr	r3, [r3, #0]
 810cdf4:	69db      	ldr	r3, [r3, #28]
 810cdf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810cdfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810cdfe:	d149      	bne.n	810ce94 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810ce00:	68fb      	ldr	r3, [r7, #12]
 810ce02:	681b      	ldr	r3, [r3, #0]
 810ce04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810ce08:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810ce0a:	68fb      	ldr	r3, [r7, #12]
 810ce0c:	681b      	ldr	r3, [r3, #0]
 810ce0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810ce10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810ce12:	e853 3f00 	ldrex	r3, [r3]
 810ce16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 810ce18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810ce1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 810ce1e:	66fb      	str	r3, [r7, #108]	; 0x6c
 810ce20:	68fb      	ldr	r3, [r7, #12]
 810ce22:	681b      	ldr	r3, [r3, #0]
 810ce24:	461a      	mov	r2, r3
 810ce26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810ce28:	637b      	str	r3, [r7, #52]	; 0x34
 810ce2a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810ce2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 810ce2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810ce30:	e841 2300 	strex	r3, r2, [r1]
 810ce34:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 810ce36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810ce38:	2b00      	cmp	r3, #0
 810ce3a:	d1e6      	bne.n	810ce0a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810ce3c:	68fb      	ldr	r3, [r7, #12]
 810ce3e:	681b      	ldr	r3, [r3, #0]
 810ce40:	3308      	adds	r3, #8
 810ce42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810ce44:	697b      	ldr	r3, [r7, #20]
 810ce46:	e853 3f00 	ldrex	r3, [r3]
 810ce4a:	613b      	str	r3, [r7, #16]
   return(result);
 810ce4c:	693b      	ldr	r3, [r7, #16]
 810ce4e:	f023 0301 	bic.w	r3, r3, #1
 810ce52:	66bb      	str	r3, [r7, #104]	; 0x68
 810ce54:	68fb      	ldr	r3, [r7, #12]
 810ce56:	681b      	ldr	r3, [r3, #0]
 810ce58:	3308      	adds	r3, #8
 810ce5a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 810ce5c:	623a      	str	r2, [r7, #32]
 810ce5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810ce60:	69f9      	ldr	r1, [r7, #28]
 810ce62:	6a3a      	ldr	r2, [r7, #32]
 810ce64:	e841 2300 	strex	r3, r2, [r1]
 810ce68:	61bb      	str	r3, [r7, #24]
   return(result);
 810ce6a:	69bb      	ldr	r3, [r7, #24]
 810ce6c:	2b00      	cmp	r3, #0
 810ce6e:	d1e5      	bne.n	810ce3c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 810ce70:	68fb      	ldr	r3, [r7, #12]
 810ce72:	2220      	movs	r2, #32
 810ce74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 810ce78:	68fb      	ldr	r3, [r7, #12]
 810ce7a:	2220      	movs	r2, #32
 810ce7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810ce80:	68fb      	ldr	r3, [r7, #12]
 810ce82:	2220      	movs	r2, #32
 810ce84:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810ce88:	68fb      	ldr	r3, [r7, #12]
 810ce8a:	2200      	movs	r2, #0
 810ce8c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 810ce90:	2303      	movs	r3, #3
 810ce92:	e010      	b.n	810ceb6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810ce94:	68fb      	ldr	r3, [r7, #12]
 810ce96:	681b      	ldr	r3, [r3, #0]
 810ce98:	69da      	ldr	r2, [r3, #28]
 810ce9a:	68bb      	ldr	r3, [r7, #8]
 810ce9c:	4013      	ands	r3, r2
 810ce9e:	68ba      	ldr	r2, [r7, #8]
 810cea0:	429a      	cmp	r2, r3
 810cea2:	bf0c      	ite	eq
 810cea4:	2301      	moveq	r3, #1
 810cea6:	2300      	movne	r3, #0
 810cea8:	b2db      	uxtb	r3, r3
 810ceaa:	461a      	mov	r2, r3
 810ceac:	79fb      	ldrb	r3, [r7, #7]
 810ceae:	429a      	cmp	r2, r3
 810ceb0:	f43f af46 	beq.w	810cd40 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810ceb4:	2300      	movs	r3, #0
}
 810ceb6:	4618      	mov	r0, r3
 810ceb8:	3770      	adds	r7, #112	; 0x70
 810ceba:	46bd      	mov	sp, r7
 810cebc:	bd80      	pop	{r7, pc}

0810cebe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810cebe:	b480      	push	{r7}
 810cec0:	b085      	sub	sp, #20
 810cec2:	af00      	add	r7, sp, #0
 810cec4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810cec6:	687b      	ldr	r3, [r7, #4]
 810cec8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810cecc:	2b01      	cmp	r3, #1
 810cece:	d101      	bne.n	810ced4 <HAL_UARTEx_DisableFifoMode+0x16>
 810ced0:	2302      	movs	r3, #2
 810ced2:	e027      	b.n	810cf24 <HAL_UARTEx_DisableFifoMode+0x66>
 810ced4:	687b      	ldr	r3, [r7, #4]
 810ced6:	2201      	movs	r2, #1
 810ced8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810cedc:	687b      	ldr	r3, [r7, #4]
 810cede:	2224      	movs	r2, #36	; 0x24
 810cee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810cee4:	687b      	ldr	r3, [r7, #4]
 810cee6:	681b      	ldr	r3, [r3, #0]
 810cee8:	681b      	ldr	r3, [r3, #0]
 810ceea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810ceec:	687b      	ldr	r3, [r7, #4]
 810ceee:	681b      	ldr	r3, [r3, #0]
 810cef0:	681a      	ldr	r2, [r3, #0]
 810cef2:	687b      	ldr	r3, [r7, #4]
 810cef4:	681b      	ldr	r3, [r3, #0]
 810cef6:	f022 0201 	bic.w	r2, r2, #1
 810cefa:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810cefc:	68fb      	ldr	r3, [r7, #12]
 810cefe:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 810cf02:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810cf04:	687b      	ldr	r3, [r7, #4]
 810cf06:	2200      	movs	r2, #0
 810cf08:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810cf0a:	687b      	ldr	r3, [r7, #4]
 810cf0c:	681b      	ldr	r3, [r3, #0]
 810cf0e:	68fa      	ldr	r2, [r7, #12]
 810cf10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810cf12:	687b      	ldr	r3, [r7, #4]
 810cf14:	2220      	movs	r2, #32
 810cf16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810cf1a:	687b      	ldr	r3, [r7, #4]
 810cf1c:	2200      	movs	r2, #0
 810cf1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810cf22:	2300      	movs	r3, #0
}
 810cf24:	4618      	mov	r0, r3
 810cf26:	3714      	adds	r7, #20
 810cf28:	46bd      	mov	sp, r7
 810cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810cf2e:	4770      	bx	lr

0810cf30 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810cf30:	b580      	push	{r7, lr}
 810cf32:	b084      	sub	sp, #16
 810cf34:	af00      	add	r7, sp, #0
 810cf36:	6078      	str	r0, [r7, #4]
 810cf38:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810cf3a:	687b      	ldr	r3, [r7, #4]
 810cf3c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810cf40:	2b01      	cmp	r3, #1
 810cf42:	d101      	bne.n	810cf48 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810cf44:	2302      	movs	r3, #2
 810cf46:	e02d      	b.n	810cfa4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810cf48:	687b      	ldr	r3, [r7, #4]
 810cf4a:	2201      	movs	r2, #1
 810cf4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810cf50:	687b      	ldr	r3, [r7, #4]
 810cf52:	2224      	movs	r2, #36	; 0x24
 810cf54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810cf58:	687b      	ldr	r3, [r7, #4]
 810cf5a:	681b      	ldr	r3, [r3, #0]
 810cf5c:	681b      	ldr	r3, [r3, #0]
 810cf5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810cf60:	687b      	ldr	r3, [r7, #4]
 810cf62:	681b      	ldr	r3, [r3, #0]
 810cf64:	681a      	ldr	r2, [r3, #0]
 810cf66:	687b      	ldr	r3, [r7, #4]
 810cf68:	681b      	ldr	r3, [r3, #0]
 810cf6a:	f022 0201 	bic.w	r2, r2, #1
 810cf6e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 810cf70:	687b      	ldr	r3, [r7, #4]
 810cf72:	681b      	ldr	r3, [r3, #0]
 810cf74:	689b      	ldr	r3, [r3, #8]
 810cf76:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 810cf7a:	687b      	ldr	r3, [r7, #4]
 810cf7c:	681b      	ldr	r3, [r3, #0]
 810cf7e:	683a      	ldr	r2, [r7, #0]
 810cf80:	430a      	orrs	r2, r1
 810cf82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810cf84:	6878      	ldr	r0, [r7, #4]
 810cf86:	f000 f84f 	bl	810d028 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810cf8a:	687b      	ldr	r3, [r7, #4]
 810cf8c:	681b      	ldr	r3, [r3, #0]
 810cf8e:	68fa      	ldr	r2, [r7, #12]
 810cf90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810cf92:	687b      	ldr	r3, [r7, #4]
 810cf94:	2220      	movs	r2, #32
 810cf96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810cf9a:	687b      	ldr	r3, [r7, #4]
 810cf9c:	2200      	movs	r2, #0
 810cf9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810cfa2:	2300      	movs	r3, #0
}
 810cfa4:	4618      	mov	r0, r3
 810cfa6:	3710      	adds	r7, #16
 810cfa8:	46bd      	mov	sp, r7
 810cfaa:	bd80      	pop	{r7, pc}

0810cfac <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810cfac:	b580      	push	{r7, lr}
 810cfae:	b084      	sub	sp, #16
 810cfb0:	af00      	add	r7, sp, #0
 810cfb2:	6078      	str	r0, [r7, #4]
 810cfb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810cfb6:	687b      	ldr	r3, [r7, #4]
 810cfb8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810cfbc:	2b01      	cmp	r3, #1
 810cfbe:	d101      	bne.n	810cfc4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810cfc0:	2302      	movs	r3, #2
 810cfc2:	e02d      	b.n	810d020 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810cfc4:	687b      	ldr	r3, [r7, #4]
 810cfc6:	2201      	movs	r2, #1
 810cfc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810cfcc:	687b      	ldr	r3, [r7, #4]
 810cfce:	2224      	movs	r2, #36	; 0x24
 810cfd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810cfd4:	687b      	ldr	r3, [r7, #4]
 810cfd6:	681b      	ldr	r3, [r3, #0]
 810cfd8:	681b      	ldr	r3, [r3, #0]
 810cfda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810cfdc:	687b      	ldr	r3, [r7, #4]
 810cfde:	681b      	ldr	r3, [r3, #0]
 810cfe0:	681a      	ldr	r2, [r3, #0]
 810cfe2:	687b      	ldr	r3, [r7, #4]
 810cfe4:	681b      	ldr	r3, [r3, #0]
 810cfe6:	f022 0201 	bic.w	r2, r2, #1
 810cfea:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810cfec:	687b      	ldr	r3, [r7, #4]
 810cfee:	681b      	ldr	r3, [r3, #0]
 810cff0:	689b      	ldr	r3, [r3, #8]
 810cff2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810cff6:	687b      	ldr	r3, [r7, #4]
 810cff8:	681b      	ldr	r3, [r3, #0]
 810cffa:	683a      	ldr	r2, [r7, #0]
 810cffc:	430a      	orrs	r2, r1
 810cffe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810d000:	6878      	ldr	r0, [r7, #4]
 810d002:	f000 f811 	bl	810d028 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810d006:	687b      	ldr	r3, [r7, #4]
 810d008:	681b      	ldr	r3, [r3, #0]
 810d00a:	68fa      	ldr	r2, [r7, #12]
 810d00c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810d00e:	687b      	ldr	r3, [r7, #4]
 810d010:	2220      	movs	r2, #32
 810d012:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810d016:	687b      	ldr	r3, [r7, #4]
 810d018:	2200      	movs	r2, #0
 810d01a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810d01e:	2300      	movs	r3, #0
}
 810d020:	4618      	mov	r0, r3
 810d022:	3710      	adds	r7, #16
 810d024:	46bd      	mov	sp, r7
 810d026:	bd80      	pop	{r7, pc}

0810d028 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 810d028:	b480      	push	{r7}
 810d02a:	b085      	sub	sp, #20
 810d02c:	af00      	add	r7, sp, #0
 810d02e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 810d030:	687b      	ldr	r3, [r7, #4]
 810d032:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810d034:	2b00      	cmp	r3, #0
 810d036:	d108      	bne.n	810d04a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 810d038:	687b      	ldr	r3, [r7, #4]
 810d03a:	2201      	movs	r2, #1
 810d03c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 810d040:	687b      	ldr	r3, [r7, #4]
 810d042:	2201      	movs	r2, #1
 810d044:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810d048:	e031      	b.n	810d0ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810d04a:	2310      	movs	r3, #16
 810d04c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 810d04e:	2310      	movs	r3, #16
 810d050:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810d052:	687b      	ldr	r3, [r7, #4]
 810d054:	681b      	ldr	r3, [r3, #0]
 810d056:	689b      	ldr	r3, [r3, #8]
 810d058:	0e5b      	lsrs	r3, r3, #25
 810d05a:	b2db      	uxtb	r3, r3
 810d05c:	f003 0307 	and.w	r3, r3, #7
 810d060:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810d062:	687b      	ldr	r3, [r7, #4]
 810d064:	681b      	ldr	r3, [r3, #0]
 810d066:	689b      	ldr	r3, [r3, #8]
 810d068:	0f5b      	lsrs	r3, r3, #29
 810d06a:	b2db      	uxtb	r3, r3
 810d06c:	f003 0307 	and.w	r3, r3, #7
 810d070:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810d072:	7bbb      	ldrb	r3, [r7, #14]
 810d074:	7b3a      	ldrb	r2, [r7, #12]
 810d076:	4911      	ldr	r1, [pc, #68]	; (810d0bc <UARTEx_SetNbDataToProcess+0x94>)
 810d078:	5c8a      	ldrb	r2, [r1, r2]
 810d07a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810d07e:	7b3a      	ldrb	r2, [r7, #12]
 810d080:	490f      	ldr	r1, [pc, #60]	; (810d0c0 <UARTEx_SetNbDataToProcess+0x98>)
 810d082:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810d084:	fb93 f3f2 	sdiv	r3, r3, r2
 810d088:	b29a      	uxth	r2, r3
 810d08a:	687b      	ldr	r3, [r7, #4]
 810d08c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810d090:	7bfb      	ldrb	r3, [r7, #15]
 810d092:	7b7a      	ldrb	r2, [r7, #13]
 810d094:	4909      	ldr	r1, [pc, #36]	; (810d0bc <UARTEx_SetNbDataToProcess+0x94>)
 810d096:	5c8a      	ldrb	r2, [r1, r2]
 810d098:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 810d09c:	7b7a      	ldrb	r2, [r7, #13]
 810d09e:	4908      	ldr	r1, [pc, #32]	; (810d0c0 <UARTEx_SetNbDataToProcess+0x98>)
 810d0a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810d0a2:	fb93 f3f2 	sdiv	r3, r3, r2
 810d0a6:	b29a      	uxth	r2, r3
 810d0a8:	687b      	ldr	r3, [r7, #4]
 810d0aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 810d0ae:	bf00      	nop
 810d0b0:	3714      	adds	r7, #20
 810d0b2:	46bd      	mov	sp, r7
 810d0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d0b8:	4770      	bx	lr
 810d0ba:	bf00      	nop
 810d0bc:	0811cf40 	.word	0x0811cf40
 810d0c0:	0811cf48 	.word	0x0811cf48

0810d0c4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 810d0c4:	b480      	push	{r7}
 810d0c6:	b085      	sub	sp, #20
 810d0c8:	af00      	add	r7, sp, #0
 810d0ca:	4603      	mov	r3, r0
 810d0cc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 810d0ce:	2300      	movs	r3, #0
 810d0d0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 810d0d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810d0d6:	2b84      	cmp	r3, #132	; 0x84
 810d0d8:	d005      	beq.n	810d0e6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 810d0da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 810d0de:	68fb      	ldr	r3, [r7, #12]
 810d0e0:	4413      	add	r3, r2
 810d0e2:	3303      	adds	r3, #3
 810d0e4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 810d0e6:	68fb      	ldr	r3, [r7, #12]
}
 810d0e8:	4618      	mov	r0, r3
 810d0ea:	3714      	adds	r7, #20
 810d0ec:	46bd      	mov	sp, r7
 810d0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d0f2:	4770      	bx	lr

0810d0f4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 810d0f4:	b480      	push	{r7}
 810d0f6:	b083      	sub	sp, #12
 810d0f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 810d0fa:	f3ef 8305 	mrs	r3, IPSR
 810d0fe:	607b      	str	r3, [r7, #4]
  return(result);
 810d100:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 810d102:	2b00      	cmp	r3, #0
 810d104:	bf14      	ite	ne
 810d106:	2301      	movne	r3, #1
 810d108:	2300      	moveq	r3, #0
 810d10a:	b2db      	uxtb	r3, r3
}
 810d10c:	4618      	mov	r0, r3
 810d10e:	370c      	adds	r7, #12
 810d110:	46bd      	mov	sp, r7
 810d112:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d116:	4770      	bx	lr

0810d118 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 810d118:	b580      	push	{r7, lr}
 810d11a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 810d11c:	f001 ffd0 	bl	810f0c0 <vTaskStartScheduler>
  
  return osOK;
 810d120:	2300      	movs	r3, #0
}
 810d122:	4618      	mov	r0, r3
 810d124:	bd80      	pop	{r7, pc}

0810d126 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 810d126:	b580      	push	{r7, lr}
 810d128:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 810d12a:	f7ff ffe3 	bl	810d0f4 <inHandlerMode>
 810d12e:	4603      	mov	r3, r0
 810d130:	2b00      	cmp	r3, #0
 810d132:	d003      	beq.n	810d13c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 810d134:	f002 f8e8 	bl	810f308 <xTaskGetTickCountFromISR>
 810d138:	4603      	mov	r3, r0
 810d13a:	e002      	b.n	810d142 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 810d13c:	f002 f8d4 	bl	810f2e8 <xTaskGetTickCount>
 810d140:	4603      	mov	r3, r0
  }
}
 810d142:	4618      	mov	r0, r3
 810d144:	bd80      	pop	{r7, pc}

0810d146 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 810d146:	b5f0      	push	{r4, r5, r6, r7, lr}
 810d148:	b089      	sub	sp, #36	; 0x24
 810d14a:	af04      	add	r7, sp, #16
 810d14c:	6078      	str	r0, [r7, #4]
 810d14e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 810d150:	687b      	ldr	r3, [r7, #4]
 810d152:	695b      	ldr	r3, [r3, #20]
 810d154:	2b00      	cmp	r3, #0
 810d156:	d020      	beq.n	810d19a <osThreadCreate+0x54>
 810d158:	687b      	ldr	r3, [r7, #4]
 810d15a:	699b      	ldr	r3, [r3, #24]
 810d15c:	2b00      	cmp	r3, #0
 810d15e:	d01c      	beq.n	810d19a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 810d160:	687b      	ldr	r3, [r7, #4]
 810d162:	685c      	ldr	r4, [r3, #4]
 810d164:	687b      	ldr	r3, [r7, #4]
 810d166:	681d      	ldr	r5, [r3, #0]
 810d168:	687b      	ldr	r3, [r7, #4]
 810d16a:	691e      	ldr	r6, [r3, #16]
 810d16c:	687b      	ldr	r3, [r7, #4]
 810d16e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 810d172:	4618      	mov	r0, r3
 810d174:	f7ff ffa6 	bl	810d0c4 <makeFreeRtosPriority>
 810d178:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 810d17a:	687b      	ldr	r3, [r7, #4]
 810d17c:	695b      	ldr	r3, [r3, #20]
 810d17e:	687a      	ldr	r2, [r7, #4]
 810d180:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 810d182:	9202      	str	r2, [sp, #8]
 810d184:	9301      	str	r3, [sp, #4]
 810d186:	9100      	str	r1, [sp, #0]
 810d188:	683b      	ldr	r3, [r7, #0]
 810d18a:	4632      	mov	r2, r6
 810d18c:	4629      	mov	r1, r5
 810d18e:	4620      	mov	r0, r4
 810d190:	f001 fdb8 	bl	810ed04 <xTaskCreateStatic>
 810d194:	4603      	mov	r3, r0
 810d196:	60fb      	str	r3, [r7, #12]
 810d198:	e01c      	b.n	810d1d4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 810d19a:	687b      	ldr	r3, [r7, #4]
 810d19c:	685c      	ldr	r4, [r3, #4]
 810d19e:	687b      	ldr	r3, [r7, #4]
 810d1a0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 810d1a2:	687b      	ldr	r3, [r7, #4]
 810d1a4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 810d1a6:	b29e      	uxth	r6, r3
 810d1a8:	687b      	ldr	r3, [r7, #4]
 810d1aa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 810d1ae:	4618      	mov	r0, r3
 810d1b0:	f7ff ff88 	bl	810d0c4 <makeFreeRtosPriority>
 810d1b4:	4602      	mov	r2, r0
 810d1b6:	f107 030c 	add.w	r3, r7, #12
 810d1ba:	9301      	str	r3, [sp, #4]
 810d1bc:	9200      	str	r2, [sp, #0]
 810d1be:	683b      	ldr	r3, [r7, #0]
 810d1c0:	4632      	mov	r2, r6
 810d1c2:	4629      	mov	r1, r5
 810d1c4:	4620      	mov	r0, r4
 810d1c6:	f001 fdfa 	bl	810edbe <xTaskCreate>
 810d1ca:	4603      	mov	r3, r0
 810d1cc:	2b01      	cmp	r3, #1
 810d1ce:	d001      	beq.n	810d1d4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 810d1d0:	2300      	movs	r3, #0
 810d1d2:	e000      	b.n	810d1d6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 810d1d4:	68fb      	ldr	r3, [r7, #12]
}
 810d1d6:	4618      	mov	r0, r3
 810d1d8:	3714      	adds	r7, #20
 810d1da:	46bd      	mov	sp, r7
 810d1dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810d1de <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 810d1de:	b580      	push	{r7, lr}
 810d1e0:	b084      	sub	sp, #16
 810d1e2:	af00      	add	r7, sp, #0
 810d1e4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 810d1e6:	687b      	ldr	r3, [r7, #4]
 810d1e8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 810d1ea:	68fb      	ldr	r3, [r7, #12]
 810d1ec:	2b00      	cmp	r3, #0
 810d1ee:	d001      	beq.n	810d1f4 <osDelay+0x16>
 810d1f0:	68fb      	ldr	r3, [r7, #12]
 810d1f2:	e000      	b.n	810d1f6 <osDelay+0x18>
 810d1f4:	2301      	movs	r3, #1
 810d1f6:	4618      	mov	r0, r3
 810d1f8:	f001 ff2e 	bl	810f058 <vTaskDelay>
  
  return osOK;
 810d1fc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 810d1fe:	4618      	mov	r0, r3
 810d200:	3710      	adds	r7, #16
 810d202:	46bd      	mov	sp, r7
 810d204:	bd80      	pop	{r7, pc}

0810d206 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 810d206:	b580      	push	{r7, lr}
 810d208:	b082      	sub	sp, #8
 810d20a:	af00      	add	r7, sp, #0
 810d20c:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 810d20e:	687b      	ldr	r3, [r7, #4]
 810d210:	685b      	ldr	r3, [r3, #4]
 810d212:	2b00      	cmp	r3, #0
 810d214:	d007      	beq.n	810d226 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 810d216:	687b      	ldr	r3, [r7, #4]
 810d218:	685b      	ldr	r3, [r3, #4]
 810d21a:	4619      	mov	r1, r3
 810d21c:	2001      	movs	r0, #1
 810d21e:	f001 f836 	bl	810e28e <xQueueCreateMutexStatic>
 810d222:	4603      	mov	r3, r0
 810d224:	e003      	b.n	810d22e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 810d226:	2001      	movs	r0, #1
 810d228:	f001 f819 	bl	810e25e <xQueueCreateMutex>
 810d22c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 810d22e:	4618      	mov	r0, r3
 810d230:	3708      	adds	r7, #8
 810d232:	46bd      	mov	sp, r7
 810d234:	bd80      	pop	{r7, pc}
	...

0810d238 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 810d238:	b580      	push	{r7, lr}
 810d23a:	b084      	sub	sp, #16
 810d23c:	af00      	add	r7, sp, #0
 810d23e:	6078      	str	r0, [r7, #4]
 810d240:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 810d242:	2300      	movs	r3, #0
 810d244:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 810d246:	687b      	ldr	r3, [r7, #4]
 810d248:	2b00      	cmp	r3, #0
 810d24a:	d101      	bne.n	810d250 <osMutexWait+0x18>
    return osErrorParameter;
 810d24c:	2380      	movs	r3, #128	; 0x80
 810d24e:	e03a      	b.n	810d2c6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 810d250:	2300      	movs	r3, #0
 810d252:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 810d254:	683b      	ldr	r3, [r7, #0]
 810d256:	f1b3 3fff 	cmp.w	r3, #4294967295
 810d25a:	d103      	bne.n	810d264 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 810d25c:	f04f 33ff 	mov.w	r3, #4294967295
 810d260:	60fb      	str	r3, [r7, #12]
 810d262:	e009      	b.n	810d278 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 810d264:	683b      	ldr	r3, [r7, #0]
 810d266:	2b00      	cmp	r3, #0
 810d268:	d006      	beq.n	810d278 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 810d26a:	683b      	ldr	r3, [r7, #0]
 810d26c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 810d26e:	68fb      	ldr	r3, [r7, #12]
 810d270:	2b00      	cmp	r3, #0
 810d272:	d101      	bne.n	810d278 <osMutexWait+0x40>
      ticks = 1;
 810d274:	2301      	movs	r3, #1
 810d276:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 810d278:	f7ff ff3c 	bl	810d0f4 <inHandlerMode>
 810d27c:	4603      	mov	r3, r0
 810d27e:	2b00      	cmp	r3, #0
 810d280:	d017      	beq.n	810d2b2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 810d282:	f107 0308 	add.w	r3, r7, #8
 810d286:	461a      	mov	r2, r3
 810d288:	2100      	movs	r1, #0
 810d28a:	6878      	ldr	r0, [r7, #4]
 810d28c:	f001 fb92 	bl	810e9b4 <xQueueReceiveFromISR>
 810d290:	4603      	mov	r3, r0
 810d292:	2b01      	cmp	r3, #1
 810d294:	d001      	beq.n	810d29a <osMutexWait+0x62>
      return osErrorOS;
 810d296:	23ff      	movs	r3, #255	; 0xff
 810d298:	e015      	b.n	810d2c6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 810d29a:	68bb      	ldr	r3, [r7, #8]
 810d29c:	2b00      	cmp	r3, #0
 810d29e:	d011      	beq.n	810d2c4 <osMutexWait+0x8c>
 810d2a0:	4b0b      	ldr	r3, [pc, #44]	; (810d2d0 <osMutexWait+0x98>)
 810d2a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810d2a6:	601a      	str	r2, [r3, #0]
 810d2a8:	f3bf 8f4f 	dsb	sy
 810d2ac:	f3bf 8f6f 	isb	sy
 810d2b0:	e008      	b.n	810d2c4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 810d2b2:	68f9      	ldr	r1, [r7, #12]
 810d2b4:	6878      	ldr	r0, [r7, #4]
 810d2b6:	f001 fa71 	bl	810e79c <xQueueSemaphoreTake>
 810d2ba:	4603      	mov	r3, r0
 810d2bc:	2b01      	cmp	r3, #1
 810d2be:	d001      	beq.n	810d2c4 <osMutexWait+0x8c>
    return osErrorOS;
 810d2c0:	23ff      	movs	r3, #255	; 0xff
 810d2c2:	e000      	b.n	810d2c6 <osMutexWait+0x8e>
  }
  
  return osOK;
 810d2c4:	2300      	movs	r3, #0
}
 810d2c6:	4618      	mov	r0, r3
 810d2c8:	3710      	adds	r7, #16
 810d2ca:	46bd      	mov	sp, r7
 810d2cc:	bd80      	pop	{r7, pc}
 810d2ce:	bf00      	nop
 810d2d0:	e000ed04 	.word	0xe000ed04

0810d2d4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 810d2d4:	b580      	push	{r7, lr}
 810d2d6:	b084      	sub	sp, #16
 810d2d8:	af00      	add	r7, sp, #0
 810d2da:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 810d2dc:	2300      	movs	r3, #0
 810d2de:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 810d2e0:	2300      	movs	r3, #0
 810d2e2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 810d2e4:	f7ff ff06 	bl	810d0f4 <inHandlerMode>
 810d2e8:	4603      	mov	r3, r0
 810d2ea:	2b00      	cmp	r3, #0
 810d2ec:	d016      	beq.n	810d31c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 810d2ee:	f107 0308 	add.w	r3, r7, #8
 810d2f2:	4619      	mov	r1, r3
 810d2f4:	6878      	ldr	r0, [r7, #4]
 810d2f6:	f001 f8e3 	bl	810e4c0 <xQueueGiveFromISR>
 810d2fa:	4603      	mov	r3, r0
 810d2fc:	2b01      	cmp	r3, #1
 810d2fe:	d001      	beq.n	810d304 <osMutexRelease+0x30>
      return osErrorOS;
 810d300:	23ff      	movs	r3, #255	; 0xff
 810d302:	e017      	b.n	810d334 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 810d304:	68bb      	ldr	r3, [r7, #8]
 810d306:	2b00      	cmp	r3, #0
 810d308:	d013      	beq.n	810d332 <osMutexRelease+0x5e>
 810d30a:	4b0c      	ldr	r3, [pc, #48]	; (810d33c <osMutexRelease+0x68>)
 810d30c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810d310:	601a      	str	r2, [r3, #0]
 810d312:	f3bf 8f4f 	dsb	sy
 810d316:	f3bf 8f6f 	isb	sy
 810d31a:	e00a      	b.n	810d332 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 810d31c:	2300      	movs	r3, #0
 810d31e:	2200      	movs	r2, #0
 810d320:	2100      	movs	r1, #0
 810d322:	6878      	ldr	r0, [r7, #4]
 810d324:	f000 ffce 	bl	810e2c4 <xQueueGenericSend>
 810d328:	4603      	mov	r3, r0
 810d32a:	2b01      	cmp	r3, #1
 810d32c:	d001      	beq.n	810d332 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 810d32e:	23ff      	movs	r3, #255	; 0xff
 810d330:	60fb      	str	r3, [r7, #12]
  }
  return result;
 810d332:	68fb      	ldr	r3, [r7, #12]
}
 810d334:	4618      	mov	r0, r3
 810d336:	3710      	adds	r7, #16
 810d338:	46bd      	mov	sp, r7
 810d33a:	bd80      	pop	{r7, pc}
 810d33c:	e000ed04 	.word	0xe000ed04

0810d340 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 810d340:	b580      	push	{r7, lr}
 810d342:	b086      	sub	sp, #24
 810d344:	af02      	add	r7, sp, #8
 810d346:	6078      	str	r0, [r7, #4]
 810d348:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 810d34a:	687b      	ldr	r3, [r7, #4]
 810d34c:	685b      	ldr	r3, [r3, #4]
 810d34e:	2b00      	cmp	r3, #0
 810d350:	d00f      	beq.n	810d372 <osSemaphoreCreate+0x32>
    if (count == 1) {
 810d352:	683b      	ldr	r3, [r7, #0]
 810d354:	2b01      	cmp	r3, #1
 810d356:	d10a      	bne.n	810d36e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 810d358:	687b      	ldr	r3, [r7, #4]
 810d35a:	685b      	ldr	r3, [r3, #4]
 810d35c:	2203      	movs	r2, #3
 810d35e:	9200      	str	r2, [sp, #0]
 810d360:	2200      	movs	r2, #0
 810d362:	2100      	movs	r1, #0
 810d364:	2001      	movs	r0, #1
 810d366:	f000 fe8f 	bl	810e088 <xQueueGenericCreateStatic>
 810d36a:	4603      	mov	r3, r0
 810d36c:	e016      	b.n	810d39c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 810d36e:	2300      	movs	r3, #0
 810d370:	e014      	b.n	810d39c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 810d372:	683b      	ldr	r3, [r7, #0]
 810d374:	2b01      	cmp	r3, #1
 810d376:	d110      	bne.n	810d39a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 810d378:	2203      	movs	r2, #3
 810d37a:	2100      	movs	r1, #0
 810d37c:	2001      	movs	r0, #1
 810d37e:	f000 fefb 	bl	810e178 <xQueueGenericCreate>
 810d382:	60f8      	str	r0, [r7, #12]
 810d384:	68fb      	ldr	r3, [r7, #12]
 810d386:	2b00      	cmp	r3, #0
 810d388:	d005      	beq.n	810d396 <osSemaphoreCreate+0x56>
 810d38a:	2300      	movs	r3, #0
 810d38c:	2200      	movs	r2, #0
 810d38e:	2100      	movs	r1, #0
 810d390:	68f8      	ldr	r0, [r7, #12]
 810d392:	f000 ff97 	bl	810e2c4 <xQueueGenericSend>
      return sema;
 810d396:	68fb      	ldr	r3, [r7, #12]
 810d398:	e000      	b.n	810d39c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 810d39a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 810d39c:	4618      	mov	r0, r3
 810d39e:	3710      	adds	r7, #16
 810d3a0:	46bd      	mov	sp, r7
 810d3a2:	bd80      	pop	{r7, pc}

0810d3a4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 810d3a4:	b580      	push	{r7, lr}
 810d3a6:	b084      	sub	sp, #16
 810d3a8:	af00      	add	r7, sp, #0
 810d3aa:	6078      	str	r0, [r7, #4]
 810d3ac:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 810d3ae:	2300      	movs	r3, #0
 810d3b0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 810d3b2:	687b      	ldr	r3, [r7, #4]
 810d3b4:	2b00      	cmp	r3, #0
 810d3b6:	d101      	bne.n	810d3bc <osSemaphoreWait+0x18>
    return osErrorParameter;
 810d3b8:	2380      	movs	r3, #128	; 0x80
 810d3ba:	e03a      	b.n	810d432 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 810d3bc:	2300      	movs	r3, #0
 810d3be:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 810d3c0:	683b      	ldr	r3, [r7, #0]
 810d3c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 810d3c6:	d103      	bne.n	810d3d0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 810d3c8:	f04f 33ff 	mov.w	r3, #4294967295
 810d3cc:	60fb      	str	r3, [r7, #12]
 810d3ce:	e009      	b.n	810d3e4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 810d3d0:	683b      	ldr	r3, [r7, #0]
 810d3d2:	2b00      	cmp	r3, #0
 810d3d4:	d006      	beq.n	810d3e4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 810d3d6:	683b      	ldr	r3, [r7, #0]
 810d3d8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 810d3da:	68fb      	ldr	r3, [r7, #12]
 810d3dc:	2b00      	cmp	r3, #0
 810d3de:	d101      	bne.n	810d3e4 <osSemaphoreWait+0x40>
      ticks = 1;
 810d3e0:	2301      	movs	r3, #1
 810d3e2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 810d3e4:	f7ff fe86 	bl	810d0f4 <inHandlerMode>
 810d3e8:	4603      	mov	r3, r0
 810d3ea:	2b00      	cmp	r3, #0
 810d3ec:	d017      	beq.n	810d41e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 810d3ee:	f107 0308 	add.w	r3, r7, #8
 810d3f2:	461a      	mov	r2, r3
 810d3f4:	2100      	movs	r1, #0
 810d3f6:	6878      	ldr	r0, [r7, #4]
 810d3f8:	f001 fadc 	bl	810e9b4 <xQueueReceiveFromISR>
 810d3fc:	4603      	mov	r3, r0
 810d3fe:	2b01      	cmp	r3, #1
 810d400:	d001      	beq.n	810d406 <osSemaphoreWait+0x62>
      return osErrorOS;
 810d402:	23ff      	movs	r3, #255	; 0xff
 810d404:	e015      	b.n	810d432 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 810d406:	68bb      	ldr	r3, [r7, #8]
 810d408:	2b00      	cmp	r3, #0
 810d40a:	d011      	beq.n	810d430 <osSemaphoreWait+0x8c>
 810d40c:	4b0b      	ldr	r3, [pc, #44]	; (810d43c <osSemaphoreWait+0x98>)
 810d40e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810d412:	601a      	str	r2, [r3, #0]
 810d414:	f3bf 8f4f 	dsb	sy
 810d418:	f3bf 8f6f 	isb	sy
 810d41c:	e008      	b.n	810d430 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 810d41e:	68f9      	ldr	r1, [r7, #12]
 810d420:	6878      	ldr	r0, [r7, #4]
 810d422:	f001 f9bb 	bl	810e79c <xQueueSemaphoreTake>
 810d426:	4603      	mov	r3, r0
 810d428:	2b01      	cmp	r3, #1
 810d42a:	d001      	beq.n	810d430 <osSemaphoreWait+0x8c>
    return osErrorOS;
 810d42c:	23ff      	movs	r3, #255	; 0xff
 810d42e:	e000      	b.n	810d432 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 810d430:	2300      	movs	r3, #0
}
 810d432:	4618      	mov	r0, r3
 810d434:	3710      	adds	r7, #16
 810d436:	46bd      	mov	sp, r7
 810d438:	bd80      	pop	{r7, pc}
 810d43a:	bf00      	nop
 810d43c:	e000ed04 	.word	0xe000ed04

0810d440 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 810d440:	b580      	push	{r7, lr}
 810d442:	b084      	sub	sp, #16
 810d444:	af00      	add	r7, sp, #0
 810d446:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 810d448:	2300      	movs	r3, #0
 810d44a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 810d44c:	2300      	movs	r3, #0
 810d44e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 810d450:	f7ff fe50 	bl	810d0f4 <inHandlerMode>
 810d454:	4603      	mov	r3, r0
 810d456:	2b00      	cmp	r3, #0
 810d458:	d016      	beq.n	810d488 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 810d45a:	f107 0308 	add.w	r3, r7, #8
 810d45e:	4619      	mov	r1, r3
 810d460:	6878      	ldr	r0, [r7, #4]
 810d462:	f001 f82d 	bl	810e4c0 <xQueueGiveFromISR>
 810d466:	4603      	mov	r3, r0
 810d468:	2b01      	cmp	r3, #1
 810d46a:	d001      	beq.n	810d470 <osSemaphoreRelease+0x30>
      return osErrorOS;
 810d46c:	23ff      	movs	r3, #255	; 0xff
 810d46e:	e017      	b.n	810d4a0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 810d470:	68bb      	ldr	r3, [r7, #8]
 810d472:	2b00      	cmp	r3, #0
 810d474:	d013      	beq.n	810d49e <osSemaphoreRelease+0x5e>
 810d476:	4b0c      	ldr	r3, [pc, #48]	; (810d4a8 <osSemaphoreRelease+0x68>)
 810d478:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810d47c:	601a      	str	r2, [r3, #0]
 810d47e:	f3bf 8f4f 	dsb	sy
 810d482:	f3bf 8f6f 	isb	sy
 810d486:	e00a      	b.n	810d49e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 810d488:	2300      	movs	r3, #0
 810d48a:	2200      	movs	r2, #0
 810d48c:	2100      	movs	r1, #0
 810d48e:	6878      	ldr	r0, [r7, #4]
 810d490:	f000 ff18 	bl	810e2c4 <xQueueGenericSend>
 810d494:	4603      	mov	r3, r0
 810d496:	2b01      	cmp	r3, #1
 810d498:	d001      	beq.n	810d49e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 810d49a:	23ff      	movs	r3, #255	; 0xff
 810d49c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 810d49e:	68fb      	ldr	r3, [r7, #12]
}
 810d4a0:	4618      	mov	r0, r3
 810d4a2:	3710      	adds	r7, #16
 810d4a4:	46bd      	mov	sp, r7
 810d4a6:	bd80      	pop	{r7, pc}
 810d4a8:	e000ed04 	.word	0xe000ed04

0810d4ac <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 810d4ac:	b590      	push	{r4, r7, lr}
 810d4ae:	b085      	sub	sp, #20
 810d4b0:	af02      	add	r7, sp, #8
 810d4b2:	6078      	str	r0, [r7, #4]
 810d4b4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 810d4b6:	687b      	ldr	r3, [r7, #4]
 810d4b8:	689b      	ldr	r3, [r3, #8]
 810d4ba:	2b00      	cmp	r3, #0
 810d4bc:	d011      	beq.n	810d4e2 <osMessageCreate+0x36>
 810d4be:	687b      	ldr	r3, [r7, #4]
 810d4c0:	68db      	ldr	r3, [r3, #12]
 810d4c2:	2b00      	cmp	r3, #0
 810d4c4:	d00d      	beq.n	810d4e2 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 810d4c6:	687b      	ldr	r3, [r7, #4]
 810d4c8:	6818      	ldr	r0, [r3, #0]
 810d4ca:	687b      	ldr	r3, [r7, #4]
 810d4cc:	6859      	ldr	r1, [r3, #4]
 810d4ce:	687b      	ldr	r3, [r7, #4]
 810d4d0:	689a      	ldr	r2, [r3, #8]
 810d4d2:	687b      	ldr	r3, [r7, #4]
 810d4d4:	68db      	ldr	r3, [r3, #12]
 810d4d6:	2400      	movs	r4, #0
 810d4d8:	9400      	str	r4, [sp, #0]
 810d4da:	f000 fdd5 	bl	810e088 <xQueueGenericCreateStatic>
 810d4de:	4603      	mov	r3, r0
 810d4e0:	e008      	b.n	810d4f4 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 810d4e2:	687b      	ldr	r3, [r7, #4]
 810d4e4:	6818      	ldr	r0, [r3, #0]
 810d4e6:	687b      	ldr	r3, [r7, #4]
 810d4e8:	685b      	ldr	r3, [r3, #4]
 810d4ea:	2200      	movs	r2, #0
 810d4ec:	4619      	mov	r1, r3
 810d4ee:	f000 fe43 	bl	810e178 <xQueueGenericCreate>
 810d4f2:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 810d4f4:	4618      	mov	r0, r3
 810d4f6:	370c      	adds	r7, #12
 810d4f8:	46bd      	mov	sp, r7
 810d4fa:	bd90      	pop	{r4, r7, pc}

0810d4fc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 810d4fc:	b590      	push	{r4, r7, lr}
 810d4fe:	b08b      	sub	sp, #44	; 0x2c
 810d500:	af00      	add	r7, sp, #0
 810d502:	60f8      	str	r0, [r7, #12]
 810d504:	60b9      	str	r1, [r7, #8]
 810d506:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 810d508:	68bb      	ldr	r3, [r7, #8]
 810d50a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 810d50c:	2300      	movs	r3, #0
 810d50e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 810d510:	68bb      	ldr	r3, [r7, #8]
 810d512:	2b00      	cmp	r3, #0
 810d514:	d10a      	bne.n	810d52c <osMessageGet+0x30>
    event.status = osErrorParameter;
 810d516:	2380      	movs	r3, #128	; 0x80
 810d518:	617b      	str	r3, [r7, #20]
    return event;
 810d51a:	68fb      	ldr	r3, [r7, #12]
 810d51c:	461c      	mov	r4, r3
 810d51e:	f107 0314 	add.w	r3, r7, #20
 810d522:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 810d526:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 810d52a:	e054      	b.n	810d5d6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 810d52c:	2300      	movs	r3, #0
 810d52e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 810d530:	2300      	movs	r3, #0
 810d532:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 810d534:	687b      	ldr	r3, [r7, #4]
 810d536:	f1b3 3fff 	cmp.w	r3, #4294967295
 810d53a:	d103      	bne.n	810d544 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 810d53c:	f04f 33ff 	mov.w	r3, #4294967295
 810d540:	627b      	str	r3, [r7, #36]	; 0x24
 810d542:	e009      	b.n	810d558 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 810d544:	687b      	ldr	r3, [r7, #4]
 810d546:	2b00      	cmp	r3, #0
 810d548:	d006      	beq.n	810d558 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 810d54a:	687b      	ldr	r3, [r7, #4]
 810d54c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 810d54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d550:	2b00      	cmp	r3, #0
 810d552:	d101      	bne.n	810d558 <osMessageGet+0x5c>
      ticks = 1;
 810d554:	2301      	movs	r3, #1
 810d556:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 810d558:	f7ff fdcc 	bl	810d0f4 <inHandlerMode>
 810d55c:	4603      	mov	r3, r0
 810d55e:	2b00      	cmp	r3, #0
 810d560:	d01c      	beq.n	810d59c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 810d562:	f107 0220 	add.w	r2, r7, #32
 810d566:	f107 0314 	add.w	r3, r7, #20
 810d56a:	3304      	adds	r3, #4
 810d56c:	4619      	mov	r1, r3
 810d56e:	68b8      	ldr	r0, [r7, #8]
 810d570:	f001 fa20 	bl	810e9b4 <xQueueReceiveFromISR>
 810d574:	4603      	mov	r3, r0
 810d576:	2b01      	cmp	r3, #1
 810d578:	d102      	bne.n	810d580 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 810d57a:	2310      	movs	r3, #16
 810d57c:	617b      	str	r3, [r7, #20]
 810d57e:	e001      	b.n	810d584 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 810d580:	2300      	movs	r3, #0
 810d582:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 810d584:	6a3b      	ldr	r3, [r7, #32]
 810d586:	2b00      	cmp	r3, #0
 810d588:	d01d      	beq.n	810d5c6 <osMessageGet+0xca>
 810d58a:	4b15      	ldr	r3, [pc, #84]	; (810d5e0 <osMessageGet+0xe4>)
 810d58c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810d590:	601a      	str	r2, [r3, #0]
 810d592:	f3bf 8f4f 	dsb	sy
 810d596:	f3bf 8f6f 	isb	sy
 810d59a:	e014      	b.n	810d5c6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 810d59c:	f107 0314 	add.w	r3, r7, #20
 810d5a0:	3304      	adds	r3, #4
 810d5a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810d5a4:	4619      	mov	r1, r3
 810d5a6:	68b8      	ldr	r0, [r7, #8]
 810d5a8:	f001 f818 	bl	810e5dc <xQueueReceive>
 810d5ac:	4603      	mov	r3, r0
 810d5ae:	2b01      	cmp	r3, #1
 810d5b0:	d102      	bne.n	810d5b8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 810d5b2:	2310      	movs	r3, #16
 810d5b4:	617b      	str	r3, [r7, #20]
 810d5b6:	e006      	b.n	810d5c6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 810d5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d5ba:	2b00      	cmp	r3, #0
 810d5bc:	d101      	bne.n	810d5c2 <osMessageGet+0xc6>
 810d5be:	2300      	movs	r3, #0
 810d5c0:	e000      	b.n	810d5c4 <osMessageGet+0xc8>
 810d5c2:	2340      	movs	r3, #64	; 0x40
 810d5c4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 810d5c6:	68fb      	ldr	r3, [r7, #12]
 810d5c8:	461c      	mov	r4, r3
 810d5ca:	f107 0314 	add.w	r3, r7, #20
 810d5ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 810d5d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 810d5d6:	68f8      	ldr	r0, [r7, #12]
 810d5d8:	372c      	adds	r7, #44	; 0x2c
 810d5da:	46bd      	mov	sp, r7
 810d5dc:	bd90      	pop	{r4, r7, pc}
 810d5de:	bf00      	nop
 810d5e0:	e000ed04 	.word	0xe000ed04

0810d5e4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 810d5e4:	b580      	push	{r7, lr}
 810d5e6:	b08a      	sub	sp, #40	; 0x28
 810d5e8:	af00      	add	r7, sp, #0
 810d5ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 810d5ec:	2300      	movs	r3, #0
 810d5ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 810d5f0:	f001 fdd0 	bl	810f194 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 810d5f4:	4b5b      	ldr	r3, [pc, #364]	; (810d764 <pvPortMalloc+0x180>)
 810d5f6:	681b      	ldr	r3, [r3, #0]
 810d5f8:	2b00      	cmp	r3, #0
 810d5fa:	d101      	bne.n	810d600 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 810d5fc:	f000 f920 	bl	810d840 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 810d600:	4b59      	ldr	r3, [pc, #356]	; (810d768 <pvPortMalloc+0x184>)
 810d602:	681a      	ldr	r2, [r3, #0]
 810d604:	687b      	ldr	r3, [r7, #4]
 810d606:	4013      	ands	r3, r2
 810d608:	2b00      	cmp	r3, #0
 810d60a:	f040 8093 	bne.w	810d734 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 810d60e:	687b      	ldr	r3, [r7, #4]
 810d610:	2b00      	cmp	r3, #0
 810d612:	d01d      	beq.n	810d650 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 810d614:	2208      	movs	r2, #8
 810d616:	687b      	ldr	r3, [r7, #4]
 810d618:	4413      	add	r3, r2
 810d61a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 810d61c:	687b      	ldr	r3, [r7, #4]
 810d61e:	f003 0307 	and.w	r3, r3, #7
 810d622:	2b00      	cmp	r3, #0
 810d624:	d014      	beq.n	810d650 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 810d626:	687b      	ldr	r3, [r7, #4]
 810d628:	f023 0307 	bic.w	r3, r3, #7
 810d62c:	3308      	adds	r3, #8
 810d62e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 810d630:	687b      	ldr	r3, [r7, #4]
 810d632:	f003 0307 	and.w	r3, r3, #7
 810d636:	2b00      	cmp	r3, #0
 810d638:	d00a      	beq.n	810d650 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 810d63a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810d63e:	f383 8811 	msr	BASEPRI, r3
 810d642:	f3bf 8f6f 	isb	sy
 810d646:	f3bf 8f4f 	dsb	sy
 810d64a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 810d64c:	bf00      	nop
 810d64e:	e7fe      	b.n	810d64e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 810d650:	687b      	ldr	r3, [r7, #4]
 810d652:	2b00      	cmp	r3, #0
 810d654:	d06e      	beq.n	810d734 <pvPortMalloc+0x150>
 810d656:	4b45      	ldr	r3, [pc, #276]	; (810d76c <pvPortMalloc+0x188>)
 810d658:	681b      	ldr	r3, [r3, #0]
 810d65a:	687a      	ldr	r2, [r7, #4]
 810d65c:	429a      	cmp	r2, r3
 810d65e:	d869      	bhi.n	810d734 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 810d660:	4b43      	ldr	r3, [pc, #268]	; (810d770 <pvPortMalloc+0x18c>)
 810d662:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 810d664:	4b42      	ldr	r3, [pc, #264]	; (810d770 <pvPortMalloc+0x18c>)
 810d666:	681b      	ldr	r3, [r3, #0]
 810d668:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 810d66a:	e004      	b.n	810d676 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 810d66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d66e:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 810d670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d672:	681b      	ldr	r3, [r3, #0]
 810d674:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 810d676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d678:	685b      	ldr	r3, [r3, #4]
 810d67a:	687a      	ldr	r2, [r7, #4]
 810d67c:	429a      	cmp	r2, r3
 810d67e:	d903      	bls.n	810d688 <pvPortMalloc+0xa4>
 810d680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d682:	681b      	ldr	r3, [r3, #0]
 810d684:	2b00      	cmp	r3, #0
 810d686:	d1f1      	bne.n	810d66c <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 810d688:	4b36      	ldr	r3, [pc, #216]	; (810d764 <pvPortMalloc+0x180>)
 810d68a:	681b      	ldr	r3, [r3, #0]
 810d68c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810d68e:	429a      	cmp	r2, r3
 810d690:	d050      	beq.n	810d734 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 810d692:	6a3b      	ldr	r3, [r7, #32]
 810d694:	681b      	ldr	r3, [r3, #0]
 810d696:	2208      	movs	r2, #8
 810d698:	4413      	add	r3, r2
 810d69a:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 810d69c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d69e:	681a      	ldr	r2, [r3, #0]
 810d6a0:	6a3b      	ldr	r3, [r7, #32]
 810d6a2:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 810d6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d6a6:	685a      	ldr	r2, [r3, #4]
 810d6a8:	687b      	ldr	r3, [r7, #4]
 810d6aa:	1ad2      	subs	r2, r2, r3
 810d6ac:	2308      	movs	r3, #8
 810d6ae:	005b      	lsls	r3, r3, #1
 810d6b0:	429a      	cmp	r2, r3
 810d6b2:	d91f      	bls.n	810d6f4 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 810d6b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810d6b6:	687b      	ldr	r3, [r7, #4]
 810d6b8:	4413      	add	r3, r2
 810d6ba:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 810d6bc:	69bb      	ldr	r3, [r7, #24]
 810d6be:	f003 0307 	and.w	r3, r3, #7
 810d6c2:	2b00      	cmp	r3, #0
 810d6c4:	d00a      	beq.n	810d6dc <pvPortMalloc+0xf8>
	__asm volatile
 810d6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 810d6ca:	f383 8811 	msr	BASEPRI, r3
 810d6ce:	f3bf 8f6f 	isb	sy
 810d6d2:	f3bf 8f4f 	dsb	sy
 810d6d6:	613b      	str	r3, [r7, #16]
}
 810d6d8:	bf00      	nop
 810d6da:	e7fe      	b.n	810d6da <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 810d6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d6de:	685a      	ldr	r2, [r3, #4]
 810d6e0:	687b      	ldr	r3, [r7, #4]
 810d6e2:	1ad2      	subs	r2, r2, r3
 810d6e4:	69bb      	ldr	r3, [r7, #24]
 810d6e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 810d6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d6ea:	687a      	ldr	r2, [r7, #4]
 810d6ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 810d6ee:	69b8      	ldr	r0, [r7, #24]
 810d6f0:	f000 f908 	bl	810d904 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 810d6f4:	4b1d      	ldr	r3, [pc, #116]	; (810d76c <pvPortMalloc+0x188>)
 810d6f6:	681a      	ldr	r2, [r3, #0]
 810d6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d6fa:	685b      	ldr	r3, [r3, #4]
 810d6fc:	1ad3      	subs	r3, r2, r3
 810d6fe:	4a1b      	ldr	r2, [pc, #108]	; (810d76c <pvPortMalloc+0x188>)
 810d700:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 810d702:	4b1a      	ldr	r3, [pc, #104]	; (810d76c <pvPortMalloc+0x188>)
 810d704:	681a      	ldr	r2, [r3, #0]
 810d706:	4b1b      	ldr	r3, [pc, #108]	; (810d774 <pvPortMalloc+0x190>)
 810d708:	681b      	ldr	r3, [r3, #0]
 810d70a:	429a      	cmp	r2, r3
 810d70c:	d203      	bcs.n	810d716 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 810d70e:	4b17      	ldr	r3, [pc, #92]	; (810d76c <pvPortMalloc+0x188>)
 810d710:	681b      	ldr	r3, [r3, #0]
 810d712:	4a18      	ldr	r2, [pc, #96]	; (810d774 <pvPortMalloc+0x190>)
 810d714:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 810d716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d718:	685a      	ldr	r2, [r3, #4]
 810d71a:	4b13      	ldr	r3, [pc, #76]	; (810d768 <pvPortMalloc+0x184>)
 810d71c:	681b      	ldr	r3, [r3, #0]
 810d71e:	431a      	orrs	r2, r3
 810d720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d722:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 810d724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810d726:	2200      	movs	r2, #0
 810d728:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 810d72a:	4b13      	ldr	r3, [pc, #76]	; (810d778 <pvPortMalloc+0x194>)
 810d72c:	681b      	ldr	r3, [r3, #0]
 810d72e:	3301      	adds	r3, #1
 810d730:	4a11      	ldr	r2, [pc, #68]	; (810d778 <pvPortMalloc+0x194>)
 810d732:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 810d734:	f001 fd3c 	bl	810f1b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 810d738:	69fb      	ldr	r3, [r7, #28]
 810d73a:	f003 0307 	and.w	r3, r3, #7
 810d73e:	2b00      	cmp	r3, #0
 810d740:	d00a      	beq.n	810d758 <pvPortMalloc+0x174>
	__asm volatile
 810d742:	f04f 0350 	mov.w	r3, #80	; 0x50
 810d746:	f383 8811 	msr	BASEPRI, r3
 810d74a:	f3bf 8f6f 	isb	sy
 810d74e:	f3bf 8f4f 	dsb	sy
 810d752:	60fb      	str	r3, [r7, #12]
}
 810d754:	bf00      	nop
 810d756:	e7fe      	b.n	810d756 <pvPortMalloc+0x172>
	return pvReturn;
 810d758:	69fb      	ldr	r3, [r7, #28]
}
 810d75a:	4618      	mov	r0, r3
 810d75c:	3728      	adds	r7, #40	; 0x28
 810d75e:	46bd      	mov	sp, r7
 810d760:	bd80      	pop	{r7, pc}
 810d762:	bf00      	nop
 810d764:	100056c4 	.word	0x100056c4
 810d768:	100056d8 	.word	0x100056d8
 810d76c:	100056c8 	.word	0x100056c8
 810d770:	100056bc 	.word	0x100056bc
 810d774:	100056cc 	.word	0x100056cc
 810d778:	100056d0 	.word	0x100056d0

0810d77c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 810d77c:	b580      	push	{r7, lr}
 810d77e:	b086      	sub	sp, #24
 810d780:	af00      	add	r7, sp, #0
 810d782:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 810d784:	687b      	ldr	r3, [r7, #4]
 810d786:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 810d788:	687b      	ldr	r3, [r7, #4]
 810d78a:	2b00      	cmp	r3, #0
 810d78c:	d04d      	beq.n	810d82a <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 810d78e:	2308      	movs	r3, #8
 810d790:	425b      	negs	r3, r3
 810d792:	697a      	ldr	r2, [r7, #20]
 810d794:	4413      	add	r3, r2
 810d796:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 810d798:	697b      	ldr	r3, [r7, #20]
 810d79a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 810d79c:	693b      	ldr	r3, [r7, #16]
 810d79e:	685a      	ldr	r2, [r3, #4]
 810d7a0:	4b24      	ldr	r3, [pc, #144]	; (810d834 <vPortFree+0xb8>)
 810d7a2:	681b      	ldr	r3, [r3, #0]
 810d7a4:	4013      	ands	r3, r2
 810d7a6:	2b00      	cmp	r3, #0
 810d7a8:	d10a      	bne.n	810d7c0 <vPortFree+0x44>
	__asm volatile
 810d7aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 810d7ae:	f383 8811 	msr	BASEPRI, r3
 810d7b2:	f3bf 8f6f 	isb	sy
 810d7b6:	f3bf 8f4f 	dsb	sy
 810d7ba:	60fb      	str	r3, [r7, #12]
}
 810d7bc:	bf00      	nop
 810d7be:	e7fe      	b.n	810d7be <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 810d7c0:	693b      	ldr	r3, [r7, #16]
 810d7c2:	681b      	ldr	r3, [r3, #0]
 810d7c4:	2b00      	cmp	r3, #0
 810d7c6:	d00a      	beq.n	810d7de <vPortFree+0x62>
	__asm volatile
 810d7c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810d7cc:	f383 8811 	msr	BASEPRI, r3
 810d7d0:	f3bf 8f6f 	isb	sy
 810d7d4:	f3bf 8f4f 	dsb	sy
 810d7d8:	60bb      	str	r3, [r7, #8]
}
 810d7da:	bf00      	nop
 810d7dc:	e7fe      	b.n	810d7dc <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 810d7de:	693b      	ldr	r3, [r7, #16]
 810d7e0:	685a      	ldr	r2, [r3, #4]
 810d7e2:	4b14      	ldr	r3, [pc, #80]	; (810d834 <vPortFree+0xb8>)
 810d7e4:	681b      	ldr	r3, [r3, #0]
 810d7e6:	4013      	ands	r3, r2
 810d7e8:	2b00      	cmp	r3, #0
 810d7ea:	d01e      	beq.n	810d82a <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 810d7ec:	693b      	ldr	r3, [r7, #16]
 810d7ee:	681b      	ldr	r3, [r3, #0]
 810d7f0:	2b00      	cmp	r3, #0
 810d7f2:	d11a      	bne.n	810d82a <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 810d7f4:	693b      	ldr	r3, [r7, #16]
 810d7f6:	685a      	ldr	r2, [r3, #4]
 810d7f8:	4b0e      	ldr	r3, [pc, #56]	; (810d834 <vPortFree+0xb8>)
 810d7fa:	681b      	ldr	r3, [r3, #0]
 810d7fc:	43db      	mvns	r3, r3
 810d7fe:	401a      	ands	r2, r3
 810d800:	693b      	ldr	r3, [r7, #16]
 810d802:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 810d804:	f001 fcc6 	bl	810f194 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 810d808:	693b      	ldr	r3, [r7, #16]
 810d80a:	685a      	ldr	r2, [r3, #4]
 810d80c:	4b0a      	ldr	r3, [pc, #40]	; (810d838 <vPortFree+0xbc>)
 810d80e:	681b      	ldr	r3, [r3, #0]
 810d810:	4413      	add	r3, r2
 810d812:	4a09      	ldr	r2, [pc, #36]	; (810d838 <vPortFree+0xbc>)
 810d814:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 810d816:	6938      	ldr	r0, [r7, #16]
 810d818:	f000 f874 	bl	810d904 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 810d81c:	4b07      	ldr	r3, [pc, #28]	; (810d83c <vPortFree+0xc0>)
 810d81e:	681b      	ldr	r3, [r3, #0]
 810d820:	3301      	adds	r3, #1
 810d822:	4a06      	ldr	r2, [pc, #24]	; (810d83c <vPortFree+0xc0>)
 810d824:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 810d826:	f001 fcc3 	bl	810f1b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 810d82a:	bf00      	nop
 810d82c:	3718      	adds	r7, #24
 810d82e:	46bd      	mov	sp, r7
 810d830:	bd80      	pop	{r7, pc}
 810d832:	bf00      	nop
 810d834:	100056d8 	.word	0x100056d8
 810d838:	100056c8 	.word	0x100056c8
 810d83c:	100056d4 	.word	0x100056d4

0810d840 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 810d840:	b480      	push	{r7}
 810d842:	b085      	sub	sp, #20
 810d844:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 810d846:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 810d84a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 810d84c:	4b27      	ldr	r3, [pc, #156]	; (810d8ec <prvHeapInit+0xac>)
 810d84e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 810d850:	68fb      	ldr	r3, [r7, #12]
 810d852:	f003 0307 	and.w	r3, r3, #7
 810d856:	2b00      	cmp	r3, #0
 810d858:	d00c      	beq.n	810d874 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 810d85a:	68fb      	ldr	r3, [r7, #12]
 810d85c:	3307      	adds	r3, #7
 810d85e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 810d860:	68fb      	ldr	r3, [r7, #12]
 810d862:	f023 0307 	bic.w	r3, r3, #7
 810d866:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 810d868:	68ba      	ldr	r2, [r7, #8]
 810d86a:	68fb      	ldr	r3, [r7, #12]
 810d86c:	1ad3      	subs	r3, r2, r3
 810d86e:	4a1f      	ldr	r2, [pc, #124]	; (810d8ec <prvHeapInit+0xac>)
 810d870:	4413      	add	r3, r2
 810d872:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 810d874:	68fb      	ldr	r3, [r7, #12]
 810d876:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 810d878:	4a1d      	ldr	r2, [pc, #116]	; (810d8f0 <prvHeapInit+0xb0>)
 810d87a:	687b      	ldr	r3, [r7, #4]
 810d87c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 810d87e:	4b1c      	ldr	r3, [pc, #112]	; (810d8f0 <prvHeapInit+0xb0>)
 810d880:	2200      	movs	r2, #0
 810d882:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 810d884:	687b      	ldr	r3, [r7, #4]
 810d886:	68ba      	ldr	r2, [r7, #8]
 810d888:	4413      	add	r3, r2
 810d88a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 810d88c:	2208      	movs	r2, #8
 810d88e:	68fb      	ldr	r3, [r7, #12]
 810d890:	1a9b      	subs	r3, r3, r2
 810d892:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 810d894:	68fb      	ldr	r3, [r7, #12]
 810d896:	f023 0307 	bic.w	r3, r3, #7
 810d89a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 810d89c:	68fb      	ldr	r3, [r7, #12]
 810d89e:	4a15      	ldr	r2, [pc, #84]	; (810d8f4 <prvHeapInit+0xb4>)
 810d8a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 810d8a2:	4b14      	ldr	r3, [pc, #80]	; (810d8f4 <prvHeapInit+0xb4>)
 810d8a4:	681b      	ldr	r3, [r3, #0]
 810d8a6:	2200      	movs	r2, #0
 810d8a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 810d8aa:	4b12      	ldr	r3, [pc, #72]	; (810d8f4 <prvHeapInit+0xb4>)
 810d8ac:	681b      	ldr	r3, [r3, #0]
 810d8ae:	2200      	movs	r2, #0
 810d8b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 810d8b2:	687b      	ldr	r3, [r7, #4]
 810d8b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 810d8b6:	683b      	ldr	r3, [r7, #0]
 810d8b8:	68fa      	ldr	r2, [r7, #12]
 810d8ba:	1ad2      	subs	r2, r2, r3
 810d8bc:	683b      	ldr	r3, [r7, #0]
 810d8be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 810d8c0:	4b0c      	ldr	r3, [pc, #48]	; (810d8f4 <prvHeapInit+0xb4>)
 810d8c2:	681a      	ldr	r2, [r3, #0]
 810d8c4:	683b      	ldr	r3, [r7, #0]
 810d8c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 810d8c8:	683b      	ldr	r3, [r7, #0]
 810d8ca:	685b      	ldr	r3, [r3, #4]
 810d8cc:	4a0a      	ldr	r2, [pc, #40]	; (810d8f8 <prvHeapInit+0xb8>)
 810d8ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 810d8d0:	683b      	ldr	r3, [r7, #0]
 810d8d2:	685b      	ldr	r3, [r3, #4]
 810d8d4:	4a09      	ldr	r2, [pc, #36]	; (810d8fc <prvHeapInit+0xbc>)
 810d8d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 810d8d8:	4b09      	ldr	r3, [pc, #36]	; (810d900 <prvHeapInit+0xc0>)
 810d8da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 810d8de:	601a      	str	r2, [r3, #0]
}
 810d8e0:	bf00      	nop
 810d8e2:	3714      	adds	r7, #20
 810d8e4:	46bd      	mov	sp, r7
 810d8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d8ea:	4770      	bx	lr
 810d8ec:	10001abc 	.word	0x10001abc
 810d8f0:	100056bc 	.word	0x100056bc
 810d8f4:	100056c4 	.word	0x100056c4
 810d8f8:	100056cc 	.word	0x100056cc
 810d8fc:	100056c8 	.word	0x100056c8
 810d900:	100056d8 	.word	0x100056d8

0810d904 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 810d904:	b480      	push	{r7}
 810d906:	b085      	sub	sp, #20
 810d908:	af00      	add	r7, sp, #0
 810d90a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 810d90c:	4b28      	ldr	r3, [pc, #160]	; (810d9b0 <prvInsertBlockIntoFreeList+0xac>)
 810d90e:	60fb      	str	r3, [r7, #12]
 810d910:	e002      	b.n	810d918 <prvInsertBlockIntoFreeList+0x14>
 810d912:	68fb      	ldr	r3, [r7, #12]
 810d914:	681b      	ldr	r3, [r3, #0]
 810d916:	60fb      	str	r3, [r7, #12]
 810d918:	68fb      	ldr	r3, [r7, #12]
 810d91a:	681b      	ldr	r3, [r3, #0]
 810d91c:	687a      	ldr	r2, [r7, #4]
 810d91e:	429a      	cmp	r2, r3
 810d920:	d8f7      	bhi.n	810d912 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 810d922:	68fb      	ldr	r3, [r7, #12]
 810d924:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 810d926:	68fb      	ldr	r3, [r7, #12]
 810d928:	685b      	ldr	r3, [r3, #4]
 810d92a:	68ba      	ldr	r2, [r7, #8]
 810d92c:	4413      	add	r3, r2
 810d92e:	687a      	ldr	r2, [r7, #4]
 810d930:	429a      	cmp	r2, r3
 810d932:	d108      	bne.n	810d946 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 810d934:	68fb      	ldr	r3, [r7, #12]
 810d936:	685a      	ldr	r2, [r3, #4]
 810d938:	687b      	ldr	r3, [r7, #4]
 810d93a:	685b      	ldr	r3, [r3, #4]
 810d93c:	441a      	add	r2, r3
 810d93e:	68fb      	ldr	r3, [r7, #12]
 810d940:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 810d942:	68fb      	ldr	r3, [r7, #12]
 810d944:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 810d946:	687b      	ldr	r3, [r7, #4]
 810d948:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 810d94a:	687b      	ldr	r3, [r7, #4]
 810d94c:	685b      	ldr	r3, [r3, #4]
 810d94e:	68ba      	ldr	r2, [r7, #8]
 810d950:	441a      	add	r2, r3
 810d952:	68fb      	ldr	r3, [r7, #12]
 810d954:	681b      	ldr	r3, [r3, #0]
 810d956:	429a      	cmp	r2, r3
 810d958:	d118      	bne.n	810d98c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 810d95a:	68fb      	ldr	r3, [r7, #12]
 810d95c:	681a      	ldr	r2, [r3, #0]
 810d95e:	4b15      	ldr	r3, [pc, #84]	; (810d9b4 <prvInsertBlockIntoFreeList+0xb0>)
 810d960:	681b      	ldr	r3, [r3, #0]
 810d962:	429a      	cmp	r2, r3
 810d964:	d00d      	beq.n	810d982 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 810d966:	687b      	ldr	r3, [r7, #4]
 810d968:	685a      	ldr	r2, [r3, #4]
 810d96a:	68fb      	ldr	r3, [r7, #12]
 810d96c:	681b      	ldr	r3, [r3, #0]
 810d96e:	685b      	ldr	r3, [r3, #4]
 810d970:	441a      	add	r2, r3
 810d972:	687b      	ldr	r3, [r7, #4]
 810d974:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 810d976:	68fb      	ldr	r3, [r7, #12]
 810d978:	681b      	ldr	r3, [r3, #0]
 810d97a:	681a      	ldr	r2, [r3, #0]
 810d97c:	687b      	ldr	r3, [r7, #4]
 810d97e:	601a      	str	r2, [r3, #0]
 810d980:	e008      	b.n	810d994 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 810d982:	4b0c      	ldr	r3, [pc, #48]	; (810d9b4 <prvInsertBlockIntoFreeList+0xb0>)
 810d984:	681a      	ldr	r2, [r3, #0]
 810d986:	687b      	ldr	r3, [r7, #4]
 810d988:	601a      	str	r2, [r3, #0]
 810d98a:	e003      	b.n	810d994 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 810d98c:	68fb      	ldr	r3, [r7, #12]
 810d98e:	681a      	ldr	r2, [r3, #0]
 810d990:	687b      	ldr	r3, [r7, #4]
 810d992:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 810d994:	68fa      	ldr	r2, [r7, #12]
 810d996:	687b      	ldr	r3, [r7, #4]
 810d998:	429a      	cmp	r2, r3
 810d99a:	d002      	beq.n	810d9a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 810d99c:	68fb      	ldr	r3, [r7, #12]
 810d99e:	687a      	ldr	r2, [r7, #4]
 810d9a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810d9a2:	bf00      	nop
 810d9a4:	3714      	adds	r7, #20
 810d9a6:	46bd      	mov	sp, r7
 810d9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d9ac:	4770      	bx	lr
 810d9ae:	bf00      	nop
 810d9b0:	100056bc 	.word	0x100056bc
 810d9b4:	100056c4 	.word	0x100056c4

0810d9b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 810d9b8:	b480      	push	{r7}
 810d9ba:	b083      	sub	sp, #12
 810d9bc:	af00      	add	r7, sp, #0
 810d9be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 810d9c0:	687b      	ldr	r3, [r7, #4]
 810d9c2:	f103 0208 	add.w	r2, r3, #8
 810d9c6:	687b      	ldr	r3, [r7, #4]
 810d9c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 810d9ca:	687b      	ldr	r3, [r7, #4]
 810d9cc:	f04f 32ff 	mov.w	r2, #4294967295
 810d9d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 810d9d2:	687b      	ldr	r3, [r7, #4]
 810d9d4:	f103 0208 	add.w	r2, r3, #8
 810d9d8:	687b      	ldr	r3, [r7, #4]
 810d9da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 810d9dc:	687b      	ldr	r3, [r7, #4]
 810d9de:	f103 0208 	add.w	r2, r3, #8
 810d9e2:	687b      	ldr	r3, [r7, #4]
 810d9e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 810d9e6:	687b      	ldr	r3, [r7, #4]
 810d9e8:	2200      	movs	r2, #0
 810d9ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 810d9ec:	bf00      	nop
 810d9ee:	370c      	adds	r7, #12
 810d9f0:	46bd      	mov	sp, r7
 810d9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d9f6:	4770      	bx	lr

0810d9f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 810d9f8:	b480      	push	{r7}
 810d9fa:	b083      	sub	sp, #12
 810d9fc:	af00      	add	r7, sp, #0
 810d9fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 810da00:	687b      	ldr	r3, [r7, #4]
 810da02:	2200      	movs	r2, #0
 810da04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 810da06:	bf00      	nop
 810da08:	370c      	adds	r7, #12
 810da0a:	46bd      	mov	sp, r7
 810da0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810da10:	4770      	bx	lr

0810da12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 810da12:	b480      	push	{r7}
 810da14:	b085      	sub	sp, #20
 810da16:	af00      	add	r7, sp, #0
 810da18:	6078      	str	r0, [r7, #4]
 810da1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 810da1c:	687b      	ldr	r3, [r7, #4]
 810da1e:	685b      	ldr	r3, [r3, #4]
 810da20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 810da22:	683b      	ldr	r3, [r7, #0]
 810da24:	68fa      	ldr	r2, [r7, #12]
 810da26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 810da28:	68fb      	ldr	r3, [r7, #12]
 810da2a:	689a      	ldr	r2, [r3, #8]
 810da2c:	683b      	ldr	r3, [r7, #0]
 810da2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 810da30:	68fb      	ldr	r3, [r7, #12]
 810da32:	689b      	ldr	r3, [r3, #8]
 810da34:	683a      	ldr	r2, [r7, #0]
 810da36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 810da38:	68fb      	ldr	r3, [r7, #12]
 810da3a:	683a      	ldr	r2, [r7, #0]
 810da3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 810da3e:	683b      	ldr	r3, [r7, #0]
 810da40:	687a      	ldr	r2, [r7, #4]
 810da42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 810da44:	687b      	ldr	r3, [r7, #4]
 810da46:	681b      	ldr	r3, [r3, #0]
 810da48:	1c5a      	adds	r2, r3, #1
 810da4a:	687b      	ldr	r3, [r7, #4]
 810da4c:	601a      	str	r2, [r3, #0]
}
 810da4e:	bf00      	nop
 810da50:	3714      	adds	r7, #20
 810da52:	46bd      	mov	sp, r7
 810da54:	f85d 7b04 	ldr.w	r7, [sp], #4
 810da58:	4770      	bx	lr

0810da5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 810da5a:	b480      	push	{r7}
 810da5c:	b085      	sub	sp, #20
 810da5e:	af00      	add	r7, sp, #0
 810da60:	6078      	str	r0, [r7, #4]
 810da62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 810da64:	683b      	ldr	r3, [r7, #0]
 810da66:	681b      	ldr	r3, [r3, #0]
 810da68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 810da6a:	68bb      	ldr	r3, [r7, #8]
 810da6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 810da70:	d103      	bne.n	810da7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 810da72:	687b      	ldr	r3, [r7, #4]
 810da74:	691b      	ldr	r3, [r3, #16]
 810da76:	60fb      	str	r3, [r7, #12]
 810da78:	e00c      	b.n	810da94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 810da7a:	687b      	ldr	r3, [r7, #4]
 810da7c:	3308      	adds	r3, #8
 810da7e:	60fb      	str	r3, [r7, #12]
 810da80:	e002      	b.n	810da88 <vListInsert+0x2e>
 810da82:	68fb      	ldr	r3, [r7, #12]
 810da84:	685b      	ldr	r3, [r3, #4]
 810da86:	60fb      	str	r3, [r7, #12]
 810da88:	68fb      	ldr	r3, [r7, #12]
 810da8a:	685b      	ldr	r3, [r3, #4]
 810da8c:	681b      	ldr	r3, [r3, #0]
 810da8e:	68ba      	ldr	r2, [r7, #8]
 810da90:	429a      	cmp	r2, r3
 810da92:	d2f6      	bcs.n	810da82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 810da94:	68fb      	ldr	r3, [r7, #12]
 810da96:	685a      	ldr	r2, [r3, #4]
 810da98:	683b      	ldr	r3, [r7, #0]
 810da9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 810da9c:	683b      	ldr	r3, [r7, #0]
 810da9e:	685b      	ldr	r3, [r3, #4]
 810daa0:	683a      	ldr	r2, [r7, #0]
 810daa2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 810daa4:	683b      	ldr	r3, [r7, #0]
 810daa6:	68fa      	ldr	r2, [r7, #12]
 810daa8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 810daaa:	68fb      	ldr	r3, [r7, #12]
 810daac:	683a      	ldr	r2, [r7, #0]
 810daae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 810dab0:	683b      	ldr	r3, [r7, #0]
 810dab2:	687a      	ldr	r2, [r7, #4]
 810dab4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 810dab6:	687b      	ldr	r3, [r7, #4]
 810dab8:	681b      	ldr	r3, [r3, #0]
 810daba:	1c5a      	adds	r2, r3, #1
 810dabc:	687b      	ldr	r3, [r7, #4]
 810dabe:	601a      	str	r2, [r3, #0]
}
 810dac0:	bf00      	nop
 810dac2:	3714      	adds	r7, #20
 810dac4:	46bd      	mov	sp, r7
 810dac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810daca:	4770      	bx	lr

0810dacc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 810dacc:	b480      	push	{r7}
 810dace:	b085      	sub	sp, #20
 810dad0:	af00      	add	r7, sp, #0
 810dad2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 810dad4:	687b      	ldr	r3, [r7, #4]
 810dad6:	691b      	ldr	r3, [r3, #16]
 810dad8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 810dada:	687b      	ldr	r3, [r7, #4]
 810dadc:	685b      	ldr	r3, [r3, #4]
 810dade:	687a      	ldr	r2, [r7, #4]
 810dae0:	6892      	ldr	r2, [r2, #8]
 810dae2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 810dae4:	687b      	ldr	r3, [r7, #4]
 810dae6:	689b      	ldr	r3, [r3, #8]
 810dae8:	687a      	ldr	r2, [r7, #4]
 810daea:	6852      	ldr	r2, [r2, #4]
 810daec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 810daee:	68fb      	ldr	r3, [r7, #12]
 810daf0:	685b      	ldr	r3, [r3, #4]
 810daf2:	687a      	ldr	r2, [r7, #4]
 810daf4:	429a      	cmp	r2, r3
 810daf6:	d103      	bne.n	810db00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 810daf8:	687b      	ldr	r3, [r7, #4]
 810dafa:	689a      	ldr	r2, [r3, #8]
 810dafc:	68fb      	ldr	r3, [r7, #12]
 810dafe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 810db00:	687b      	ldr	r3, [r7, #4]
 810db02:	2200      	movs	r2, #0
 810db04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 810db06:	68fb      	ldr	r3, [r7, #12]
 810db08:	681b      	ldr	r3, [r3, #0]
 810db0a:	1e5a      	subs	r2, r3, #1
 810db0c:	68fb      	ldr	r3, [r7, #12]
 810db0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 810db10:	68fb      	ldr	r3, [r7, #12]
 810db12:	681b      	ldr	r3, [r3, #0]
}
 810db14:	4618      	mov	r0, r3
 810db16:	3714      	adds	r7, #20
 810db18:	46bd      	mov	sp, r7
 810db1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810db1e:	4770      	bx	lr

0810db20 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 810db20:	b480      	push	{r7}
 810db22:	b085      	sub	sp, #20
 810db24:	af00      	add	r7, sp, #0
 810db26:	60f8      	str	r0, [r7, #12]
 810db28:	60b9      	str	r1, [r7, #8]
 810db2a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 810db2c:	68fb      	ldr	r3, [r7, #12]
 810db2e:	3b04      	subs	r3, #4
 810db30:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 810db32:	68fb      	ldr	r3, [r7, #12]
 810db34:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 810db38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 810db3a:	68fb      	ldr	r3, [r7, #12]
 810db3c:	3b04      	subs	r3, #4
 810db3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 810db40:	68bb      	ldr	r3, [r7, #8]
 810db42:	f023 0201 	bic.w	r2, r3, #1
 810db46:	68fb      	ldr	r3, [r7, #12]
 810db48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 810db4a:	68fb      	ldr	r3, [r7, #12]
 810db4c:	3b04      	subs	r3, #4
 810db4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 810db50:	4a0c      	ldr	r2, [pc, #48]	; (810db84 <pxPortInitialiseStack+0x64>)
 810db52:	68fb      	ldr	r3, [r7, #12]
 810db54:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 810db56:	68fb      	ldr	r3, [r7, #12]
 810db58:	3b14      	subs	r3, #20
 810db5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 810db5c:	687a      	ldr	r2, [r7, #4]
 810db5e:	68fb      	ldr	r3, [r7, #12]
 810db60:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 810db62:	68fb      	ldr	r3, [r7, #12]
 810db64:	3b04      	subs	r3, #4
 810db66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 810db68:	68fb      	ldr	r3, [r7, #12]
 810db6a:	f06f 0202 	mvn.w	r2, #2
 810db6e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 810db70:	68fb      	ldr	r3, [r7, #12]
 810db72:	3b20      	subs	r3, #32
 810db74:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 810db76:	68fb      	ldr	r3, [r7, #12]
}
 810db78:	4618      	mov	r0, r3
 810db7a:	3714      	adds	r7, #20
 810db7c:	46bd      	mov	sp, r7
 810db7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810db82:	4770      	bx	lr
 810db84:	0810db89 	.word	0x0810db89

0810db88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 810db88:	b480      	push	{r7}
 810db8a:	b085      	sub	sp, #20
 810db8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 810db8e:	2300      	movs	r3, #0
 810db90:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 810db92:	4b12      	ldr	r3, [pc, #72]	; (810dbdc <prvTaskExitError+0x54>)
 810db94:	681b      	ldr	r3, [r3, #0]
 810db96:	f1b3 3fff 	cmp.w	r3, #4294967295
 810db9a:	d00a      	beq.n	810dbb2 <prvTaskExitError+0x2a>
	__asm volatile
 810db9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dba0:	f383 8811 	msr	BASEPRI, r3
 810dba4:	f3bf 8f6f 	isb	sy
 810dba8:	f3bf 8f4f 	dsb	sy
 810dbac:	60fb      	str	r3, [r7, #12]
}
 810dbae:	bf00      	nop
 810dbb0:	e7fe      	b.n	810dbb0 <prvTaskExitError+0x28>
	__asm volatile
 810dbb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dbb6:	f383 8811 	msr	BASEPRI, r3
 810dbba:	f3bf 8f6f 	isb	sy
 810dbbe:	f3bf 8f4f 	dsb	sy
 810dbc2:	60bb      	str	r3, [r7, #8]
}
 810dbc4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 810dbc6:	bf00      	nop
 810dbc8:	687b      	ldr	r3, [r7, #4]
 810dbca:	2b00      	cmp	r3, #0
 810dbcc:	d0fc      	beq.n	810dbc8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 810dbce:	bf00      	nop
 810dbd0:	bf00      	nop
 810dbd2:	3714      	adds	r7, #20
 810dbd4:	46bd      	mov	sp, r7
 810dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dbda:	4770      	bx	lr
 810dbdc:	10000010 	.word	0x10000010

0810dbe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 810dbe0:	4b07      	ldr	r3, [pc, #28]	; (810dc00 <pxCurrentTCBConst2>)
 810dbe2:	6819      	ldr	r1, [r3, #0]
 810dbe4:	6808      	ldr	r0, [r1, #0]
 810dbe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810dbea:	f380 8809 	msr	PSP, r0
 810dbee:	f3bf 8f6f 	isb	sy
 810dbf2:	f04f 0000 	mov.w	r0, #0
 810dbf6:	f380 8811 	msr	BASEPRI, r0
 810dbfa:	4770      	bx	lr
 810dbfc:	f3af 8000 	nop.w

0810dc00 <pxCurrentTCBConst2>:
 810dc00:	100056e4 	.word	0x100056e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 810dc04:	bf00      	nop
 810dc06:	bf00      	nop

0810dc08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 810dc08:	4808      	ldr	r0, [pc, #32]	; (810dc2c <prvPortStartFirstTask+0x24>)
 810dc0a:	6800      	ldr	r0, [r0, #0]
 810dc0c:	6800      	ldr	r0, [r0, #0]
 810dc0e:	f380 8808 	msr	MSP, r0
 810dc12:	f04f 0000 	mov.w	r0, #0
 810dc16:	f380 8814 	msr	CONTROL, r0
 810dc1a:	b662      	cpsie	i
 810dc1c:	b661      	cpsie	f
 810dc1e:	f3bf 8f4f 	dsb	sy
 810dc22:	f3bf 8f6f 	isb	sy
 810dc26:	df00      	svc	0
 810dc28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 810dc2a:	bf00      	nop
 810dc2c:	e000ed08 	.word	0xe000ed08

0810dc30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 810dc30:	b580      	push	{r7, lr}
 810dc32:	b086      	sub	sp, #24
 810dc34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 810dc36:	4b46      	ldr	r3, [pc, #280]	; (810dd50 <xPortStartScheduler+0x120>)
 810dc38:	681b      	ldr	r3, [r3, #0]
 810dc3a:	4a46      	ldr	r2, [pc, #280]	; (810dd54 <xPortStartScheduler+0x124>)
 810dc3c:	4293      	cmp	r3, r2
 810dc3e:	d10a      	bne.n	810dc56 <xPortStartScheduler+0x26>
	__asm volatile
 810dc40:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dc44:	f383 8811 	msr	BASEPRI, r3
 810dc48:	f3bf 8f6f 	isb	sy
 810dc4c:	f3bf 8f4f 	dsb	sy
 810dc50:	613b      	str	r3, [r7, #16]
}
 810dc52:	bf00      	nop
 810dc54:	e7fe      	b.n	810dc54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 810dc56:	4b3e      	ldr	r3, [pc, #248]	; (810dd50 <xPortStartScheduler+0x120>)
 810dc58:	681b      	ldr	r3, [r3, #0]
 810dc5a:	4a3f      	ldr	r2, [pc, #252]	; (810dd58 <xPortStartScheduler+0x128>)
 810dc5c:	4293      	cmp	r3, r2
 810dc5e:	d10a      	bne.n	810dc76 <xPortStartScheduler+0x46>
	__asm volatile
 810dc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dc64:	f383 8811 	msr	BASEPRI, r3
 810dc68:	f3bf 8f6f 	isb	sy
 810dc6c:	f3bf 8f4f 	dsb	sy
 810dc70:	60fb      	str	r3, [r7, #12]
}
 810dc72:	bf00      	nop
 810dc74:	e7fe      	b.n	810dc74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 810dc76:	4b39      	ldr	r3, [pc, #228]	; (810dd5c <xPortStartScheduler+0x12c>)
 810dc78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 810dc7a:	697b      	ldr	r3, [r7, #20]
 810dc7c:	781b      	ldrb	r3, [r3, #0]
 810dc7e:	b2db      	uxtb	r3, r3
 810dc80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 810dc82:	697b      	ldr	r3, [r7, #20]
 810dc84:	22ff      	movs	r2, #255	; 0xff
 810dc86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 810dc88:	697b      	ldr	r3, [r7, #20]
 810dc8a:	781b      	ldrb	r3, [r3, #0]
 810dc8c:	b2db      	uxtb	r3, r3
 810dc8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 810dc90:	78fb      	ldrb	r3, [r7, #3]
 810dc92:	b2db      	uxtb	r3, r3
 810dc94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 810dc98:	b2da      	uxtb	r2, r3
 810dc9a:	4b31      	ldr	r3, [pc, #196]	; (810dd60 <xPortStartScheduler+0x130>)
 810dc9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 810dc9e:	4b31      	ldr	r3, [pc, #196]	; (810dd64 <xPortStartScheduler+0x134>)
 810dca0:	2207      	movs	r2, #7
 810dca2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 810dca4:	e009      	b.n	810dcba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 810dca6:	4b2f      	ldr	r3, [pc, #188]	; (810dd64 <xPortStartScheduler+0x134>)
 810dca8:	681b      	ldr	r3, [r3, #0]
 810dcaa:	3b01      	subs	r3, #1
 810dcac:	4a2d      	ldr	r2, [pc, #180]	; (810dd64 <xPortStartScheduler+0x134>)
 810dcae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 810dcb0:	78fb      	ldrb	r3, [r7, #3]
 810dcb2:	b2db      	uxtb	r3, r3
 810dcb4:	005b      	lsls	r3, r3, #1
 810dcb6:	b2db      	uxtb	r3, r3
 810dcb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 810dcba:	78fb      	ldrb	r3, [r7, #3]
 810dcbc:	b2db      	uxtb	r3, r3
 810dcbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810dcc2:	2b80      	cmp	r3, #128	; 0x80
 810dcc4:	d0ef      	beq.n	810dca6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 810dcc6:	4b27      	ldr	r3, [pc, #156]	; (810dd64 <xPortStartScheduler+0x134>)
 810dcc8:	681b      	ldr	r3, [r3, #0]
 810dcca:	f1c3 0307 	rsb	r3, r3, #7
 810dcce:	2b04      	cmp	r3, #4
 810dcd0:	d00a      	beq.n	810dce8 <xPortStartScheduler+0xb8>
	__asm volatile
 810dcd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dcd6:	f383 8811 	msr	BASEPRI, r3
 810dcda:	f3bf 8f6f 	isb	sy
 810dcde:	f3bf 8f4f 	dsb	sy
 810dce2:	60bb      	str	r3, [r7, #8]
}
 810dce4:	bf00      	nop
 810dce6:	e7fe      	b.n	810dce6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 810dce8:	4b1e      	ldr	r3, [pc, #120]	; (810dd64 <xPortStartScheduler+0x134>)
 810dcea:	681b      	ldr	r3, [r3, #0]
 810dcec:	021b      	lsls	r3, r3, #8
 810dcee:	4a1d      	ldr	r2, [pc, #116]	; (810dd64 <xPortStartScheduler+0x134>)
 810dcf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 810dcf2:	4b1c      	ldr	r3, [pc, #112]	; (810dd64 <xPortStartScheduler+0x134>)
 810dcf4:	681b      	ldr	r3, [r3, #0]
 810dcf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 810dcfa:	4a1a      	ldr	r2, [pc, #104]	; (810dd64 <xPortStartScheduler+0x134>)
 810dcfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 810dcfe:	687b      	ldr	r3, [r7, #4]
 810dd00:	b2da      	uxtb	r2, r3
 810dd02:	697b      	ldr	r3, [r7, #20]
 810dd04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 810dd06:	4b18      	ldr	r3, [pc, #96]	; (810dd68 <xPortStartScheduler+0x138>)
 810dd08:	681b      	ldr	r3, [r3, #0]
 810dd0a:	4a17      	ldr	r2, [pc, #92]	; (810dd68 <xPortStartScheduler+0x138>)
 810dd0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 810dd10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 810dd12:	4b15      	ldr	r3, [pc, #84]	; (810dd68 <xPortStartScheduler+0x138>)
 810dd14:	681b      	ldr	r3, [r3, #0]
 810dd16:	4a14      	ldr	r2, [pc, #80]	; (810dd68 <xPortStartScheduler+0x138>)
 810dd18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 810dd1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 810dd1e:	f000 f8dd 	bl	810dedc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 810dd22:	4b12      	ldr	r3, [pc, #72]	; (810dd6c <xPortStartScheduler+0x13c>)
 810dd24:	2200      	movs	r2, #0
 810dd26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 810dd28:	f000 f8fc 	bl	810df24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 810dd2c:	4b10      	ldr	r3, [pc, #64]	; (810dd70 <xPortStartScheduler+0x140>)
 810dd2e:	681b      	ldr	r3, [r3, #0]
 810dd30:	4a0f      	ldr	r2, [pc, #60]	; (810dd70 <xPortStartScheduler+0x140>)
 810dd32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 810dd36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 810dd38:	f7ff ff66 	bl	810dc08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 810dd3c:	f001 fbae 	bl	810f49c <vTaskSwitchContext>
	prvTaskExitError();
 810dd40:	f7ff ff22 	bl	810db88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 810dd44:	2300      	movs	r3, #0
}
 810dd46:	4618      	mov	r0, r3
 810dd48:	3718      	adds	r7, #24
 810dd4a:	46bd      	mov	sp, r7
 810dd4c:	bd80      	pop	{r7, pc}
 810dd4e:	bf00      	nop
 810dd50:	e000ed00 	.word	0xe000ed00
 810dd54:	410fc271 	.word	0x410fc271
 810dd58:	410fc270 	.word	0x410fc270
 810dd5c:	e000e400 	.word	0xe000e400
 810dd60:	100056dc 	.word	0x100056dc
 810dd64:	100056e0 	.word	0x100056e0
 810dd68:	e000ed20 	.word	0xe000ed20
 810dd6c:	10000010 	.word	0x10000010
 810dd70:	e000ef34 	.word	0xe000ef34

0810dd74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 810dd74:	b480      	push	{r7}
 810dd76:	b083      	sub	sp, #12
 810dd78:	af00      	add	r7, sp, #0
	__asm volatile
 810dd7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dd7e:	f383 8811 	msr	BASEPRI, r3
 810dd82:	f3bf 8f6f 	isb	sy
 810dd86:	f3bf 8f4f 	dsb	sy
 810dd8a:	607b      	str	r3, [r7, #4]
}
 810dd8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 810dd8e:	4b0f      	ldr	r3, [pc, #60]	; (810ddcc <vPortEnterCritical+0x58>)
 810dd90:	681b      	ldr	r3, [r3, #0]
 810dd92:	3301      	adds	r3, #1
 810dd94:	4a0d      	ldr	r2, [pc, #52]	; (810ddcc <vPortEnterCritical+0x58>)
 810dd96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 810dd98:	4b0c      	ldr	r3, [pc, #48]	; (810ddcc <vPortEnterCritical+0x58>)
 810dd9a:	681b      	ldr	r3, [r3, #0]
 810dd9c:	2b01      	cmp	r3, #1
 810dd9e:	d10f      	bne.n	810ddc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 810dda0:	4b0b      	ldr	r3, [pc, #44]	; (810ddd0 <vPortEnterCritical+0x5c>)
 810dda2:	681b      	ldr	r3, [r3, #0]
 810dda4:	b2db      	uxtb	r3, r3
 810dda6:	2b00      	cmp	r3, #0
 810dda8:	d00a      	beq.n	810ddc0 <vPortEnterCritical+0x4c>
	__asm volatile
 810ddaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ddae:	f383 8811 	msr	BASEPRI, r3
 810ddb2:	f3bf 8f6f 	isb	sy
 810ddb6:	f3bf 8f4f 	dsb	sy
 810ddba:	603b      	str	r3, [r7, #0]
}
 810ddbc:	bf00      	nop
 810ddbe:	e7fe      	b.n	810ddbe <vPortEnterCritical+0x4a>
	}
}
 810ddc0:	bf00      	nop
 810ddc2:	370c      	adds	r7, #12
 810ddc4:	46bd      	mov	sp, r7
 810ddc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ddca:	4770      	bx	lr
 810ddcc:	10000010 	.word	0x10000010
 810ddd0:	e000ed04 	.word	0xe000ed04

0810ddd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 810ddd4:	b480      	push	{r7}
 810ddd6:	b083      	sub	sp, #12
 810ddd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 810ddda:	4b12      	ldr	r3, [pc, #72]	; (810de24 <vPortExitCritical+0x50>)
 810dddc:	681b      	ldr	r3, [r3, #0]
 810ddde:	2b00      	cmp	r3, #0
 810dde0:	d10a      	bne.n	810ddf8 <vPortExitCritical+0x24>
	__asm volatile
 810dde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dde6:	f383 8811 	msr	BASEPRI, r3
 810ddea:	f3bf 8f6f 	isb	sy
 810ddee:	f3bf 8f4f 	dsb	sy
 810ddf2:	607b      	str	r3, [r7, #4]
}
 810ddf4:	bf00      	nop
 810ddf6:	e7fe      	b.n	810ddf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 810ddf8:	4b0a      	ldr	r3, [pc, #40]	; (810de24 <vPortExitCritical+0x50>)
 810ddfa:	681b      	ldr	r3, [r3, #0]
 810ddfc:	3b01      	subs	r3, #1
 810ddfe:	4a09      	ldr	r2, [pc, #36]	; (810de24 <vPortExitCritical+0x50>)
 810de00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 810de02:	4b08      	ldr	r3, [pc, #32]	; (810de24 <vPortExitCritical+0x50>)
 810de04:	681b      	ldr	r3, [r3, #0]
 810de06:	2b00      	cmp	r3, #0
 810de08:	d105      	bne.n	810de16 <vPortExitCritical+0x42>
 810de0a:	2300      	movs	r3, #0
 810de0c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 810de0e:	683b      	ldr	r3, [r7, #0]
 810de10:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 810de14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 810de16:	bf00      	nop
 810de18:	370c      	adds	r7, #12
 810de1a:	46bd      	mov	sp, r7
 810de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810de20:	4770      	bx	lr
 810de22:	bf00      	nop
 810de24:	10000010 	.word	0x10000010
	...

0810de30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 810de30:	f3ef 8009 	mrs	r0, PSP
 810de34:	f3bf 8f6f 	isb	sy
 810de38:	4b15      	ldr	r3, [pc, #84]	; (810de90 <pxCurrentTCBConst>)
 810de3a:	681a      	ldr	r2, [r3, #0]
 810de3c:	f01e 0f10 	tst.w	lr, #16
 810de40:	bf08      	it	eq
 810de42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 810de46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810de4a:	6010      	str	r0, [r2, #0]
 810de4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 810de50:	f04f 0050 	mov.w	r0, #80	; 0x50
 810de54:	f380 8811 	msr	BASEPRI, r0
 810de58:	f3bf 8f4f 	dsb	sy
 810de5c:	f3bf 8f6f 	isb	sy
 810de60:	f001 fb1c 	bl	810f49c <vTaskSwitchContext>
 810de64:	f04f 0000 	mov.w	r0, #0
 810de68:	f380 8811 	msr	BASEPRI, r0
 810de6c:	bc09      	pop	{r0, r3}
 810de6e:	6819      	ldr	r1, [r3, #0]
 810de70:	6808      	ldr	r0, [r1, #0]
 810de72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810de76:	f01e 0f10 	tst.w	lr, #16
 810de7a:	bf08      	it	eq
 810de7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 810de80:	f380 8809 	msr	PSP, r0
 810de84:	f3bf 8f6f 	isb	sy
 810de88:	4770      	bx	lr
 810de8a:	bf00      	nop
 810de8c:	f3af 8000 	nop.w

0810de90 <pxCurrentTCBConst>:
 810de90:	100056e4 	.word	0x100056e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 810de94:	bf00      	nop
 810de96:	bf00      	nop

0810de98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 810de98:	b580      	push	{r7, lr}
 810de9a:	b082      	sub	sp, #8
 810de9c:	af00      	add	r7, sp, #0
	__asm volatile
 810de9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dea2:	f383 8811 	msr	BASEPRI, r3
 810dea6:	f3bf 8f6f 	isb	sy
 810deaa:	f3bf 8f4f 	dsb	sy
 810deae:	607b      	str	r3, [r7, #4]
}
 810deb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 810deb2:	f001 fa3b 	bl	810f32c <xTaskIncrementTick>
 810deb6:	4603      	mov	r3, r0
 810deb8:	2b00      	cmp	r3, #0
 810deba:	d003      	beq.n	810dec4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 810debc:	4b06      	ldr	r3, [pc, #24]	; (810ded8 <SysTick_Handler+0x40>)
 810debe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810dec2:	601a      	str	r2, [r3, #0]
 810dec4:	2300      	movs	r3, #0
 810dec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 810dec8:	683b      	ldr	r3, [r7, #0]
 810deca:	f383 8811 	msr	BASEPRI, r3
}
 810dece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 810ded0:	bf00      	nop
 810ded2:	3708      	adds	r7, #8
 810ded4:	46bd      	mov	sp, r7
 810ded6:	bd80      	pop	{r7, pc}
 810ded8:	e000ed04 	.word	0xe000ed04

0810dedc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 810dedc:	b480      	push	{r7}
 810dede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 810dee0:	4b0b      	ldr	r3, [pc, #44]	; (810df10 <vPortSetupTimerInterrupt+0x34>)
 810dee2:	2200      	movs	r2, #0
 810dee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 810dee6:	4b0b      	ldr	r3, [pc, #44]	; (810df14 <vPortSetupTimerInterrupt+0x38>)
 810dee8:	2200      	movs	r2, #0
 810deea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 810deec:	4b0a      	ldr	r3, [pc, #40]	; (810df18 <vPortSetupTimerInterrupt+0x3c>)
 810deee:	681b      	ldr	r3, [r3, #0]
 810def0:	4a0a      	ldr	r2, [pc, #40]	; (810df1c <vPortSetupTimerInterrupt+0x40>)
 810def2:	fba2 2303 	umull	r2, r3, r2, r3
 810def6:	099b      	lsrs	r3, r3, #6
 810def8:	4a09      	ldr	r2, [pc, #36]	; (810df20 <vPortSetupTimerInterrupt+0x44>)
 810defa:	3b01      	subs	r3, #1
 810defc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 810defe:	4b04      	ldr	r3, [pc, #16]	; (810df10 <vPortSetupTimerInterrupt+0x34>)
 810df00:	2207      	movs	r2, #7
 810df02:	601a      	str	r2, [r3, #0]
}
 810df04:	bf00      	nop
 810df06:	46bd      	mov	sp, r7
 810df08:	f85d 7b04 	ldr.w	r7, [sp], #4
 810df0c:	4770      	bx	lr
 810df0e:	bf00      	nop
 810df10:	e000e010 	.word	0xe000e010
 810df14:	e000e018 	.word	0xe000e018
 810df18:	10000004 	.word	0x10000004
 810df1c:	10624dd3 	.word	0x10624dd3
 810df20:	e000e014 	.word	0xe000e014

0810df24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 810df24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 810df34 <vPortEnableVFP+0x10>
 810df28:	6801      	ldr	r1, [r0, #0]
 810df2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810df2e:	6001      	str	r1, [r0, #0]
 810df30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 810df32:	bf00      	nop
 810df34:	e000ed88 	.word	0xe000ed88

0810df38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 810df38:	b480      	push	{r7}
 810df3a:	b085      	sub	sp, #20
 810df3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 810df3e:	f3ef 8305 	mrs	r3, IPSR
 810df42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 810df44:	68fb      	ldr	r3, [r7, #12]
 810df46:	2b0f      	cmp	r3, #15
 810df48:	d914      	bls.n	810df74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 810df4a:	4a17      	ldr	r2, [pc, #92]	; (810dfa8 <vPortValidateInterruptPriority+0x70>)
 810df4c:	68fb      	ldr	r3, [r7, #12]
 810df4e:	4413      	add	r3, r2
 810df50:	781b      	ldrb	r3, [r3, #0]
 810df52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 810df54:	4b15      	ldr	r3, [pc, #84]	; (810dfac <vPortValidateInterruptPriority+0x74>)
 810df56:	781b      	ldrb	r3, [r3, #0]
 810df58:	7afa      	ldrb	r2, [r7, #11]
 810df5a:	429a      	cmp	r2, r3
 810df5c:	d20a      	bcs.n	810df74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 810df5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 810df62:	f383 8811 	msr	BASEPRI, r3
 810df66:	f3bf 8f6f 	isb	sy
 810df6a:	f3bf 8f4f 	dsb	sy
 810df6e:	607b      	str	r3, [r7, #4]
}
 810df70:	bf00      	nop
 810df72:	e7fe      	b.n	810df72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 810df74:	4b0e      	ldr	r3, [pc, #56]	; (810dfb0 <vPortValidateInterruptPriority+0x78>)
 810df76:	681b      	ldr	r3, [r3, #0]
 810df78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 810df7c:	4b0d      	ldr	r3, [pc, #52]	; (810dfb4 <vPortValidateInterruptPriority+0x7c>)
 810df7e:	681b      	ldr	r3, [r3, #0]
 810df80:	429a      	cmp	r2, r3
 810df82:	d90a      	bls.n	810df9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 810df84:	f04f 0350 	mov.w	r3, #80	; 0x50
 810df88:	f383 8811 	msr	BASEPRI, r3
 810df8c:	f3bf 8f6f 	isb	sy
 810df90:	f3bf 8f4f 	dsb	sy
 810df94:	603b      	str	r3, [r7, #0]
}
 810df96:	bf00      	nop
 810df98:	e7fe      	b.n	810df98 <vPortValidateInterruptPriority+0x60>
	}
 810df9a:	bf00      	nop
 810df9c:	3714      	adds	r7, #20
 810df9e:	46bd      	mov	sp, r7
 810dfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dfa4:	4770      	bx	lr
 810dfa6:	bf00      	nop
 810dfa8:	e000e3f0 	.word	0xe000e3f0
 810dfac:	100056dc 	.word	0x100056dc
 810dfb0:	e000ed0c 	.word	0xe000ed0c
 810dfb4:	100056e0 	.word	0x100056e0

0810dfb8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 810dfb8:	b580      	push	{r7, lr}
 810dfba:	b084      	sub	sp, #16
 810dfbc:	af00      	add	r7, sp, #0
 810dfbe:	6078      	str	r0, [r7, #4]
 810dfc0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 810dfc2:	687b      	ldr	r3, [r7, #4]
 810dfc4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 810dfc6:	68fb      	ldr	r3, [r7, #12]
 810dfc8:	2b00      	cmp	r3, #0
 810dfca:	d10a      	bne.n	810dfe2 <xQueueGenericReset+0x2a>
	__asm volatile
 810dfcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 810dfd0:	f383 8811 	msr	BASEPRI, r3
 810dfd4:	f3bf 8f6f 	isb	sy
 810dfd8:	f3bf 8f4f 	dsb	sy
 810dfdc:	60bb      	str	r3, [r7, #8]
}
 810dfde:	bf00      	nop
 810dfe0:	e7fe      	b.n	810dfe0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 810dfe2:	f7ff fec7 	bl	810dd74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 810dfe6:	68fb      	ldr	r3, [r7, #12]
 810dfe8:	681a      	ldr	r2, [r3, #0]
 810dfea:	68fb      	ldr	r3, [r7, #12]
 810dfec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810dfee:	68f9      	ldr	r1, [r7, #12]
 810dff0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 810dff2:	fb01 f303 	mul.w	r3, r1, r3
 810dff6:	441a      	add	r2, r3
 810dff8:	68fb      	ldr	r3, [r7, #12]
 810dffa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 810dffc:	68fb      	ldr	r3, [r7, #12]
 810dffe:	2200      	movs	r2, #0
 810e000:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 810e002:	68fb      	ldr	r3, [r7, #12]
 810e004:	681a      	ldr	r2, [r3, #0]
 810e006:	68fb      	ldr	r3, [r7, #12]
 810e008:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 810e00a:	68fb      	ldr	r3, [r7, #12]
 810e00c:	681a      	ldr	r2, [r3, #0]
 810e00e:	68fb      	ldr	r3, [r7, #12]
 810e010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810e012:	3b01      	subs	r3, #1
 810e014:	68f9      	ldr	r1, [r7, #12]
 810e016:	6c09      	ldr	r1, [r1, #64]	; 0x40
 810e018:	fb01 f303 	mul.w	r3, r1, r3
 810e01c:	441a      	add	r2, r3
 810e01e:	68fb      	ldr	r3, [r7, #12]
 810e020:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 810e022:	68fb      	ldr	r3, [r7, #12]
 810e024:	22ff      	movs	r2, #255	; 0xff
 810e026:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 810e02a:	68fb      	ldr	r3, [r7, #12]
 810e02c:	22ff      	movs	r2, #255	; 0xff
 810e02e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 810e032:	683b      	ldr	r3, [r7, #0]
 810e034:	2b00      	cmp	r3, #0
 810e036:	d114      	bne.n	810e062 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810e038:	68fb      	ldr	r3, [r7, #12]
 810e03a:	691b      	ldr	r3, [r3, #16]
 810e03c:	2b00      	cmp	r3, #0
 810e03e:	d01a      	beq.n	810e076 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810e040:	68fb      	ldr	r3, [r7, #12]
 810e042:	3310      	adds	r3, #16
 810e044:	4618      	mov	r0, r3
 810e046:	f001 faaf 	bl	810f5a8 <xTaskRemoveFromEventList>
 810e04a:	4603      	mov	r3, r0
 810e04c:	2b00      	cmp	r3, #0
 810e04e:	d012      	beq.n	810e076 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 810e050:	4b0c      	ldr	r3, [pc, #48]	; (810e084 <xQueueGenericReset+0xcc>)
 810e052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810e056:	601a      	str	r2, [r3, #0]
 810e058:	f3bf 8f4f 	dsb	sy
 810e05c:	f3bf 8f6f 	isb	sy
 810e060:	e009      	b.n	810e076 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 810e062:	68fb      	ldr	r3, [r7, #12]
 810e064:	3310      	adds	r3, #16
 810e066:	4618      	mov	r0, r3
 810e068:	f7ff fca6 	bl	810d9b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 810e06c:	68fb      	ldr	r3, [r7, #12]
 810e06e:	3324      	adds	r3, #36	; 0x24
 810e070:	4618      	mov	r0, r3
 810e072:	f7ff fca1 	bl	810d9b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 810e076:	f7ff fead 	bl	810ddd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 810e07a:	2301      	movs	r3, #1
}
 810e07c:	4618      	mov	r0, r3
 810e07e:	3710      	adds	r7, #16
 810e080:	46bd      	mov	sp, r7
 810e082:	bd80      	pop	{r7, pc}
 810e084:	e000ed04 	.word	0xe000ed04

0810e088 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 810e088:	b580      	push	{r7, lr}
 810e08a:	b08e      	sub	sp, #56	; 0x38
 810e08c:	af02      	add	r7, sp, #8
 810e08e:	60f8      	str	r0, [r7, #12]
 810e090:	60b9      	str	r1, [r7, #8]
 810e092:	607a      	str	r2, [r7, #4]
 810e094:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 810e096:	68fb      	ldr	r3, [r7, #12]
 810e098:	2b00      	cmp	r3, #0
 810e09a:	d10a      	bne.n	810e0b2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 810e09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e0a0:	f383 8811 	msr	BASEPRI, r3
 810e0a4:	f3bf 8f6f 	isb	sy
 810e0a8:	f3bf 8f4f 	dsb	sy
 810e0ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 810e0ae:	bf00      	nop
 810e0b0:	e7fe      	b.n	810e0b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 810e0b2:	683b      	ldr	r3, [r7, #0]
 810e0b4:	2b00      	cmp	r3, #0
 810e0b6:	d10a      	bne.n	810e0ce <xQueueGenericCreateStatic+0x46>
	__asm volatile
 810e0b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e0bc:	f383 8811 	msr	BASEPRI, r3
 810e0c0:	f3bf 8f6f 	isb	sy
 810e0c4:	f3bf 8f4f 	dsb	sy
 810e0c8:	627b      	str	r3, [r7, #36]	; 0x24
}
 810e0ca:	bf00      	nop
 810e0cc:	e7fe      	b.n	810e0cc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 810e0ce:	687b      	ldr	r3, [r7, #4]
 810e0d0:	2b00      	cmp	r3, #0
 810e0d2:	d002      	beq.n	810e0da <xQueueGenericCreateStatic+0x52>
 810e0d4:	68bb      	ldr	r3, [r7, #8]
 810e0d6:	2b00      	cmp	r3, #0
 810e0d8:	d001      	beq.n	810e0de <xQueueGenericCreateStatic+0x56>
 810e0da:	2301      	movs	r3, #1
 810e0dc:	e000      	b.n	810e0e0 <xQueueGenericCreateStatic+0x58>
 810e0de:	2300      	movs	r3, #0
 810e0e0:	2b00      	cmp	r3, #0
 810e0e2:	d10a      	bne.n	810e0fa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 810e0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e0e8:	f383 8811 	msr	BASEPRI, r3
 810e0ec:	f3bf 8f6f 	isb	sy
 810e0f0:	f3bf 8f4f 	dsb	sy
 810e0f4:	623b      	str	r3, [r7, #32]
}
 810e0f6:	bf00      	nop
 810e0f8:	e7fe      	b.n	810e0f8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 810e0fa:	687b      	ldr	r3, [r7, #4]
 810e0fc:	2b00      	cmp	r3, #0
 810e0fe:	d102      	bne.n	810e106 <xQueueGenericCreateStatic+0x7e>
 810e100:	68bb      	ldr	r3, [r7, #8]
 810e102:	2b00      	cmp	r3, #0
 810e104:	d101      	bne.n	810e10a <xQueueGenericCreateStatic+0x82>
 810e106:	2301      	movs	r3, #1
 810e108:	e000      	b.n	810e10c <xQueueGenericCreateStatic+0x84>
 810e10a:	2300      	movs	r3, #0
 810e10c:	2b00      	cmp	r3, #0
 810e10e:	d10a      	bne.n	810e126 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 810e110:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e114:	f383 8811 	msr	BASEPRI, r3
 810e118:	f3bf 8f6f 	isb	sy
 810e11c:	f3bf 8f4f 	dsb	sy
 810e120:	61fb      	str	r3, [r7, #28]
}
 810e122:	bf00      	nop
 810e124:	e7fe      	b.n	810e124 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 810e126:	2348      	movs	r3, #72	; 0x48
 810e128:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 810e12a:	697b      	ldr	r3, [r7, #20]
 810e12c:	2b48      	cmp	r3, #72	; 0x48
 810e12e:	d00a      	beq.n	810e146 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 810e130:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e134:	f383 8811 	msr	BASEPRI, r3
 810e138:	f3bf 8f6f 	isb	sy
 810e13c:	f3bf 8f4f 	dsb	sy
 810e140:	61bb      	str	r3, [r7, #24]
}
 810e142:	bf00      	nop
 810e144:	e7fe      	b.n	810e144 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 810e146:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 810e148:	683b      	ldr	r3, [r7, #0]
 810e14a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 810e14c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e14e:	2b00      	cmp	r3, #0
 810e150:	d00d      	beq.n	810e16e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 810e152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e154:	2201      	movs	r2, #1
 810e156:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 810e15a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 810e15e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e160:	9300      	str	r3, [sp, #0]
 810e162:	4613      	mov	r3, r2
 810e164:	687a      	ldr	r2, [r7, #4]
 810e166:	68b9      	ldr	r1, [r7, #8]
 810e168:	68f8      	ldr	r0, [r7, #12]
 810e16a:	f000 f83f 	bl	810e1ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 810e16e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 810e170:	4618      	mov	r0, r3
 810e172:	3730      	adds	r7, #48	; 0x30
 810e174:	46bd      	mov	sp, r7
 810e176:	bd80      	pop	{r7, pc}

0810e178 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 810e178:	b580      	push	{r7, lr}
 810e17a:	b08a      	sub	sp, #40	; 0x28
 810e17c:	af02      	add	r7, sp, #8
 810e17e:	60f8      	str	r0, [r7, #12]
 810e180:	60b9      	str	r1, [r7, #8]
 810e182:	4613      	mov	r3, r2
 810e184:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 810e186:	68fb      	ldr	r3, [r7, #12]
 810e188:	2b00      	cmp	r3, #0
 810e18a:	d10a      	bne.n	810e1a2 <xQueueGenericCreate+0x2a>
	__asm volatile
 810e18c:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e190:	f383 8811 	msr	BASEPRI, r3
 810e194:	f3bf 8f6f 	isb	sy
 810e198:	f3bf 8f4f 	dsb	sy
 810e19c:	613b      	str	r3, [r7, #16]
}
 810e19e:	bf00      	nop
 810e1a0:	e7fe      	b.n	810e1a0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810e1a2:	68fb      	ldr	r3, [r7, #12]
 810e1a4:	68ba      	ldr	r2, [r7, #8]
 810e1a6:	fb02 f303 	mul.w	r3, r2, r3
 810e1aa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 810e1ac:	69fb      	ldr	r3, [r7, #28]
 810e1ae:	3348      	adds	r3, #72	; 0x48
 810e1b0:	4618      	mov	r0, r3
 810e1b2:	f7ff fa17 	bl	810d5e4 <pvPortMalloc>
 810e1b6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 810e1b8:	69bb      	ldr	r3, [r7, #24]
 810e1ba:	2b00      	cmp	r3, #0
 810e1bc:	d011      	beq.n	810e1e2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 810e1be:	69bb      	ldr	r3, [r7, #24]
 810e1c0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 810e1c2:	697b      	ldr	r3, [r7, #20]
 810e1c4:	3348      	adds	r3, #72	; 0x48
 810e1c6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 810e1c8:	69bb      	ldr	r3, [r7, #24]
 810e1ca:	2200      	movs	r2, #0
 810e1cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 810e1d0:	79fa      	ldrb	r2, [r7, #7]
 810e1d2:	69bb      	ldr	r3, [r7, #24]
 810e1d4:	9300      	str	r3, [sp, #0]
 810e1d6:	4613      	mov	r3, r2
 810e1d8:	697a      	ldr	r2, [r7, #20]
 810e1da:	68b9      	ldr	r1, [r7, #8]
 810e1dc:	68f8      	ldr	r0, [r7, #12]
 810e1de:	f000 f805 	bl	810e1ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 810e1e2:	69bb      	ldr	r3, [r7, #24]
	}
 810e1e4:	4618      	mov	r0, r3
 810e1e6:	3720      	adds	r7, #32
 810e1e8:	46bd      	mov	sp, r7
 810e1ea:	bd80      	pop	{r7, pc}

0810e1ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 810e1ec:	b580      	push	{r7, lr}
 810e1ee:	b084      	sub	sp, #16
 810e1f0:	af00      	add	r7, sp, #0
 810e1f2:	60f8      	str	r0, [r7, #12]
 810e1f4:	60b9      	str	r1, [r7, #8]
 810e1f6:	607a      	str	r2, [r7, #4]
 810e1f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 810e1fa:	68bb      	ldr	r3, [r7, #8]
 810e1fc:	2b00      	cmp	r3, #0
 810e1fe:	d103      	bne.n	810e208 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 810e200:	69bb      	ldr	r3, [r7, #24]
 810e202:	69ba      	ldr	r2, [r7, #24]
 810e204:	601a      	str	r2, [r3, #0]
 810e206:	e002      	b.n	810e20e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 810e208:	69bb      	ldr	r3, [r7, #24]
 810e20a:	687a      	ldr	r2, [r7, #4]
 810e20c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 810e20e:	69bb      	ldr	r3, [r7, #24]
 810e210:	68fa      	ldr	r2, [r7, #12]
 810e212:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 810e214:	69bb      	ldr	r3, [r7, #24]
 810e216:	68ba      	ldr	r2, [r7, #8]
 810e218:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 810e21a:	2101      	movs	r1, #1
 810e21c:	69b8      	ldr	r0, [r7, #24]
 810e21e:	f7ff fecb 	bl	810dfb8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 810e222:	bf00      	nop
 810e224:	3710      	adds	r7, #16
 810e226:	46bd      	mov	sp, r7
 810e228:	bd80      	pop	{r7, pc}

0810e22a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 810e22a:	b580      	push	{r7, lr}
 810e22c:	b082      	sub	sp, #8
 810e22e:	af00      	add	r7, sp, #0
 810e230:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 810e232:	687b      	ldr	r3, [r7, #4]
 810e234:	2b00      	cmp	r3, #0
 810e236:	d00e      	beq.n	810e256 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 810e238:	687b      	ldr	r3, [r7, #4]
 810e23a:	2200      	movs	r2, #0
 810e23c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 810e23e:	687b      	ldr	r3, [r7, #4]
 810e240:	2200      	movs	r2, #0
 810e242:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 810e244:	687b      	ldr	r3, [r7, #4]
 810e246:	2200      	movs	r2, #0
 810e248:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 810e24a:	2300      	movs	r3, #0
 810e24c:	2200      	movs	r2, #0
 810e24e:	2100      	movs	r1, #0
 810e250:	6878      	ldr	r0, [r7, #4]
 810e252:	f000 f837 	bl	810e2c4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 810e256:	bf00      	nop
 810e258:	3708      	adds	r7, #8
 810e25a:	46bd      	mov	sp, r7
 810e25c:	bd80      	pop	{r7, pc}

0810e25e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 810e25e:	b580      	push	{r7, lr}
 810e260:	b086      	sub	sp, #24
 810e262:	af00      	add	r7, sp, #0
 810e264:	4603      	mov	r3, r0
 810e266:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 810e268:	2301      	movs	r3, #1
 810e26a:	617b      	str	r3, [r7, #20]
 810e26c:	2300      	movs	r3, #0
 810e26e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 810e270:	79fb      	ldrb	r3, [r7, #7]
 810e272:	461a      	mov	r2, r3
 810e274:	6939      	ldr	r1, [r7, #16]
 810e276:	6978      	ldr	r0, [r7, #20]
 810e278:	f7ff ff7e 	bl	810e178 <xQueueGenericCreate>
 810e27c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 810e27e:	68f8      	ldr	r0, [r7, #12]
 810e280:	f7ff ffd3 	bl	810e22a <prvInitialiseMutex>

		return xNewQueue;
 810e284:	68fb      	ldr	r3, [r7, #12]
	}
 810e286:	4618      	mov	r0, r3
 810e288:	3718      	adds	r7, #24
 810e28a:	46bd      	mov	sp, r7
 810e28c:	bd80      	pop	{r7, pc}

0810e28e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 810e28e:	b580      	push	{r7, lr}
 810e290:	b088      	sub	sp, #32
 810e292:	af02      	add	r7, sp, #8
 810e294:	4603      	mov	r3, r0
 810e296:	6039      	str	r1, [r7, #0]
 810e298:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 810e29a:	2301      	movs	r3, #1
 810e29c:	617b      	str	r3, [r7, #20]
 810e29e:	2300      	movs	r3, #0
 810e2a0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 810e2a2:	79fb      	ldrb	r3, [r7, #7]
 810e2a4:	9300      	str	r3, [sp, #0]
 810e2a6:	683b      	ldr	r3, [r7, #0]
 810e2a8:	2200      	movs	r2, #0
 810e2aa:	6939      	ldr	r1, [r7, #16]
 810e2ac:	6978      	ldr	r0, [r7, #20]
 810e2ae:	f7ff feeb 	bl	810e088 <xQueueGenericCreateStatic>
 810e2b2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 810e2b4:	68f8      	ldr	r0, [r7, #12]
 810e2b6:	f7ff ffb8 	bl	810e22a <prvInitialiseMutex>

		return xNewQueue;
 810e2ba:	68fb      	ldr	r3, [r7, #12]
	}
 810e2bc:	4618      	mov	r0, r3
 810e2be:	3718      	adds	r7, #24
 810e2c0:	46bd      	mov	sp, r7
 810e2c2:	bd80      	pop	{r7, pc}

0810e2c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 810e2c4:	b580      	push	{r7, lr}
 810e2c6:	b08e      	sub	sp, #56	; 0x38
 810e2c8:	af00      	add	r7, sp, #0
 810e2ca:	60f8      	str	r0, [r7, #12]
 810e2cc:	60b9      	str	r1, [r7, #8]
 810e2ce:	607a      	str	r2, [r7, #4]
 810e2d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 810e2d2:	2300      	movs	r3, #0
 810e2d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 810e2d6:	68fb      	ldr	r3, [r7, #12]
 810e2d8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 810e2da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e2dc:	2b00      	cmp	r3, #0
 810e2de:	d10a      	bne.n	810e2f6 <xQueueGenericSend+0x32>
	__asm volatile
 810e2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e2e4:	f383 8811 	msr	BASEPRI, r3
 810e2e8:	f3bf 8f6f 	isb	sy
 810e2ec:	f3bf 8f4f 	dsb	sy
 810e2f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 810e2f2:	bf00      	nop
 810e2f4:	e7fe      	b.n	810e2f4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810e2f6:	68bb      	ldr	r3, [r7, #8]
 810e2f8:	2b00      	cmp	r3, #0
 810e2fa:	d103      	bne.n	810e304 <xQueueGenericSend+0x40>
 810e2fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e2fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810e300:	2b00      	cmp	r3, #0
 810e302:	d101      	bne.n	810e308 <xQueueGenericSend+0x44>
 810e304:	2301      	movs	r3, #1
 810e306:	e000      	b.n	810e30a <xQueueGenericSend+0x46>
 810e308:	2300      	movs	r3, #0
 810e30a:	2b00      	cmp	r3, #0
 810e30c:	d10a      	bne.n	810e324 <xQueueGenericSend+0x60>
	__asm volatile
 810e30e:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e312:	f383 8811 	msr	BASEPRI, r3
 810e316:	f3bf 8f6f 	isb	sy
 810e31a:	f3bf 8f4f 	dsb	sy
 810e31e:	627b      	str	r3, [r7, #36]	; 0x24
}
 810e320:	bf00      	nop
 810e322:	e7fe      	b.n	810e322 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 810e324:	683b      	ldr	r3, [r7, #0]
 810e326:	2b02      	cmp	r3, #2
 810e328:	d103      	bne.n	810e332 <xQueueGenericSend+0x6e>
 810e32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e32c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810e32e:	2b01      	cmp	r3, #1
 810e330:	d101      	bne.n	810e336 <xQueueGenericSend+0x72>
 810e332:	2301      	movs	r3, #1
 810e334:	e000      	b.n	810e338 <xQueueGenericSend+0x74>
 810e336:	2300      	movs	r3, #0
 810e338:	2b00      	cmp	r3, #0
 810e33a:	d10a      	bne.n	810e352 <xQueueGenericSend+0x8e>
	__asm volatile
 810e33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e340:	f383 8811 	msr	BASEPRI, r3
 810e344:	f3bf 8f6f 	isb	sy
 810e348:	f3bf 8f4f 	dsb	sy
 810e34c:	623b      	str	r3, [r7, #32]
}
 810e34e:	bf00      	nop
 810e350:	e7fe      	b.n	810e350 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810e352:	f001 fae9 	bl	810f928 <xTaskGetSchedulerState>
 810e356:	4603      	mov	r3, r0
 810e358:	2b00      	cmp	r3, #0
 810e35a:	d102      	bne.n	810e362 <xQueueGenericSend+0x9e>
 810e35c:	687b      	ldr	r3, [r7, #4]
 810e35e:	2b00      	cmp	r3, #0
 810e360:	d101      	bne.n	810e366 <xQueueGenericSend+0xa2>
 810e362:	2301      	movs	r3, #1
 810e364:	e000      	b.n	810e368 <xQueueGenericSend+0xa4>
 810e366:	2300      	movs	r3, #0
 810e368:	2b00      	cmp	r3, #0
 810e36a:	d10a      	bne.n	810e382 <xQueueGenericSend+0xbe>
	__asm volatile
 810e36c:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e370:	f383 8811 	msr	BASEPRI, r3
 810e374:	f3bf 8f6f 	isb	sy
 810e378:	f3bf 8f4f 	dsb	sy
 810e37c:	61fb      	str	r3, [r7, #28]
}
 810e37e:	bf00      	nop
 810e380:	e7fe      	b.n	810e380 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810e382:	f7ff fcf7 	bl	810dd74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 810e386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e388:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810e38a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e38c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810e38e:	429a      	cmp	r2, r3
 810e390:	d302      	bcc.n	810e398 <xQueueGenericSend+0xd4>
 810e392:	683b      	ldr	r3, [r7, #0]
 810e394:	2b02      	cmp	r3, #2
 810e396:	d129      	bne.n	810e3ec <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 810e398:	683a      	ldr	r2, [r7, #0]
 810e39a:	68b9      	ldr	r1, [r7, #8]
 810e39c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810e39e:	f000 fba1 	bl	810eae4 <prvCopyDataToQueue>
 810e3a2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 810e3a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e3a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810e3a8:	2b00      	cmp	r3, #0
 810e3aa:	d010      	beq.n	810e3ce <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810e3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e3ae:	3324      	adds	r3, #36	; 0x24
 810e3b0:	4618      	mov	r0, r3
 810e3b2:	f001 f8f9 	bl	810f5a8 <xTaskRemoveFromEventList>
 810e3b6:	4603      	mov	r3, r0
 810e3b8:	2b00      	cmp	r3, #0
 810e3ba:	d013      	beq.n	810e3e4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 810e3bc:	4b3f      	ldr	r3, [pc, #252]	; (810e4bc <xQueueGenericSend+0x1f8>)
 810e3be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810e3c2:	601a      	str	r2, [r3, #0]
 810e3c4:	f3bf 8f4f 	dsb	sy
 810e3c8:	f3bf 8f6f 	isb	sy
 810e3cc:	e00a      	b.n	810e3e4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 810e3ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e3d0:	2b00      	cmp	r3, #0
 810e3d2:	d007      	beq.n	810e3e4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 810e3d4:	4b39      	ldr	r3, [pc, #228]	; (810e4bc <xQueueGenericSend+0x1f8>)
 810e3d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810e3da:	601a      	str	r2, [r3, #0]
 810e3dc:	f3bf 8f4f 	dsb	sy
 810e3e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 810e3e4:	f7ff fcf6 	bl	810ddd4 <vPortExitCritical>
				return pdPASS;
 810e3e8:	2301      	movs	r3, #1
 810e3ea:	e063      	b.n	810e4b4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810e3ec:	687b      	ldr	r3, [r7, #4]
 810e3ee:	2b00      	cmp	r3, #0
 810e3f0:	d103      	bne.n	810e3fa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 810e3f2:	f7ff fcef 	bl	810ddd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 810e3f6:	2300      	movs	r3, #0
 810e3f8:	e05c      	b.n	810e4b4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 810e3fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810e3fc:	2b00      	cmp	r3, #0
 810e3fe:	d106      	bne.n	810e40e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810e400:	f107 0314 	add.w	r3, r7, #20
 810e404:	4618      	mov	r0, r3
 810e406:	f001 f931 	bl	810f66c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810e40a:	2301      	movs	r3, #1
 810e40c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810e40e:	f7ff fce1 	bl	810ddd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 810e412:	f000 febf 	bl	810f194 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 810e416:	f7ff fcad 	bl	810dd74 <vPortEnterCritical>
 810e41a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e41c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810e420:	b25b      	sxtb	r3, r3
 810e422:	f1b3 3fff 	cmp.w	r3, #4294967295
 810e426:	d103      	bne.n	810e430 <xQueueGenericSend+0x16c>
 810e428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e42a:	2200      	movs	r2, #0
 810e42c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810e430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e432:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810e436:	b25b      	sxtb	r3, r3
 810e438:	f1b3 3fff 	cmp.w	r3, #4294967295
 810e43c:	d103      	bne.n	810e446 <xQueueGenericSend+0x182>
 810e43e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e440:	2200      	movs	r2, #0
 810e442:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810e446:	f7ff fcc5 	bl	810ddd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810e44a:	1d3a      	adds	r2, r7, #4
 810e44c:	f107 0314 	add.w	r3, r7, #20
 810e450:	4611      	mov	r1, r2
 810e452:	4618      	mov	r0, r3
 810e454:	f001 f920 	bl	810f698 <xTaskCheckForTimeOut>
 810e458:	4603      	mov	r3, r0
 810e45a:	2b00      	cmp	r3, #0
 810e45c:	d124      	bne.n	810e4a8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 810e45e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810e460:	f000 fc38 	bl	810ecd4 <prvIsQueueFull>
 810e464:	4603      	mov	r3, r0
 810e466:	2b00      	cmp	r3, #0
 810e468:	d018      	beq.n	810e49c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 810e46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e46c:	3310      	adds	r3, #16
 810e46e:	687a      	ldr	r2, [r7, #4]
 810e470:	4611      	mov	r1, r2
 810e472:	4618      	mov	r0, r3
 810e474:	f001 f874 	bl	810f560 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 810e478:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810e47a:	f000 fbc3 	bl	810ec04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 810e47e:	f000 fe97 	bl	810f1b0 <xTaskResumeAll>
 810e482:	4603      	mov	r3, r0
 810e484:	2b00      	cmp	r3, #0
 810e486:	f47f af7c 	bne.w	810e382 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 810e48a:	4b0c      	ldr	r3, [pc, #48]	; (810e4bc <xQueueGenericSend+0x1f8>)
 810e48c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810e490:	601a      	str	r2, [r3, #0]
 810e492:	f3bf 8f4f 	dsb	sy
 810e496:	f3bf 8f6f 	isb	sy
 810e49a:	e772      	b.n	810e382 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 810e49c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810e49e:	f000 fbb1 	bl	810ec04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 810e4a2:	f000 fe85 	bl	810f1b0 <xTaskResumeAll>
 810e4a6:	e76c      	b.n	810e382 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 810e4a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810e4aa:	f000 fbab 	bl	810ec04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 810e4ae:	f000 fe7f 	bl	810f1b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 810e4b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 810e4b4:	4618      	mov	r0, r3
 810e4b6:	3738      	adds	r7, #56	; 0x38
 810e4b8:	46bd      	mov	sp, r7
 810e4ba:	bd80      	pop	{r7, pc}
 810e4bc:	e000ed04 	.word	0xe000ed04

0810e4c0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 810e4c0:	b580      	push	{r7, lr}
 810e4c2:	b08e      	sub	sp, #56	; 0x38
 810e4c4:	af00      	add	r7, sp, #0
 810e4c6:	6078      	str	r0, [r7, #4]
 810e4c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 810e4ca:	687b      	ldr	r3, [r7, #4]
 810e4cc:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 810e4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e4d0:	2b00      	cmp	r3, #0
 810e4d2:	d10a      	bne.n	810e4ea <xQueueGiveFromISR+0x2a>
	__asm volatile
 810e4d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e4d8:	f383 8811 	msr	BASEPRI, r3
 810e4dc:	f3bf 8f6f 	isb	sy
 810e4e0:	f3bf 8f4f 	dsb	sy
 810e4e4:	623b      	str	r3, [r7, #32]
}
 810e4e6:	bf00      	nop
 810e4e8:	e7fe      	b.n	810e4e8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 810e4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810e4ee:	2b00      	cmp	r3, #0
 810e4f0:	d00a      	beq.n	810e508 <xQueueGiveFromISR+0x48>
	__asm volatile
 810e4f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e4f6:	f383 8811 	msr	BASEPRI, r3
 810e4fa:	f3bf 8f6f 	isb	sy
 810e4fe:	f3bf 8f4f 	dsb	sy
 810e502:	61fb      	str	r3, [r7, #28]
}
 810e504:	bf00      	nop
 810e506:	e7fe      	b.n	810e506 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 810e508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e50a:	681b      	ldr	r3, [r3, #0]
 810e50c:	2b00      	cmp	r3, #0
 810e50e:	d103      	bne.n	810e518 <xQueueGiveFromISR+0x58>
 810e510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e512:	689b      	ldr	r3, [r3, #8]
 810e514:	2b00      	cmp	r3, #0
 810e516:	d101      	bne.n	810e51c <xQueueGiveFromISR+0x5c>
 810e518:	2301      	movs	r3, #1
 810e51a:	e000      	b.n	810e51e <xQueueGiveFromISR+0x5e>
 810e51c:	2300      	movs	r3, #0
 810e51e:	2b00      	cmp	r3, #0
 810e520:	d10a      	bne.n	810e538 <xQueueGiveFromISR+0x78>
	__asm volatile
 810e522:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e526:	f383 8811 	msr	BASEPRI, r3
 810e52a:	f3bf 8f6f 	isb	sy
 810e52e:	f3bf 8f4f 	dsb	sy
 810e532:	61bb      	str	r3, [r7, #24]
}
 810e534:	bf00      	nop
 810e536:	e7fe      	b.n	810e536 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 810e538:	f7ff fcfe 	bl	810df38 <vPortValidateInterruptPriority>
	__asm volatile
 810e53c:	f3ef 8211 	mrs	r2, BASEPRI
 810e540:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e544:	f383 8811 	msr	BASEPRI, r3
 810e548:	f3bf 8f6f 	isb	sy
 810e54c:	f3bf 8f4f 	dsb	sy
 810e550:	617a      	str	r2, [r7, #20]
 810e552:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 810e554:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 810e556:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 810e558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e55a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810e55c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 810e55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810e562:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810e564:	429a      	cmp	r2, r3
 810e566:	d22b      	bcs.n	810e5c0 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 810e568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e56a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810e56e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 810e572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e574:	1c5a      	adds	r2, r3, #1
 810e576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e578:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 810e57a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 810e57e:	f1b3 3fff 	cmp.w	r3, #4294967295
 810e582:	d112      	bne.n	810e5aa <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 810e584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810e588:	2b00      	cmp	r3, #0
 810e58a:	d016      	beq.n	810e5ba <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810e58c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e58e:	3324      	adds	r3, #36	; 0x24
 810e590:	4618      	mov	r0, r3
 810e592:	f001 f809 	bl	810f5a8 <xTaskRemoveFromEventList>
 810e596:	4603      	mov	r3, r0
 810e598:	2b00      	cmp	r3, #0
 810e59a:	d00e      	beq.n	810e5ba <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 810e59c:	683b      	ldr	r3, [r7, #0]
 810e59e:	2b00      	cmp	r3, #0
 810e5a0:	d00b      	beq.n	810e5ba <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 810e5a2:	683b      	ldr	r3, [r7, #0]
 810e5a4:	2201      	movs	r2, #1
 810e5a6:	601a      	str	r2, [r3, #0]
 810e5a8:	e007      	b.n	810e5ba <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 810e5aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810e5ae:	3301      	adds	r3, #1
 810e5b0:	b2db      	uxtb	r3, r3
 810e5b2:	b25a      	sxtb	r2, r3
 810e5b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e5b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 810e5ba:	2301      	movs	r3, #1
 810e5bc:	637b      	str	r3, [r7, #52]	; 0x34
 810e5be:	e001      	b.n	810e5c4 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 810e5c0:	2300      	movs	r3, #0
 810e5c2:	637b      	str	r3, [r7, #52]	; 0x34
 810e5c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e5c6:	60fb      	str	r3, [r7, #12]
	__asm volatile
 810e5c8:	68fb      	ldr	r3, [r7, #12]
 810e5ca:	f383 8811 	msr	BASEPRI, r3
}
 810e5ce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 810e5d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 810e5d2:	4618      	mov	r0, r3
 810e5d4:	3738      	adds	r7, #56	; 0x38
 810e5d6:	46bd      	mov	sp, r7
 810e5d8:	bd80      	pop	{r7, pc}
	...

0810e5dc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 810e5dc:	b580      	push	{r7, lr}
 810e5de:	b08c      	sub	sp, #48	; 0x30
 810e5e0:	af00      	add	r7, sp, #0
 810e5e2:	60f8      	str	r0, [r7, #12]
 810e5e4:	60b9      	str	r1, [r7, #8]
 810e5e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 810e5e8:	2300      	movs	r3, #0
 810e5ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 810e5ec:	68fb      	ldr	r3, [r7, #12]
 810e5ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 810e5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e5f2:	2b00      	cmp	r3, #0
 810e5f4:	d10a      	bne.n	810e60c <xQueueReceive+0x30>
	__asm volatile
 810e5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e5fa:	f383 8811 	msr	BASEPRI, r3
 810e5fe:	f3bf 8f6f 	isb	sy
 810e602:	f3bf 8f4f 	dsb	sy
 810e606:	623b      	str	r3, [r7, #32]
}
 810e608:	bf00      	nop
 810e60a:	e7fe      	b.n	810e60a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810e60c:	68bb      	ldr	r3, [r7, #8]
 810e60e:	2b00      	cmp	r3, #0
 810e610:	d103      	bne.n	810e61a <xQueueReceive+0x3e>
 810e612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810e616:	2b00      	cmp	r3, #0
 810e618:	d101      	bne.n	810e61e <xQueueReceive+0x42>
 810e61a:	2301      	movs	r3, #1
 810e61c:	e000      	b.n	810e620 <xQueueReceive+0x44>
 810e61e:	2300      	movs	r3, #0
 810e620:	2b00      	cmp	r3, #0
 810e622:	d10a      	bne.n	810e63a <xQueueReceive+0x5e>
	__asm volatile
 810e624:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e628:	f383 8811 	msr	BASEPRI, r3
 810e62c:	f3bf 8f6f 	isb	sy
 810e630:	f3bf 8f4f 	dsb	sy
 810e634:	61fb      	str	r3, [r7, #28]
}
 810e636:	bf00      	nop
 810e638:	e7fe      	b.n	810e638 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810e63a:	f001 f975 	bl	810f928 <xTaskGetSchedulerState>
 810e63e:	4603      	mov	r3, r0
 810e640:	2b00      	cmp	r3, #0
 810e642:	d102      	bne.n	810e64a <xQueueReceive+0x6e>
 810e644:	687b      	ldr	r3, [r7, #4]
 810e646:	2b00      	cmp	r3, #0
 810e648:	d101      	bne.n	810e64e <xQueueReceive+0x72>
 810e64a:	2301      	movs	r3, #1
 810e64c:	e000      	b.n	810e650 <xQueueReceive+0x74>
 810e64e:	2300      	movs	r3, #0
 810e650:	2b00      	cmp	r3, #0
 810e652:	d10a      	bne.n	810e66a <xQueueReceive+0x8e>
	__asm volatile
 810e654:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e658:	f383 8811 	msr	BASEPRI, r3
 810e65c:	f3bf 8f6f 	isb	sy
 810e660:	f3bf 8f4f 	dsb	sy
 810e664:	61bb      	str	r3, [r7, #24]
}
 810e666:	bf00      	nop
 810e668:	e7fe      	b.n	810e668 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810e66a:	f7ff fb83 	bl	810dd74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 810e66e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810e672:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 810e674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810e676:	2b00      	cmp	r3, #0
 810e678:	d01f      	beq.n	810e6ba <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 810e67a:	68b9      	ldr	r1, [r7, #8]
 810e67c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e67e:	f000 fa9b 	bl	810ebb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 810e682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810e684:	1e5a      	subs	r2, r3, #1
 810e686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e688:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810e68a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e68c:	691b      	ldr	r3, [r3, #16]
 810e68e:	2b00      	cmp	r3, #0
 810e690:	d00f      	beq.n	810e6b2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810e692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e694:	3310      	adds	r3, #16
 810e696:	4618      	mov	r0, r3
 810e698:	f000 ff86 	bl	810f5a8 <xTaskRemoveFromEventList>
 810e69c:	4603      	mov	r3, r0
 810e69e:	2b00      	cmp	r3, #0
 810e6a0:	d007      	beq.n	810e6b2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 810e6a2:	4b3d      	ldr	r3, [pc, #244]	; (810e798 <xQueueReceive+0x1bc>)
 810e6a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810e6a8:	601a      	str	r2, [r3, #0]
 810e6aa:	f3bf 8f4f 	dsb	sy
 810e6ae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 810e6b2:	f7ff fb8f 	bl	810ddd4 <vPortExitCritical>
				return pdPASS;
 810e6b6:	2301      	movs	r3, #1
 810e6b8:	e069      	b.n	810e78e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810e6ba:	687b      	ldr	r3, [r7, #4]
 810e6bc:	2b00      	cmp	r3, #0
 810e6be:	d103      	bne.n	810e6c8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 810e6c0:	f7ff fb88 	bl	810ddd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 810e6c4:	2300      	movs	r3, #0
 810e6c6:	e062      	b.n	810e78e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 810e6c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e6ca:	2b00      	cmp	r3, #0
 810e6cc:	d106      	bne.n	810e6dc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810e6ce:	f107 0310 	add.w	r3, r7, #16
 810e6d2:	4618      	mov	r0, r3
 810e6d4:	f000 ffca 	bl	810f66c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810e6d8:	2301      	movs	r3, #1
 810e6da:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810e6dc:	f7ff fb7a 	bl	810ddd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 810e6e0:	f000 fd58 	bl	810f194 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 810e6e4:	f7ff fb46 	bl	810dd74 <vPortEnterCritical>
 810e6e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e6ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810e6ee:	b25b      	sxtb	r3, r3
 810e6f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 810e6f4:	d103      	bne.n	810e6fe <xQueueReceive+0x122>
 810e6f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e6f8:	2200      	movs	r2, #0
 810e6fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810e6fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e700:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810e704:	b25b      	sxtb	r3, r3
 810e706:	f1b3 3fff 	cmp.w	r3, #4294967295
 810e70a:	d103      	bne.n	810e714 <xQueueReceive+0x138>
 810e70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e70e:	2200      	movs	r2, #0
 810e710:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810e714:	f7ff fb5e 	bl	810ddd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810e718:	1d3a      	adds	r2, r7, #4
 810e71a:	f107 0310 	add.w	r3, r7, #16
 810e71e:	4611      	mov	r1, r2
 810e720:	4618      	mov	r0, r3
 810e722:	f000 ffb9 	bl	810f698 <xTaskCheckForTimeOut>
 810e726:	4603      	mov	r3, r0
 810e728:	2b00      	cmp	r3, #0
 810e72a:	d123      	bne.n	810e774 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810e72c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e72e:	f000 fabb 	bl	810eca8 <prvIsQueueEmpty>
 810e732:	4603      	mov	r3, r0
 810e734:	2b00      	cmp	r3, #0
 810e736:	d017      	beq.n	810e768 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 810e738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e73a:	3324      	adds	r3, #36	; 0x24
 810e73c:	687a      	ldr	r2, [r7, #4]
 810e73e:	4611      	mov	r1, r2
 810e740:	4618      	mov	r0, r3
 810e742:	f000 ff0d 	bl	810f560 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 810e746:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e748:	f000 fa5c 	bl	810ec04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 810e74c:	f000 fd30 	bl	810f1b0 <xTaskResumeAll>
 810e750:	4603      	mov	r3, r0
 810e752:	2b00      	cmp	r3, #0
 810e754:	d189      	bne.n	810e66a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 810e756:	4b10      	ldr	r3, [pc, #64]	; (810e798 <xQueueReceive+0x1bc>)
 810e758:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810e75c:	601a      	str	r2, [r3, #0]
 810e75e:	f3bf 8f4f 	dsb	sy
 810e762:	f3bf 8f6f 	isb	sy
 810e766:	e780      	b.n	810e66a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 810e768:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e76a:	f000 fa4b 	bl	810ec04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 810e76e:	f000 fd1f 	bl	810f1b0 <xTaskResumeAll>
 810e772:	e77a      	b.n	810e66a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 810e774:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e776:	f000 fa45 	bl	810ec04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 810e77a:	f000 fd19 	bl	810f1b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810e77e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e780:	f000 fa92 	bl	810eca8 <prvIsQueueEmpty>
 810e784:	4603      	mov	r3, r0
 810e786:	2b00      	cmp	r3, #0
 810e788:	f43f af6f 	beq.w	810e66a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 810e78c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 810e78e:	4618      	mov	r0, r3
 810e790:	3730      	adds	r7, #48	; 0x30
 810e792:	46bd      	mov	sp, r7
 810e794:	bd80      	pop	{r7, pc}
 810e796:	bf00      	nop
 810e798:	e000ed04 	.word	0xe000ed04

0810e79c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 810e79c:	b580      	push	{r7, lr}
 810e79e:	b08e      	sub	sp, #56	; 0x38
 810e7a0:	af00      	add	r7, sp, #0
 810e7a2:	6078      	str	r0, [r7, #4]
 810e7a4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 810e7a6:	2300      	movs	r3, #0
 810e7a8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 810e7aa:	687b      	ldr	r3, [r7, #4]
 810e7ac:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 810e7ae:	2300      	movs	r3, #0
 810e7b0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 810e7b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e7b4:	2b00      	cmp	r3, #0
 810e7b6:	d10a      	bne.n	810e7ce <xQueueSemaphoreTake+0x32>
	__asm volatile
 810e7b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e7bc:	f383 8811 	msr	BASEPRI, r3
 810e7c0:	f3bf 8f6f 	isb	sy
 810e7c4:	f3bf 8f4f 	dsb	sy
 810e7c8:	623b      	str	r3, [r7, #32]
}
 810e7ca:	bf00      	nop
 810e7cc:	e7fe      	b.n	810e7cc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 810e7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810e7d2:	2b00      	cmp	r3, #0
 810e7d4:	d00a      	beq.n	810e7ec <xQueueSemaphoreTake+0x50>
	__asm volatile
 810e7d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e7da:	f383 8811 	msr	BASEPRI, r3
 810e7de:	f3bf 8f6f 	isb	sy
 810e7e2:	f3bf 8f4f 	dsb	sy
 810e7e6:	61fb      	str	r3, [r7, #28]
}
 810e7e8:	bf00      	nop
 810e7ea:	e7fe      	b.n	810e7ea <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810e7ec:	f001 f89c 	bl	810f928 <xTaskGetSchedulerState>
 810e7f0:	4603      	mov	r3, r0
 810e7f2:	2b00      	cmp	r3, #0
 810e7f4:	d102      	bne.n	810e7fc <xQueueSemaphoreTake+0x60>
 810e7f6:	683b      	ldr	r3, [r7, #0]
 810e7f8:	2b00      	cmp	r3, #0
 810e7fa:	d101      	bne.n	810e800 <xQueueSemaphoreTake+0x64>
 810e7fc:	2301      	movs	r3, #1
 810e7fe:	e000      	b.n	810e802 <xQueueSemaphoreTake+0x66>
 810e800:	2300      	movs	r3, #0
 810e802:	2b00      	cmp	r3, #0
 810e804:	d10a      	bne.n	810e81c <xQueueSemaphoreTake+0x80>
	__asm volatile
 810e806:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e80a:	f383 8811 	msr	BASEPRI, r3
 810e80e:	f3bf 8f6f 	isb	sy
 810e812:	f3bf 8f4f 	dsb	sy
 810e816:	61bb      	str	r3, [r7, #24]
}
 810e818:	bf00      	nop
 810e81a:	e7fe      	b.n	810e81a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810e81c:	f7ff faaa 	bl	810dd74 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 810e820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810e824:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 810e826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e828:	2b00      	cmp	r3, #0
 810e82a:	d024      	beq.n	810e876 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 810e82c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810e82e:	1e5a      	subs	r2, r3, #1
 810e830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e832:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810e834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e836:	681b      	ldr	r3, [r3, #0]
 810e838:	2b00      	cmp	r3, #0
 810e83a:	d104      	bne.n	810e846 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 810e83c:	f001 fa1c 	bl	810fc78 <pvTaskIncrementMutexHeldCount>
 810e840:	4602      	mov	r2, r0
 810e842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e844:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810e846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e848:	691b      	ldr	r3, [r3, #16]
 810e84a:	2b00      	cmp	r3, #0
 810e84c:	d00f      	beq.n	810e86e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810e84e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e850:	3310      	adds	r3, #16
 810e852:	4618      	mov	r0, r3
 810e854:	f000 fea8 	bl	810f5a8 <xTaskRemoveFromEventList>
 810e858:	4603      	mov	r3, r0
 810e85a:	2b00      	cmp	r3, #0
 810e85c:	d007      	beq.n	810e86e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 810e85e:	4b54      	ldr	r3, [pc, #336]	; (810e9b0 <xQueueSemaphoreTake+0x214>)
 810e860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810e864:	601a      	str	r2, [r3, #0]
 810e866:	f3bf 8f4f 	dsb	sy
 810e86a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 810e86e:	f7ff fab1 	bl	810ddd4 <vPortExitCritical>
				return pdPASS;
 810e872:	2301      	movs	r3, #1
 810e874:	e097      	b.n	810e9a6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810e876:	683b      	ldr	r3, [r7, #0]
 810e878:	2b00      	cmp	r3, #0
 810e87a:	d111      	bne.n	810e8a0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 810e87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e87e:	2b00      	cmp	r3, #0
 810e880:	d00a      	beq.n	810e898 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 810e882:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e886:	f383 8811 	msr	BASEPRI, r3
 810e88a:	f3bf 8f6f 	isb	sy
 810e88e:	f3bf 8f4f 	dsb	sy
 810e892:	617b      	str	r3, [r7, #20]
}
 810e894:	bf00      	nop
 810e896:	e7fe      	b.n	810e896 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 810e898:	f7ff fa9c 	bl	810ddd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 810e89c:	2300      	movs	r3, #0
 810e89e:	e082      	b.n	810e9a6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 810e8a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810e8a2:	2b00      	cmp	r3, #0
 810e8a4:	d106      	bne.n	810e8b4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810e8a6:	f107 030c 	add.w	r3, r7, #12
 810e8aa:	4618      	mov	r0, r3
 810e8ac:	f000 fede 	bl	810f66c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810e8b0:	2301      	movs	r3, #1
 810e8b2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810e8b4:	f7ff fa8e 	bl	810ddd4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 810e8b8:	f000 fc6c 	bl	810f194 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 810e8bc:	f7ff fa5a 	bl	810dd74 <vPortEnterCritical>
 810e8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e8c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810e8c6:	b25b      	sxtb	r3, r3
 810e8c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 810e8cc:	d103      	bne.n	810e8d6 <xQueueSemaphoreTake+0x13a>
 810e8ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e8d0:	2200      	movs	r2, #0
 810e8d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810e8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e8d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810e8dc:	b25b      	sxtb	r3, r3
 810e8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 810e8e2:	d103      	bne.n	810e8ec <xQueueSemaphoreTake+0x150>
 810e8e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e8e6:	2200      	movs	r2, #0
 810e8e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810e8ec:	f7ff fa72 	bl	810ddd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810e8f0:	463a      	mov	r2, r7
 810e8f2:	f107 030c 	add.w	r3, r7, #12
 810e8f6:	4611      	mov	r1, r2
 810e8f8:	4618      	mov	r0, r3
 810e8fa:	f000 fecd 	bl	810f698 <xTaskCheckForTimeOut>
 810e8fe:	4603      	mov	r3, r0
 810e900:	2b00      	cmp	r3, #0
 810e902:	d132      	bne.n	810e96a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810e904:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810e906:	f000 f9cf 	bl	810eca8 <prvIsQueueEmpty>
 810e90a:	4603      	mov	r3, r0
 810e90c:	2b00      	cmp	r3, #0
 810e90e:	d026      	beq.n	810e95e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810e910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e912:	681b      	ldr	r3, [r3, #0]
 810e914:	2b00      	cmp	r3, #0
 810e916:	d109      	bne.n	810e92c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 810e918:	f7ff fa2c 	bl	810dd74 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 810e91c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e91e:	689b      	ldr	r3, [r3, #8]
 810e920:	4618      	mov	r0, r3
 810e922:	f001 f81f 	bl	810f964 <xTaskPriorityInherit>
 810e926:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 810e928:	f7ff fa54 	bl	810ddd4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 810e92c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e92e:	3324      	adds	r3, #36	; 0x24
 810e930:	683a      	ldr	r2, [r7, #0]
 810e932:	4611      	mov	r1, r2
 810e934:	4618      	mov	r0, r3
 810e936:	f000 fe13 	bl	810f560 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 810e93a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810e93c:	f000 f962 	bl	810ec04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 810e940:	f000 fc36 	bl	810f1b0 <xTaskResumeAll>
 810e944:	4603      	mov	r3, r0
 810e946:	2b00      	cmp	r3, #0
 810e948:	f47f af68 	bne.w	810e81c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 810e94c:	4b18      	ldr	r3, [pc, #96]	; (810e9b0 <xQueueSemaphoreTake+0x214>)
 810e94e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810e952:	601a      	str	r2, [r3, #0]
 810e954:	f3bf 8f4f 	dsb	sy
 810e958:	f3bf 8f6f 	isb	sy
 810e95c:	e75e      	b.n	810e81c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 810e95e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810e960:	f000 f950 	bl	810ec04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 810e964:	f000 fc24 	bl	810f1b0 <xTaskResumeAll>
 810e968:	e758      	b.n	810e81c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 810e96a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810e96c:	f000 f94a 	bl	810ec04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 810e970:	f000 fc1e 	bl	810f1b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810e974:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810e976:	f000 f997 	bl	810eca8 <prvIsQueueEmpty>
 810e97a:	4603      	mov	r3, r0
 810e97c:	2b00      	cmp	r3, #0
 810e97e:	f43f af4d 	beq.w	810e81c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 810e982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e984:	2b00      	cmp	r3, #0
 810e986:	d00d      	beq.n	810e9a4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 810e988:	f7ff f9f4 	bl	810dd74 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 810e98c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810e98e:	f000 f891 	bl	810eab4 <prvGetDisinheritPriorityAfterTimeout>
 810e992:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 810e994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810e996:	689b      	ldr	r3, [r3, #8]
 810e998:	6a79      	ldr	r1, [r7, #36]	; 0x24
 810e99a:	4618      	mov	r0, r3
 810e99c:	f001 f8de 	bl	810fb5c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 810e9a0:	f7ff fa18 	bl	810ddd4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 810e9a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 810e9a6:	4618      	mov	r0, r3
 810e9a8:	3738      	adds	r7, #56	; 0x38
 810e9aa:	46bd      	mov	sp, r7
 810e9ac:	bd80      	pop	{r7, pc}
 810e9ae:	bf00      	nop
 810e9b0:	e000ed04 	.word	0xe000ed04

0810e9b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 810e9b4:	b580      	push	{r7, lr}
 810e9b6:	b08e      	sub	sp, #56	; 0x38
 810e9b8:	af00      	add	r7, sp, #0
 810e9ba:	60f8      	str	r0, [r7, #12]
 810e9bc:	60b9      	str	r1, [r7, #8]
 810e9be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 810e9c0:	68fb      	ldr	r3, [r7, #12]
 810e9c2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 810e9c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e9c6:	2b00      	cmp	r3, #0
 810e9c8:	d10a      	bne.n	810e9e0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 810e9ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e9ce:	f383 8811 	msr	BASEPRI, r3
 810e9d2:	f3bf 8f6f 	isb	sy
 810e9d6:	f3bf 8f4f 	dsb	sy
 810e9da:	623b      	str	r3, [r7, #32]
}
 810e9dc:	bf00      	nop
 810e9de:	e7fe      	b.n	810e9de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810e9e0:	68bb      	ldr	r3, [r7, #8]
 810e9e2:	2b00      	cmp	r3, #0
 810e9e4:	d103      	bne.n	810e9ee <xQueueReceiveFromISR+0x3a>
 810e9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810e9e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810e9ea:	2b00      	cmp	r3, #0
 810e9ec:	d101      	bne.n	810e9f2 <xQueueReceiveFromISR+0x3e>
 810e9ee:	2301      	movs	r3, #1
 810e9f0:	e000      	b.n	810e9f4 <xQueueReceiveFromISR+0x40>
 810e9f2:	2300      	movs	r3, #0
 810e9f4:	2b00      	cmp	r3, #0
 810e9f6:	d10a      	bne.n	810ea0e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 810e9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810e9fc:	f383 8811 	msr	BASEPRI, r3
 810ea00:	f3bf 8f6f 	isb	sy
 810ea04:	f3bf 8f4f 	dsb	sy
 810ea08:	61fb      	str	r3, [r7, #28]
}
 810ea0a:	bf00      	nop
 810ea0c:	e7fe      	b.n	810ea0c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 810ea0e:	f7ff fa93 	bl	810df38 <vPortValidateInterruptPriority>
	__asm volatile
 810ea12:	f3ef 8211 	mrs	r2, BASEPRI
 810ea16:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ea1a:	f383 8811 	msr	BASEPRI, r3
 810ea1e:	f3bf 8f6f 	isb	sy
 810ea22:	f3bf 8f4f 	dsb	sy
 810ea26:	61ba      	str	r2, [r7, #24]
 810ea28:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 810ea2a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 810ea2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 810ea2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ea30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810ea32:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 810ea34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810ea36:	2b00      	cmp	r3, #0
 810ea38:	d02f      	beq.n	810ea9a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 810ea3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ea3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810ea40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 810ea44:	68b9      	ldr	r1, [r7, #8]
 810ea46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810ea48:	f000 f8b6 	bl	810ebb8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 810ea4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810ea4e:	1e5a      	subs	r2, r3, #1
 810ea50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ea52:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 810ea54:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 810ea58:	f1b3 3fff 	cmp.w	r3, #4294967295
 810ea5c:	d112      	bne.n	810ea84 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810ea5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ea60:	691b      	ldr	r3, [r3, #16]
 810ea62:	2b00      	cmp	r3, #0
 810ea64:	d016      	beq.n	810ea94 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810ea66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ea68:	3310      	adds	r3, #16
 810ea6a:	4618      	mov	r0, r3
 810ea6c:	f000 fd9c 	bl	810f5a8 <xTaskRemoveFromEventList>
 810ea70:	4603      	mov	r3, r0
 810ea72:	2b00      	cmp	r3, #0
 810ea74:	d00e      	beq.n	810ea94 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 810ea76:	687b      	ldr	r3, [r7, #4]
 810ea78:	2b00      	cmp	r3, #0
 810ea7a:	d00b      	beq.n	810ea94 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 810ea7c:	687b      	ldr	r3, [r7, #4]
 810ea7e:	2201      	movs	r2, #1
 810ea80:	601a      	str	r2, [r3, #0]
 810ea82:	e007      	b.n	810ea94 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 810ea84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810ea88:	3301      	adds	r3, #1
 810ea8a:	b2db      	uxtb	r3, r3
 810ea8c:	b25a      	sxtb	r2, r3
 810ea8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ea90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 810ea94:	2301      	movs	r3, #1
 810ea96:	637b      	str	r3, [r7, #52]	; 0x34
 810ea98:	e001      	b.n	810ea9e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 810ea9a:	2300      	movs	r3, #0
 810ea9c:	637b      	str	r3, [r7, #52]	; 0x34
 810ea9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810eaa0:	613b      	str	r3, [r7, #16]
	__asm volatile
 810eaa2:	693b      	ldr	r3, [r7, #16]
 810eaa4:	f383 8811 	msr	BASEPRI, r3
}
 810eaa8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 810eaaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 810eaac:	4618      	mov	r0, r3
 810eaae:	3738      	adds	r7, #56	; 0x38
 810eab0:	46bd      	mov	sp, r7
 810eab2:	bd80      	pop	{r7, pc}

0810eab4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 810eab4:	b480      	push	{r7}
 810eab6:	b085      	sub	sp, #20
 810eab8:	af00      	add	r7, sp, #0
 810eaba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 810eabc:	687b      	ldr	r3, [r7, #4]
 810eabe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810eac0:	2b00      	cmp	r3, #0
 810eac2:	d006      	beq.n	810ead2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 810eac4:	687b      	ldr	r3, [r7, #4]
 810eac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810eac8:	681b      	ldr	r3, [r3, #0]
 810eaca:	f1c3 0307 	rsb	r3, r3, #7
 810eace:	60fb      	str	r3, [r7, #12]
 810ead0:	e001      	b.n	810ead6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 810ead2:	2300      	movs	r3, #0
 810ead4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 810ead6:	68fb      	ldr	r3, [r7, #12]
	}
 810ead8:	4618      	mov	r0, r3
 810eada:	3714      	adds	r7, #20
 810eadc:	46bd      	mov	sp, r7
 810eade:	f85d 7b04 	ldr.w	r7, [sp], #4
 810eae2:	4770      	bx	lr

0810eae4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 810eae4:	b580      	push	{r7, lr}
 810eae6:	b086      	sub	sp, #24
 810eae8:	af00      	add	r7, sp, #0
 810eaea:	60f8      	str	r0, [r7, #12]
 810eaec:	60b9      	str	r1, [r7, #8]
 810eaee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 810eaf0:	2300      	movs	r3, #0
 810eaf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 810eaf4:	68fb      	ldr	r3, [r7, #12]
 810eaf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810eaf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 810eafa:	68fb      	ldr	r3, [r7, #12]
 810eafc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810eafe:	2b00      	cmp	r3, #0
 810eb00:	d10d      	bne.n	810eb1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810eb02:	68fb      	ldr	r3, [r7, #12]
 810eb04:	681b      	ldr	r3, [r3, #0]
 810eb06:	2b00      	cmp	r3, #0
 810eb08:	d14d      	bne.n	810eba6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 810eb0a:	68fb      	ldr	r3, [r7, #12]
 810eb0c:	689b      	ldr	r3, [r3, #8]
 810eb0e:	4618      	mov	r0, r3
 810eb10:	f000 ff9e 	bl	810fa50 <xTaskPriorityDisinherit>
 810eb14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 810eb16:	68fb      	ldr	r3, [r7, #12]
 810eb18:	2200      	movs	r2, #0
 810eb1a:	609a      	str	r2, [r3, #8]
 810eb1c:	e043      	b.n	810eba6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 810eb1e:	687b      	ldr	r3, [r7, #4]
 810eb20:	2b00      	cmp	r3, #0
 810eb22:	d119      	bne.n	810eb58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 810eb24:	68fb      	ldr	r3, [r7, #12]
 810eb26:	6858      	ldr	r0, [r3, #4]
 810eb28:	68fb      	ldr	r3, [r7, #12]
 810eb2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810eb2c:	461a      	mov	r2, r3
 810eb2e:	68b9      	ldr	r1, [r7, #8]
 810eb30:	f009 fdfb 	bl	811872a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 810eb34:	68fb      	ldr	r3, [r7, #12]
 810eb36:	685a      	ldr	r2, [r3, #4]
 810eb38:	68fb      	ldr	r3, [r7, #12]
 810eb3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810eb3c:	441a      	add	r2, r3
 810eb3e:	68fb      	ldr	r3, [r7, #12]
 810eb40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 810eb42:	68fb      	ldr	r3, [r7, #12]
 810eb44:	685a      	ldr	r2, [r3, #4]
 810eb46:	68fb      	ldr	r3, [r7, #12]
 810eb48:	689b      	ldr	r3, [r3, #8]
 810eb4a:	429a      	cmp	r2, r3
 810eb4c:	d32b      	bcc.n	810eba6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 810eb4e:	68fb      	ldr	r3, [r7, #12]
 810eb50:	681a      	ldr	r2, [r3, #0]
 810eb52:	68fb      	ldr	r3, [r7, #12]
 810eb54:	605a      	str	r2, [r3, #4]
 810eb56:	e026      	b.n	810eba6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 810eb58:	68fb      	ldr	r3, [r7, #12]
 810eb5a:	68d8      	ldr	r0, [r3, #12]
 810eb5c:	68fb      	ldr	r3, [r7, #12]
 810eb5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810eb60:	461a      	mov	r2, r3
 810eb62:	68b9      	ldr	r1, [r7, #8]
 810eb64:	f009 fde1 	bl	811872a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 810eb68:	68fb      	ldr	r3, [r7, #12]
 810eb6a:	68da      	ldr	r2, [r3, #12]
 810eb6c:	68fb      	ldr	r3, [r7, #12]
 810eb6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810eb70:	425b      	negs	r3, r3
 810eb72:	441a      	add	r2, r3
 810eb74:	68fb      	ldr	r3, [r7, #12]
 810eb76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 810eb78:	68fb      	ldr	r3, [r7, #12]
 810eb7a:	68da      	ldr	r2, [r3, #12]
 810eb7c:	68fb      	ldr	r3, [r7, #12]
 810eb7e:	681b      	ldr	r3, [r3, #0]
 810eb80:	429a      	cmp	r2, r3
 810eb82:	d207      	bcs.n	810eb94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 810eb84:	68fb      	ldr	r3, [r7, #12]
 810eb86:	689a      	ldr	r2, [r3, #8]
 810eb88:	68fb      	ldr	r3, [r7, #12]
 810eb8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810eb8c:	425b      	negs	r3, r3
 810eb8e:	441a      	add	r2, r3
 810eb90:	68fb      	ldr	r3, [r7, #12]
 810eb92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 810eb94:	687b      	ldr	r3, [r7, #4]
 810eb96:	2b02      	cmp	r3, #2
 810eb98:	d105      	bne.n	810eba6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 810eb9a:	693b      	ldr	r3, [r7, #16]
 810eb9c:	2b00      	cmp	r3, #0
 810eb9e:	d002      	beq.n	810eba6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 810eba0:	693b      	ldr	r3, [r7, #16]
 810eba2:	3b01      	subs	r3, #1
 810eba4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 810eba6:	693b      	ldr	r3, [r7, #16]
 810eba8:	1c5a      	adds	r2, r3, #1
 810ebaa:	68fb      	ldr	r3, [r7, #12]
 810ebac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 810ebae:	697b      	ldr	r3, [r7, #20]
}
 810ebb0:	4618      	mov	r0, r3
 810ebb2:	3718      	adds	r7, #24
 810ebb4:	46bd      	mov	sp, r7
 810ebb6:	bd80      	pop	{r7, pc}

0810ebb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 810ebb8:	b580      	push	{r7, lr}
 810ebba:	b082      	sub	sp, #8
 810ebbc:	af00      	add	r7, sp, #0
 810ebbe:	6078      	str	r0, [r7, #4]
 810ebc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 810ebc2:	687b      	ldr	r3, [r7, #4]
 810ebc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810ebc6:	2b00      	cmp	r3, #0
 810ebc8:	d018      	beq.n	810ebfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 810ebca:	687b      	ldr	r3, [r7, #4]
 810ebcc:	68da      	ldr	r2, [r3, #12]
 810ebce:	687b      	ldr	r3, [r7, #4]
 810ebd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810ebd2:	441a      	add	r2, r3
 810ebd4:	687b      	ldr	r3, [r7, #4]
 810ebd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 810ebd8:	687b      	ldr	r3, [r7, #4]
 810ebda:	68da      	ldr	r2, [r3, #12]
 810ebdc:	687b      	ldr	r3, [r7, #4]
 810ebde:	689b      	ldr	r3, [r3, #8]
 810ebe0:	429a      	cmp	r2, r3
 810ebe2:	d303      	bcc.n	810ebec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 810ebe4:	687b      	ldr	r3, [r7, #4]
 810ebe6:	681a      	ldr	r2, [r3, #0]
 810ebe8:	687b      	ldr	r3, [r7, #4]
 810ebea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 810ebec:	687b      	ldr	r3, [r7, #4]
 810ebee:	68d9      	ldr	r1, [r3, #12]
 810ebf0:	687b      	ldr	r3, [r7, #4]
 810ebf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810ebf4:	461a      	mov	r2, r3
 810ebf6:	6838      	ldr	r0, [r7, #0]
 810ebf8:	f009 fd97 	bl	811872a <memcpy>
	}
}
 810ebfc:	bf00      	nop
 810ebfe:	3708      	adds	r7, #8
 810ec00:	46bd      	mov	sp, r7
 810ec02:	bd80      	pop	{r7, pc}

0810ec04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 810ec04:	b580      	push	{r7, lr}
 810ec06:	b084      	sub	sp, #16
 810ec08:	af00      	add	r7, sp, #0
 810ec0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 810ec0c:	f7ff f8b2 	bl	810dd74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 810ec10:	687b      	ldr	r3, [r7, #4]
 810ec12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810ec16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 810ec18:	e011      	b.n	810ec3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 810ec1a:	687b      	ldr	r3, [r7, #4]
 810ec1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810ec1e:	2b00      	cmp	r3, #0
 810ec20:	d012      	beq.n	810ec48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810ec22:	687b      	ldr	r3, [r7, #4]
 810ec24:	3324      	adds	r3, #36	; 0x24
 810ec26:	4618      	mov	r0, r3
 810ec28:	f000 fcbe 	bl	810f5a8 <xTaskRemoveFromEventList>
 810ec2c:	4603      	mov	r3, r0
 810ec2e:	2b00      	cmp	r3, #0
 810ec30:	d001      	beq.n	810ec36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 810ec32:	f000 fd93 	bl	810f75c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 810ec36:	7bfb      	ldrb	r3, [r7, #15]
 810ec38:	3b01      	subs	r3, #1
 810ec3a:	b2db      	uxtb	r3, r3
 810ec3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 810ec3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 810ec42:	2b00      	cmp	r3, #0
 810ec44:	dce9      	bgt.n	810ec1a <prvUnlockQueue+0x16>
 810ec46:	e000      	b.n	810ec4a <prvUnlockQueue+0x46>
					break;
 810ec48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 810ec4a:	687b      	ldr	r3, [r7, #4]
 810ec4c:	22ff      	movs	r2, #255	; 0xff
 810ec4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 810ec52:	f7ff f8bf 	bl	810ddd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 810ec56:	f7ff f88d 	bl	810dd74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 810ec5a:	687b      	ldr	r3, [r7, #4]
 810ec5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810ec60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 810ec62:	e011      	b.n	810ec88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810ec64:	687b      	ldr	r3, [r7, #4]
 810ec66:	691b      	ldr	r3, [r3, #16]
 810ec68:	2b00      	cmp	r3, #0
 810ec6a:	d012      	beq.n	810ec92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810ec6c:	687b      	ldr	r3, [r7, #4]
 810ec6e:	3310      	adds	r3, #16
 810ec70:	4618      	mov	r0, r3
 810ec72:	f000 fc99 	bl	810f5a8 <xTaskRemoveFromEventList>
 810ec76:	4603      	mov	r3, r0
 810ec78:	2b00      	cmp	r3, #0
 810ec7a:	d001      	beq.n	810ec80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 810ec7c:	f000 fd6e 	bl	810f75c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 810ec80:	7bbb      	ldrb	r3, [r7, #14]
 810ec82:	3b01      	subs	r3, #1
 810ec84:	b2db      	uxtb	r3, r3
 810ec86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 810ec88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 810ec8c:	2b00      	cmp	r3, #0
 810ec8e:	dce9      	bgt.n	810ec64 <prvUnlockQueue+0x60>
 810ec90:	e000      	b.n	810ec94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 810ec92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 810ec94:	687b      	ldr	r3, [r7, #4]
 810ec96:	22ff      	movs	r2, #255	; 0xff
 810ec98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 810ec9c:	f7ff f89a 	bl	810ddd4 <vPortExitCritical>
}
 810eca0:	bf00      	nop
 810eca2:	3710      	adds	r7, #16
 810eca4:	46bd      	mov	sp, r7
 810eca6:	bd80      	pop	{r7, pc}

0810eca8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 810eca8:	b580      	push	{r7, lr}
 810ecaa:	b084      	sub	sp, #16
 810ecac:	af00      	add	r7, sp, #0
 810ecae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 810ecb0:	f7ff f860 	bl	810dd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 810ecb4:	687b      	ldr	r3, [r7, #4]
 810ecb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810ecb8:	2b00      	cmp	r3, #0
 810ecba:	d102      	bne.n	810ecc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 810ecbc:	2301      	movs	r3, #1
 810ecbe:	60fb      	str	r3, [r7, #12]
 810ecc0:	e001      	b.n	810ecc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 810ecc2:	2300      	movs	r3, #0
 810ecc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 810ecc6:	f7ff f885 	bl	810ddd4 <vPortExitCritical>

	return xReturn;
 810ecca:	68fb      	ldr	r3, [r7, #12]
}
 810eccc:	4618      	mov	r0, r3
 810ecce:	3710      	adds	r7, #16
 810ecd0:	46bd      	mov	sp, r7
 810ecd2:	bd80      	pop	{r7, pc}

0810ecd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 810ecd4:	b580      	push	{r7, lr}
 810ecd6:	b084      	sub	sp, #16
 810ecd8:	af00      	add	r7, sp, #0
 810ecda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 810ecdc:	f7ff f84a 	bl	810dd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 810ece0:	687b      	ldr	r3, [r7, #4]
 810ece2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810ece4:	687b      	ldr	r3, [r7, #4]
 810ece6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810ece8:	429a      	cmp	r2, r3
 810ecea:	d102      	bne.n	810ecf2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 810ecec:	2301      	movs	r3, #1
 810ecee:	60fb      	str	r3, [r7, #12]
 810ecf0:	e001      	b.n	810ecf6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 810ecf2:	2300      	movs	r3, #0
 810ecf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 810ecf6:	f7ff f86d 	bl	810ddd4 <vPortExitCritical>

	return xReturn;
 810ecfa:	68fb      	ldr	r3, [r7, #12]
}
 810ecfc:	4618      	mov	r0, r3
 810ecfe:	3710      	adds	r7, #16
 810ed00:	46bd      	mov	sp, r7
 810ed02:	bd80      	pop	{r7, pc}

0810ed04 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 810ed04:	b580      	push	{r7, lr}
 810ed06:	b08e      	sub	sp, #56	; 0x38
 810ed08:	af04      	add	r7, sp, #16
 810ed0a:	60f8      	str	r0, [r7, #12]
 810ed0c:	60b9      	str	r1, [r7, #8]
 810ed0e:	607a      	str	r2, [r7, #4]
 810ed10:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 810ed12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810ed14:	2b00      	cmp	r3, #0
 810ed16:	d10a      	bne.n	810ed2e <xTaskCreateStatic+0x2a>
	__asm volatile
 810ed18:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ed1c:	f383 8811 	msr	BASEPRI, r3
 810ed20:	f3bf 8f6f 	isb	sy
 810ed24:	f3bf 8f4f 	dsb	sy
 810ed28:	623b      	str	r3, [r7, #32]
}
 810ed2a:	bf00      	nop
 810ed2c:	e7fe      	b.n	810ed2c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 810ed2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810ed30:	2b00      	cmp	r3, #0
 810ed32:	d10a      	bne.n	810ed4a <xTaskCreateStatic+0x46>
	__asm volatile
 810ed34:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ed38:	f383 8811 	msr	BASEPRI, r3
 810ed3c:	f3bf 8f6f 	isb	sy
 810ed40:	f3bf 8f4f 	dsb	sy
 810ed44:	61fb      	str	r3, [r7, #28]
}
 810ed46:	bf00      	nop
 810ed48:	e7fe      	b.n	810ed48 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 810ed4a:	23b4      	movs	r3, #180	; 0xb4
 810ed4c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 810ed4e:	693b      	ldr	r3, [r7, #16]
 810ed50:	2bb4      	cmp	r3, #180	; 0xb4
 810ed52:	d00a      	beq.n	810ed6a <xTaskCreateStatic+0x66>
	__asm volatile
 810ed54:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ed58:	f383 8811 	msr	BASEPRI, r3
 810ed5c:	f3bf 8f6f 	isb	sy
 810ed60:	f3bf 8f4f 	dsb	sy
 810ed64:	61bb      	str	r3, [r7, #24]
}
 810ed66:	bf00      	nop
 810ed68:	e7fe      	b.n	810ed68 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 810ed6a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 810ed6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810ed6e:	2b00      	cmp	r3, #0
 810ed70:	d01e      	beq.n	810edb0 <xTaskCreateStatic+0xac>
 810ed72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810ed74:	2b00      	cmp	r3, #0
 810ed76:	d01b      	beq.n	810edb0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 810ed78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810ed7a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 810ed7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810ed7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810ed80:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 810ed82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810ed84:	2202      	movs	r2, #2
 810ed86:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 810ed8a:	2300      	movs	r3, #0
 810ed8c:	9303      	str	r3, [sp, #12]
 810ed8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810ed90:	9302      	str	r3, [sp, #8]
 810ed92:	f107 0314 	add.w	r3, r7, #20
 810ed96:	9301      	str	r3, [sp, #4]
 810ed98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ed9a:	9300      	str	r3, [sp, #0]
 810ed9c:	683b      	ldr	r3, [r7, #0]
 810ed9e:	687a      	ldr	r2, [r7, #4]
 810eda0:	68b9      	ldr	r1, [r7, #8]
 810eda2:	68f8      	ldr	r0, [r7, #12]
 810eda4:	f000 f850 	bl	810ee48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 810eda8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 810edaa:	f000 f8eb 	bl	810ef84 <prvAddNewTaskToReadyList>
 810edae:	e001      	b.n	810edb4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 810edb0:	2300      	movs	r3, #0
 810edb2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 810edb4:	697b      	ldr	r3, [r7, #20]
	}
 810edb6:	4618      	mov	r0, r3
 810edb8:	3728      	adds	r7, #40	; 0x28
 810edba:	46bd      	mov	sp, r7
 810edbc:	bd80      	pop	{r7, pc}

0810edbe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 810edbe:	b580      	push	{r7, lr}
 810edc0:	b08c      	sub	sp, #48	; 0x30
 810edc2:	af04      	add	r7, sp, #16
 810edc4:	60f8      	str	r0, [r7, #12]
 810edc6:	60b9      	str	r1, [r7, #8]
 810edc8:	603b      	str	r3, [r7, #0]
 810edca:	4613      	mov	r3, r2
 810edcc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 810edce:	88fb      	ldrh	r3, [r7, #6]
 810edd0:	009b      	lsls	r3, r3, #2
 810edd2:	4618      	mov	r0, r3
 810edd4:	f7fe fc06 	bl	810d5e4 <pvPortMalloc>
 810edd8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 810edda:	697b      	ldr	r3, [r7, #20]
 810eddc:	2b00      	cmp	r3, #0
 810edde:	d00e      	beq.n	810edfe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 810ede0:	20b4      	movs	r0, #180	; 0xb4
 810ede2:	f7fe fbff 	bl	810d5e4 <pvPortMalloc>
 810ede6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 810ede8:	69fb      	ldr	r3, [r7, #28]
 810edea:	2b00      	cmp	r3, #0
 810edec:	d003      	beq.n	810edf6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 810edee:	69fb      	ldr	r3, [r7, #28]
 810edf0:	697a      	ldr	r2, [r7, #20]
 810edf2:	631a      	str	r2, [r3, #48]	; 0x30
 810edf4:	e005      	b.n	810ee02 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 810edf6:	6978      	ldr	r0, [r7, #20]
 810edf8:	f7fe fcc0 	bl	810d77c <vPortFree>
 810edfc:	e001      	b.n	810ee02 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 810edfe:	2300      	movs	r3, #0
 810ee00:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 810ee02:	69fb      	ldr	r3, [r7, #28]
 810ee04:	2b00      	cmp	r3, #0
 810ee06:	d017      	beq.n	810ee38 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 810ee08:	69fb      	ldr	r3, [r7, #28]
 810ee0a:	2200      	movs	r2, #0
 810ee0c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 810ee10:	88fa      	ldrh	r2, [r7, #6]
 810ee12:	2300      	movs	r3, #0
 810ee14:	9303      	str	r3, [sp, #12]
 810ee16:	69fb      	ldr	r3, [r7, #28]
 810ee18:	9302      	str	r3, [sp, #8]
 810ee1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810ee1c:	9301      	str	r3, [sp, #4]
 810ee1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810ee20:	9300      	str	r3, [sp, #0]
 810ee22:	683b      	ldr	r3, [r7, #0]
 810ee24:	68b9      	ldr	r1, [r7, #8]
 810ee26:	68f8      	ldr	r0, [r7, #12]
 810ee28:	f000 f80e 	bl	810ee48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 810ee2c:	69f8      	ldr	r0, [r7, #28]
 810ee2e:	f000 f8a9 	bl	810ef84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 810ee32:	2301      	movs	r3, #1
 810ee34:	61bb      	str	r3, [r7, #24]
 810ee36:	e002      	b.n	810ee3e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 810ee38:	f04f 33ff 	mov.w	r3, #4294967295
 810ee3c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 810ee3e:	69bb      	ldr	r3, [r7, #24]
	}
 810ee40:	4618      	mov	r0, r3
 810ee42:	3720      	adds	r7, #32
 810ee44:	46bd      	mov	sp, r7
 810ee46:	bd80      	pop	{r7, pc}

0810ee48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 810ee48:	b580      	push	{r7, lr}
 810ee4a:	b088      	sub	sp, #32
 810ee4c:	af00      	add	r7, sp, #0
 810ee4e:	60f8      	str	r0, [r7, #12]
 810ee50:	60b9      	str	r1, [r7, #8]
 810ee52:	607a      	str	r2, [r7, #4]
 810ee54:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 810ee56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ee58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810ee5a:	687b      	ldr	r3, [r7, #4]
 810ee5c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 810ee60:	3b01      	subs	r3, #1
 810ee62:	009b      	lsls	r3, r3, #2
 810ee64:	4413      	add	r3, r2
 810ee66:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 810ee68:	69bb      	ldr	r3, [r7, #24]
 810ee6a:	f023 0307 	bic.w	r3, r3, #7
 810ee6e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 810ee70:	69bb      	ldr	r3, [r7, #24]
 810ee72:	f003 0307 	and.w	r3, r3, #7
 810ee76:	2b00      	cmp	r3, #0
 810ee78:	d00a      	beq.n	810ee90 <prvInitialiseNewTask+0x48>
	__asm volatile
 810ee7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ee7e:	f383 8811 	msr	BASEPRI, r3
 810ee82:	f3bf 8f6f 	isb	sy
 810ee86:	f3bf 8f4f 	dsb	sy
 810ee8a:	617b      	str	r3, [r7, #20]
}
 810ee8c:	bf00      	nop
 810ee8e:	e7fe      	b.n	810ee8e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 810ee90:	68bb      	ldr	r3, [r7, #8]
 810ee92:	2b00      	cmp	r3, #0
 810ee94:	d01f      	beq.n	810eed6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 810ee96:	2300      	movs	r3, #0
 810ee98:	61fb      	str	r3, [r7, #28]
 810ee9a:	e012      	b.n	810eec2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 810ee9c:	68ba      	ldr	r2, [r7, #8]
 810ee9e:	69fb      	ldr	r3, [r7, #28]
 810eea0:	4413      	add	r3, r2
 810eea2:	7819      	ldrb	r1, [r3, #0]
 810eea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810eea6:	69fb      	ldr	r3, [r7, #28]
 810eea8:	4413      	add	r3, r2
 810eeaa:	3334      	adds	r3, #52	; 0x34
 810eeac:	460a      	mov	r2, r1
 810eeae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 810eeb0:	68ba      	ldr	r2, [r7, #8]
 810eeb2:	69fb      	ldr	r3, [r7, #28]
 810eeb4:	4413      	add	r3, r2
 810eeb6:	781b      	ldrb	r3, [r3, #0]
 810eeb8:	2b00      	cmp	r3, #0
 810eeba:	d006      	beq.n	810eeca <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 810eebc:	69fb      	ldr	r3, [r7, #28]
 810eebe:	3301      	adds	r3, #1
 810eec0:	61fb      	str	r3, [r7, #28]
 810eec2:	69fb      	ldr	r3, [r7, #28]
 810eec4:	2b0f      	cmp	r3, #15
 810eec6:	d9e9      	bls.n	810ee9c <prvInitialiseNewTask+0x54>
 810eec8:	e000      	b.n	810eecc <prvInitialiseNewTask+0x84>
			{
				break;
 810eeca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 810eecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810eece:	2200      	movs	r2, #0
 810eed0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 810eed4:	e003      	b.n	810eede <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 810eed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810eed8:	2200      	movs	r2, #0
 810eeda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 810eede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810eee0:	2b06      	cmp	r3, #6
 810eee2:	d901      	bls.n	810eee8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 810eee4:	2306      	movs	r3, #6
 810eee6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 810eee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810eeea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810eeec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 810eeee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810eef0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810eef2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 810eef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810eef6:	2200      	movs	r2, #0
 810eef8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 810eefa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810eefc:	3304      	adds	r3, #4
 810eefe:	4618      	mov	r0, r3
 810ef00:	f7fe fd7a 	bl	810d9f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 810ef04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef06:	3318      	adds	r3, #24
 810ef08:	4618      	mov	r0, r3
 810ef0a:	f7fe fd75 	bl	810d9f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 810ef0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810ef12:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810ef14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810ef16:	f1c3 0207 	rsb	r2, r3, #7
 810ef1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef1c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 810ef1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810ef22:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 810ef24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef26:	2200      	movs	r2, #0
 810ef28:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 810ef2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef2e:	2200      	movs	r2, #0
 810ef30:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 810ef34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef36:	334c      	adds	r3, #76	; 0x4c
 810ef38:	2260      	movs	r2, #96	; 0x60
 810ef3a:	2100      	movs	r1, #0
 810ef3c:	4618      	mov	r0, r3
 810ef3e:	f009 fc02 	bl	8118746 <memset>
 810ef42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef44:	4a0c      	ldr	r2, [pc, #48]	; (810ef78 <prvInitialiseNewTask+0x130>)
 810ef46:	651a      	str	r2, [r3, #80]	; 0x50
 810ef48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef4a:	4a0c      	ldr	r2, [pc, #48]	; (810ef7c <prvInitialiseNewTask+0x134>)
 810ef4c:	655a      	str	r2, [r3, #84]	; 0x54
 810ef4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef50:	4a0b      	ldr	r2, [pc, #44]	; (810ef80 <prvInitialiseNewTask+0x138>)
 810ef52:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 810ef54:	683a      	ldr	r2, [r7, #0]
 810ef56:	68f9      	ldr	r1, [r7, #12]
 810ef58:	69b8      	ldr	r0, [r7, #24]
 810ef5a:	f7fe fde1 	bl	810db20 <pxPortInitialiseStack>
 810ef5e:	4602      	mov	r2, r0
 810ef60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ef62:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 810ef64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810ef66:	2b00      	cmp	r3, #0
 810ef68:	d002      	beq.n	810ef70 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 810ef6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810ef6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810ef6e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810ef70:	bf00      	nop
 810ef72:	3720      	adds	r7, #32
 810ef74:	46bd      	mov	sp, r7
 810ef76:	bd80      	pop	{r7, pc}
 810ef78:	0811d14c 	.word	0x0811d14c
 810ef7c:	0811d16c 	.word	0x0811d16c
 810ef80:	0811d12c 	.word	0x0811d12c

0810ef84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 810ef84:	b580      	push	{r7, lr}
 810ef86:	b082      	sub	sp, #8
 810ef88:	af00      	add	r7, sp, #0
 810ef8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 810ef8c:	f7fe fef2 	bl	810dd74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 810ef90:	4b2a      	ldr	r3, [pc, #168]	; (810f03c <prvAddNewTaskToReadyList+0xb8>)
 810ef92:	681b      	ldr	r3, [r3, #0]
 810ef94:	3301      	adds	r3, #1
 810ef96:	4a29      	ldr	r2, [pc, #164]	; (810f03c <prvAddNewTaskToReadyList+0xb8>)
 810ef98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 810ef9a:	4b29      	ldr	r3, [pc, #164]	; (810f040 <prvAddNewTaskToReadyList+0xbc>)
 810ef9c:	681b      	ldr	r3, [r3, #0]
 810ef9e:	2b00      	cmp	r3, #0
 810efa0:	d109      	bne.n	810efb6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 810efa2:	4a27      	ldr	r2, [pc, #156]	; (810f040 <prvAddNewTaskToReadyList+0xbc>)
 810efa4:	687b      	ldr	r3, [r7, #4]
 810efa6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 810efa8:	4b24      	ldr	r3, [pc, #144]	; (810f03c <prvAddNewTaskToReadyList+0xb8>)
 810efaa:	681b      	ldr	r3, [r3, #0]
 810efac:	2b01      	cmp	r3, #1
 810efae:	d110      	bne.n	810efd2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 810efb0:	f000 fbf8 	bl	810f7a4 <prvInitialiseTaskLists>
 810efb4:	e00d      	b.n	810efd2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 810efb6:	4b23      	ldr	r3, [pc, #140]	; (810f044 <prvAddNewTaskToReadyList+0xc0>)
 810efb8:	681b      	ldr	r3, [r3, #0]
 810efba:	2b00      	cmp	r3, #0
 810efbc:	d109      	bne.n	810efd2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 810efbe:	4b20      	ldr	r3, [pc, #128]	; (810f040 <prvAddNewTaskToReadyList+0xbc>)
 810efc0:	681b      	ldr	r3, [r3, #0]
 810efc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810efc4:	687b      	ldr	r3, [r7, #4]
 810efc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810efc8:	429a      	cmp	r2, r3
 810efca:	d802      	bhi.n	810efd2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 810efcc:	4a1c      	ldr	r2, [pc, #112]	; (810f040 <prvAddNewTaskToReadyList+0xbc>)
 810efce:	687b      	ldr	r3, [r7, #4]
 810efd0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 810efd2:	4b1d      	ldr	r3, [pc, #116]	; (810f048 <prvAddNewTaskToReadyList+0xc4>)
 810efd4:	681b      	ldr	r3, [r3, #0]
 810efd6:	3301      	adds	r3, #1
 810efd8:	4a1b      	ldr	r2, [pc, #108]	; (810f048 <prvAddNewTaskToReadyList+0xc4>)
 810efda:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 810efdc:	687b      	ldr	r3, [r7, #4]
 810efde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810efe0:	2201      	movs	r2, #1
 810efe2:	409a      	lsls	r2, r3
 810efe4:	4b19      	ldr	r3, [pc, #100]	; (810f04c <prvAddNewTaskToReadyList+0xc8>)
 810efe6:	681b      	ldr	r3, [r3, #0]
 810efe8:	4313      	orrs	r3, r2
 810efea:	4a18      	ldr	r2, [pc, #96]	; (810f04c <prvAddNewTaskToReadyList+0xc8>)
 810efec:	6013      	str	r3, [r2, #0]
 810efee:	687b      	ldr	r3, [r7, #4]
 810eff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810eff2:	4613      	mov	r3, r2
 810eff4:	009b      	lsls	r3, r3, #2
 810eff6:	4413      	add	r3, r2
 810eff8:	009b      	lsls	r3, r3, #2
 810effa:	4a15      	ldr	r2, [pc, #84]	; (810f050 <prvAddNewTaskToReadyList+0xcc>)
 810effc:	441a      	add	r2, r3
 810effe:	687b      	ldr	r3, [r7, #4]
 810f000:	3304      	adds	r3, #4
 810f002:	4619      	mov	r1, r3
 810f004:	4610      	mov	r0, r2
 810f006:	f7fe fd04 	bl	810da12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 810f00a:	f7fe fee3 	bl	810ddd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 810f00e:	4b0d      	ldr	r3, [pc, #52]	; (810f044 <prvAddNewTaskToReadyList+0xc0>)
 810f010:	681b      	ldr	r3, [r3, #0]
 810f012:	2b00      	cmp	r3, #0
 810f014:	d00e      	beq.n	810f034 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 810f016:	4b0a      	ldr	r3, [pc, #40]	; (810f040 <prvAddNewTaskToReadyList+0xbc>)
 810f018:	681b      	ldr	r3, [r3, #0]
 810f01a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f01c:	687b      	ldr	r3, [r7, #4]
 810f01e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f020:	429a      	cmp	r2, r3
 810f022:	d207      	bcs.n	810f034 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 810f024:	4b0b      	ldr	r3, [pc, #44]	; (810f054 <prvAddNewTaskToReadyList+0xd0>)
 810f026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810f02a:	601a      	str	r2, [r3, #0]
 810f02c:	f3bf 8f4f 	dsb	sy
 810f030:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810f034:	bf00      	nop
 810f036:	3708      	adds	r7, #8
 810f038:	46bd      	mov	sp, r7
 810f03a:	bd80      	pop	{r7, pc}
 810f03c:	100057e4 	.word	0x100057e4
 810f040:	100056e4 	.word	0x100056e4
 810f044:	100057f0 	.word	0x100057f0
 810f048:	10005800 	.word	0x10005800
 810f04c:	100057ec 	.word	0x100057ec
 810f050:	100056e8 	.word	0x100056e8
 810f054:	e000ed04 	.word	0xe000ed04

0810f058 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 810f058:	b580      	push	{r7, lr}
 810f05a:	b084      	sub	sp, #16
 810f05c:	af00      	add	r7, sp, #0
 810f05e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 810f060:	2300      	movs	r3, #0
 810f062:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 810f064:	687b      	ldr	r3, [r7, #4]
 810f066:	2b00      	cmp	r3, #0
 810f068:	d017      	beq.n	810f09a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 810f06a:	4b13      	ldr	r3, [pc, #76]	; (810f0b8 <vTaskDelay+0x60>)
 810f06c:	681b      	ldr	r3, [r3, #0]
 810f06e:	2b00      	cmp	r3, #0
 810f070:	d00a      	beq.n	810f088 <vTaskDelay+0x30>
	__asm volatile
 810f072:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f076:	f383 8811 	msr	BASEPRI, r3
 810f07a:	f3bf 8f6f 	isb	sy
 810f07e:	f3bf 8f4f 	dsb	sy
 810f082:	60bb      	str	r3, [r7, #8]
}
 810f084:	bf00      	nop
 810f086:	e7fe      	b.n	810f086 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 810f088:	f000 f884 	bl	810f194 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 810f08c:	2100      	movs	r1, #0
 810f08e:	6878      	ldr	r0, [r7, #4]
 810f090:	f000 fe06 	bl	810fca0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 810f094:	f000 f88c 	bl	810f1b0 <xTaskResumeAll>
 810f098:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 810f09a:	68fb      	ldr	r3, [r7, #12]
 810f09c:	2b00      	cmp	r3, #0
 810f09e:	d107      	bne.n	810f0b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 810f0a0:	4b06      	ldr	r3, [pc, #24]	; (810f0bc <vTaskDelay+0x64>)
 810f0a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810f0a6:	601a      	str	r2, [r3, #0]
 810f0a8:	f3bf 8f4f 	dsb	sy
 810f0ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 810f0b0:	bf00      	nop
 810f0b2:	3710      	adds	r7, #16
 810f0b4:	46bd      	mov	sp, r7
 810f0b6:	bd80      	pop	{r7, pc}
 810f0b8:	1000580c 	.word	0x1000580c
 810f0bc:	e000ed04 	.word	0xe000ed04

0810f0c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 810f0c0:	b580      	push	{r7, lr}
 810f0c2:	b08a      	sub	sp, #40	; 0x28
 810f0c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 810f0c6:	2300      	movs	r3, #0
 810f0c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 810f0ca:	2300      	movs	r3, #0
 810f0cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 810f0ce:	463a      	mov	r2, r7
 810f0d0:	1d39      	adds	r1, r7, #4
 810f0d2:	f107 0308 	add.w	r3, r7, #8
 810f0d6:	4618      	mov	r0, r3
 810f0d8:	f006 fcee 	bl	8115ab8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 810f0dc:	6839      	ldr	r1, [r7, #0]
 810f0de:	687b      	ldr	r3, [r7, #4]
 810f0e0:	68ba      	ldr	r2, [r7, #8]
 810f0e2:	9202      	str	r2, [sp, #8]
 810f0e4:	9301      	str	r3, [sp, #4]
 810f0e6:	2300      	movs	r3, #0
 810f0e8:	9300      	str	r3, [sp, #0]
 810f0ea:	2300      	movs	r3, #0
 810f0ec:	460a      	mov	r2, r1
 810f0ee:	4921      	ldr	r1, [pc, #132]	; (810f174 <vTaskStartScheduler+0xb4>)
 810f0f0:	4821      	ldr	r0, [pc, #132]	; (810f178 <vTaskStartScheduler+0xb8>)
 810f0f2:	f7ff fe07 	bl	810ed04 <xTaskCreateStatic>
 810f0f6:	4603      	mov	r3, r0
 810f0f8:	4a20      	ldr	r2, [pc, #128]	; (810f17c <vTaskStartScheduler+0xbc>)
 810f0fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 810f0fc:	4b1f      	ldr	r3, [pc, #124]	; (810f17c <vTaskStartScheduler+0xbc>)
 810f0fe:	681b      	ldr	r3, [r3, #0]
 810f100:	2b00      	cmp	r3, #0
 810f102:	d002      	beq.n	810f10a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 810f104:	2301      	movs	r3, #1
 810f106:	617b      	str	r3, [r7, #20]
 810f108:	e001      	b.n	810f10e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 810f10a:	2300      	movs	r3, #0
 810f10c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 810f10e:	697b      	ldr	r3, [r7, #20]
 810f110:	2b01      	cmp	r3, #1
 810f112:	d11b      	bne.n	810f14c <vTaskStartScheduler+0x8c>
	__asm volatile
 810f114:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f118:	f383 8811 	msr	BASEPRI, r3
 810f11c:	f3bf 8f6f 	isb	sy
 810f120:	f3bf 8f4f 	dsb	sy
 810f124:	613b      	str	r3, [r7, #16]
}
 810f126:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 810f128:	4b15      	ldr	r3, [pc, #84]	; (810f180 <vTaskStartScheduler+0xc0>)
 810f12a:	681b      	ldr	r3, [r3, #0]
 810f12c:	334c      	adds	r3, #76	; 0x4c
 810f12e:	4a15      	ldr	r2, [pc, #84]	; (810f184 <vTaskStartScheduler+0xc4>)
 810f130:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 810f132:	4b15      	ldr	r3, [pc, #84]	; (810f188 <vTaskStartScheduler+0xc8>)
 810f134:	f04f 32ff 	mov.w	r2, #4294967295
 810f138:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 810f13a:	4b14      	ldr	r3, [pc, #80]	; (810f18c <vTaskStartScheduler+0xcc>)
 810f13c:	2201      	movs	r2, #1
 810f13e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 810f140:	4b13      	ldr	r3, [pc, #76]	; (810f190 <vTaskStartScheduler+0xd0>)
 810f142:	2200      	movs	r2, #0
 810f144:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 810f146:	f7fe fd73 	bl	810dc30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 810f14a:	e00e      	b.n	810f16a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 810f14c:	697b      	ldr	r3, [r7, #20]
 810f14e:	f1b3 3fff 	cmp.w	r3, #4294967295
 810f152:	d10a      	bne.n	810f16a <vTaskStartScheduler+0xaa>
	__asm volatile
 810f154:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f158:	f383 8811 	msr	BASEPRI, r3
 810f15c:	f3bf 8f6f 	isb	sy
 810f160:	f3bf 8f4f 	dsb	sy
 810f164:	60fb      	str	r3, [r7, #12]
}
 810f166:	bf00      	nop
 810f168:	e7fe      	b.n	810f168 <vTaskStartScheduler+0xa8>
}
 810f16a:	bf00      	nop
 810f16c:	3718      	adds	r7, #24
 810f16e:	46bd      	mov	sp, r7
 810f170:	bd80      	pop	{r7, pc}
 810f172:	bf00      	nop
 810f174:	0811b328 	.word	0x0811b328
 810f178:	0810f775 	.word	0x0810f775
 810f17c:	10005808 	.word	0x10005808
 810f180:	100056e4 	.word	0x100056e4
 810f184:	1000002c 	.word	0x1000002c
 810f188:	10005804 	.word	0x10005804
 810f18c:	100057f0 	.word	0x100057f0
 810f190:	100057e8 	.word	0x100057e8

0810f194 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 810f194:	b480      	push	{r7}
 810f196:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 810f198:	4b04      	ldr	r3, [pc, #16]	; (810f1ac <vTaskSuspendAll+0x18>)
 810f19a:	681b      	ldr	r3, [r3, #0]
 810f19c:	3301      	adds	r3, #1
 810f19e:	4a03      	ldr	r2, [pc, #12]	; (810f1ac <vTaskSuspendAll+0x18>)
 810f1a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 810f1a2:	bf00      	nop
 810f1a4:	46bd      	mov	sp, r7
 810f1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f1aa:	4770      	bx	lr
 810f1ac:	1000580c 	.word	0x1000580c

0810f1b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 810f1b0:	b580      	push	{r7, lr}
 810f1b2:	b084      	sub	sp, #16
 810f1b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 810f1b6:	2300      	movs	r3, #0
 810f1b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 810f1ba:	2300      	movs	r3, #0
 810f1bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 810f1be:	4b41      	ldr	r3, [pc, #260]	; (810f2c4 <xTaskResumeAll+0x114>)
 810f1c0:	681b      	ldr	r3, [r3, #0]
 810f1c2:	2b00      	cmp	r3, #0
 810f1c4:	d10a      	bne.n	810f1dc <xTaskResumeAll+0x2c>
	__asm volatile
 810f1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f1ca:	f383 8811 	msr	BASEPRI, r3
 810f1ce:	f3bf 8f6f 	isb	sy
 810f1d2:	f3bf 8f4f 	dsb	sy
 810f1d6:	603b      	str	r3, [r7, #0]
}
 810f1d8:	bf00      	nop
 810f1da:	e7fe      	b.n	810f1da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 810f1dc:	f7fe fdca 	bl	810dd74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 810f1e0:	4b38      	ldr	r3, [pc, #224]	; (810f2c4 <xTaskResumeAll+0x114>)
 810f1e2:	681b      	ldr	r3, [r3, #0]
 810f1e4:	3b01      	subs	r3, #1
 810f1e6:	4a37      	ldr	r2, [pc, #220]	; (810f2c4 <xTaskResumeAll+0x114>)
 810f1e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810f1ea:	4b36      	ldr	r3, [pc, #216]	; (810f2c4 <xTaskResumeAll+0x114>)
 810f1ec:	681b      	ldr	r3, [r3, #0]
 810f1ee:	2b00      	cmp	r3, #0
 810f1f0:	d161      	bne.n	810f2b6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 810f1f2:	4b35      	ldr	r3, [pc, #212]	; (810f2c8 <xTaskResumeAll+0x118>)
 810f1f4:	681b      	ldr	r3, [r3, #0]
 810f1f6:	2b00      	cmp	r3, #0
 810f1f8:	d05d      	beq.n	810f2b6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 810f1fa:	e02e      	b.n	810f25a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810f1fc:	4b33      	ldr	r3, [pc, #204]	; (810f2cc <xTaskResumeAll+0x11c>)
 810f1fe:	68db      	ldr	r3, [r3, #12]
 810f200:	68db      	ldr	r3, [r3, #12]
 810f202:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810f204:	68fb      	ldr	r3, [r7, #12]
 810f206:	3318      	adds	r3, #24
 810f208:	4618      	mov	r0, r3
 810f20a:	f7fe fc5f 	bl	810dacc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810f20e:	68fb      	ldr	r3, [r7, #12]
 810f210:	3304      	adds	r3, #4
 810f212:	4618      	mov	r0, r3
 810f214:	f7fe fc5a 	bl	810dacc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 810f218:	68fb      	ldr	r3, [r7, #12]
 810f21a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f21c:	2201      	movs	r2, #1
 810f21e:	409a      	lsls	r2, r3
 810f220:	4b2b      	ldr	r3, [pc, #172]	; (810f2d0 <xTaskResumeAll+0x120>)
 810f222:	681b      	ldr	r3, [r3, #0]
 810f224:	4313      	orrs	r3, r2
 810f226:	4a2a      	ldr	r2, [pc, #168]	; (810f2d0 <xTaskResumeAll+0x120>)
 810f228:	6013      	str	r3, [r2, #0]
 810f22a:	68fb      	ldr	r3, [r7, #12]
 810f22c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f22e:	4613      	mov	r3, r2
 810f230:	009b      	lsls	r3, r3, #2
 810f232:	4413      	add	r3, r2
 810f234:	009b      	lsls	r3, r3, #2
 810f236:	4a27      	ldr	r2, [pc, #156]	; (810f2d4 <xTaskResumeAll+0x124>)
 810f238:	441a      	add	r2, r3
 810f23a:	68fb      	ldr	r3, [r7, #12]
 810f23c:	3304      	adds	r3, #4
 810f23e:	4619      	mov	r1, r3
 810f240:	4610      	mov	r0, r2
 810f242:	f7fe fbe6 	bl	810da12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810f246:	68fb      	ldr	r3, [r7, #12]
 810f248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f24a:	4b23      	ldr	r3, [pc, #140]	; (810f2d8 <xTaskResumeAll+0x128>)
 810f24c:	681b      	ldr	r3, [r3, #0]
 810f24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f250:	429a      	cmp	r2, r3
 810f252:	d302      	bcc.n	810f25a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 810f254:	4b21      	ldr	r3, [pc, #132]	; (810f2dc <xTaskResumeAll+0x12c>)
 810f256:	2201      	movs	r2, #1
 810f258:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 810f25a:	4b1c      	ldr	r3, [pc, #112]	; (810f2cc <xTaskResumeAll+0x11c>)
 810f25c:	681b      	ldr	r3, [r3, #0]
 810f25e:	2b00      	cmp	r3, #0
 810f260:	d1cc      	bne.n	810f1fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 810f262:	68fb      	ldr	r3, [r7, #12]
 810f264:	2b00      	cmp	r3, #0
 810f266:	d001      	beq.n	810f26c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 810f268:	f000 fb3e 	bl	810f8e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 810f26c:	4b1c      	ldr	r3, [pc, #112]	; (810f2e0 <xTaskResumeAll+0x130>)
 810f26e:	681b      	ldr	r3, [r3, #0]
 810f270:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 810f272:	687b      	ldr	r3, [r7, #4]
 810f274:	2b00      	cmp	r3, #0
 810f276:	d010      	beq.n	810f29a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 810f278:	f000 f858 	bl	810f32c <xTaskIncrementTick>
 810f27c:	4603      	mov	r3, r0
 810f27e:	2b00      	cmp	r3, #0
 810f280:	d002      	beq.n	810f288 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 810f282:	4b16      	ldr	r3, [pc, #88]	; (810f2dc <xTaskResumeAll+0x12c>)
 810f284:	2201      	movs	r2, #1
 810f286:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 810f288:	687b      	ldr	r3, [r7, #4]
 810f28a:	3b01      	subs	r3, #1
 810f28c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 810f28e:	687b      	ldr	r3, [r7, #4]
 810f290:	2b00      	cmp	r3, #0
 810f292:	d1f1      	bne.n	810f278 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 810f294:	4b12      	ldr	r3, [pc, #72]	; (810f2e0 <xTaskResumeAll+0x130>)
 810f296:	2200      	movs	r2, #0
 810f298:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 810f29a:	4b10      	ldr	r3, [pc, #64]	; (810f2dc <xTaskResumeAll+0x12c>)
 810f29c:	681b      	ldr	r3, [r3, #0]
 810f29e:	2b00      	cmp	r3, #0
 810f2a0:	d009      	beq.n	810f2b6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 810f2a2:	2301      	movs	r3, #1
 810f2a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 810f2a6:	4b0f      	ldr	r3, [pc, #60]	; (810f2e4 <xTaskResumeAll+0x134>)
 810f2a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810f2ac:	601a      	str	r2, [r3, #0]
 810f2ae:	f3bf 8f4f 	dsb	sy
 810f2b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 810f2b6:	f7fe fd8d 	bl	810ddd4 <vPortExitCritical>

	return xAlreadyYielded;
 810f2ba:	68bb      	ldr	r3, [r7, #8]
}
 810f2bc:	4618      	mov	r0, r3
 810f2be:	3710      	adds	r7, #16
 810f2c0:	46bd      	mov	sp, r7
 810f2c2:	bd80      	pop	{r7, pc}
 810f2c4:	1000580c 	.word	0x1000580c
 810f2c8:	100057e4 	.word	0x100057e4
 810f2cc:	100057a4 	.word	0x100057a4
 810f2d0:	100057ec 	.word	0x100057ec
 810f2d4:	100056e8 	.word	0x100056e8
 810f2d8:	100056e4 	.word	0x100056e4
 810f2dc:	100057f8 	.word	0x100057f8
 810f2e0:	100057f4 	.word	0x100057f4
 810f2e4:	e000ed04 	.word	0xe000ed04

0810f2e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 810f2e8:	b480      	push	{r7}
 810f2ea:	b083      	sub	sp, #12
 810f2ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 810f2ee:	4b05      	ldr	r3, [pc, #20]	; (810f304 <xTaskGetTickCount+0x1c>)
 810f2f0:	681b      	ldr	r3, [r3, #0]
 810f2f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 810f2f4:	687b      	ldr	r3, [r7, #4]
}
 810f2f6:	4618      	mov	r0, r3
 810f2f8:	370c      	adds	r7, #12
 810f2fa:	46bd      	mov	sp, r7
 810f2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f300:	4770      	bx	lr
 810f302:	bf00      	nop
 810f304:	100057e8 	.word	0x100057e8

0810f308 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 810f308:	b580      	push	{r7, lr}
 810f30a:	b082      	sub	sp, #8
 810f30c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 810f30e:	f7fe fe13 	bl	810df38 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 810f312:	2300      	movs	r3, #0
 810f314:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 810f316:	4b04      	ldr	r3, [pc, #16]	; (810f328 <xTaskGetTickCountFromISR+0x20>)
 810f318:	681b      	ldr	r3, [r3, #0]
 810f31a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 810f31c:	683b      	ldr	r3, [r7, #0]
}
 810f31e:	4618      	mov	r0, r3
 810f320:	3708      	adds	r7, #8
 810f322:	46bd      	mov	sp, r7
 810f324:	bd80      	pop	{r7, pc}
 810f326:	bf00      	nop
 810f328:	100057e8 	.word	0x100057e8

0810f32c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 810f32c:	b580      	push	{r7, lr}
 810f32e:	b086      	sub	sp, #24
 810f330:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 810f332:	2300      	movs	r3, #0
 810f334:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810f336:	4b4e      	ldr	r3, [pc, #312]	; (810f470 <xTaskIncrementTick+0x144>)
 810f338:	681b      	ldr	r3, [r3, #0]
 810f33a:	2b00      	cmp	r3, #0
 810f33c:	f040 808e 	bne.w	810f45c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 810f340:	4b4c      	ldr	r3, [pc, #304]	; (810f474 <xTaskIncrementTick+0x148>)
 810f342:	681b      	ldr	r3, [r3, #0]
 810f344:	3301      	adds	r3, #1
 810f346:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 810f348:	4a4a      	ldr	r2, [pc, #296]	; (810f474 <xTaskIncrementTick+0x148>)
 810f34a:	693b      	ldr	r3, [r7, #16]
 810f34c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 810f34e:	693b      	ldr	r3, [r7, #16]
 810f350:	2b00      	cmp	r3, #0
 810f352:	d120      	bne.n	810f396 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 810f354:	4b48      	ldr	r3, [pc, #288]	; (810f478 <xTaskIncrementTick+0x14c>)
 810f356:	681b      	ldr	r3, [r3, #0]
 810f358:	681b      	ldr	r3, [r3, #0]
 810f35a:	2b00      	cmp	r3, #0
 810f35c:	d00a      	beq.n	810f374 <xTaskIncrementTick+0x48>
	__asm volatile
 810f35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f362:	f383 8811 	msr	BASEPRI, r3
 810f366:	f3bf 8f6f 	isb	sy
 810f36a:	f3bf 8f4f 	dsb	sy
 810f36e:	603b      	str	r3, [r7, #0]
}
 810f370:	bf00      	nop
 810f372:	e7fe      	b.n	810f372 <xTaskIncrementTick+0x46>
 810f374:	4b40      	ldr	r3, [pc, #256]	; (810f478 <xTaskIncrementTick+0x14c>)
 810f376:	681b      	ldr	r3, [r3, #0]
 810f378:	60fb      	str	r3, [r7, #12]
 810f37a:	4b40      	ldr	r3, [pc, #256]	; (810f47c <xTaskIncrementTick+0x150>)
 810f37c:	681b      	ldr	r3, [r3, #0]
 810f37e:	4a3e      	ldr	r2, [pc, #248]	; (810f478 <xTaskIncrementTick+0x14c>)
 810f380:	6013      	str	r3, [r2, #0]
 810f382:	4a3e      	ldr	r2, [pc, #248]	; (810f47c <xTaskIncrementTick+0x150>)
 810f384:	68fb      	ldr	r3, [r7, #12]
 810f386:	6013      	str	r3, [r2, #0]
 810f388:	4b3d      	ldr	r3, [pc, #244]	; (810f480 <xTaskIncrementTick+0x154>)
 810f38a:	681b      	ldr	r3, [r3, #0]
 810f38c:	3301      	adds	r3, #1
 810f38e:	4a3c      	ldr	r2, [pc, #240]	; (810f480 <xTaskIncrementTick+0x154>)
 810f390:	6013      	str	r3, [r2, #0]
 810f392:	f000 faa9 	bl	810f8e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 810f396:	4b3b      	ldr	r3, [pc, #236]	; (810f484 <xTaskIncrementTick+0x158>)
 810f398:	681b      	ldr	r3, [r3, #0]
 810f39a:	693a      	ldr	r2, [r7, #16]
 810f39c:	429a      	cmp	r2, r3
 810f39e:	d348      	bcc.n	810f432 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810f3a0:	4b35      	ldr	r3, [pc, #212]	; (810f478 <xTaskIncrementTick+0x14c>)
 810f3a2:	681b      	ldr	r3, [r3, #0]
 810f3a4:	681b      	ldr	r3, [r3, #0]
 810f3a6:	2b00      	cmp	r3, #0
 810f3a8:	d104      	bne.n	810f3b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810f3aa:	4b36      	ldr	r3, [pc, #216]	; (810f484 <xTaskIncrementTick+0x158>)
 810f3ac:	f04f 32ff 	mov.w	r2, #4294967295
 810f3b0:	601a      	str	r2, [r3, #0]
					break;
 810f3b2:	e03e      	b.n	810f432 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810f3b4:	4b30      	ldr	r3, [pc, #192]	; (810f478 <xTaskIncrementTick+0x14c>)
 810f3b6:	681b      	ldr	r3, [r3, #0]
 810f3b8:	68db      	ldr	r3, [r3, #12]
 810f3ba:	68db      	ldr	r3, [r3, #12]
 810f3bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 810f3be:	68bb      	ldr	r3, [r7, #8]
 810f3c0:	685b      	ldr	r3, [r3, #4]
 810f3c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 810f3c4:	693a      	ldr	r2, [r7, #16]
 810f3c6:	687b      	ldr	r3, [r7, #4]
 810f3c8:	429a      	cmp	r2, r3
 810f3ca:	d203      	bcs.n	810f3d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 810f3cc:	4a2d      	ldr	r2, [pc, #180]	; (810f484 <xTaskIncrementTick+0x158>)
 810f3ce:	687b      	ldr	r3, [r7, #4]
 810f3d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 810f3d2:	e02e      	b.n	810f432 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810f3d4:	68bb      	ldr	r3, [r7, #8]
 810f3d6:	3304      	adds	r3, #4
 810f3d8:	4618      	mov	r0, r3
 810f3da:	f7fe fb77 	bl	810dacc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 810f3de:	68bb      	ldr	r3, [r7, #8]
 810f3e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810f3e2:	2b00      	cmp	r3, #0
 810f3e4:	d004      	beq.n	810f3f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810f3e6:	68bb      	ldr	r3, [r7, #8]
 810f3e8:	3318      	adds	r3, #24
 810f3ea:	4618      	mov	r0, r3
 810f3ec:	f7fe fb6e 	bl	810dacc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 810f3f0:	68bb      	ldr	r3, [r7, #8]
 810f3f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f3f4:	2201      	movs	r2, #1
 810f3f6:	409a      	lsls	r2, r3
 810f3f8:	4b23      	ldr	r3, [pc, #140]	; (810f488 <xTaskIncrementTick+0x15c>)
 810f3fa:	681b      	ldr	r3, [r3, #0]
 810f3fc:	4313      	orrs	r3, r2
 810f3fe:	4a22      	ldr	r2, [pc, #136]	; (810f488 <xTaskIncrementTick+0x15c>)
 810f400:	6013      	str	r3, [r2, #0]
 810f402:	68bb      	ldr	r3, [r7, #8]
 810f404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f406:	4613      	mov	r3, r2
 810f408:	009b      	lsls	r3, r3, #2
 810f40a:	4413      	add	r3, r2
 810f40c:	009b      	lsls	r3, r3, #2
 810f40e:	4a1f      	ldr	r2, [pc, #124]	; (810f48c <xTaskIncrementTick+0x160>)
 810f410:	441a      	add	r2, r3
 810f412:	68bb      	ldr	r3, [r7, #8]
 810f414:	3304      	adds	r3, #4
 810f416:	4619      	mov	r1, r3
 810f418:	4610      	mov	r0, r2
 810f41a:	f7fe fafa 	bl	810da12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810f41e:	68bb      	ldr	r3, [r7, #8]
 810f420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f422:	4b1b      	ldr	r3, [pc, #108]	; (810f490 <xTaskIncrementTick+0x164>)
 810f424:	681b      	ldr	r3, [r3, #0]
 810f426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f428:	429a      	cmp	r2, r3
 810f42a:	d3b9      	bcc.n	810f3a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 810f42c:	2301      	movs	r3, #1
 810f42e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810f430:	e7b6      	b.n	810f3a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 810f432:	4b17      	ldr	r3, [pc, #92]	; (810f490 <xTaskIncrementTick+0x164>)
 810f434:	681b      	ldr	r3, [r3, #0]
 810f436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f438:	4914      	ldr	r1, [pc, #80]	; (810f48c <xTaskIncrementTick+0x160>)
 810f43a:	4613      	mov	r3, r2
 810f43c:	009b      	lsls	r3, r3, #2
 810f43e:	4413      	add	r3, r2
 810f440:	009b      	lsls	r3, r3, #2
 810f442:	440b      	add	r3, r1
 810f444:	681b      	ldr	r3, [r3, #0]
 810f446:	2b01      	cmp	r3, #1
 810f448:	d901      	bls.n	810f44e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 810f44a:	2301      	movs	r3, #1
 810f44c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 810f44e:	4b11      	ldr	r3, [pc, #68]	; (810f494 <xTaskIncrementTick+0x168>)
 810f450:	681b      	ldr	r3, [r3, #0]
 810f452:	2b00      	cmp	r3, #0
 810f454:	d007      	beq.n	810f466 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 810f456:	2301      	movs	r3, #1
 810f458:	617b      	str	r3, [r7, #20]
 810f45a:	e004      	b.n	810f466 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 810f45c:	4b0e      	ldr	r3, [pc, #56]	; (810f498 <xTaskIncrementTick+0x16c>)
 810f45e:	681b      	ldr	r3, [r3, #0]
 810f460:	3301      	adds	r3, #1
 810f462:	4a0d      	ldr	r2, [pc, #52]	; (810f498 <xTaskIncrementTick+0x16c>)
 810f464:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 810f466:	697b      	ldr	r3, [r7, #20]
}
 810f468:	4618      	mov	r0, r3
 810f46a:	3718      	adds	r7, #24
 810f46c:	46bd      	mov	sp, r7
 810f46e:	bd80      	pop	{r7, pc}
 810f470:	1000580c 	.word	0x1000580c
 810f474:	100057e8 	.word	0x100057e8
 810f478:	1000579c 	.word	0x1000579c
 810f47c:	100057a0 	.word	0x100057a0
 810f480:	100057fc 	.word	0x100057fc
 810f484:	10005804 	.word	0x10005804
 810f488:	100057ec 	.word	0x100057ec
 810f48c:	100056e8 	.word	0x100056e8
 810f490:	100056e4 	.word	0x100056e4
 810f494:	100057f8 	.word	0x100057f8
 810f498:	100057f4 	.word	0x100057f4

0810f49c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 810f49c:	b480      	push	{r7}
 810f49e:	b087      	sub	sp, #28
 810f4a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 810f4a2:	4b29      	ldr	r3, [pc, #164]	; (810f548 <vTaskSwitchContext+0xac>)
 810f4a4:	681b      	ldr	r3, [r3, #0]
 810f4a6:	2b00      	cmp	r3, #0
 810f4a8:	d003      	beq.n	810f4b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 810f4aa:	4b28      	ldr	r3, [pc, #160]	; (810f54c <vTaskSwitchContext+0xb0>)
 810f4ac:	2201      	movs	r2, #1
 810f4ae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 810f4b0:	e044      	b.n	810f53c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 810f4b2:	4b26      	ldr	r3, [pc, #152]	; (810f54c <vTaskSwitchContext+0xb0>)
 810f4b4:	2200      	movs	r2, #0
 810f4b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810f4b8:	4b25      	ldr	r3, [pc, #148]	; (810f550 <vTaskSwitchContext+0xb4>)
 810f4ba:	681b      	ldr	r3, [r3, #0]
 810f4bc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 810f4be:	68fb      	ldr	r3, [r7, #12]
 810f4c0:	fab3 f383 	clz	r3, r3
 810f4c4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 810f4c6:	7afb      	ldrb	r3, [r7, #11]
 810f4c8:	f1c3 031f 	rsb	r3, r3, #31
 810f4cc:	617b      	str	r3, [r7, #20]
 810f4ce:	4921      	ldr	r1, [pc, #132]	; (810f554 <vTaskSwitchContext+0xb8>)
 810f4d0:	697a      	ldr	r2, [r7, #20]
 810f4d2:	4613      	mov	r3, r2
 810f4d4:	009b      	lsls	r3, r3, #2
 810f4d6:	4413      	add	r3, r2
 810f4d8:	009b      	lsls	r3, r3, #2
 810f4da:	440b      	add	r3, r1
 810f4dc:	681b      	ldr	r3, [r3, #0]
 810f4de:	2b00      	cmp	r3, #0
 810f4e0:	d10a      	bne.n	810f4f8 <vTaskSwitchContext+0x5c>
	__asm volatile
 810f4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f4e6:	f383 8811 	msr	BASEPRI, r3
 810f4ea:	f3bf 8f6f 	isb	sy
 810f4ee:	f3bf 8f4f 	dsb	sy
 810f4f2:	607b      	str	r3, [r7, #4]
}
 810f4f4:	bf00      	nop
 810f4f6:	e7fe      	b.n	810f4f6 <vTaskSwitchContext+0x5a>
 810f4f8:	697a      	ldr	r2, [r7, #20]
 810f4fa:	4613      	mov	r3, r2
 810f4fc:	009b      	lsls	r3, r3, #2
 810f4fe:	4413      	add	r3, r2
 810f500:	009b      	lsls	r3, r3, #2
 810f502:	4a14      	ldr	r2, [pc, #80]	; (810f554 <vTaskSwitchContext+0xb8>)
 810f504:	4413      	add	r3, r2
 810f506:	613b      	str	r3, [r7, #16]
 810f508:	693b      	ldr	r3, [r7, #16]
 810f50a:	685b      	ldr	r3, [r3, #4]
 810f50c:	685a      	ldr	r2, [r3, #4]
 810f50e:	693b      	ldr	r3, [r7, #16]
 810f510:	605a      	str	r2, [r3, #4]
 810f512:	693b      	ldr	r3, [r7, #16]
 810f514:	685a      	ldr	r2, [r3, #4]
 810f516:	693b      	ldr	r3, [r7, #16]
 810f518:	3308      	adds	r3, #8
 810f51a:	429a      	cmp	r2, r3
 810f51c:	d104      	bne.n	810f528 <vTaskSwitchContext+0x8c>
 810f51e:	693b      	ldr	r3, [r7, #16]
 810f520:	685b      	ldr	r3, [r3, #4]
 810f522:	685a      	ldr	r2, [r3, #4]
 810f524:	693b      	ldr	r3, [r7, #16]
 810f526:	605a      	str	r2, [r3, #4]
 810f528:	693b      	ldr	r3, [r7, #16]
 810f52a:	685b      	ldr	r3, [r3, #4]
 810f52c:	68db      	ldr	r3, [r3, #12]
 810f52e:	4a0a      	ldr	r2, [pc, #40]	; (810f558 <vTaskSwitchContext+0xbc>)
 810f530:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 810f532:	4b09      	ldr	r3, [pc, #36]	; (810f558 <vTaskSwitchContext+0xbc>)
 810f534:	681b      	ldr	r3, [r3, #0]
 810f536:	334c      	adds	r3, #76	; 0x4c
 810f538:	4a08      	ldr	r2, [pc, #32]	; (810f55c <vTaskSwitchContext+0xc0>)
 810f53a:	6013      	str	r3, [r2, #0]
}
 810f53c:	bf00      	nop
 810f53e:	371c      	adds	r7, #28
 810f540:	46bd      	mov	sp, r7
 810f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f546:	4770      	bx	lr
 810f548:	1000580c 	.word	0x1000580c
 810f54c:	100057f8 	.word	0x100057f8
 810f550:	100057ec 	.word	0x100057ec
 810f554:	100056e8 	.word	0x100056e8
 810f558:	100056e4 	.word	0x100056e4
 810f55c:	1000002c 	.word	0x1000002c

0810f560 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 810f560:	b580      	push	{r7, lr}
 810f562:	b084      	sub	sp, #16
 810f564:	af00      	add	r7, sp, #0
 810f566:	6078      	str	r0, [r7, #4]
 810f568:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 810f56a:	687b      	ldr	r3, [r7, #4]
 810f56c:	2b00      	cmp	r3, #0
 810f56e:	d10a      	bne.n	810f586 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 810f570:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f574:	f383 8811 	msr	BASEPRI, r3
 810f578:	f3bf 8f6f 	isb	sy
 810f57c:	f3bf 8f4f 	dsb	sy
 810f580:	60fb      	str	r3, [r7, #12]
}
 810f582:	bf00      	nop
 810f584:	e7fe      	b.n	810f584 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810f586:	4b07      	ldr	r3, [pc, #28]	; (810f5a4 <vTaskPlaceOnEventList+0x44>)
 810f588:	681b      	ldr	r3, [r3, #0]
 810f58a:	3318      	adds	r3, #24
 810f58c:	4619      	mov	r1, r3
 810f58e:	6878      	ldr	r0, [r7, #4]
 810f590:	f7fe fa63 	bl	810da5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 810f594:	2101      	movs	r1, #1
 810f596:	6838      	ldr	r0, [r7, #0]
 810f598:	f000 fb82 	bl	810fca0 <prvAddCurrentTaskToDelayedList>
}
 810f59c:	bf00      	nop
 810f59e:	3710      	adds	r7, #16
 810f5a0:	46bd      	mov	sp, r7
 810f5a2:	bd80      	pop	{r7, pc}
 810f5a4:	100056e4 	.word	0x100056e4

0810f5a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 810f5a8:	b580      	push	{r7, lr}
 810f5aa:	b086      	sub	sp, #24
 810f5ac:	af00      	add	r7, sp, #0
 810f5ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810f5b0:	687b      	ldr	r3, [r7, #4]
 810f5b2:	68db      	ldr	r3, [r3, #12]
 810f5b4:	68db      	ldr	r3, [r3, #12]
 810f5b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 810f5b8:	693b      	ldr	r3, [r7, #16]
 810f5ba:	2b00      	cmp	r3, #0
 810f5bc:	d10a      	bne.n	810f5d4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 810f5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f5c2:	f383 8811 	msr	BASEPRI, r3
 810f5c6:	f3bf 8f6f 	isb	sy
 810f5ca:	f3bf 8f4f 	dsb	sy
 810f5ce:	60fb      	str	r3, [r7, #12]
}
 810f5d0:	bf00      	nop
 810f5d2:	e7fe      	b.n	810f5d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 810f5d4:	693b      	ldr	r3, [r7, #16]
 810f5d6:	3318      	adds	r3, #24
 810f5d8:	4618      	mov	r0, r3
 810f5da:	f7fe fa77 	bl	810dacc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810f5de:	4b1d      	ldr	r3, [pc, #116]	; (810f654 <xTaskRemoveFromEventList+0xac>)
 810f5e0:	681b      	ldr	r3, [r3, #0]
 810f5e2:	2b00      	cmp	r3, #0
 810f5e4:	d11c      	bne.n	810f620 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 810f5e6:	693b      	ldr	r3, [r7, #16]
 810f5e8:	3304      	adds	r3, #4
 810f5ea:	4618      	mov	r0, r3
 810f5ec:	f7fe fa6e 	bl	810dacc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 810f5f0:	693b      	ldr	r3, [r7, #16]
 810f5f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f5f4:	2201      	movs	r2, #1
 810f5f6:	409a      	lsls	r2, r3
 810f5f8:	4b17      	ldr	r3, [pc, #92]	; (810f658 <xTaskRemoveFromEventList+0xb0>)
 810f5fa:	681b      	ldr	r3, [r3, #0]
 810f5fc:	4313      	orrs	r3, r2
 810f5fe:	4a16      	ldr	r2, [pc, #88]	; (810f658 <xTaskRemoveFromEventList+0xb0>)
 810f600:	6013      	str	r3, [r2, #0]
 810f602:	693b      	ldr	r3, [r7, #16]
 810f604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f606:	4613      	mov	r3, r2
 810f608:	009b      	lsls	r3, r3, #2
 810f60a:	4413      	add	r3, r2
 810f60c:	009b      	lsls	r3, r3, #2
 810f60e:	4a13      	ldr	r2, [pc, #76]	; (810f65c <xTaskRemoveFromEventList+0xb4>)
 810f610:	441a      	add	r2, r3
 810f612:	693b      	ldr	r3, [r7, #16]
 810f614:	3304      	adds	r3, #4
 810f616:	4619      	mov	r1, r3
 810f618:	4610      	mov	r0, r2
 810f61a:	f7fe f9fa 	bl	810da12 <vListInsertEnd>
 810f61e:	e005      	b.n	810f62c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 810f620:	693b      	ldr	r3, [r7, #16]
 810f622:	3318      	adds	r3, #24
 810f624:	4619      	mov	r1, r3
 810f626:	480e      	ldr	r0, [pc, #56]	; (810f660 <xTaskRemoveFromEventList+0xb8>)
 810f628:	f7fe f9f3 	bl	810da12 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 810f62c:	693b      	ldr	r3, [r7, #16]
 810f62e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f630:	4b0c      	ldr	r3, [pc, #48]	; (810f664 <xTaskRemoveFromEventList+0xbc>)
 810f632:	681b      	ldr	r3, [r3, #0]
 810f634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f636:	429a      	cmp	r2, r3
 810f638:	d905      	bls.n	810f646 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 810f63a:	2301      	movs	r3, #1
 810f63c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 810f63e:	4b0a      	ldr	r3, [pc, #40]	; (810f668 <xTaskRemoveFromEventList+0xc0>)
 810f640:	2201      	movs	r2, #1
 810f642:	601a      	str	r2, [r3, #0]
 810f644:	e001      	b.n	810f64a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 810f646:	2300      	movs	r3, #0
 810f648:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 810f64a:	697b      	ldr	r3, [r7, #20]
}
 810f64c:	4618      	mov	r0, r3
 810f64e:	3718      	adds	r7, #24
 810f650:	46bd      	mov	sp, r7
 810f652:	bd80      	pop	{r7, pc}
 810f654:	1000580c 	.word	0x1000580c
 810f658:	100057ec 	.word	0x100057ec
 810f65c:	100056e8 	.word	0x100056e8
 810f660:	100057a4 	.word	0x100057a4
 810f664:	100056e4 	.word	0x100056e4
 810f668:	100057f8 	.word	0x100057f8

0810f66c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 810f66c:	b480      	push	{r7}
 810f66e:	b083      	sub	sp, #12
 810f670:	af00      	add	r7, sp, #0
 810f672:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 810f674:	4b06      	ldr	r3, [pc, #24]	; (810f690 <vTaskInternalSetTimeOutState+0x24>)
 810f676:	681a      	ldr	r2, [r3, #0]
 810f678:	687b      	ldr	r3, [r7, #4]
 810f67a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 810f67c:	4b05      	ldr	r3, [pc, #20]	; (810f694 <vTaskInternalSetTimeOutState+0x28>)
 810f67e:	681a      	ldr	r2, [r3, #0]
 810f680:	687b      	ldr	r3, [r7, #4]
 810f682:	605a      	str	r2, [r3, #4]
}
 810f684:	bf00      	nop
 810f686:	370c      	adds	r7, #12
 810f688:	46bd      	mov	sp, r7
 810f68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f68e:	4770      	bx	lr
 810f690:	100057fc 	.word	0x100057fc
 810f694:	100057e8 	.word	0x100057e8

0810f698 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 810f698:	b580      	push	{r7, lr}
 810f69a:	b088      	sub	sp, #32
 810f69c:	af00      	add	r7, sp, #0
 810f69e:	6078      	str	r0, [r7, #4]
 810f6a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 810f6a2:	687b      	ldr	r3, [r7, #4]
 810f6a4:	2b00      	cmp	r3, #0
 810f6a6:	d10a      	bne.n	810f6be <xTaskCheckForTimeOut+0x26>
	__asm volatile
 810f6a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f6ac:	f383 8811 	msr	BASEPRI, r3
 810f6b0:	f3bf 8f6f 	isb	sy
 810f6b4:	f3bf 8f4f 	dsb	sy
 810f6b8:	613b      	str	r3, [r7, #16]
}
 810f6ba:	bf00      	nop
 810f6bc:	e7fe      	b.n	810f6bc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 810f6be:	683b      	ldr	r3, [r7, #0]
 810f6c0:	2b00      	cmp	r3, #0
 810f6c2:	d10a      	bne.n	810f6da <xTaskCheckForTimeOut+0x42>
	__asm volatile
 810f6c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f6c8:	f383 8811 	msr	BASEPRI, r3
 810f6cc:	f3bf 8f6f 	isb	sy
 810f6d0:	f3bf 8f4f 	dsb	sy
 810f6d4:	60fb      	str	r3, [r7, #12]
}
 810f6d6:	bf00      	nop
 810f6d8:	e7fe      	b.n	810f6d8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 810f6da:	f7fe fb4b 	bl	810dd74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 810f6de:	4b1d      	ldr	r3, [pc, #116]	; (810f754 <xTaskCheckForTimeOut+0xbc>)
 810f6e0:	681b      	ldr	r3, [r3, #0]
 810f6e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 810f6e4:	687b      	ldr	r3, [r7, #4]
 810f6e6:	685b      	ldr	r3, [r3, #4]
 810f6e8:	69ba      	ldr	r2, [r7, #24]
 810f6ea:	1ad3      	subs	r3, r2, r3
 810f6ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 810f6ee:	683b      	ldr	r3, [r7, #0]
 810f6f0:	681b      	ldr	r3, [r3, #0]
 810f6f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 810f6f6:	d102      	bne.n	810f6fe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 810f6f8:	2300      	movs	r3, #0
 810f6fa:	61fb      	str	r3, [r7, #28]
 810f6fc:	e023      	b.n	810f746 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 810f6fe:	687b      	ldr	r3, [r7, #4]
 810f700:	681a      	ldr	r2, [r3, #0]
 810f702:	4b15      	ldr	r3, [pc, #84]	; (810f758 <xTaskCheckForTimeOut+0xc0>)
 810f704:	681b      	ldr	r3, [r3, #0]
 810f706:	429a      	cmp	r2, r3
 810f708:	d007      	beq.n	810f71a <xTaskCheckForTimeOut+0x82>
 810f70a:	687b      	ldr	r3, [r7, #4]
 810f70c:	685b      	ldr	r3, [r3, #4]
 810f70e:	69ba      	ldr	r2, [r7, #24]
 810f710:	429a      	cmp	r2, r3
 810f712:	d302      	bcc.n	810f71a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 810f714:	2301      	movs	r3, #1
 810f716:	61fb      	str	r3, [r7, #28]
 810f718:	e015      	b.n	810f746 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 810f71a:	683b      	ldr	r3, [r7, #0]
 810f71c:	681b      	ldr	r3, [r3, #0]
 810f71e:	697a      	ldr	r2, [r7, #20]
 810f720:	429a      	cmp	r2, r3
 810f722:	d20b      	bcs.n	810f73c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 810f724:	683b      	ldr	r3, [r7, #0]
 810f726:	681a      	ldr	r2, [r3, #0]
 810f728:	697b      	ldr	r3, [r7, #20]
 810f72a:	1ad2      	subs	r2, r2, r3
 810f72c:	683b      	ldr	r3, [r7, #0]
 810f72e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 810f730:	6878      	ldr	r0, [r7, #4]
 810f732:	f7ff ff9b 	bl	810f66c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 810f736:	2300      	movs	r3, #0
 810f738:	61fb      	str	r3, [r7, #28]
 810f73a:	e004      	b.n	810f746 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 810f73c:	683b      	ldr	r3, [r7, #0]
 810f73e:	2200      	movs	r2, #0
 810f740:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 810f742:	2301      	movs	r3, #1
 810f744:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 810f746:	f7fe fb45 	bl	810ddd4 <vPortExitCritical>

	return xReturn;
 810f74a:	69fb      	ldr	r3, [r7, #28]
}
 810f74c:	4618      	mov	r0, r3
 810f74e:	3720      	adds	r7, #32
 810f750:	46bd      	mov	sp, r7
 810f752:	bd80      	pop	{r7, pc}
 810f754:	100057e8 	.word	0x100057e8
 810f758:	100057fc 	.word	0x100057fc

0810f75c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 810f75c:	b480      	push	{r7}
 810f75e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 810f760:	4b03      	ldr	r3, [pc, #12]	; (810f770 <vTaskMissedYield+0x14>)
 810f762:	2201      	movs	r2, #1
 810f764:	601a      	str	r2, [r3, #0]
}
 810f766:	bf00      	nop
 810f768:	46bd      	mov	sp, r7
 810f76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f76e:	4770      	bx	lr
 810f770:	100057f8 	.word	0x100057f8

0810f774 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 810f774:	b580      	push	{r7, lr}
 810f776:	b082      	sub	sp, #8
 810f778:	af00      	add	r7, sp, #0
 810f77a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 810f77c:	f000 f852 	bl	810f824 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 810f780:	4b06      	ldr	r3, [pc, #24]	; (810f79c <prvIdleTask+0x28>)
 810f782:	681b      	ldr	r3, [r3, #0]
 810f784:	2b01      	cmp	r3, #1
 810f786:	d9f9      	bls.n	810f77c <prvIdleTask+0x8>
			{
				taskYIELD();
 810f788:	4b05      	ldr	r3, [pc, #20]	; (810f7a0 <prvIdleTask+0x2c>)
 810f78a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810f78e:	601a      	str	r2, [r3, #0]
 810f790:	f3bf 8f4f 	dsb	sy
 810f794:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 810f798:	e7f0      	b.n	810f77c <prvIdleTask+0x8>
 810f79a:	bf00      	nop
 810f79c:	100056e8 	.word	0x100056e8
 810f7a0:	e000ed04 	.word	0xe000ed04

0810f7a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 810f7a4:	b580      	push	{r7, lr}
 810f7a6:	b082      	sub	sp, #8
 810f7a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810f7aa:	2300      	movs	r3, #0
 810f7ac:	607b      	str	r3, [r7, #4]
 810f7ae:	e00c      	b.n	810f7ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 810f7b0:	687a      	ldr	r2, [r7, #4]
 810f7b2:	4613      	mov	r3, r2
 810f7b4:	009b      	lsls	r3, r3, #2
 810f7b6:	4413      	add	r3, r2
 810f7b8:	009b      	lsls	r3, r3, #2
 810f7ba:	4a12      	ldr	r2, [pc, #72]	; (810f804 <prvInitialiseTaskLists+0x60>)
 810f7bc:	4413      	add	r3, r2
 810f7be:	4618      	mov	r0, r3
 810f7c0:	f7fe f8fa 	bl	810d9b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810f7c4:	687b      	ldr	r3, [r7, #4]
 810f7c6:	3301      	adds	r3, #1
 810f7c8:	607b      	str	r3, [r7, #4]
 810f7ca:	687b      	ldr	r3, [r7, #4]
 810f7cc:	2b06      	cmp	r3, #6
 810f7ce:	d9ef      	bls.n	810f7b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 810f7d0:	480d      	ldr	r0, [pc, #52]	; (810f808 <prvInitialiseTaskLists+0x64>)
 810f7d2:	f7fe f8f1 	bl	810d9b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 810f7d6:	480d      	ldr	r0, [pc, #52]	; (810f80c <prvInitialiseTaskLists+0x68>)
 810f7d8:	f7fe f8ee 	bl	810d9b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 810f7dc:	480c      	ldr	r0, [pc, #48]	; (810f810 <prvInitialiseTaskLists+0x6c>)
 810f7de:	f7fe f8eb 	bl	810d9b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 810f7e2:	480c      	ldr	r0, [pc, #48]	; (810f814 <prvInitialiseTaskLists+0x70>)
 810f7e4:	f7fe f8e8 	bl	810d9b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 810f7e8:	480b      	ldr	r0, [pc, #44]	; (810f818 <prvInitialiseTaskLists+0x74>)
 810f7ea:	f7fe f8e5 	bl	810d9b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 810f7ee:	4b0b      	ldr	r3, [pc, #44]	; (810f81c <prvInitialiseTaskLists+0x78>)
 810f7f0:	4a05      	ldr	r2, [pc, #20]	; (810f808 <prvInitialiseTaskLists+0x64>)
 810f7f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 810f7f4:	4b0a      	ldr	r3, [pc, #40]	; (810f820 <prvInitialiseTaskLists+0x7c>)
 810f7f6:	4a05      	ldr	r2, [pc, #20]	; (810f80c <prvInitialiseTaskLists+0x68>)
 810f7f8:	601a      	str	r2, [r3, #0]
}
 810f7fa:	bf00      	nop
 810f7fc:	3708      	adds	r7, #8
 810f7fe:	46bd      	mov	sp, r7
 810f800:	bd80      	pop	{r7, pc}
 810f802:	bf00      	nop
 810f804:	100056e8 	.word	0x100056e8
 810f808:	10005774 	.word	0x10005774
 810f80c:	10005788 	.word	0x10005788
 810f810:	100057a4 	.word	0x100057a4
 810f814:	100057b8 	.word	0x100057b8
 810f818:	100057d0 	.word	0x100057d0
 810f81c:	1000579c 	.word	0x1000579c
 810f820:	100057a0 	.word	0x100057a0

0810f824 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 810f824:	b580      	push	{r7, lr}
 810f826:	b082      	sub	sp, #8
 810f828:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810f82a:	e019      	b.n	810f860 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 810f82c:	f7fe faa2 	bl	810dd74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810f830:	4b10      	ldr	r3, [pc, #64]	; (810f874 <prvCheckTasksWaitingTermination+0x50>)
 810f832:	68db      	ldr	r3, [r3, #12]
 810f834:	68db      	ldr	r3, [r3, #12]
 810f836:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810f838:	687b      	ldr	r3, [r7, #4]
 810f83a:	3304      	adds	r3, #4
 810f83c:	4618      	mov	r0, r3
 810f83e:	f7fe f945 	bl	810dacc <uxListRemove>
				--uxCurrentNumberOfTasks;
 810f842:	4b0d      	ldr	r3, [pc, #52]	; (810f878 <prvCheckTasksWaitingTermination+0x54>)
 810f844:	681b      	ldr	r3, [r3, #0]
 810f846:	3b01      	subs	r3, #1
 810f848:	4a0b      	ldr	r2, [pc, #44]	; (810f878 <prvCheckTasksWaitingTermination+0x54>)
 810f84a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 810f84c:	4b0b      	ldr	r3, [pc, #44]	; (810f87c <prvCheckTasksWaitingTermination+0x58>)
 810f84e:	681b      	ldr	r3, [r3, #0]
 810f850:	3b01      	subs	r3, #1
 810f852:	4a0a      	ldr	r2, [pc, #40]	; (810f87c <prvCheckTasksWaitingTermination+0x58>)
 810f854:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 810f856:	f7fe fabd 	bl	810ddd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 810f85a:	6878      	ldr	r0, [r7, #4]
 810f85c:	f000 f810 	bl	810f880 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810f860:	4b06      	ldr	r3, [pc, #24]	; (810f87c <prvCheckTasksWaitingTermination+0x58>)
 810f862:	681b      	ldr	r3, [r3, #0]
 810f864:	2b00      	cmp	r3, #0
 810f866:	d1e1      	bne.n	810f82c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 810f868:	bf00      	nop
 810f86a:	bf00      	nop
 810f86c:	3708      	adds	r7, #8
 810f86e:	46bd      	mov	sp, r7
 810f870:	bd80      	pop	{r7, pc}
 810f872:	bf00      	nop
 810f874:	100057b8 	.word	0x100057b8
 810f878:	100057e4 	.word	0x100057e4
 810f87c:	100057cc 	.word	0x100057cc

0810f880 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 810f880:	b580      	push	{r7, lr}
 810f882:	b084      	sub	sp, #16
 810f884:	af00      	add	r7, sp, #0
 810f886:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 810f888:	687b      	ldr	r3, [r7, #4]
 810f88a:	334c      	adds	r3, #76	; 0x4c
 810f88c:	4618      	mov	r0, r3
 810f88e:	f009 fd03 	bl	8119298 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 810f892:	687b      	ldr	r3, [r7, #4]
 810f894:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 810f898:	2b00      	cmp	r3, #0
 810f89a:	d108      	bne.n	810f8ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 810f89c:	687b      	ldr	r3, [r7, #4]
 810f89e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810f8a0:	4618      	mov	r0, r3
 810f8a2:	f7fd ff6b 	bl	810d77c <vPortFree>
				vPortFree( pxTCB );
 810f8a6:	6878      	ldr	r0, [r7, #4]
 810f8a8:	f7fd ff68 	bl	810d77c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 810f8ac:	e018      	b.n	810f8e0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 810f8ae:	687b      	ldr	r3, [r7, #4]
 810f8b0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 810f8b4:	2b01      	cmp	r3, #1
 810f8b6:	d103      	bne.n	810f8c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 810f8b8:	6878      	ldr	r0, [r7, #4]
 810f8ba:	f7fd ff5f 	bl	810d77c <vPortFree>
	}
 810f8be:	e00f      	b.n	810f8e0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 810f8c0:	687b      	ldr	r3, [r7, #4]
 810f8c2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 810f8c6:	2b02      	cmp	r3, #2
 810f8c8:	d00a      	beq.n	810f8e0 <prvDeleteTCB+0x60>
	__asm volatile
 810f8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 810f8ce:	f383 8811 	msr	BASEPRI, r3
 810f8d2:	f3bf 8f6f 	isb	sy
 810f8d6:	f3bf 8f4f 	dsb	sy
 810f8da:	60fb      	str	r3, [r7, #12]
}
 810f8dc:	bf00      	nop
 810f8de:	e7fe      	b.n	810f8de <prvDeleteTCB+0x5e>
	}
 810f8e0:	bf00      	nop
 810f8e2:	3710      	adds	r7, #16
 810f8e4:	46bd      	mov	sp, r7
 810f8e6:	bd80      	pop	{r7, pc}

0810f8e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 810f8e8:	b480      	push	{r7}
 810f8ea:	b083      	sub	sp, #12
 810f8ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810f8ee:	4b0c      	ldr	r3, [pc, #48]	; (810f920 <prvResetNextTaskUnblockTime+0x38>)
 810f8f0:	681b      	ldr	r3, [r3, #0]
 810f8f2:	681b      	ldr	r3, [r3, #0]
 810f8f4:	2b00      	cmp	r3, #0
 810f8f6:	d104      	bne.n	810f902 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 810f8f8:	4b0a      	ldr	r3, [pc, #40]	; (810f924 <prvResetNextTaskUnblockTime+0x3c>)
 810f8fa:	f04f 32ff 	mov.w	r2, #4294967295
 810f8fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 810f900:	e008      	b.n	810f914 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810f902:	4b07      	ldr	r3, [pc, #28]	; (810f920 <prvResetNextTaskUnblockTime+0x38>)
 810f904:	681b      	ldr	r3, [r3, #0]
 810f906:	68db      	ldr	r3, [r3, #12]
 810f908:	68db      	ldr	r3, [r3, #12]
 810f90a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 810f90c:	687b      	ldr	r3, [r7, #4]
 810f90e:	685b      	ldr	r3, [r3, #4]
 810f910:	4a04      	ldr	r2, [pc, #16]	; (810f924 <prvResetNextTaskUnblockTime+0x3c>)
 810f912:	6013      	str	r3, [r2, #0]
}
 810f914:	bf00      	nop
 810f916:	370c      	adds	r7, #12
 810f918:	46bd      	mov	sp, r7
 810f91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f91e:	4770      	bx	lr
 810f920:	1000579c 	.word	0x1000579c
 810f924:	10005804 	.word	0x10005804

0810f928 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 810f928:	b480      	push	{r7}
 810f92a:	b083      	sub	sp, #12
 810f92c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 810f92e:	4b0b      	ldr	r3, [pc, #44]	; (810f95c <xTaskGetSchedulerState+0x34>)
 810f930:	681b      	ldr	r3, [r3, #0]
 810f932:	2b00      	cmp	r3, #0
 810f934:	d102      	bne.n	810f93c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 810f936:	2301      	movs	r3, #1
 810f938:	607b      	str	r3, [r7, #4]
 810f93a:	e008      	b.n	810f94e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810f93c:	4b08      	ldr	r3, [pc, #32]	; (810f960 <xTaskGetSchedulerState+0x38>)
 810f93e:	681b      	ldr	r3, [r3, #0]
 810f940:	2b00      	cmp	r3, #0
 810f942:	d102      	bne.n	810f94a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 810f944:	2302      	movs	r3, #2
 810f946:	607b      	str	r3, [r7, #4]
 810f948:	e001      	b.n	810f94e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 810f94a:	2300      	movs	r3, #0
 810f94c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 810f94e:	687b      	ldr	r3, [r7, #4]
	}
 810f950:	4618      	mov	r0, r3
 810f952:	370c      	adds	r7, #12
 810f954:	46bd      	mov	sp, r7
 810f956:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f95a:	4770      	bx	lr
 810f95c:	100057f0 	.word	0x100057f0
 810f960:	1000580c 	.word	0x1000580c

0810f964 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 810f964:	b580      	push	{r7, lr}
 810f966:	b084      	sub	sp, #16
 810f968:	af00      	add	r7, sp, #0
 810f96a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 810f96c:	687b      	ldr	r3, [r7, #4]
 810f96e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 810f970:	2300      	movs	r3, #0
 810f972:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 810f974:	687b      	ldr	r3, [r7, #4]
 810f976:	2b00      	cmp	r3, #0
 810f978:	d05e      	beq.n	810fa38 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 810f97a:	68bb      	ldr	r3, [r7, #8]
 810f97c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f97e:	4b31      	ldr	r3, [pc, #196]	; (810fa44 <xTaskPriorityInherit+0xe0>)
 810f980:	681b      	ldr	r3, [r3, #0]
 810f982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f984:	429a      	cmp	r2, r3
 810f986:	d24e      	bcs.n	810fa26 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 810f988:	68bb      	ldr	r3, [r7, #8]
 810f98a:	699b      	ldr	r3, [r3, #24]
 810f98c:	2b00      	cmp	r3, #0
 810f98e:	db06      	blt.n	810f99e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810f990:	4b2c      	ldr	r3, [pc, #176]	; (810fa44 <xTaskPriorityInherit+0xe0>)
 810f992:	681b      	ldr	r3, [r3, #0]
 810f994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f996:	f1c3 0207 	rsb	r2, r3, #7
 810f99a:	68bb      	ldr	r3, [r7, #8]
 810f99c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 810f99e:	68bb      	ldr	r3, [r7, #8]
 810f9a0:	6959      	ldr	r1, [r3, #20]
 810f9a2:	68bb      	ldr	r3, [r7, #8]
 810f9a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f9a6:	4613      	mov	r3, r2
 810f9a8:	009b      	lsls	r3, r3, #2
 810f9aa:	4413      	add	r3, r2
 810f9ac:	009b      	lsls	r3, r3, #2
 810f9ae:	4a26      	ldr	r2, [pc, #152]	; (810fa48 <xTaskPriorityInherit+0xe4>)
 810f9b0:	4413      	add	r3, r2
 810f9b2:	4299      	cmp	r1, r3
 810f9b4:	d12f      	bne.n	810fa16 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810f9b6:	68bb      	ldr	r3, [r7, #8]
 810f9b8:	3304      	adds	r3, #4
 810f9ba:	4618      	mov	r0, r3
 810f9bc:	f7fe f886 	bl	810dacc <uxListRemove>
 810f9c0:	4603      	mov	r3, r0
 810f9c2:	2b00      	cmp	r3, #0
 810f9c4:	d10a      	bne.n	810f9dc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 810f9c6:	68bb      	ldr	r3, [r7, #8]
 810f9c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f9ca:	2201      	movs	r2, #1
 810f9cc:	fa02 f303 	lsl.w	r3, r2, r3
 810f9d0:	43da      	mvns	r2, r3
 810f9d2:	4b1e      	ldr	r3, [pc, #120]	; (810fa4c <xTaskPriorityInherit+0xe8>)
 810f9d4:	681b      	ldr	r3, [r3, #0]
 810f9d6:	4013      	ands	r3, r2
 810f9d8:	4a1c      	ldr	r2, [pc, #112]	; (810fa4c <xTaskPriorityInherit+0xe8>)
 810f9da:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 810f9dc:	4b19      	ldr	r3, [pc, #100]	; (810fa44 <xTaskPriorityInherit+0xe0>)
 810f9de:	681b      	ldr	r3, [r3, #0]
 810f9e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f9e2:	68bb      	ldr	r3, [r7, #8]
 810f9e4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 810f9e6:	68bb      	ldr	r3, [r7, #8]
 810f9e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810f9ea:	2201      	movs	r2, #1
 810f9ec:	409a      	lsls	r2, r3
 810f9ee:	4b17      	ldr	r3, [pc, #92]	; (810fa4c <xTaskPriorityInherit+0xe8>)
 810f9f0:	681b      	ldr	r3, [r3, #0]
 810f9f2:	4313      	orrs	r3, r2
 810f9f4:	4a15      	ldr	r2, [pc, #84]	; (810fa4c <xTaskPriorityInherit+0xe8>)
 810f9f6:	6013      	str	r3, [r2, #0]
 810f9f8:	68bb      	ldr	r3, [r7, #8]
 810f9fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810f9fc:	4613      	mov	r3, r2
 810f9fe:	009b      	lsls	r3, r3, #2
 810fa00:	4413      	add	r3, r2
 810fa02:	009b      	lsls	r3, r3, #2
 810fa04:	4a10      	ldr	r2, [pc, #64]	; (810fa48 <xTaskPriorityInherit+0xe4>)
 810fa06:	441a      	add	r2, r3
 810fa08:	68bb      	ldr	r3, [r7, #8]
 810fa0a:	3304      	adds	r3, #4
 810fa0c:	4619      	mov	r1, r3
 810fa0e:	4610      	mov	r0, r2
 810fa10:	f7fd ffff 	bl	810da12 <vListInsertEnd>
 810fa14:	e004      	b.n	810fa20 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 810fa16:	4b0b      	ldr	r3, [pc, #44]	; (810fa44 <xTaskPriorityInherit+0xe0>)
 810fa18:	681b      	ldr	r3, [r3, #0]
 810fa1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810fa1c:	68bb      	ldr	r3, [r7, #8]
 810fa1e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 810fa20:	2301      	movs	r3, #1
 810fa22:	60fb      	str	r3, [r7, #12]
 810fa24:	e008      	b.n	810fa38 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 810fa26:	68bb      	ldr	r3, [r7, #8]
 810fa28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810fa2a:	4b06      	ldr	r3, [pc, #24]	; (810fa44 <xTaskPriorityInherit+0xe0>)
 810fa2c:	681b      	ldr	r3, [r3, #0]
 810fa2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810fa30:	429a      	cmp	r2, r3
 810fa32:	d201      	bcs.n	810fa38 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 810fa34:	2301      	movs	r3, #1
 810fa36:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 810fa38:	68fb      	ldr	r3, [r7, #12]
	}
 810fa3a:	4618      	mov	r0, r3
 810fa3c:	3710      	adds	r7, #16
 810fa3e:	46bd      	mov	sp, r7
 810fa40:	bd80      	pop	{r7, pc}
 810fa42:	bf00      	nop
 810fa44:	100056e4 	.word	0x100056e4
 810fa48:	100056e8 	.word	0x100056e8
 810fa4c:	100057ec 	.word	0x100057ec

0810fa50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 810fa50:	b580      	push	{r7, lr}
 810fa52:	b086      	sub	sp, #24
 810fa54:	af00      	add	r7, sp, #0
 810fa56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 810fa58:	687b      	ldr	r3, [r7, #4]
 810fa5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 810fa5c:	2300      	movs	r3, #0
 810fa5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 810fa60:	687b      	ldr	r3, [r7, #4]
 810fa62:	2b00      	cmp	r3, #0
 810fa64:	d06e      	beq.n	810fb44 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 810fa66:	4b3a      	ldr	r3, [pc, #232]	; (810fb50 <xTaskPriorityDisinherit+0x100>)
 810fa68:	681b      	ldr	r3, [r3, #0]
 810fa6a:	693a      	ldr	r2, [r7, #16]
 810fa6c:	429a      	cmp	r2, r3
 810fa6e:	d00a      	beq.n	810fa86 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 810fa70:	f04f 0350 	mov.w	r3, #80	; 0x50
 810fa74:	f383 8811 	msr	BASEPRI, r3
 810fa78:	f3bf 8f6f 	isb	sy
 810fa7c:	f3bf 8f4f 	dsb	sy
 810fa80:	60fb      	str	r3, [r7, #12]
}
 810fa82:	bf00      	nop
 810fa84:	e7fe      	b.n	810fa84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 810fa86:	693b      	ldr	r3, [r7, #16]
 810fa88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810fa8a:	2b00      	cmp	r3, #0
 810fa8c:	d10a      	bne.n	810faa4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 810fa8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 810fa92:	f383 8811 	msr	BASEPRI, r3
 810fa96:	f3bf 8f6f 	isb	sy
 810fa9a:	f3bf 8f4f 	dsb	sy
 810fa9e:	60bb      	str	r3, [r7, #8]
}
 810faa0:	bf00      	nop
 810faa2:	e7fe      	b.n	810faa2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 810faa4:	693b      	ldr	r3, [r7, #16]
 810faa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810faa8:	1e5a      	subs	r2, r3, #1
 810faaa:	693b      	ldr	r3, [r7, #16]
 810faac:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 810faae:	693b      	ldr	r3, [r7, #16]
 810fab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810fab2:	693b      	ldr	r3, [r7, #16]
 810fab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810fab6:	429a      	cmp	r2, r3
 810fab8:	d044      	beq.n	810fb44 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 810faba:	693b      	ldr	r3, [r7, #16]
 810fabc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810fabe:	2b00      	cmp	r3, #0
 810fac0:	d140      	bne.n	810fb44 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810fac2:	693b      	ldr	r3, [r7, #16]
 810fac4:	3304      	adds	r3, #4
 810fac6:	4618      	mov	r0, r3
 810fac8:	f7fe f800 	bl	810dacc <uxListRemove>
 810facc:	4603      	mov	r3, r0
 810face:	2b00      	cmp	r3, #0
 810fad0:	d115      	bne.n	810fafe <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 810fad2:	693b      	ldr	r3, [r7, #16]
 810fad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810fad6:	491f      	ldr	r1, [pc, #124]	; (810fb54 <xTaskPriorityDisinherit+0x104>)
 810fad8:	4613      	mov	r3, r2
 810fada:	009b      	lsls	r3, r3, #2
 810fadc:	4413      	add	r3, r2
 810fade:	009b      	lsls	r3, r3, #2
 810fae0:	440b      	add	r3, r1
 810fae2:	681b      	ldr	r3, [r3, #0]
 810fae4:	2b00      	cmp	r3, #0
 810fae6:	d10a      	bne.n	810fafe <xTaskPriorityDisinherit+0xae>
 810fae8:	693b      	ldr	r3, [r7, #16]
 810faea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810faec:	2201      	movs	r2, #1
 810faee:	fa02 f303 	lsl.w	r3, r2, r3
 810faf2:	43da      	mvns	r2, r3
 810faf4:	4b18      	ldr	r3, [pc, #96]	; (810fb58 <xTaskPriorityDisinherit+0x108>)
 810faf6:	681b      	ldr	r3, [r3, #0]
 810faf8:	4013      	ands	r3, r2
 810fafa:	4a17      	ldr	r2, [pc, #92]	; (810fb58 <xTaskPriorityDisinherit+0x108>)
 810fafc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 810fafe:	693b      	ldr	r3, [r7, #16]
 810fb00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810fb02:	693b      	ldr	r3, [r7, #16]
 810fb04:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810fb06:	693b      	ldr	r3, [r7, #16]
 810fb08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810fb0a:	f1c3 0207 	rsb	r2, r3, #7
 810fb0e:	693b      	ldr	r3, [r7, #16]
 810fb10:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 810fb12:	693b      	ldr	r3, [r7, #16]
 810fb14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810fb16:	2201      	movs	r2, #1
 810fb18:	409a      	lsls	r2, r3
 810fb1a:	4b0f      	ldr	r3, [pc, #60]	; (810fb58 <xTaskPriorityDisinherit+0x108>)
 810fb1c:	681b      	ldr	r3, [r3, #0]
 810fb1e:	4313      	orrs	r3, r2
 810fb20:	4a0d      	ldr	r2, [pc, #52]	; (810fb58 <xTaskPriorityDisinherit+0x108>)
 810fb22:	6013      	str	r3, [r2, #0]
 810fb24:	693b      	ldr	r3, [r7, #16]
 810fb26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810fb28:	4613      	mov	r3, r2
 810fb2a:	009b      	lsls	r3, r3, #2
 810fb2c:	4413      	add	r3, r2
 810fb2e:	009b      	lsls	r3, r3, #2
 810fb30:	4a08      	ldr	r2, [pc, #32]	; (810fb54 <xTaskPriorityDisinherit+0x104>)
 810fb32:	441a      	add	r2, r3
 810fb34:	693b      	ldr	r3, [r7, #16]
 810fb36:	3304      	adds	r3, #4
 810fb38:	4619      	mov	r1, r3
 810fb3a:	4610      	mov	r0, r2
 810fb3c:	f7fd ff69 	bl	810da12 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 810fb40:	2301      	movs	r3, #1
 810fb42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 810fb44:	697b      	ldr	r3, [r7, #20]
	}
 810fb46:	4618      	mov	r0, r3
 810fb48:	3718      	adds	r7, #24
 810fb4a:	46bd      	mov	sp, r7
 810fb4c:	bd80      	pop	{r7, pc}
 810fb4e:	bf00      	nop
 810fb50:	100056e4 	.word	0x100056e4
 810fb54:	100056e8 	.word	0x100056e8
 810fb58:	100057ec 	.word	0x100057ec

0810fb5c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 810fb5c:	b580      	push	{r7, lr}
 810fb5e:	b088      	sub	sp, #32
 810fb60:	af00      	add	r7, sp, #0
 810fb62:	6078      	str	r0, [r7, #4]
 810fb64:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 810fb66:	687b      	ldr	r3, [r7, #4]
 810fb68:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 810fb6a:	2301      	movs	r3, #1
 810fb6c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 810fb6e:	687b      	ldr	r3, [r7, #4]
 810fb70:	2b00      	cmp	r3, #0
 810fb72:	d077      	beq.n	810fc64 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 810fb74:	69bb      	ldr	r3, [r7, #24]
 810fb76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810fb78:	2b00      	cmp	r3, #0
 810fb7a:	d10a      	bne.n	810fb92 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 810fb7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 810fb80:	f383 8811 	msr	BASEPRI, r3
 810fb84:	f3bf 8f6f 	isb	sy
 810fb88:	f3bf 8f4f 	dsb	sy
 810fb8c:	60fb      	str	r3, [r7, #12]
}
 810fb8e:	bf00      	nop
 810fb90:	e7fe      	b.n	810fb90 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 810fb92:	69bb      	ldr	r3, [r7, #24]
 810fb94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810fb96:	683a      	ldr	r2, [r7, #0]
 810fb98:	429a      	cmp	r2, r3
 810fb9a:	d902      	bls.n	810fba2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 810fb9c:	683b      	ldr	r3, [r7, #0]
 810fb9e:	61fb      	str	r3, [r7, #28]
 810fba0:	e002      	b.n	810fba8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 810fba2:	69bb      	ldr	r3, [r7, #24]
 810fba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810fba6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 810fba8:	69bb      	ldr	r3, [r7, #24]
 810fbaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810fbac:	69fa      	ldr	r2, [r7, #28]
 810fbae:	429a      	cmp	r2, r3
 810fbb0:	d058      	beq.n	810fc64 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 810fbb2:	69bb      	ldr	r3, [r7, #24]
 810fbb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810fbb6:	697a      	ldr	r2, [r7, #20]
 810fbb8:	429a      	cmp	r2, r3
 810fbba:	d153      	bne.n	810fc64 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 810fbbc:	4b2b      	ldr	r3, [pc, #172]	; (810fc6c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 810fbbe:	681b      	ldr	r3, [r3, #0]
 810fbc0:	69ba      	ldr	r2, [r7, #24]
 810fbc2:	429a      	cmp	r2, r3
 810fbc4:	d10a      	bne.n	810fbdc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 810fbc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 810fbca:	f383 8811 	msr	BASEPRI, r3
 810fbce:	f3bf 8f6f 	isb	sy
 810fbd2:	f3bf 8f4f 	dsb	sy
 810fbd6:	60bb      	str	r3, [r7, #8]
}
 810fbd8:	bf00      	nop
 810fbda:	e7fe      	b.n	810fbda <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 810fbdc:	69bb      	ldr	r3, [r7, #24]
 810fbde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810fbe0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 810fbe2:	69bb      	ldr	r3, [r7, #24]
 810fbe4:	69fa      	ldr	r2, [r7, #28]
 810fbe6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 810fbe8:	69bb      	ldr	r3, [r7, #24]
 810fbea:	699b      	ldr	r3, [r3, #24]
 810fbec:	2b00      	cmp	r3, #0
 810fbee:	db04      	blt.n	810fbfa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810fbf0:	69fb      	ldr	r3, [r7, #28]
 810fbf2:	f1c3 0207 	rsb	r2, r3, #7
 810fbf6:	69bb      	ldr	r3, [r7, #24]
 810fbf8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 810fbfa:	69bb      	ldr	r3, [r7, #24]
 810fbfc:	6959      	ldr	r1, [r3, #20]
 810fbfe:	693a      	ldr	r2, [r7, #16]
 810fc00:	4613      	mov	r3, r2
 810fc02:	009b      	lsls	r3, r3, #2
 810fc04:	4413      	add	r3, r2
 810fc06:	009b      	lsls	r3, r3, #2
 810fc08:	4a19      	ldr	r2, [pc, #100]	; (810fc70 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 810fc0a:	4413      	add	r3, r2
 810fc0c:	4299      	cmp	r1, r3
 810fc0e:	d129      	bne.n	810fc64 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810fc10:	69bb      	ldr	r3, [r7, #24]
 810fc12:	3304      	adds	r3, #4
 810fc14:	4618      	mov	r0, r3
 810fc16:	f7fd ff59 	bl	810dacc <uxListRemove>
 810fc1a:	4603      	mov	r3, r0
 810fc1c:	2b00      	cmp	r3, #0
 810fc1e:	d10a      	bne.n	810fc36 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 810fc20:	69bb      	ldr	r3, [r7, #24]
 810fc22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810fc24:	2201      	movs	r2, #1
 810fc26:	fa02 f303 	lsl.w	r3, r2, r3
 810fc2a:	43da      	mvns	r2, r3
 810fc2c:	4b11      	ldr	r3, [pc, #68]	; (810fc74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 810fc2e:	681b      	ldr	r3, [r3, #0]
 810fc30:	4013      	ands	r3, r2
 810fc32:	4a10      	ldr	r2, [pc, #64]	; (810fc74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 810fc34:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 810fc36:	69bb      	ldr	r3, [r7, #24]
 810fc38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810fc3a:	2201      	movs	r2, #1
 810fc3c:	409a      	lsls	r2, r3
 810fc3e:	4b0d      	ldr	r3, [pc, #52]	; (810fc74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 810fc40:	681b      	ldr	r3, [r3, #0]
 810fc42:	4313      	orrs	r3, r2
 810fc44:	4a0b      	ldr	r2, [pc, #44]	; (810fc74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 810fc46:	6013      	str	r3, [r2, #0]
 810fc48:	69bb      	ldr	r3, [r7, #24]
 810fc4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810fc4c:	4613      	mov	r3, r2
 810fc4e:	009b      	lsls	r3, r3, #2
 810fc50:	4413      	add	r3, r2
 810fc52:	009b      	lsls	r3, r3, #2
 810fc54:	4a06      	ldr	r2, [pc, #24]	; (810fc70 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 810fc56:	441a      	add	r2, r3
 810fc58:	69bb      	ldr	r3, [r7, #24]
 810fc5a:	3304      	adds	r3, #4
 810fc5c:	4619      	mov	r1, r3
 810fc5e:	4610      	mov	r0, r2
 810fc60:	f7fd fed7 	bl	810da12 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 810fc64:	bf00      	nop
 810fc66:	3720      	adds	r7, #32
 810fc68:	46bd      	mov	sp, r7
 810fc6a:	bd80      	pop	{r7, pc}
 810fc6c:	100056e4 	.word	0x100056e4
 810fc70:	100056e8 	.word	0x100056e8
 810fc74:	100057ec 	.word	0x100057ec

0810fc78 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 810fc78:	b480      	push	{r7}
 810fc7a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 810fc7c:	4b07      	ldr	r3, [pc, #28]	; (810fc9c <pvTaskIncrementMutexHeldCount+0x24>)
 810fc7e:	681b      	ldr	r3, [r3, #0]
 810fc80:	2b00      	cmp	r3, #0
 810fc82:	d004      	beq.n	810fc8e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 810fc84:	4b05      	ldr	r3, [pc, #20]	; (810fc9c <pvTaskIncrementMutexHeldCount+0x24>)
 810fc86:	681b      	ldr	r3, [r3, #0]
 810fc88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810fc8a:	3201      	adds	r2, #1
 810fc8c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 810fc8e:	4b03      	ldr	r3, [pc, #12]	; (810fc9c <pvTaskIncrementMutexHeldCount+0x24>)
 810fc90:	681b      	ldr	r3, [r3, #0]
	}
 810fc92:	4618      	mov	r0, r3
 810fc94:	46bd      	mov	sp, r7
 810fc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 810fc9a:	4770      	bx	lr
 810fc9c:	100056e4 	.word	0x100056e4

0810fca0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 810fca0:	b580      	push	{r7, lr}
 810fca2:	b084      	sub	sp, #16
 810fca4:	af00      	add	r7, sp, #0
 810fca6:	6078      	str	r0, [r7, #4]
 810fca8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 810fcaa:	4b29      	ldr	r3, [pc, #164]	; (810fd50 <prvAddCurrentTaskToDelayedList+0xb0>)
 810fcac:	681b      	ldr	r3, [r3, #0]
 810fcae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810fcb0:	4b28      	ldr	r3, [pc, #160]	; (810fd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 810fcb2:	681b      	ldr	r3, [r3, #0]
 810fcb4:	3304      	adds	r3, #4
 810fcb6:	4618      	mov	r0, r3
 810fcb8:	f7fd ff08 	bl	810dacc <uxListRemove>
 810fcbc:	4603      	mov	r3, r0
 810fcbe:	2b00      	cmp	r3, #0
 810fcc0:	d10b      	bne.n	810fcda <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 810fcc2:	4b24      	ldr	r3, [pc, #144]	; (810fd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 810fcc4:	681b      	ldr	r3, [r3, #0]
 810fcc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810fcc8:	2201      	movs	r2, #1
 810fcca:	fa02 f303 	lsl.w	r3, r2, r3
 810fcce:	43da      	mvns	r2, r3
 810fcd0:	4b21      	ldr	r3, [pc, #132]	; (810fd58 <prvAddCurrentTaskToDelayedList+0xb8>)
 810fcd2:	681b      	ldr	r3, [r3, #0]
 810fcd4:	4013      	ands	r3, r2
 810fcd6:	4a20      	ldr	r2, [pc, #128]	; (810fd58 <prvAddCurrentTaskToDelayedList+0xb8>)
 810fcd8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 810fcda:	687b      	ldr	r3, [r7, #4]
 810fcdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 810fce0:	d10a      	bne.n	810fcf8 <prvAddCurrentTaskToDelayedList+0x58>
 810fce2:	683b      	ldr	r3, [r7, #0]
 810fce4:	2b00      	cmp	r3, #0
 810fce6:	d007      	beq.n	810fcf8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810fce8:	4b1a      	ldr	r3, [pc, #104]	; (810fd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 810fcea:	681b      	ldr	r3, [r3, #0]
 810fcec:	3304      	adds	r3, #4
 810fcee:	4619      	mov	r1, r3
 810fcf0:	481a      	ldr	r0, [pc, #104]	; (810fd5c <prvAddCurrentTaskToDelayedList+0xbc>)
 810fcf2:	f7fd fe8e 	bl	810da12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 810fcf6:	e026      	b.n	810fd46 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 810fcf8:	68fa      	ldr	r2, [r7, #12]
 810fcfa:	687b      	ldr	r3, [r7, #4]
 810fcfc:	4413      	add	r3, r2
 810fcfe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 810fd00:	4b14      	ldr	r3, [pc, #80]	; (810fd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 810fd02:	681b      	ldr	r3, [r3, #0]
 810fd04:	68ba      	ldr	r2, [r7, #8]
 810fd06:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 810fd08:	68ba      	ldr	r2, [r7, #8]
 810fd0a:	68fb      	ldr	r3, [r7, #12]
 810fd0c:	429a      	cmp	r2, r3
 810fd0e:	d209      	bcs.n	810fd24 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810fd10:	4b13      	ldr	r3, [pc, #76]	; (810fd60 <prvAddCurrentTaskToDelayedList+0xc0>)
 810fd12:	681a      	ldr	r2, [r3, #0]
 810fd14:	4b0f      	ldr	r3, [pc, #60]	; (810fd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 810fd16:	681b      	ldr	r3, [r3, #0]
 810fd18:	3304      	adds	r3, #4
 810fd1a:	4619      	mov	r1, r3
 810fd1c:	4610      	mov	r0, r2
 810fd1e:	f7fd fe9c 	bl	810da5a <vListInsert>
}
 810fd22:	e010      	b.n	810fd46 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810fd24:	4b0f      	ldr	r3, [pc, #60]	; (810fd64 <prvAddCurrentTaskToDelayedList+0xc4>)
 810fd26:	681a      	ldr	r2, [r3, #0]
 810fd28:	4b0a      	ldr	r3, [pc, #40]	; (810fd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 810fd2a:	681b      	ldr	r3, [r3, #0]
 810fd2c:	3304      	adds	r3, #4
 810fd2e:	4619      	mov	r1, r3
 810fd30:	4610      	mov	r0, r2
 810fd32:	f7fd fe92 	bl	810da5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 810fd36:	4b0c      	ldr	r3, [pc, #48]	; (810fd68 <prvAddCurrentTaskToDelayedList+0xc8>)
 810fd38:	681b      	ldr	r3, [r3, #0]
 810fd3a:	68ba      	ldr	r2, [r7, #8]
 810fd3c:	429a      	cmp	r2, r3
 810fd3e:	d202      	bcs.n	810fd46 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 810fd40:	4a09      	ldr	r2, [pc, #36]	; (810fd68 <prvAddCurrentTaskToDelayedList+0xc8>)
 810fd42:	68bb      	ldr	r3, [r7, #8]
 810fd44:	6013      	str	r3, [r2, #0]
}
 810fd46:	bf00      	nop
 810fd48:	3710      	adds	r7, #16
 810fd4a:	46bd      	mov	sp, r7
 810fd4c:	bd80      	pop	{r7, pc}
 810fd4e:	bf00      	nop
 810fd50:	100057e8 	.word	0x100057e8
 810fd54:	100056e4 	.word	0x100056e4
 810fd58:	100057ec 	.word	0x100057ec
 810fd5c:	100057d0 	.word	0x100057d0
 810fd60:	100057a0 	.word	0x100057a0
 810fd64:	1000579c 	.word	0x1000579c
 810fd68:	10005804 	.word	0x10005804

0810fd6c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 810fd6c:	b480      	push	{r7}
 810fd6e:	b083      	sub	sp, #12
 810fd70:	af00      	add	r7, sp, #0
 810fd72:	4603      	mov	r3, r0
 810fd74:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 810fd76:	88fb      	ldrh	r3, [r7, #6]
 810fd78:	021b      	lsls	r3, r3, #8
 810fd7a:	b21a      	sxth	r2, r3
 810fd7c:	88fb      	ldrh	r3, [r7, #6]
 810fd7e:	0a1b      	lsrs	r3, r3, #8
 810fd80:	b29b      	uxth	r3, r3
 810fd82:	b21b      	sxth	r3, r3
 810fd84:	4313      	orrs	r3, r2
 810fd86:	b21b      	sxth	r3, r3
 810fd88:	b29b      	uxth	r3, r3
}
 810fd8a:	4618      	mov	r0, r3
 810fd8c:	370c      	adds	r7, #12
 810fd8e:	46bd      	mov	sp, r7
 810fd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 810fd94:	4770      	bx	lr
	...

0810fd98 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 810fd98:	b580      	push	{r7, lr}
 810fd9a:	b082      	sub	sp, #8
 810fd9c:	af00      	add	r7, sp, #0
 810fd9e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 810fda0:	4915      	ldr	r1, [pc, #84]	; (810fdf8 <etharp_free_entry+0x60>)
 810fda2:	687a      	ldr	r2, [r7, #4]
 810fda4:	4613      	mov	r3, r2
 810fda6:	005b      	lsls	r3, r3, #1
 810fda8:	4413      	add	r3, r2
 810fdaa:	00db      	lsls	r3, r3, #3
 810fdac:	440b      	add	r3, r1
 810fdae:	681b      	ldr	r3, [r3, #0]
 810fdb0:	2b00      	cmp	r3, #0
 810fdb2:	d013      	beq.n	810fddc <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 810fdb4:	4910      	ldr	r1, [pc, #64]	; (810fdf8 <etharp_free_entry+0x60>)
 810fdb6:	687a      	ldr	r2, [r7, #4]
 810fdb8:	4613      	mov	r3, r2
 810fdba:	005b      	lsls	r3, r3, #1
 810fdbc:	4413      	add	r3, r2
 810fdbe:	00db      	lsls	r3, r3, #3
 810fdc0:	440b      	add	r3, r1
 810fdc2:	681b      	ldr	r3, [r3, #0]
 810fdc4:	4618      	mov	r0, r3
 810fdc6:	f003 feed 	bl	8113ba4 <pbuf_free>
    arp_table[i].q = NULL;
 810fdca:	490b      	ldr	r1, [pc, #44]	; (810fdf8 <etharp_free_entry+0x60>)
 810fdcc:	687a      	ldr	r2, [r7, #4]
 810fdce:	4613      	mov	r3, r2
 810fdd0:	005b      	lsls	r3, r3, #1
 810fdd2:	4413      	add	r3, r2
 810fdd4:	00db      	lsls	r3, r3, #3
 810fdd6:	440b      	add	r3, r1
 810fdd8:	2200      	movs	r2, #0
 810fdda:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 810fddc:	4906      	ldr	r1, [pc, #24]	; (810fdf8 <etharp_free_entry+0x60>)
 810fdde:	687a      	ldr	r2, [r7, #4]
 810fde0:	4613      	mov	r3, r2
 810fde2:	005b      	lsls	r3, r3, #1
 810fde4:	4413      	add	r3, r2
 810fde6:	00db      	lsls	r3, r3, #3
 810fde8:	440b      	add	r3, r1
 810fdea:	3314      	adds	r3, #20
 810fdec:	2200      	movs	r2, #0
 810fdee:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 810fdf0:	bf00      	nop
 810fdf2:	3708      	adds	r7, #8
 810fdf4:	46bd      	mov	sp, r7
 810fdf6:	bd80      	pop	{r7, pc}
 810fdf8:	10005810 	.word	0x10005810

0810fdfc <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 810fdfc:	b580      	push	{r7, lr}
 810fdfe:	b082      	sub	sp, #8
 810fe00:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 810fe02:	2300      	movs	r3, #0
 810fe04:	607b      	str	r3, [r7, #4]
 810fe06:	e096      	b.n	810ff36 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 810fe08:	494f      	ldr	r1, [pc, #316]	; (810ff48 <etharp_tmr+0x14c>)
 810fe0a:	687a      	ldr	r2, [r7, #4]
 810fe0c:	4613      	mov	r3, r2
 810fe0e:	005b      	lsls	r3, r3, #1
 810fe10:	4413      	add	r3, r2
 810fe12:	00db      	lsls	r3, r3, #3
 810fe14:	440b      	add	r3, r1
 810fe16:	3314      	adds	r3, #20
 810fe18:	781b      	ldrb	r3, [r3, #0]
 810fe1a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 810fe1c:	78fb      	ldrb	r3, [r7, #3]
 810fe1e:	2b00      	cmp	r3, #0
 810fe20:	f000 8086 	beq.w	810ff30 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 810fe24:	4948      	ldr	r1, [pc, #288]	; (810ff48 <etharp_tmr+0x14c>)
 810fe26:	687a      	ldr	r2, [r7, #4]
 810fe28:	4613      	mov	r3, r2
 810fe2a:	005b      	lsls	r3, r3, #1
 810fe2c:	4413      	add	r3, r2
 810fe2e:	00db      	lsls	r3, r3, #3
 810fe30:	440b      	add	r3, r1
 810fe32:	3312      	adds	r3, #18
 810fe34:	881b      	ldrh	r3, [r3, #0]
 810fe36:	3301      	adds	r3, #1
 810fe38:	b298      	uxth	r0, r3
 810fe3a:	4943      	ldr	r1, [pc, #268]	; (810ff48 <etharp_tmr+0x14c>)
 810fe3c:	687a      	ldr	r2, [r7, #4]
 810fe3e:	4613      	mov	r3, r2
 810fe40:	005b      	lsls	r3, r3, #1
 810fe42:	4413      	add	r3, r2
 810fe44:	00db      	lsls	r3, r3, #3
 810fe46:	440b      	add	r3, r1
 810fe48:	3312      	adds	r3, #18
 810fe4a:	4602      	mov	r2, r0
 810fe4c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 810fe4e:	493e      	ldr	r1, [pc, #248]	; (810ff48 <etharp_tmr+0x14c>)
 810fe50:	687a      	ldr	r2, [r7, #4]
 810fe52:	4613      	mov	r3, r2
 810fe54:	005b      	lsls	r3, r3, #1
 810fe56:	4413      	add	r3, r2
 810fe58:	00db      	lsls	r3, r3, #3
 810fe5a:	440b      	add	r3, r1
 810fe5c:	3312      	adds	r3, #18
 810fe5e:	881b      	ldrh	r3, [r3, #0]
 810fe60:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 810fe64:	d215      	bcs.n	810fe92 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 810fe66:	4938      	ldr	r1, [pc, #224]	; (810ff48 <etharp_tmr+0x14c>)
 810fe68:	687a      	ldr	r2, [r7, #4]
 810fe6a:	4613      	mov	r3, r2
 810fe6c:	005b      	lsls	r3, r3, #1
 810fe6e:	4413      	add	r3, r2
 810fe70:	00db      	lsls	r3, r3, #3
 810fe72:	440b      	add	r3, r1
 810fe74:	3314      	adds	r3, #20
 810fe76:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 810fe78:	2b01      	cmp	r3, #1
 810fe7a:	d10e      	bne.n	810fe9a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 810fe7c:	4932      	ldr	r1, [pc, #200]	; (810ff48 <etharp_tmr+0x14c>)
 810fe7e:	687a      	ldr	r2, [r7, #4]
 810fe80:	4613      	mov	r3, r2
 810fe82:	005b      	lsls	r3, r3, #1
 810fe84:	4413      	add	r3, r2
 810fe86:	00db      	lsls	r3, r3, #3
 810fe88:	440b      	add	r3, r1
 810fe8a:	3312      	adds	r3, #18
 810fe8c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 810fe8e:	2b04      	cmp	r3, #4
 810fe90:	d903      	bls.n	810fe9a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 810fe92:	6878      	ldr	r0, [r7, #4]
 810fe94:	f7ff ff80 	bl	810fd98 <etharp_free_entry>
 810fe98:	e04a      	b.n	810ff30 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 810fe9a:	492b      	ldr	r1, [pc, #172]	; (810ff48 <etharp_tmr+0x14c>)
 810fe9c:	687a      	ldr	r2, [r7, #4]
 810fe9e:	4613      	mov	r3, r2
 810fea0:	005b      	lsls	r3, r3, #1
 810fea2:	4413      	add	r3, r2
 810fea4:	00db      	lsls	r3, r3, #3
 810fea6:	440b      	add	r3, r1
 810fea8:	3314      	adds	r3, #20
 810feaa:	781b      	ldrb	r3, [r3, #0]
 810feac:	2b03      	cmp	r3, #3
 810feae:	d10a      	bne.n	810fec6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 810feb0:	4925      	ldr	r1, [pc, #148]	; (810ff48 <etharp_tmr+0x14c>)
 810feb2:	687a      	ldr	r2, [r7, #4]
 810feb4:	4613      	mov	r3, r2
 810feb6:	005b      	lsls	r3, r3, #1
 810feb8:	4413      	add	r3, r2
 810feba:	00db      	lsls	r3, r3, #3
 810febc:	440b      	add	r3, r1
 810febe:	3314      	adds	r3, #20
 810fec0:	2204      	movs	r2, #4
 810fec2:	701a      	strb	r2, [r3, #0]
 810fec4:	e034      	b.n	810ff30 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 810fec6:	4920      	ldr	r1, [pc, #128]	; (810ff48 <etharp_tmr+0x14c>)
 810fec8:	687a      	ldr	r2, [r7, #4]
 810feca:	4613      	mov	r3, r2
 810fecc:	005b      	lsls	r3, r3, #1
 810fece:	4413      	add	r3, r2
 810fed0:	00db      	lsls	r3, r3, #3
 810fed2:	440b      	add	r3, r1
 810fed4:	3314      	adds	r3, #20
 810fed6:	781b      	ldrb	r3, [r3, #0]
 810fed8:	2b04      	cmp	r3, #4
 810feda:	d10a      	bne.n	810fef2 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 810fedc:	491a      	ldr	r1, [pc, #104]	; (810ff48 <etharp_tmr+0x14c>)
 810fede:	687a      	ldr	r2, [r7, #4]
 810fee0:	4613      	mov	r3, r2
 810fee2:	005b      	lsls	r3, r3, #1
 810fee4:	4413      	add	r3, r2
 810fee6:	00db      	lsls	r3, r3, #3
 810fee8:	440b      	add	r3, r1
 810feea:	3314      	adds	r3, #20
 810feec:	2202      	movs	r2, #2
 810feee:	701a      	strb	r2, [r3, #0]
 810fef0:	e01e      	b.n	810ff30 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 810fef2:	4915      	ldr	r1, [pc, #84]	; (810ff48 <etharp_tmr+0x14c>)
 810fef4:	687a      	ldr	r2, [r7, #4]
 810fef6:	4613      	mov	r3, r2
 810fef8:	005b      	lsls	r3, r3, #1
 810fefa:	4413      	add	r3, r2
 810fefc:	00db      	lsls	r3, r3, #3
 810fefe:	440b      	add	r3, r1
 810ff00:	3314      	adds	r3, #20
 810ff02:	781b      	ldrb	r3, [r3, #0]
 810ff04:	2b01      	cmp	r3, #1
 810ff06:	d113      	bne.n	810ff30 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 810ff08:	490f      	ldr	r1, [pc, #60]	; (810ff48 <etharp_tmr+0x14c>)
 810ff0a:	687a      	ldr	r2, [r7, #4]
 810ff0c:	4613      	mov	r3, r2
 810ff0e:	005b      	lsls	r3, r3, #1
 810ff10:	4413      	add	r3, r2
 810ff12:	00db      	lsls	r3, r3, #3
 810ff14:	440b      	add	r3, r1
 810ff16:	3308      	adds	r3, #8
 810ff18:	6818      	ldr	r0, [r3, #0]
 810ff1a:	687a      	ldr	r2, [r7, #4]
 810ff1c:	4613      	mov	r3, r2
 810ff1e:	005b      	lsls	r3, r3, #1
 810ff20:	4413      	add	r3, r2
 810ff22:	00db      	lsls	r3, r3, #3
 810ff24:	4a08      	ldr	r2, [pc, #32]	; (810ff48 <etharp_tmr+0x14c>)
 810ff26:	4413      	add	r3, r2
 810ff28:	3304      	adds	r3, #4
 810ff2a:	4619      	mov	r1, r3
 810ff2c:	f000 fe6e 	bl	8110c0c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 810ff30:	687b      	ldr	r3, [r7, #4]
 810ff32:	3301      	adds	r3, #1
 810ff34:	607b      	str	r3, [r7, #4]
 810ff36:	687b      	ldr	r3, [r7, #4]
 810ff38:	2b09      	cmp	r3, #9
 810ff3a:	f77f af65 	ble.w	810fe08 <etharp_tmr+0xc>
      }
    }
  }
}
 810ff3e:	bf00      	nop
 810ff40:	bf00      	nop
 810ff42:	3708      	adds	r7, #8
 810ff44:	46bd      	mov	sp, r7
 810ff46:	bd80      	pop	{r7, pc}
 810ff48:	10005810 	.word	0x10005810

0810ff4c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 810ff4c:	b580      	push	{r7, lr}
 810ff4e:	b08a      	sub	sp, #40	; 0x28
 810ff50:	af00      	add	r7, sp, #0
 810ff52:	60f8      	str	r0, [r7, #12]
 810ff54:	460b      	mov	r3, r1
 810ff56:	607a      	str	r2, [r7, #4]
 810ff58:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 810ff5a:	230a      	movs	r3, #10
 810ff5c:	84fb      	strh	r3, [r7, #38]	; 0x26
 810ff5e:	230a      	movs	r3, #10
 810ff60:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 810ff62:	230a      	movs	r3, #10
 810ff64:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 810ff66:	2300      	movs	r3, #0
 810ff68:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 810ff6a:	230a      	movs	r3, #10
 810ff6c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 810ff6e:	2300      	movs	r3, #0
 810ff70:	83bb      	strh	r3, [r7, #28]
 810ff72:	2300      	movs	r3, #0
 810ff74:	837b      	strh	r3, [r7, #26]
 810ff76:	2300      	movs	r3, #0
 810ff78:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 810ff7a:	2300      	movs	r3, #0
 810ff7c:	843b      	strh	r3, [r7, #32]
 810ff7e:	e0ae      	b.n	81100de <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 810ff80:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 810ff84:	49a6      	ldr	r1, [pc, #664]	; (8110220 <etharp_find_entry+0x2d4>)
 810ff86:	4613      	mov	r3, r2
 810ff88:	005b      	lsls	r3, r3, #1
 810ff8a:	4413      	add	r3, r2
 810ff8c:	00db      	lsls	r3, r3, #3
 810ff8e:	440b      	add	r3, r1
 810ff90:	3314      	adds	r3, #20
 810ff92:	781b      	ldrb	r3, [r3, #0]
 810ff94:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 810ff96:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 810ff9a:	2b0a      	cmp	r3, #10
 810ff9c:	d105      	bne.n	810ffaa <etharp_find_entry+0x5e>
 810ff9e:	7dfb      	ldrb	r3, [r7, #23]
 810ffa0:	2b00      	cmp	r3, #0
 810ffa2:	d102      	bne.n	810ffaa <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 810ffa4:	8c3b      	ldrh	r3, [r7, #32]
 810ffa6:	847b      	strh	r3, [r7, #34]	; 0x22
 810ffa8:	e095      	b.n	81100d6 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 810ffaa:	7dfb      	ldrb	r3, [r7, #23]
 810ffac:	2b00      	cmp	r3, #0
 810ffae:	f000 8092 	beq.w	81100d6 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 810ffb2:	7dfb      	ldrb	r3, [r7, #23]
 810ffb4:	2b01      	cmp	r3, #1
 810ffb6:	d009      	beq.n	810ffcc <etharp_find_entry+0x80>
 810ffb8:	7dfb      	ldrb	r3, [r7, #23]
 810ffba:	2b01      	cmp	r3, #1
 810ffbc:	d806      	bhi.n	810ffcc <etharp_find_entry+0x80>
 810ffbe:	4b99      	ldr	r3, [pc, #612]	; (8110224 <etharp_find_entry+0x2d8>)
 810ffc0:	f240 1223 	movw	r2, #291	; 0x123
 810ffc4:	4998      	ldr	r1, [pc, #608]	; (8110228 <etharp_find_entry+0x2dc>)
 810ffc6:	4899      	ldr	r0, [pc, #612]	; (811022c <etharp_find_entry+0x2e0>)
 810ffc8:	f009 f88a 	bl	81190e0 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 810ffcc:	68fb      	ldr	r3, [r7, #12]
 810ffce:	2b00      	cmp	r3, #0
 810ffd0:	d020      	beq.n	8110014 <etharp_find_entry+0xc8>
 810ffd2:	68fb      	ldr	r3, [r7, #12]
 810ffd4:	6819      	ldr	r1, [r3, #0]
 810ffd6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 810ffda:	4891      	ldr	r0, [pc, #580]	; (8110220 <etharp_find_entry+0x2d4>)
 810ffdc:	4613      	mov	r3, r2
 810ffde:	005b      	lsls	r3, r3, #1
 810ffe0:	4413      	add	r3, r2
 810ffe2:	00db      	lsls	r3, r3, #3
 810ffe4:	4403      	add	r3, r0
 810ffe6:	3304      	adds	r3, #4
 810ffe8:	681b      	ldr	r3, [r3, #0]
 810ffea:	4299      	cmp	r1, r3
 810ffec:	d112      	bne.n	8110014 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 810ffee:	687b      	ldr	r3, [r7, #4]
 810fff0:	2b00      	cmp	r3, #0
 810fff2:	d00c      	beq.n	811000e <etharp_find_entry+0xc2>
 810fff4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 810fff8:	4989      	ldr	r1, [pc, #548]	; (8110220 <etharp_find_entry+0x2d4>)
 810fffa:	4613      	mov	r3, r2
 810fffc:	005b      	lsls	r3, r3, #1
 810fffe:	4413      	add	r3, r2
 8110000:	00db      	lsls	r3, r3, #3
 8110002:	440b      	add	r3, r1
 8110004:	3308      	adds	r3, #8
 8110006:	681b      	ldr	r3, [r3, #0]
 8110008:	687a      	ldr	r2, [r7, #4]
 811000a:	429a      	cmp	r2, r3
 811000c:	d102      	bne.n	8110014 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 811000e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8110012:	e100      	b.n	8110216 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8110014:	7dfb      	ldrb	r3, [r7, #23]
 8110016:	2b01      	cmp	r3, #1
 8110018:	d140      	bne.n	811009c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 811001a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 811001e:	4980      	ldr	r1, [pc, #512]	; (8110220 <etharp_find_entry+0x2d4>)
 8110020:	4613      	mov	r3, r2
 8110022:	005b      	lsls	r3, r3, #1
 8110024:	4413      	add	r3, r2
 8110026:	00db      	lsls	r3, r3, #3
 8110028:	440b      	add	r3, r1
 811002a:	681b      	ldr	r3, [r3, #0]
 811002c:	2b00      	cmp	r3, #0
 811002e:	d01a      	beq.n	8110066 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8110030:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8110034:	497a      	ldr	r1, [pc, #488]	; (8110220 <etharp_find_entry+0x2d4>)
 8110036:	4613      	mov	r3, r2
 8110038:	005b      	lsls	r3, r3, #1
 811003a:	4413      	add	r3, r2
 811003c:	00db      	lsls	r3, r3, #3
 811003e:	440b      	add	r3, r1
 8110040:	3312      	adds	r3, #18
 8110042:	881b      	ldrh	r3, [r3, #0]
 8110044:	8bba      	ldrh	r2, [r7, #28]
 8110046:	429a      	cmp	r2, r3
 8110048:	d845      	bhi.n	81100d6 <etharp_find_entry+0x18a>
            old_queue = i;
 811004a:	8c3b      	ldrh	r3, [r7, #32]
 811004c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 811004e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8110052:	4973      	ldr	r1, [pc, #460]	; (8110220 <etharp_find_entry+0x2d4>)
 8110054:	4613      	mov	r3, r2
 8110056:	005b      	lsls	r3, r3, #1
 8110058:	4413      	add	r3, r2
 811005a:	00db      	lsls	r3, r3, #3
 811005c:	440b      	add	r3, r1
 811005e:	3312      	adds	r3, #18
 8110060:	881b      	ldrh	r3, [r3, #0]
 8110062:	83bb      	strh	r3, [r7, #28]
 8110064:	e037      	b.n	81100d6 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8110066:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 811006a:	496d      	ldr	r1, [pc, #436]	; (8110220 <etharp_find_entry+0x2d4>)
 811006c:	4613      	mov	r3, r2
 811006e:	005b      	lsls	r3, r3, #1
 8110070:	4413      	add	r3, r2
 8110072:	00db      	lsls	r3, r3, #3
 8110074:	440b      	add	r3, r1
 8110076:	3312      	adds	r3, #18
 8110078:	881b      	ldrh	r3, [r3, #0]
 811007a:	8b7a      	ldrh	r2, [r7, #26]
 811007c:	429a      	cmp	r2, r3
 811007e:	d82a      	bhi.n	81100d6 <etharp_find_entry+0x18a>
            old_pending = i;
 8110080:	8c3b      	ldrh	r3, [r7, #32]
 8110082:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8110084:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8110088:	4965      	ldr	r1, [pc, #404]	; (8110220 <etharp_find_entry+0x2d4>)
 811008a:	4613      	mov	r3, r2
 811008c:	005b      	lsls	r3, r3, #1
 811008e:	4413      	add	r3, r2
 8110090:	00db      	lsls	r3, r3, #3
 8110092:	440b      	add	r3, r1
 8110094:	3312      	adds	r3, #18
 8110096:	881b      	ldrh	r3, [r3, #0]
 8110098:	837b      	strh	r3, [r7, #26]
 811009a:	e01c      	b.n	81100d6 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 811009c:	7dfb      	ldrb	r3, [r7, #23]
 811009e:	2b01      	cmp	r3, #1
 81100a0:	d919      	bls.n	81100d6 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 81100a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 81100a6:	495e      	ldr	r1, [pc, #376]	; (8110220 <etharp_find_entry+0x2d4>)
 81100a8:	4613      	mov	r3, r2
 81100aa:	005b      	lsls	r3, r3, #1
 81100ac:	4413      	add	r3, r2
 81100ae:	00db      	lsls	r3, r3, #3
 81100b0:	440b      	add	r3, r1
 81100b2:	3312      	adds	r3, #18
 81100b4:	881b      	ldrh	r3, [r3, #0]
 81100b6:	8b3a      	ldrh	r2, [r7, #24]
 81100b8:	429a      	cmp	r2, r3
 81100ba:	d80c      	bhi.n	81100d6 <etharp_find_entry+0x18a>
            old_stable = i;
 81100bc:	8c3b      	ldrh	r3, [r7, #32]
 81100be:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 81100c0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 81100c4:	4956      	ldr	r1, [pc, #344]	; (8110220 <etharp_find_entry+0x2d4>)
 81100c6:	4613      	mov	r3, r2
 81100c8:	005b      	lsls	r3, r3, #1
 81100ca:	4413      	add	r3, r2
 81100cc:	00db      	lsls	r3, r3, #3
 81100ce:	440b      	add	r3, r1
 81100d0:	3312      	adds	r3, #18
 81100d2:	881b      	ldrh	r3, [r3, #0]
 81100d4:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 81100d6:	8c3b      	ldrh	r3, [r7, #32]
 81100d8:	3301      	adds	r3, #1
 81100da:	b29b      	uxth	r3, r3
 81100dc:	843b      	strh	r3, [r7, #32]
 81100de:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 81100e2:	2b09      	cmp	r3, #9
 81100e4:	f77f af4c 	ble.w	810ff80 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 81100e8:	7afb      	ldrb	r3, [r7, #11]
 81100ea:	f003 0302 	and.w	r3, r3, #2
 81100ee:	2b00      	cmp	r3, #0
 81100f0:	d108      	bne.n	8110104 <etharp_find_entry+0x1b8>
 81100f2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 81100f6:	2b0a      	cmp	r3, #10
 81100f8:	d107      	bne.n	811010a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 81100fa:	7afb      	ldrb	r3, [r7, #11]
 81100fc:	f003 0301 	and.w	r3, r3, #1
 8110100:	2b00      	cmp	r3, #0
 8110102:	d102      	bne.n	811010a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8110104:	f04f 33ff 	mov.w	r3, #4294967295
 8110108:	e085      	b.n	8110216 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 811010a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 811010e:	2b09      	cmp	r3, #9
 8110110:	dc02      	bgt.n	8110118 <etharp_find_entry+0x1cc>
    i = empty;
 8110112:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8110114:	843b      	strh	r3, [r7, #32]
 8110116:	e039      	b.n	811018c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8110118:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 811011c:	2b09      	cmp	r3, #9
 811011e:	dc14      	bgt.n	811014a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8110120:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8110122:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8110124:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8110128:	493d      	ldr	r1, [pc, #244]	; (8110220 <etharp_find_entry+0x2d4>)
 811012a:	4613      	mov	r3, r2
 811012c:	005b      	lsls	r3, r3, #1
 811012e:	4413      	add	r3, r2
 8110130:	00db      	lsls	r3, r3, #3
 8110132:	440b      	add	r3, r1
 8110134:	681b      	ldr	r3, [r3, #0]
 8110136:	2b00      	cmp	r3, #0
 8110138:	d018      	beq.n	811016c <etharp_find_entry+0x220>
 811013a:	4b3a      	ldr	r3, [pc, #232]	; (8110224 <etharp_find_entry+0x2d8>)
 811013c:	f240 126d 	movw	r2, #365	; 0x16d
 8110140:	493b      	ldr	r1, [pc, #236]	; (8110230 <etharp_find_entry+0x2e4>)
 8110142:	483a      	ldr	r0, [pc, #232]	; (811022c <etharp_find_entry+0x2e0>)
 8110144:	f008 ffcc 	bl	81190e0 <iprintf>
 8110148:	e010      	b.n	811016c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 811014a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 811014e:	2b09      	cmp	r3, #9
 8110150:	dc02      	bgt.n	8110158 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8110152:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8110154:	843b      	strh	r3, [r7, #32]
 8110156:	e009      	b.n	811016c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8110158:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 811015c:	2b09      	cmp	r3, #9
 811015e:	dc02      	bgt.n	8110166 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8110160:	8bfb      	ldrh	r3, [r7, #30]
 8110162:	843b      	strh	r3, [r7, #32]
 8110164:	e002      	b.n	811016c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8110166:	f04f 33ff 	mov.w	r3, #4294967295
 811016a:	e054      	b.n	8110216 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 811016c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8110170:	2b09      	cmp	r3, #9
 8110172:	dd06      	ble.n	8110182 <etharp_find_entry+0x236>
 8110174:	4b2b      	ldr	r3, [pc, #172]	; (8110224 <etharp_find_entry+0x2d8>)
 8110176:	f240 127f 	movw	r2, #383	; 0x17f
 811017a:	492e      	ldr	r1, [pc, #184]	; (8110234 <etharp_find_entry+0x2e8>)
 811017c:	482b      	ldr	r0, [pc, #172]	; (811022c <etharp_find_entry+0x2e0>)
 811017e:	f008 ffaf 	bl	81190e0 <iprintf>
    etharp_free_entry(i);
 8110182:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8110186:	4618      	mov	r0, r3
 8110188:	f7ff fe06 	bl	810fd98 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 811018c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8110190:	2b09      	cmp	r3, #9
 8110192:	dd06      	ble.n	81101a2 <etharp_find_entry+0x256>
 8110194:	4b23      	ldr	r3, [pc, #140]	; (8110224 <etharp_find_entry+0x2d8>)
 8110196:	f240 1283 	movw	r2, #387	; 0x183
 811019a:	4926      	ldr	r1, [pc, #152]	; (8110234 <etharp_find_entry+0x2e8>)
 811019c:	4823      	ldr	r0, [pc, #140]	; (811022c <etharp_find_entry+0x2e0>)
 811019e:	f008 ff9f 	bl	81190e0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 81101a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 81101a6:	491e      	ldr	r1, [pc, #120]	; (8110220 <etharp_find_entry+0x2d4>)
 81101a8:	4613      	mov	r3, r2
 81101aa:	005b      	lsls	r3, r3, #1
 81101ac:	4413      	add	r3, r2
 81101ae:	00db      	lsls	r3, r3, #3
 81101b0:	440b      	add	r3, r1
 81101b2:	3314      	adds	r3, #20
 81101b4:	781b      	ldrb	r3, [r3, #0]
 81101b6:	2b00      	cmp	r3, #0
 81101b8:	d006      	beq.n	81101c8 <etharp_find_entry+0x27c>
 81101ba:	4b1a      	ldr	r3, [pc, #104]	; (8110224 <etharp_find_entry+0x2d8>)
 81101bc:	f44f 72c2 	mov.w	r2, #388	; 0x184
 81101c0:	491d      	ldr	r1, [pc, #116]	; (8110238 <etharp_find_entry+0x2ec>)
 81101c2:	481a      	ldr	r0, [pc, #104]	; (811022c <etharp_find_entry+0x2e0>)
 81101c4:	f008 ff8c 	bl	81190e0 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 81101c8:	68fb      	ldr	r3, [r7, #12]
 81101ca:	2b00      	cmp	r3, #0
 81101cc:	d00b      	beq.n	81101e6 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 81101ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 81101d2:	68fb      	ldr	r3, [r7, #12]
 81101d4:	6819      	ldr	r1, [r3, #0]
 81101d6:	4812      	ldr	r0, [pc, #72]	; (8110220 <etharp_find_entry+0x2d4>)
 81101d8:	4613      	mov	r3, r2
 81101da:	005b      	lsls	r3, r3, #1
 81101dc:	4413      	add	r3, r2
 81101de:	00db      	lsls	r3, r3, #3
 81101e0:	4403      	add	r3, r0
 81101e2:	3304      	adds	r3, #4
 81101e4:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 81101e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 81101ea:	490d      	ldr	r1, [pc, #52]	; (8110220 <etharp_find_entry+0x2d4>)
 81101ec:	4613      	mov	r3, r2
 81101ee:	005b      	lsls	r3, r3, #1
 81101f0:	4413      	add	r3, r2
 81101f2:	00db      	lsls	r3, r3, #3
 81101f4:	440b      	add	r3, r1
 81101f6:	3312      	adds	r3, #18
 81101f8:	2200      	movs	r2, #0
 81101fa:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 81101fc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8110200:	4907      	ldr	r1, [pc, #28]	; (8110220 <etharp_find_entry+0x2d4>)
 8110202:	4613      	mov	r3, r2
 8110204:	005b      	lsls	r3, r3, #1
 8110206:	4413      	add	r3, r2
 8110208:	00db      	lsls	r3, r3, #3
 811020a:	440b      	add	r3, r1
 811020c:	3308      	adds	r3, #8
 811020e:	687a      	ldr	r2, [r7, #4]
 8110210:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8110212:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8110216:	4618      	mov	r0, r3
 8110218:	3728      	adds	r7, #40	; 0x28
 811021a:	46bd      	mov	sp, r7
 811021c:	bd80      	pop	{r7, pc}
 811021e:	bf00      	nop
 8110220:	10005810 	.word	0x10005810
 8110224:	0811b330 	.word	0x0811b330
 8110228:	0811b39c 	.word	0x0811b39c
 811022c:	0811b3dc 	.word	0x0811b3dc
 8110230:	0811b404 	.word	0x0811b404
 8110234:	0811b41c 	.word	0x0811b41c
 8110238:	0811b430 	.word	0x0811b430

0811023c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 811023c:	b580      	push	{r7, lr}
 811023e:	b088      	sub	sp, #32
 8110240:	af02      	add	r7, sp, #8
 8110242:	60f8      	str	r0, [r7, #12]
 8110244:	60b9      	str	r1, [r7, #8]
 8110246:	607a      	str	r2, [r7, #4]
 8110248:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 811024a:	68fb      	ldr	r3, [r7, #12]
 811024c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8110250:	2b06      	cmp	r3, #6
 8110252:	d006      	beq.n	8110262 <etharp_update_arp_entry+0x26>
 8110254:	4b48      	ldr	r3, [pc, #288]	; (8110378 <etharp_update_arp_entry+0x13c>)
 8110256:	f240 12a9 	movw	r2, #425	; 0x1a9
 811025a:	4948      	ldr	r1, [pc, #288]	; (811037c <etharp_update_arp_entry+0x140>)
 811025c:	4848      	ldr	r0, [pc, #288]	; (8110380 <etharp_update_arp_entry+0x144>)
 811025e:	f008 ff3f 	bl	81190e0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8110262:	68bb      	ldr	r3, [r7, #8]
 8110264:	2b00      	cmp	r3, #0
 8110266:	d012      	beq.n	811028e <etharp_update_arp_entry+0x52>
 8110268:	68bb      	ldr	r3, [r7, #8]
 811026a:	681b      	ldr	r3, [r3, #0]
 811026c:	2b00      	cmp	r3, #0
 811026e:	d00e      	beq.n	811028e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8110270:	68bb      	ldr	r3, [r7, #8]
 8110272:	681b      	ldr	r3, [r3, #0]
 8110274:	68f9      	ldr	r1, [r7, #12]
 8110276:	4618      	mov	r0, r3
 8110278:	f001 fac2 	bl	8111800 <ip4_addr_isbroadcast_u32>
 811027c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 811027e:	2b00      	cmp	r3, #0
 8110280:	d105      	bne.n	811028e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8110282:	68bb      	ldr	r3, [r7, #8]
 8110284:	681b      	ldr	r3, [r3, #0]
 8110286:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 811028a:	2be0      	cmp	r3, #224	; 0xe0
 811028c:	d102      	bne.n	8110294 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 811028e:	f06f 030f 	mvn.w	r3, #15
 8110292:	e06c      	b.n	811036e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8110294:	78fb      	ldrb	r3, [r7, #3]
 8110296:	68fa      	ldr	r2, [r7, #12]
 8110298:	4619      	mov	r1, r3
 811029a:	68b8      	ldr	r0, [r7, #8]
 811029c:	f7ff fe56 	bl	810ff4c <etharp_find_entry>
 81102a0:	4603      	mov	r3, r0
 81102a2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 81102a4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 81102a8:	2b00      	cmp	r3, #0
 81102aa:	da02      	bge.n	81102b2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 81102ac:	8afb      	ldrh	r3, [r7, #22]
 81102ae:	b25b      	sxtb	r3, r3
 81102b0:	e05d      	b.n	811036e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 81102b2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 81102b6:	4933      	ldr	r1, [pc, #204]	; (8110384 <etharp_update_arp_entry+0x148>)
 81102b8:	4613      	mov	r3, r2
 81102ba:	005b      	lsls	r3, r3, #1
 81102bc:	4413      	add	r3, r2
 81102be:	00db      	lsls	r3, r3, #3
 81102c0:	440b      	add	r3, r1
 81102c2:	3314      	adds	r3, #20
 81102c4:	2202      	movs	r2, #2
 81102c6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 81102c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 81102cc:	492d      	ldr	r1, [pc, #180]	; (8110384 <etharp_update_arp_entry+0x148>)
 81102ce:	4613      	mov	r3, r2
 81102d0:	005b      	lsls	r3, r3, #1
 81102d2:	4413      	add	r3, r2
 81102d4:	00db      	lsls	r3, r3, #3
 81102d6:	440b      	add	r3, r1
 81102d8:	3308      	adds	r3, #8
 81102da:	68fa      	ldr	r2, [r7, #12]
 81102dc:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 81102de:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 81102e2:	4613      	mov	r3, r2
 81102e4:	005b      	lsls	r3, r3, #1
 81102e6:	4413      	add	r3, r2
 81102e8:	00db      	lsls	r3, r3, #3
 81102ea:	3308      	adds	r3, #8
 81102ec:	4a25      	ldr	r2, [pc, #148]	; (8110384 <etharp_update_arp_entry+0x148>)
 81102ee:	4413      	add	r3, r2
 81102f0:	3304      	adds	r3, #4
 81102f2:	2206      	movs	r2, #6
 81102f4:	6879      	ldr	r1, [r7, #4]
 81102f6:	4618      	mov	r0, r3
 81102f8:	f008 fa17 	bl	811872a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 81102fc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8110300:	4920      	ldr	r1, [pc, #128]	; (8110384 <etharp_update_arp_entry+0x148>)
 8110302:	4613      	mov	r3, r2
 8110304:	005b      	lsls	r3, r3, #1
 8110306:	4413      	add	r3, r2
 8110308:	00db      	lsls	r3, r3, #3
 811030a:	440b      	add	r3, r1
 811030c:	3312      	adds	r3, #18
 811030e:	2200      	movs	r2, #0
 8110310:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8110312:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8110316:	491b      	ldr	r1, [pc, #108]	; (8110384 <etharp_update_arp_entry+0x148>)
 8110318:	4613      	mov	r3, r2
 811031a:	005b      	lsls	r3, r3, #1
 811031c:	4413      	add	r3, r2
 811031e:	00db      	lsls	r3, r3, #3
 8110320:	440b      	add	r3, r1
 8110322:	681b      	ldr	r3, [r3, #0]
 8110324:	2b00      	cmp	r3, #0
 8110326:	d021      	beq.n	811036c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8110328:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 811032c:	4915      	ldr	r1, [pc, #84]	; (8110384 <etharp_update_arp_entry+0x148>)
 811032e:	4613      	mov	r3, r2
 8110330:	005b      	lsls	r3, r3, #1
 8110332:	4413      	add	r3, r2
 8110334:	00db      	lsls	r3, r3, #3
 8110336:	440b      	add	r3, r1
 8110338:	681b      	ldr	r3, [r3, #0]
 811033a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 811033c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8110340:	4910      	ldr	r1, [pc, #64]	; (8110384 <etharp_update_arp_entry+0x148>)
 8110342:	4613      	mov	r3, r2
 8110344:	005b      	lsls	r3, r3, #1
 8110346:	4413      	add	r3, r2
 8110348:	00db      	lsls	r3, r3, #3
 811034a:	440b      	add	r3, r1
 811034c:	2200      	movs	r2, #0
 811034e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8110350:	68fb      	ldr	r3, [r7, #12]
 8110352:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8110356:	f44f 6300 	mov.w	r3, #2048	; 0x800
 811035a:	9300      	str	r3, [sp, #0]
 811035c:	687b      	ldr	r3, [r7, #4]
 811035e:	6939      	ldr	r1, [r7, #16]
 8110360:	68f8      	ldr	r0, [r7, #12]
 8110362:	f000 fcf3 	bl	8110d4c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8110366:	6938      	ldr	r0, [r7, #16]
 8110368:	f003 fc1c 	bl	8113ba4 <pbuf_free>
  }
  return ERR_OK;
 811036c:	2300      	movs	r3, #0
}
 811036e:	4618      	mov	r0, r3
 8110370:	3718      	adds	r7, #24
 8110372:	46bd      	mov	sp, r7
 8110374:	bd80      	pop	{r7, pc}
 8110376:	bf00      	nop
 8110378:	0811b330 	.word	0x0811b330
 811037c:	0811b45c 	.word	0x0811b45c
 8110380:	0811b3dc 	.word	0x0811b3dc
 8110384:	10005810 	.word	0x10005810

08110388 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8110388:	b580      	push	{r7, lr}
 811038a:	b084      	sub	sp, #16
 811038c:	af00      	add	r7, sp, #0
 811038e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8110390:	2300      	movs	r3, #0
 8110392:	60fb      	str	r3, [r7, #12]
 8110394:	e01e      	b.n	81103d4 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8110396:	4913      	ldr	r1, [pc, #76]	; (81103e4 <etharp_cleanup_netif+0x5c>)
 8110398:	68fa      	ldr	r2, [r7, #12]
 811039a:	4613      	mov	r3, r2
 811039c:	005b      	lsls	r3, r3, #1
 811039e:	4413      	add	r3, r2
 81103a0:	00db      	lsls	r3, r3, #3
 81103a2:	440b      	add	r3, r1
 81103a4:	3314      	adds	r3, #20
 81103a6:	781b      	ldrb	r3, [r3, #0]
 81103a8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 81103aa:	7afb      	ldrb	r3, [r7, #11]
 81103ac:	2b00      	cmp	r3, #0
 81103ae:	d00e      	beq.n	81103ce <etharp_cleanup_netif+0x46>
 81103b0:	490c      	ldr	r1, [pc, #48]	; (81103e4 <etharp_cleanup_netif+0x5c>)
 81103b2:	68fa      	ldr	r2, [r7, #12]
 81103b4:	4613      	mov	r3, r2
 81103b6:	005b      	lsls	r3, r3, #1
 81103b8:	4413      	add	r3, r2
 81103ba:	00db      	lsls	r3, r3, #3
 81103bc:	440b      	add	r3, r1
 81103be:	3308      	adds	r3, #8
 81103c0:	681b      	ldr	r3, [r3, #0]
 81103c2:	687a      	ldr	r2, [r7, #4]
 81103c4:	429a      	cmp	r2, r3
 81103c6:	d102      	bne.n	81103ce <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 81103c8:	68f8      	ldr	r0, [r7, #12]
 81103ca:	f7ff fce5 	bl	810fd98 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 81103ce:	68fb      	ldr	r3, [r7, #12]
 81103d0:	3301      	adds	r3, #1
 81103d2:	60fb      	str	r3, [r7, #12]
 81103d4:	68fb      	ldr	r3, [r7, #12]
 81103d6:	2b09      	cmp	r3, #9
 81103d8:	dddd      	ble.n	8110396 <etharp_cleanup_netif+0xe>
    }
  }
}
 81103da:	bf00      	nop
 81103dc:	bf00      	nop
 81103de:	3710      	adds	r7, #16
 81103e0:	46bd      	mov	sp, r7
 81103e2:	bd80      	pop	{r7, pc}
 81103e4:	10005810 	.word	0x10005810

081103e8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 81103e8:	b5b0      	push	{r4, r5, r7, lr}
 81103ea:	b08a      	sub	sp, #40	; 0x28
 81103ec:	af04      	add	r7, sp, #16
 81103ee:	6078      	str	r0, [r7, #4]
 81103f0:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 81103f2:	683b      	ldr	r3, [r7, #0]
 81103f4:	2b00      	cmp	r3, #0
 81103f6:	d107      	bne.n	8110408 <etharp_input+0x20>
 81103f8:	4b3d      	ldr	r3, [pc, #244]	; (81104f0 <etharp_input+0x108>)
 81103fa:	f240 228a 	movw	r2, #650	; 0x28a
 81103fe:	493d      	ldr	r1, [pc, #244]	; (81104f4 <etharp_input+0x10c>)
 8110400:	483d      	ldr	r0, [pc, #244]	; (81104f8 <etharp_input+0x110>)
 8110402:	f008 fe6d 	bl	81190e0 <iprintf>
 8110406:	e06f      	b.n	81104e8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8110408:	687b      	ldr	r3, [r7, #4]
 811040a:	685b      	ldr	r3, [r3, #4]
 811040c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 811040e:	693b      	ldr	r3, [r7, #16]
 8110410:	881b      	ldrh	r3, [r3, #0]
 8110412:	b29b      	uxth	r3, r3
 8110414:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8110418:	d10c      	bne.n	8110434 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 811041a:	693b      	ldr	r3, [r7, #16]
 811041c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 811041e:	2b06      	cmp	r3, #6
 8110420:	d108      	bne.n	8110434 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8110422:	693b      	ldr	r3, [r7, #16]
 8110424:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8110426:	2b04      	cmp	r3, #4
 8110428:	d104      	bne.n	8110434 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 811042a:	693b      	ldr	r3, [r7, #16]
 811042c:	885b      	ldrh	r3, [r3, #2]
 811042e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8110430:	2b08      	cmp	r3, #8
 8110432:	d003      	beq.n	811043c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8110434:	6878      	ldr	r0, [r7, #4]
 8110436:	f003 fbb5 	bl	8113ba4 <pbuf_free>
    return;
 811043a:	e055      	b.n	81104e8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 811043c:	693b      	ldr	r3, [r7, #16]
 811043e:	330e      	adds	r3, #14
 8110440:	681b      	ldr	r3, [r3, #0]
 8110442:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8110444:	693b      	ldr	r3, [r7, #16]
 8110446:	3318      	adds	r3, #24
 8110448:	681b      	ldr	r3, [r3, #0]
 811044a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 811044c:	683b      	ldr	r3, [r7, #0]
 811044e:	3304      	adds	r3, #4
 8110450:	681b      	ldr	r3, [r3, #0]
 8110452:	2b00      	cmp	r3, #0
 8110454:	d102      	bne.n	811045c <etharp_input+0x74>
    for_us = 0;
 8110456:	2300      	movs	r3, #0
 8110458:	75fb      	strb	r3, [r7, #23]
 811045a:	e009      	b.n	8110470 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 811045c:	68ba      	ldr	r2, [r7, #8]
 811045e:	683b      	ldr	r3, [r7, #0]
 8110460:	3304      	adds	r3, #4
 8110462:	681b      	ldr	r3, [r3, #0]
 8110464:	429a      	cmp	r2, r3
 8110466:	bf0c      	ite	eq
 8110468:	2301      	moveq	r3, #1
 811046a:	2300      	movne	r3, #0
 811046c:	b2db      	uxtb	r3, r3
 811046e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8110470:	693b      	ldr	r3, [r7, #16]
 8110472:	f103 0208 	add.w	r2, r3, #8
 8110476:	7dfb      	ldrb	r3, [r7, #23]
 8110478:	2b00      	cmp	r3, #0
 811047a:	d001      	beq.n	8110480 <etharp_input+0x98>
 811047c:	2301      	movs	r3, #1
 811047e:	e000      	b.n	8110482 <etharp_input+0x9a>
 8110480:	2302      	movs	r3, #2
 8110482:	f107 010c 	add.w	r1, r7, #12
 8110486:	6838      	ldr	r0, [r7, #0]
 8110488:	f7ff fed8 	bl	811023c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 811048c:	693b      	ldr	r3, [r7, #16]
 811048e:	88db      	ldrh	r3, [r3, #6]
 8110490:	b29b      	uxth	r3, r3
 8110492:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8110496:	d003      	beq.n	81104a0 <etharp_input+0xb8>
 8110498:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 811049c:	d01e      	beq.n	81104dc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 811049e:	e020      	b.n	81104e2 <etharp_input+0xfa>
      if (for_us) {
 81104a0:	7dfb      	ldrb	r3, [r7, #23]
 81104a2:	2b00      	cmp	r3, #0
 81104a4:	d01c      	beq.n	81104e0 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 81104a6:	683b      	ldr	r3, [r7, #0]
 81104a8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 81104ac:	693b      	ldr	r3, [r7, #16]
 81104ae:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 81104b2:	683b      	ldr	r3, [r7, #0]
 81104b4:	f103 0526 	add.w	r5, r3, #38	; 0x26
 81104b8:	683b      	ldr	r3, [r7, #0]
 81104ba:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 81104bc:	693a      	ldr	r2, [r7, #16]
 81104be:	3208      	adds	r2, #8
        etharp_raw(netif,
 81104c0:	2102      	movs	r1, #2
 81104c2:	9103      	str	r1, [sp, #12]
 81104c4:	f107 010c 	add.w	r1, r7, #12
 81104c8:	9102      	str	r1, [sp, #8]
 81104ca:	9201      	str	r2, [sp, #4]
 81104cc:	9300      	str	r3, [sp, #0]
 81104ce:	462b      	mov	r3, r5
 81104d0:	4622      	mov	r2, r4
 81104d2:	4601      	mov	r1, r0
 81104d4:	6838      	ldr	r0, [r7, #0]
 81104d6:	f000 faeb 	bl	8110ab0 <etharp_raw>
      break;
 81104da:	e001      	b.n	81104e0 <etharp_input+0xf8>
      break;
 81104dc:	bf00      	nop
 81104de:	e000      	b.n	81104e2 <etharp_input+0xfa>
      break;
 81104e0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 81104e2:	6878      	ldr	r0, [r7, #4]
 81104e4:	f003 fb5e 	bl	8113ba4 <pbuf_free>
}
 81104e8:	3718      	adds	r7, #24
 81104ea:	46bd      	mov	sp, r7
 81104ec:	bdb0      	pop	{r4, r5, r7, pc}
 81104ee:	bf00      	nop
 81104f0:	0811b330 	.word	0x0811b330
 81104f4:	0811b4b4 	.word	0x0811b4b4
 81104f8:	0811b3dc 	.word	0x0811b3dc

081104fc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 81104fc:	b580      	push	{r7, lr}
 81104fe:	b086      	sub	sp, #24
 8110500:	af02      	add	r7, sp, #8
 8110502:	60f8      	str	r0, [r7, #12]
 8110504:	60b9      	str	r1, [r7, #8]
 8110506:	4613      	mov	r3, r2
 8110508:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 811050a:	79fa      	ldrb	r2, [r7, #7]
 811050c:	4944      	ldr	r1, [pc, #272]	; (8110620 <etharp_output_to_arp_index+0x124>)
 811050e:	4613      	mov	r3, r2
 8110510:	005b      	lsls	r3, r3, #1
 8110512:	4413      	add	r3, r2
 8110514:	00db      	lsls	r3, r3, #3
 8110516:	440b      	add	r3, r1
 8110518:	3314      	adds	r3, #20
 811051a:	781b      	ldrb	r3, [r3, #0]
 811051c:	2b01      	cmp	r3, #1
 811051e:	d806      	bhi.n	811052e <etharp_output_to_arp_index+0x32>
 8110520:	4b40      	ldr	r3, [pc, #256]	; (8110624 <etharp_output_to_arp_index+0x128>)
 8110522:	f240 22ee 	movw	r2, #750	; 0x2ee
 8110526:	4940      	ldr	r1, [pc, #256]	; (8110628 <etharp_output_to_arp_index+0x12c>)
 8110528:	4840      	ldr	r0, [pc, #256]	; (811062c <etharp_output_to_arp_index+0x130>)
 811052a:	f008 fdd9 	bl	81190e0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 811052e:	79fa      	ldrb	r2, [r7, #7]
 8110530:	493b      	ldr	r1, [pc, #236]	; (8110620 <etharp_output_to_arp_index+0x124>)
 8110532:	4613      	mov	r3, r2
 8110534:	005b      	lsls	r3, r3, #1
 8110536:	4413      	add	r3, r2
 8110538:	00db      	lsls	r3, r3, #3
 811053a:	440b      	add	r3, r1
 811053c:	3314      	adds	r3, #20
 811053e:	781b      	ldrb	r3, [r3, #0]
 8110540:	2b02      	cmp	r3, #2
 8110542:	d153      	bne.n	81105ec <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8110544:	79fa      	ldrb	r2, [r7, #7]
 8110546:	4936      	ldr	r1, [pc, #216]	; (8110620 <etharp_output_to_arp_index+0x124>)
 8110548:	4613      	mov	r3, r2
 811054a:	005b      	lsls	r3, r3, #1
 811054c:	4413      	add	r3, r2
 811054e:	00db      	lsls	r3, r3, #3
 8110550:	440b      	add	r3, r1
 8110552:	3312      	adds	r3, #18
 8110554:	881b      	ldrh	r3, [r3, #0]
 8110556:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 811055a:	d919      	bls.n	8110590 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 811055c:	79fa      	ldrb	r2, [r7, #7]
 811055e:	4613      	mov	r3, r2
 8110560:	005b      	lsls	r3, r3, #1
 8110562:	4413      	add	r3, r2
 8110564:	00db      	lsls	r3, r3, #3
 8110566:	4a2e      	ldr	r2, [pc, #184]	; (8110620 <etharp_output_to_arp_index+0x124>)
 8110568:	4413      	add	r3, r2
 811056a:	3304      	adds	r3, #4
 811056c:	4619      	mov	r1, r3
 811056e:	68f8      	ldr	r0, [r7, #12]
 8110570:	f000 fb4c 	bl	8110c0c <etharp_request>
 8110574:	4603      	mov	r3, r0
 8110576:	2b00      	cmp	r3, #0
 8110578:	d138      	bne.n	81105ec <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 811057a:	79fa      	ldrb	r2, [r7, #7]
 811057c:	4928      	ldr	r1, [pc, #160]	; (8110620 <etharp_output_to_arp_index+0x124>)
 811057e:	4613      	mov	r3, r2
 8110580:	005b      	lsls	r3, r3, #1
 8110582:	4413      	add	r3, r2
 8110584:	00db      	lsls	r3, r3, #3
 8110586:	440b      	add	r3, r1
 8110588:	3314      	adds	r3, #20
 811058a:	2203      	movs	r2, #3
 811058c:	701a      	strb	r2, [r3, #0]
 811058e:	e02d      	b.n	81105ec <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8110590:	79fa      	ldrb	r2, [r7, #7]
 8110592:	4923      	ldr	r1, [pc, #140]	; (8110620 <etharp_output_to_arp_index+0x124>)
 8110594:	4613      	mov	r3, r2
 8110596:	005b      	lsls	r3, r3, #1
 8110598:	4413      	add	r3, r2
 811059a:	00db      	lsls	r3, r3, #3
 811059c:	440b      	add	r3, r1
 811059e:	3312      	adds	r3, #18
 81105a0:	881b      	ldrh	r3, [r3, #0]
 81105a2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 81105a6:	d321      	bcc.n	81105ec <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 81105a8:	79fa      	ldrb	r2, [r7, #7]
 81105aa:	4613      	mov	r3, r2
 81105ac:	005b      	lsls	r3, r3, #1
 81105ae:	4413      	add	r3, r2
 81105b0:	00db      	lsls	r3, r3, #3
 81105b2:	4a1b      	ldr	r2, [pc, #108]	; (8110620 <etharp_output_to_arp_index+0x124>)
 81105b4:	4413      	add	r3, r2
 81105b6:	1d19      	adds	r1, r3, #4
 81105b8:	79fa      	ldrb	r2, [r7, #7]
 81105ba:	4613      	mov	r3, r2
 81105bc:	005b      	lsls	r3, r3, #1
 81105be:	4413      	add	r3, r2
 81105c0:	00db      	lsls	r3, r3, #3
 81105c2:	3308      	adds	r3, #8
 81105c4:	4a16      	ldr	r2, [pc, #88]	; (8110620 <etharp_output_to_arp_index+0x124>)
 81105c6:	4413      	add	r3, r2
 81105c8:	3304      	adds	r3, #4
 81105ca:	461a      	mov	r2, r3
 81105cc:	68f8      	ldr	r0, [r7, #12]
 81105ce:	f000 fafb 	bl	8110bc8 <etharp_request_dst>
 81105d2:	4603      	mov	r3, r0
 81105d4:	2b00      	cmp	r3, #0
 81105d6:	d109      	bne.n	81105ec <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 81105d8:	79fa      	ldrb	r2, [r7, #7]
 81105da:	4911      	ldr	r1, [pc, #68]	; (8110620 <etharp_output_to_arp_index+0x124>)
 81105dc:	4613      	mov	r3, r2
 81105de:	005b      	lsls	r3, r3, #1
 81105e0:	4413      	add	r3, r2
 81105e2:	00db      	lsls	r3, r3, #3
 81105e4:	440b      	add	r3, r1
 81105e6:	3314      	adds	r3, #20
 81105e8:	2203      	movs	r2, #3
 81105ea:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 81105ec:	68fb      	ldr	r3, [r7, #12]
 81105ee:	f103 0126 	add.w	r1, r3, #38	; 0x26
 81105f2:	79fa      	ldrb	r2, [r7, #7]
 81105f4:	4613      	mov	r3, r2
 81105f6:	005b      	lsls	r3, r3, #1
 81105f8:	4413      	add	r3, r2
 81105fa:	00db      	lsls	r3, r3, #3
 81105fc:	3308      	adds	r3, #8
 81105fe:	4a08      	ldr	r2, [pc, #32]	; (8110620 <etharp_output_to_arp_index+0x124>)
 8110600:	4413      	add	r3, r2
 8110602:	3304      	adds	r3, #4
 8110604:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8110608:	9200      	str	r2, [sp, #0]
 811060a:	460a      	mov	r2, r1
 811060c:	68b9      	ldr	r1, [r7, #8]
 811060e:	68f8      	ldr	r0, [r7, #12]
 8110610:	f000 fb9c 	bl	8110d4c <ethernet_output>
 8110614:	4603      	mov	r3, r0
}
 8110616:	4618      	mov	r0, r3
 8110618:	3710      	adds	r7, #16
 811061a:	46bd      	mov	sp, r7
 811061c:	bd80      	pop	{r7, pc}
 811061e:	bf00      	nop
 8110620:	10005810 	.word	0x10005810
 8110624:	0811b330 	.word	0x0811b330
 8110628:	0811b4d4 	.word	0x0811b4d4
 811062c:	0811b3dc 	.word	0x0811b3dc

08110630 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8110630:	b580      	push	{r7, lr}
 8110632:	b08a      	sub	sp, #40	; 0x28
 8110634:	af02      	add	r7, sp, #8
 8110636:	60f8      	str	r0, [r7, #12]
 8110638:	60b9      	str	r1, [r7, #8]
 811063a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 811063c:	687b      	ldr	r3, [r7, #4]
 811063e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8110640:	68fb      	ldr	r3, [r7, #12]
 8110642:	2b00      	cmp	r3, #0
 8110644:	d106      	bne.n	8110654 <etharp_output+0x24>
 8110646:	4b73      	ldr	r3, [pc, #460]	; (8110814 <etharp_output+0x1e4>)
 8110648:	f240 321e 	movw	r2, #798	; 0x31e
 811064c:	4972      	ldr	r1, [pc, #456]	; (8110818 <etharp_output+0x1e8>)
 811064e:	4873      	ldr	r0, [pc, #460]	; (811081c <etharp_output+0x1ec>)
 8110650:	f008 fd46 	bl	81190e0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8110654:	68bb      	ldr	r3, [r7, #8]
 8110656:	2b00      	cmp	r3, #0
 8110658:	d106      	bne.n	8110668 <etharp_output+0x38>
 811065a:	4b6e      	ldr	r3, [pc, #440]	; (8110814 <etharp_output+0x1e4>)
 811065c:	f240 321f 	movw	r2, #799	; 0x31f
 8110660:	496f      	ldr	r1, [pc, #444]	; (8110820 <etharp_output+0x1f0>)
 8110662:	486e      	ldr	r0, [pc, #440]	; (811081c <etharp_output+0x1ec>)
 8110664:	f008 fd3c 	bl	81190e0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8110668:	687b      	ldr	r3, [r7, #4]
 811066a:	2b00      	cmp	r3, #0
 811066c:	d106      	bne.n	811067c <etharp_output+0x4c>
 811066e:	4b69      	ldr	r3, [pc, #420]	; (8110814 <etharp_output+0x1e4>)
 8110670:	f44f 7248 	mov.w	r2, #800	; 0x320
 8110674:	496b      	ldr	r1, [pc, #428]	; (8110824 <etharp_output+0x1f4>)
 8110676:	4869      	ldr	r0, [pc, #420]	; (811081c <etharp_output+0x1ec>)
 8110678:	f008 fd32 	bl	81190e0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 811067c:	687b      	ldr	r3, [r7, #4]
 811067e:	681b      	ldr	r3, [r3, #0]
 8110680:	68f9      	ldr	r1, [r7, #12]
 8110682:	4618      	mov	r0, r3
 8110684:	f001 f8bc 	bl	8111800 <ip4_addr_isbroadcast_u32>
 8110688:	4603      	mov	r3, r0
 811068a:	2b00      	cmp	r3, #0
 811068c:	d002      	beq.n	8110694 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 811068e:	4b66      	ldr	r3, [pc, #408]	; (8110828 <etharp_output+0x1f8>)
 8110690:	61fb      	str	r3, [r7, #28]
 8110692:	e0af      	b.n	81107f4 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8110694:	687b      	ldr	r3, [r7, #4]
 8110696:	681b      	ldr	r3, [r3, #0]
 8110698:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 811069c:	2be0      	cmp	r3, #224	; 0xe0
 811069e:	d118      	bne.n	81106d2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 81106a0:	2301      	movs	r3, #1
 81106a2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 81106a4:	2300      	movs	r3, #0
 81106a6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 81106a8:	235e      	movs	r3, #94	; 0x5e
 81106aa:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 81106ac:	687b      	ldr	r3, [r7, #4]
 81106ae:	3301      	adds	r3, #1
 81106b0:	781b      	ldrb	r3, [r3, #0]
 81106b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81106b6:	b2db      	uxtb	r3, r3
 81106b8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 81106ba:	687b      	ldr	r3, [r7, #4]
 81106bc:	3302      	adds	r3, #2
 81106be:	781b      	ldrb	r3, [r3, #0]
 81106c0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 81106c2:	687b      	ldr	r3, [r7, #4]
 81106c4:	3303      	adds	r3, #3
 81106c6:	781b      	ldrb	r3, [r3, #0]
 81106c8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 81106ca:	f107 0310 	add.w	r3, r7, #16
 81106ce:	61fb      	str	r3, [r7, #28]
 81106d0:	e090      	b.n	81107f4 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 81106d2:	687b      	ldr	r3, [r7, #4]
 81106d4:	681a      	ldr	r2, [r3, #0]
 81106d6:	68fb      	ldr	r3, [r7, #12]
 81106d8:	3304      	adds	r3, #4
 81106da:	681b      	ldr	r3, [r3, #0]
 81106dc:	405a      	eors	r2, r3
 81106de:	68fb      	ldr	r3, [r7, #12]
 81106e0:	3308      	adds	r3, #8
 81106e2:	681b      	ldr	r3, [r3, #0]
 81106e4:	4013      	ands	r3, r2
 81106e6:	2b00      	cmp	r3, #0
 81106e8:	d012      	beq.n	8110710 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 81106ea:	687b      	ldr	r3, [r7, #4]
 81106ec:	681b      	ldr	r3, [r3, #0]
 81106ee:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 81106f0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 81106f4:	4293      	cmp	r3, r2
 81106f6:	d00b      	beq.n	8110710 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 81106f8:	68fb      	ldr	r3, [r7, #12]
 81106fa:	330c      	adds	r3, #12
 81106fc:	681b      	ldr	r3, [r3, #0]
 81106fe:	2b00      	cmp	r3, #0
 8110700:	d003      	beq.n	811070a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8110702:	68fb      	ldr	r3, [r7, #12]
 8110704:	330c      	adds	r3, #12
 8110706:	61bb      	str	r3, [r7, #24]
 8110708:	e002      	b.n	8110710 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 811070a:	f06f 0303 	mvn.w	r3, #3
 811070e:	e07d      	b.n	811080c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8110710:	4b46      	ldr	r3, [pc, #280]	; (811082c <etharp_output+0x1fc>)
 8110712:	781b      	ldrb	r3, [r3, #0]
 8110714:	4619      	mov	r1, r3
 8110716:	4a46      	ldr	r2, [pc, #280]	; (8110830 <etharp_output+0x200>)
 8110718:	460b      	mov	r3, r1
 811071a:	005b      	lsls	r3, r3, #1
 811071c:	440b      	add	r3, r1
 811071e:	00db      	lsls	r3, r3, #3
 8110720:	4413      	add	r3, r2
 8110722:	3314      	adds	r3, #20
 8110724:	781b      	ldrb	r3, [r3, #0]
 8110726:	2b01      	cmp	r3, #1
 8110728:	d925      	bls.n	8110776 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 811072a:	4b40      	ldr	r3, [pc, #256]	; (811082c <etharp_output+0x1fc>)
 811072c:	781b      	ldrb	r3, [r3, #0]
 811072e:	4619      	mov	r1, r3
 8110730:	4a3f      	ldr	r2, [pc, #252]	; (8110830 <etharp_output+0x200>)
 8110732:	460b      	mov	r3, r1
 8110734:	005b      	lsls	r3, r3, #1
 8110736:	440b      	add	r3, r1
 8110738:	00db      	lsls	r3, r3, #3
 811073a:	4413      	add	r3, r2
 811073c:	3308      	adds	r3, #8
 811073e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8110740:	68fa      	ldr	r2, [r7, #12]
 8110742:	429a      	cmp	r2, r3
 8110744:	d117      	bne.n	8110776 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8110746:	69bb      	ldr	r3, [r7, #24]
 8110748:	681a      	ldr	r2, [r3, #0]
 811074a:	4b38      	ldr	r3, [pc, #224]	; (811082c <etharp_output+0x1fc>)
 811074c:	781b      	ldrb	r3, [r3, #0]
 811074e:	4618      	mov	r0, r3
 8110750:	4937      	ldr	r1, [pc, #220]	; (8110830 <etharp_output+0x200>)
 8110752:	4603      	mov	r3, r0
 8110754:	005b      	lsls	r3, r3, #1
 8110756:	4403      	add	r3, r0
 8110758:	00db      	lsls	r3, r3, #3
 811075a:	440b      	add	r3, r1
 811075c:	3304      	adds	r3, #4
 811075e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8110760:	429a      	cmp	r2, r3
 8110762:	d108      	bne.n	8110776 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8110764:	4b31      	ldr	r3, [pc, #196]	; (811082c <etharp_output+0x1fc>)
 8110766:	781b      	ldrb	r3, [r3, #0]
 8110768:	461a      	mov	r2, r3
 811076a:	68b9      	ldr	r1, [r7, #8]
 811076c:	68f8      	ldr	r0, [r7, #12]
 811076e:	f7ff fec5 	bl	81104fc <etharp_output_to_arp_index>
 8110772:	4603      	mov	r3, r0
 8110774:	e04a      	b.n	811080c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8110776:	2300      	movs	r3, #0
 8110778:	75fb      	strb	r3, [r7, #23]
 811077a:	e031      	b.n	81107e0 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 811077c:	7dfa      	ldrb	r2, [r7, #23]
 811077e:	492c      	ldr	r1, [pc, #176]	; (8110830 <etharp_output+0x200>)
 8110780:	4613      	mov	r3, r2
 8110782:	005b      	lsls	r3, r3, #1
 8110784:	4413      	add	r3, r2
 8110786:	00db      	lsls	r3, r3, #3
 8110788:	440b      	add	r3, r1
 811078a:	3314      	adds	r3, #20
 811078c:	781b      	ldrb	r3, [r3, #0]
 811078e:	2b01      	cmp	r3, #1
 8110790:	d923      	bls.n	81107da <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8110792:	7dfa      	ldrb	r2, [r7, #23]
 8110794:	4926      	ldr	r1, [pc, #152]	; (8110830 <etharp_output+0x200>)
 8110796:	4613      	mov	r3, r2
 8110798:	005b      	lsls	r3, r3, #1
 811079a:	4413      	add	r3, r2
 811079c:	00db      	lsls	r3, r3, #3
 811079e:	440b      	add	r3, r1
 81107a0:	3308      	adds	r3, #8
 81107a2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 81107a4:	68fa      	ldr	r2, [r7, #12]
 81107a6:	429a      	cmp	r2, r3
 81107a8:	d117      	bne.n	81107da <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 81107aa:	69bb      	ldr	r3, [r7, #24]
 81107ac:	6819      	ldr	r1, [r3, #0]
 81107ae:	7dfa      	ldrb	r2, [r7, #23]
 81107b0:	481f      	ldr	r0, [pc, #124]	; (8110830 <etharp_output+0x200>)
 81107b2:	4613      	mov	r3, r2
 81107b4:	005b      	lsls	r3, r3, #1
 81107b6:	4413      	add	r3, r2
 81107b8:	00db      	lsls	r3, r3, #3
 81107ba:	4403      	add	r3, r0
 81107bc:	3304      	adds	r3, #4
 81107be:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 81107c0:	4299      	cmp	r1, r3
 81107c2:	d10a      	bne.n	81107da <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 81107c4:	4a19      	ldr	r2, [pc, #100]	; (811082c <etharp_output+0x1fc>)
 81107c6:	7dfb      	ldrb	r3, [r7, #23]
 81107c8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 81107ca:	7dfb      	ldrb	r3, [r7, #23]
 81107cc:	461a      	mov	r2, r3
 81107ce:	68b9      	ldr	r1, [r7, #8]
 81107d0:	68f8      	ldr	r0, [r7, #12]
 81107d2:	f7ff fe93 	bl	81104fc <etharp_output_to_arp_index>
 81107d6:	4603      	mov	r3, r0
 81107d8:	e018      	b.n	811080c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 81107da:	7dfb      	ldrb	r3, [r7, #23]
 81107dc:	3301      	adds	r3, #1
 81107de:	75fb      	strb	r3, [r7, #23]
 81107e0:	7dfb      	ldrb	r3, [r7, #23]
 81107e2:	2b09      	cmp	r3, #9
 81107e4:	d9ca      	bls.n	811077c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 81107e6:	68ba      	ldr	r2, [r7, #8]
 81107e8:	69b9      	ldr	r1, [r7, #24]
 81107ea:	68f8      	ldr	r0, [r7, #12]
 81107ec:	f000 f822 	bl	8110834 <etharp_query>
 81107f0:	4603      	mov	r3, r0
 81107f2:	e00b      	b.n	811080c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 81107f4:	68fb      	ldr	r3, [r7, #12]
 81107f6:	f103 0226 	add.w	r2, r3, #38	; 0x26
 81107fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81107fe:	9300      	str	r3, [sp, #0]
 8110800:	69fb      	ldr	r3, [r7, #28]
 8110802:	68b9      	ldr	r1, [r7, #8]
 8110804:	68f8      	ldr	r0, [r7, #12]
 8110806:	f000 faa1 	bl	8110d4c <ethernet_output>
 811080a:	4603      	mov	r3, r0
}
 811080c:	4618      	mov	r0, r3
 811080e:	3720      	adds	r7, #32
 8110810:	46bd      	mov	sp, r7
 8110812:	bd80      	pop	{r7, pc}
 8110814:	0811b330 	.word	0x0811b330
 8110818:	0811b4b4 	.word	0x0811b4b4
 811081c:	0811b3dc 	.word	0x0811b3dc
 8110820:	0811b504 	.word	0x0811b504
 8110824:	0811b4a4 	.word	0x0811b4a4
 8110828:	0811cf50 	.word	0x0811cf50
 811082c:	10005900 	.word	0x10005900
 8110830:	10005810 	.word	0x10005810

08110834 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8110834:	b580      	push	{r7, lr}
 8110836:	b08c      	sub	sp, #48	; 0x30
 8110838:	af02      	add	r7, sp, #8
 811083a:	60f8      	str	r0, [r7, #12]
 811083c:	60b9      	str	r1, [r7, #8]
 811083e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8110840:	68fb      	ldr	r3, [r7, #12]
 8110842:	3326      	adds	r3, #38	; 0x26
 8110844:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8110846:	23ff      	movs	r3, #255	; 0xff
 8110848:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 811084c:	2300      	movs	r3, #0
 811084e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8110850:	68bb      	ldr	r3, [r7, #8]
 8110852:	681b      	ldr	r3, [r3, #0]
 8110854:	68f9      	ldr	r1, [r7, #12]
 8110856:	4618      	mov	r0, r3
 8110858:	f000 ffd2 	bl	8111800 <ip4_addr_isbroadcast_u32>
 811085c:	4603      	mov	r3, r0
 811085e:	2b00      	cmp	r3, #0
 8110860:	d10c      	bne.n	811087c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8110862:	68bb      	ldr	r3, [r7, #8]
 8110864:	681b      	ldr	r3, [r3, #0]
 8110866:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 811086a:	2be0      	cmp	r3, #224	; 0xe0
 811086c:	d006      	beq.n	811087c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 811086e:	68bb      	ldr	r3, [r7, #8]
 8110870:	2b00      	cmp	r3, #0
 8110872:	d003      	beq.n	811087c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8110874:	68bb      	ldr	r3, [r7, #8]
 8110876:	681b      	ldr	r3, [r3, #0]
 8110878:	2b00      	cmp	r3, #0
 811087a:	d102      	bne.n	8110882 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 811087c:	f06f 030f 	mvn.w	r3, #15
 8110880:	e101      	b.n	8110a86 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8110882:	68fa      	ldr	r2, [r7, #12]
 8110884:	2101      	movs	r1, #1
 8110886:	68b8      	ldr	r0, [r7, #8]
 8110888:	f7ff fb60 	bl	810ff4c <etharp_find_entry>
 811088c:	4603      	mov	r3, r0
 811088e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8110890:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8110894:	2b00      	cmp	r3, #0
 8110896:	da02      	bge.n	811089e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8110898:	8a7b      	ldrh	r3, [r7, #18]
 811089a:	b25b      	sxtb	r3, r3
 811089c:	e0f3      	b.n	8110a86 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 811089e:	8a7b      	ldrh	r3, [r7, #18]
 81108a0:	2b7e      	cmp	r3, #126	; 0x7e
 81108a2:	d906      	bls.n	81108b2 <etharp_query+0x7e>
 81108a4:	4b7a      	ldr	r3, [pc, #488]	; (8110a90 <etharp_query+0x25c>)
 81108a6:	f240 32c1 	movw	r2, #961	; 0x3c1
 81108aa:	497a      	ldr	r1, [pc, #488]	; (8110a94 <etharp_query+0x260>)
 81108ac:	487a      	ldr	r0, [pc, #488]	; (8110a98 <etharp_query+0x264>)
 81108ae:	f008 fc17 	bl	81190e0 <iprintf>
  i = (netif_addr_idx_t)i_err;
 81108b2:	8a7b      	ldrh	r3, [r7, #18]
 81108b4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 81108b6:	7c7a      	ldrb	r2, [r7, #17]
 81108b8:	4978      	ldr	r1, [pc, #480]	; (8110a9c <etharp_query+0x268>)
 81108ba:	4613      	mov	r3, r2
 81108bc:	005b      	lsls	r3, r3, #1
 81108be:	4413      	add	r3, r2
 81108c0:	00db      	lsls	r3, r3, #3
 81108c2:	440b      	add	r3, r1
 81108c4:	3314      	adds	r3, #20
 81108c6:	781b      	ldrb	r3, [r3, #0]
 81108c8:	2b00      	cmp	r3, #0
 81108ca:	d115      	bne.n	81108f8 <etharp_query+0xc4>
    is_new_entry = 1;
 81108cc:	2301      	movs	r3, #1
 81108ce:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 81108d0:	7c7a      	ldrb	r2, [r7, #17]
 81108d2:	4972      	ldr	r1, [pc, #456]	; (8110a9c <etharp_query+0x268>)
 81108d4:	4613      	mov	r3, r2
 81108d6:	005b      	lsls	r3, r3, #1
 81108d8:	4413      	add	r3, r2
 81108da:	00db      	lsls	r3, r3, #3
 81108dc:	440b      	add	r3, r1
 81108de:	3314      	adds	r3, #20
 81108e0:	2201      	movs	r2, #1
 81108e2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 81108e4:	7c7a      	ldrb	r2, [r7, #17]
 81108e6:	496d      	ldr	r1, [pc, #436]	; (8110a9c <etharp_query+0x268>)
 81108e8:	4613      	mov	r3, r2
 81108ea:	005b      	lsls	r3, r3, #1
 81108ec:	4413      	add	r3, r2
 81108ee:	00db      	lsls	r3, r3, #3
 81108f0:	440b      	add	r3, r1
 81108f2:	3308      	adds	r3, #8
 81108f4:	68fa      	ldr	r2, [r7, #12]
 81108f6:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 81108f8:	7c7a      	ldrb	r2, [r7, #17]
 81108fa:	4968      	ldr	r1, [pc, #416]	; (8110a9c <etharp_query+0x268>)
 81108fc:	4613      	mov	r3, r2
 81108fe:	005b      	lsls	r3, r3, #1
 8110900:	4413      	add	r3, r2
 8110902:	00db      	lsls	r3, r3, #3
 8110904:	440b      	add	r3, r1
 8110906:	3314      	adds	r3, #20
 8110908:	781b      	ldrb	r3, [r3, #0]
 811090a:	2b01      	cmp	r3, #1
 811090c:	d011      	beq.n	8110932 <etharp_query+0xfe>
 811090e:	7c7a      	ldrb	r2, [r7, #17]
 8110910:	4962      	ldr	r1, [pc, #392]	; (8110a9c <etharp_query+0x268>)
 8110912:	4613      	mov	r3, r2
 8110914:	005b      	lsls	r3, r3, #1
 8110916:	4413      	add	r3, r2
 8110918:	00db      	lsls	r3, r3, #3
 811091a:	440b      	add	r3, r1
 811091c:	3314      	adds	r3, #20
 811091e:	781b      	ldrb	r3, [r3, #0]
 8110920:	2b01      	cmp	r3, #1
 8110922:	d806      	bhi.n	8110932 <etharp_query+0xfe>
 8110924:	4b5a      	ldr	r3, [pc, #360]	; (8110a90 <etharp_query+0x25c>)
 8110926:	f240 32cd 	movw	r2, #973	; 0x3cd
 811092a:	495d      	ldr	r1, [pc, #372]	; (8110aa0 <etharp_query+0x26c>)
 811092c:	485a      	ldr	r0, [pc, #360]	; (8110a98 <etharp_query+0x264>)
 811092e:	f008 fbd7 	bl	81190e0 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8110932:	6a3b      	ldr	r3, [r7, #32]
 8110934:	2b00      	cmp	r3, #0
 8110936:	d102      	bne.n	811093e <etharp_query+0x10a>
 8110938:	687b      	ldr	r3, [r7, #4]
 811093a:	2b00      	cmp	r3, #0
 811093c:	d10c      	bne.n	8110958 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 811093e:	68b9      	ldr	r1, [r7, #8]
 8110940:	68f8      	ldr	r0, [r7, #12]
 8110942:	f000 f963 	bl	8110c0c <etharp_request>
 8110946:	4603      	mov	r3, r0
 8110948:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 811094c:	687b      	ldr	r3, [r7, #4]
 811094e:	2b00      	cmp	r3, #0
 8110950:	d102      	bne.n	8110958 <etharp_query+0x124>
      return result;
 8110952:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8110956:	e096      	b.n	8110a86 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8110958:	687b      	ldr	r3, [r7, #4]
 811095a:	2b00      	cmp	r3, #0
 811095c:	d106      	bne.n	811096c <etharp_query+0x138>
 811095e:	4b4c      	ldr	r3, [pc, #304]	; (8110a90 <etharp_query+0x25c>)
 8110960:	f240 32e1 	movw	r2, #993	; 0x3e1
 8110964:	494f      	ldr	r1, [pc, #316]	; (8110aa4 <etharp_query+0x270>)
 8110966:	484c      	ldr	r0, [pc, #304]	; (8110a98 <etharp_query+0x264>)
 8110968:	f008 fbba 	bl	81190e0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 811096c:	7c7a      	ldrb	r2, [r7, #17]
 811096e:	494b      	ldr	r1, [pc, #300]	; (8110a9c <etharp_query+0x268>)
 8110970:	4613      	mov	r3, r2
 8110972:	005b      	lsls	r3, r3, #1
 8110974:	4413      	add	r3, r2
 8110976:	00db      	lsls	r3, r3, #3
 8110978:	440b      	add	r3, r1
 811097a:	3314      	adds	r3, #20
 811097c:	781b      	ldrb	r3, [r3, #0]
 811097e:	2b01      	cmp	r3, #1
 8110980:	d917      	bls.n	81109b2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8110982:	4a49      	ldr	r2, [pc, #292]	; (8110aa8 <etharp_query+0x274>)
 8110984:	7c7b      	ldrb	r3, [r7, #17]
 8110986:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8110988:	7c7a      	ldrb	r2, [r7, #17]
 811098a:	4613      	mov	r3, r2
 811098c:	005b      	lsls	r3, r3, #1
 811098e:	4413      	add	r3, r2
 8110990:	00db      	lsls	r3, r3, #3
 8110992:	3308      	adds	r3, #8
 8110994:	4a41      	ldr	r2, [pc, #260]	; (8110a9c <etharp_query+0x268>)
 8110996:	4413      	add	r3, r2
 8110998:	3304      	adds	r3, #4
 811099a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 811099e:	9200      	str	r2, [sp, #0]
 81109a0:	697a      	ldr	r2, [r7, #20]
 81109a2:	6879      	ldr	r1, [r7, #4]
 81109a4:	68f8      	ldr	r0, [r7, #12]
 81109a6:	f000 f9d1 	bl	8110d4c <ethernet_output>
 81109aa:	4603      	mov	r3, r0
 81109ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 81109b0:	e067      	b.n	8110a82 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 81109b2:	7c7a      	ldrb	r2, [r7, #17]
 81109b4:	4939      	ldr	r1, [pc, #228]	; (8110a9c <etharp_query+0x268>)
 81109b6:	4613      	mov	r3, r2
 81109b8:	005b      	lsls	r3, r3, #1
 81109ba:	4413      	add	r3, r2
 81109bc:	00db      	lsls	r3, r3, #3
 81109be:	440b      	add	r3, r1
 81109c0:	3314      	adds	r3, #20
 81109c2:	781b      	ldrb	r3, [r3, #0]
 81109c4:	2b01      	cmp	r3, #1
 81109c6:	d15c      	bne.n	8110a82 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 81109c8:	2300      	movs	r3, #0
 81109ca:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 81109cc:	687b      	ldr	r3, [r7, #4]
 81109ce:	61fb      	str	r3, [r7, #28]
    while (p) {
 81109d0:	e01c      	b.n	8110a0c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 81109d2:	69fb      	ldr	r3, [r7, #28]
 81109d4:	895a      	ldrh	r2, [r3, #10]
 81109d6:	69fb      	ldr	r3, [r7, #28]
 81109d8:	891b      	ldrh	r3, [r3, #8]
 81109da:	429a      	cmp	r2, r3
 81109dc:	d10a      	bne.n	81109f4 <etharp_query+0x1c0>
 81109de:	69fb      	ldr	r3, [r7, #28]
 81109e0:	681b      	ldr	r3, [r3, #0]
 81109e2:	2b00      	cmp	r3, #0
 81109e4:	d006      	beq.n	81109f4 <etharp_query+0x1c0>
 81109e6:	4b2a      	ldr	r3, [pc, #168]	; (8110a90 <etharp_query+0x25c>)
 81109e8:	f240 32f1 	movw	r2, #1009	; 0x3f1
 81109ec:	492f      	ldr	r1, [pc, #188]	; (8110aac <etharp_query+0x278>)
 81109ee:	482a      	ldr	r0, [pc, #168]	; (8110a98 <etharp_query+0x264>)
 81109f0:	f008 fb76 	bl	81190e0 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 81109f4:	69fb      	ldr	r3, [r7, #28]
 81109f6:	7b1b      	ldrb	r3, [r3, #12]
 81109f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81109fc:	2b00      	cmp	r3, #0
 81109fe:	d002      	beq.n	8110a06 <etharp_query+0x1d2>
        copy_needed = 1;
 8110a00:	2301      	movs	r3, #1
 8110a02:	61bb      	str	r3, [r7, #24]
        break;
 8110a04:	e005      	b.n	8110a12 <etharp_query+0x1de>
      }
      p = p->next;
 8110a06:	69fb      	ldr	r3, [r7, #28]
 8110a08:	681b      	ldr	r3, [r3, #0]
 8110a0a:	61fb      	str	r3, [r7, #28]
    while (p) {
 8110a0c:	69fb      	ldr	r3, [r7, #28]
 8110a0e:	2b00      	cmp	r3, #0
 8110a10:	d1df      	bne.n	81109d2 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8110a12:	69bb      	ldr	r3, [r7, #24]
 8110a14:	2b00      	cmp	r3, #0
 8110a16:	d007      	beq.n	8110a28 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8110a18:	687a      	ldr	r2, [r7, #4]
 8110a1a:	f44f 7120 	mov.w	r1, #640	; 0x280
 8110a1e:	200e      	movs	r0, #14
 8110a20:	f003 fb58 	bl	81140d4 <pbuf_clone>
 8110a24:	61f8      	str	r0, [r7, #28]
 8110a26:	e004      	b.n	8110a32 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8110a28:	687b      	ldr	r3, [r7, #4]
 8110a2a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8110a2c:	69f8      	ldr	r0, [r7, #28]
 8110a2e:	f003 f95f 	bl	8113cf0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8110a32:	69fb      	ldr	r3, [r7, #28]
 8110a34:	2b00      	cmp	r3, #0
 8110a36:	d021      	beq.n	8110a7c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8110a38:	7c7a      	ldrb	r2, [r7, #17]
 8110a3a:	4918      	ldr	r1, [pc, #96]	; (8110a9c <etharp_query+0x268>)
 8110a3c:	4613      	mov	r3, r2
 8110a3e:	005b      	lsls	r3, r3, #1
 8110a40:	4413      	add	r3, r2
 8110a42:	00db      	lsls	r3, r3, #3
 8110a44:	440b      	add	r3, r1
 8110a46:	681b      	ldr	r3, [r3, #0]
 8110a48:	2b00      	cmp	r3, #0
 8110a4a:	d00a      	beq.n	8110a62 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8110a4c:	7c7a      	ldrb	r2, [r7, #17]
 8110a4e:	4913      	ldr	r1, [pc, #76]	; (8110a9c <etharp_query+0x268>)
 8110a50:	4613      	mov	r3, r2
 8110a52:	005b      	lsls	r3, r3, #1
 8110a54:	4413      	add	r3, r2
 8110a56:	00db      	lsls	r3, r3, #3
 8110a58:	440b      	add	r3, r1
 8110a5a:	681b      	ldr	r3, [r3, #0]
 8110a5c:	4618      	mov	r0, r3
 8110a5e:	f003 f8a1 	bl	8113ba4 <pbuf_free>
      }
      arp_table[i].q = p;
 8110a62:	7c7a      	ldrb	r2, [r7, #17]
 8110a64:	490d      	ldr	r1, [pc, #52]	; (8110a9c <etharp_query+0x268>)
 8110a66:	4613      	mov	r3, r2
 8110a68:	005b      	lsls	r3, r3, #1
 8110a6a:	4413      	add	r3, r2
 8110a6c:	00db      	lsls	r3, r3, #3
 8110a6e:	440b      	add	r3, r1
 8110a70:	69fa      	ldr	r2, [r7, #28]
 8110a72:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8110a74:	2300      	movs	r3, #0
 8110a76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8110a7a:	e002      	b.n	8110a82 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8110a7c:	23ff      	movs	r3, #255	; 0xff
 8110a7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8110a82:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8110a86:	4618      	mov	r0, r3
 8110a88:	3728      	adds	r7, #40	; 0x28
 8110a8a:	46bd      	mov	sp, r7
 8110a8c:	bd80      	pop	{r7, pc}
 8110a8e:	bf00      	nop
 8110a90:	0811b330 	.word	0x0811b330
 8110a94:	0811b510 	.word	0x0811b510
 8110a98:	0811b3dc 	.word	0x0811b3dc
 8110a9c:	10005810 	.word	0x10005810
 8110aa0:	0811b520 	.word	0x0811b520
 8110aa4:	0811b504 	.word	0x0811b504
 8110aa8:	10005900 	.word	0x10005900
 8110aac:	0811b548 	.word	0x0811b548

08110ab0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8110ab0:	b580      	push	{r7, lr}
 8110ab2:	b08a      	sub	sp, #40	; 0x28
 8110ab4:	af02      	add	r7, sp, #8
 8110ab6:	60f8      	str	r0, [r7, #12]
 8110ab8:	60b9      	str	r1, [r7, #8]
 8110aba:	607a      	str	r2, [r7, #4]
 8110abc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8110abe:	2300      	movs	r3, #0
 8110ac0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8110ac2:	68fb      	ldr	r3, [r7, #12]
 8110ac4:	2b00      	cmp	r3, #0
 8110ac6:	d106      	bne.n	8110ad6 <etharp_raw+0x26>
 8110ac8:	4b3a      	ldr	r3, [pc, #232]	; (8110bb4 <etharp_raw+0x104>)
 8110aca:	f240 4257 	movw	r2, #1111	; 0x457
 8110ace:	493a      	ldr	r1, [pc, #232]	; (8110bb8 <etharp_raw+0x108>)
 8110ad0:	483a      	ldr	r0, [pc, #232]	; (8110bbc <etharp_raw+0x10c>)
 8110ad2:	f008 fb05 	bl	81190e0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8110ad6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8110ada:	211c      	movs	r1, #28
 8110adc:	200e      	movs	r0, #14
 8110ade:	f002 fd7f 	bl	81135e0 <pbuf_alloc>
 8110ae2:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8110ae4:	69bb      	ldr	r3, [r7, #24]
 8110ae6:	2b00      	cmp	r3, #0
 8110ae8:	d102      	bne.n	8110af0 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8110aea:	f04f 33ff 	mov.w	r3, #4294967295
 8110aee:	e05d      	b.n	8110bac <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8110af0:	69bb      	ldr	r3, [r7, #24]
 8110af2:	895b      	ldrh	r3, [r3, #10]
 8110af4:	2b1b      	cmp	r3, #27
 8110af6:	d806      	bhi.n	8110b06 <etharp_raw+0x56>
 8110af8:	4b2e      	ldr	r3, [pc, #184]	; (8110bb4 <etharp_raw+0x104>)
 8110afa:	f240 4262 	movw	r2, #1122	; 0x462
 8110afe:	4930      	ldr	r1, [pc, #192]	; (8110bc0 <etharp_raw+0x110>)
 8110b00:	482e      	ldr	r0, [pc, #184]	; (8110bbc <etharp_raw+0x10c>)
 8110b02:	f008 faed 	bl	81190e0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8110b06:	69bb      	ldr	r3, [r7, #24]
 8110b08:	685b      	ldr	r3, [r3, #4]
 8110b0a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8110b0c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8110b0e:	4618      	mov	r0, r3
 8110b10:	f7ff f92c 	bl	810fd6c <lwip_htons>
 8110b14:	4603      	mov	r3, r0
 8110b16:	461a      	mov	r2, r3
 8110b18:	697b      	ldr	r3, [r7, #20]
 8110b1a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8110b1c:	68fb      	ldr	r3, [r7, #12]
 8110b1e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8110b22:	2b06      	cmp	r3, #6
 8110b24:	d006      	beq.n	8110b34 <etharp_raw+0x84>
 8110b26:	4b23      	ldr	r3, [pc, #140]	; (8110bb4 <etharp_raw+0x104>)
 8110b28:	f240 4269 	movw	r2, #1129	; 0x469
 8110b2c:	4925      	ldr	r1, [pc, #148]	; (8110bc4 <etharp_raw+0x114>)
 8110b2e:	4823      	ldr	r0, [pc, #140]	; (8110bbc <etharp_raw+0x10c>)
 8110b30:	f008 fad6 	bl	81190e0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8110b34:	697b      	ldr	r3, [r7, #20]
 8110b36:	3308      	adds	r3, #8
 8110b38:	2206      	movs	r2, #6
 8110b3a:	6839      	ldr	r1, [r7, #0]
 8110b3c:	4618      	mov	r0, r3
 8110b3e:	f007 fdf4 	bl	811872a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8110b42:	697b      	ldr	r3, [r7, #20]
 8110b44:	3312      	adds	r3, #18
 8110b46:	2206      	movs	r2, #6
 8110b48:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8110b4a:	4618      	mov	r0, r3
 8110b4c:	f007 fded 	bl	811872a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8110b50:	697b      	ldr	r3, [r7, #20]
 8110b52:	330e      	adds	r3, #14
 8110b54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8110b56:	6812      	ldr	r2, [r2, #0]
 8110b58:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8110b5a:	697b      	ldr	r3, [r7, #20]
 8110b5c:	3318      	adds	r3, #24
 8110b5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8110b60:	6812      	ldr	r2, [r2, #0]
 8110b62:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8110b64:	697b      	ldr	r3, [r7, #20]
 8110b66:	2200      	movs	r2, #0
 8110b68:	701a      	strb	r2, [r3, #0]
 8110b6a:	2200      	movs	r2, #0
 8110b6c:	f042 0201 	orr.w	r2, r2, #1
 8110b70:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8110b72:	697b      	ldr	r3, [r7, #20]
 8110b74:	2200      	movs	r2, #0
 8110b76:	f042 0208 	orr.w	r2, r2, #8
 8110b7a:	709a      	strb	r2, [r3, #2]
 8110b7c:	2200      	movs	r2, #0
 8110b7e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8110b80:	697b      	ldr	r3, [r7, #20]
 8110b82:	2206      	movs	r2, #6
 8110b84:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8110b86:	697b      	ldr	r3, [r7, #20]
 8110b88:	2204      	movs	r2, #4
 8110b8a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8110b8c:	f640 0306 	movw	r3, #2054	; 0x806
 8110b90:	9300      	str	r3, [sp, #0]
 8110b92:	687b      	ldr	r3, [r7, #4]
 8110b94:	68ba      	ldr	r2, [r7, #8]
 8110b96:	69b9      	ldr	r1, [r7, #24]
 8110b98:	68f8      	ldr	r0, [r7, #12]
 8110b9a:	f000 f8d7 	bl	8110d4c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8110b9e:	69b8      	ldr	r0, [r7, #24]
 8110ba0:	f003 f800 	bl	8113ba4 <pbuf_free>
  p = NULL;
 8110ba4:	2300      	movs	r3, #0
 8110ba6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8110ba8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8110bac:	4618      	mov	r0, r3
 8110bae:	3720      	adds	r7, #32
 8110bb0:	46bd      	mov	sp, r7
 8110bb2:	bd80      	pop	{r7, pc}
 8110bb4:	0811b330 	.word	0x0811b330
 8110bb8:	0811b4b4 	.word	0x0811b4b4
 8110bbc:	0811b3dc 	.word	0x0811b3dc
 8110bc0:	0811b564 	.word	0x0811b564
 8110bc4:	0811b598 	.word	0x0811b598

08110bc8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8110bc8:	b580      	push	{r7, lr}
 8110bca:	b088      	sub	sp, #32
 8110bcc:	af04      	add	r7, sp, #16
 8110bce:	60f8      	str	r0, [r7, #12]
 8110bd0:	60b9      	str	r1, [r7, #8]
 8110bd2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8110bd4:	68fb      	ldr	r3, [r7, #12]
 8110bd6:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8110bda:	68fb      	ldr	r3, [r7, #12]
 8110bdc:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8110be0:	68fb      	ldr	r3, [r7, #12]
 8110be2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8110be4:	2201      	movs	r2, #1
 8110be6:	9203      	str	r2, [sp, #12]
 8110be8:	68ba      	ldr	r2, [r7, #8]
 8110bea:	9202      	str	r2, [sp, #8]
 8110bec:	4a06      	ldr	r2, [pc, #24]	; (8110c08 <etharp_request_dst+0x40>)
 8110bee:	9201      	str	r2, [sp, #4]
 8110bf0:	9300      	str	r3, [sp, #0]
 8110bf2:	4603      	mov	r3, r0
 8110bf4:	687a      	ldr	r2, [r7, #4]
 8110bf6:	68f8      	ldr	r0, [r7, #12]
 8110bf8:	f7ff ff5a 	bl	8110ab0 <etharp_raw>
 8110bfc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8110bfe:	4618      	mov	r0, r3
 8110c00:	3710      	adds	r7, #16
 8110c02:	46bd      	mov	sp, r7
 8110c04:	bd80      	pop	{r7, pc}
 8110c06:	bf00      	nop
 8110c08:	0811cf58 	.word	0x0811cf58

08110c0c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8110c0c:	b580      	push	{r7, lr}
 8110c0e:	b082      	sub	sp, #8
 8110c10:	af00      	add	r7, sp, #0
 8110c12:	6078      	str	r0, [r7, #4]
 8110c14:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8110c16:	4a05      	ldr	r2, [pc, #20]	; (8110c2c <etharp_request+0x20>)
 8110c18:	6839      	ldr	r1, [r7, #0]
 8110c1a:	6878      	ldr	r0, [r7, #4]
 8110c1c:	f7ff ffd4 	bl	8110bc8 <etharp_request_dst>
 8110c20:	4603      	mov	r3, r0
}
 8110c22:	4618      	mov	r0, r3
 8110c24:	3708      	adds	r7, #8
 8110c26:	46bd      	mov	sp, r7
 8110c28:	bd80      	pop	{r7, pc}
 8110c2a:	bf00      	nop
 8110c2c:	0811cf50 	.word	0x0811cf50

08110c30 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8110c30:	b580      	push	{r7, lr}
 8110c32:	b086      	sub	sp, #24
 8110c34:	af00      	add	r7, sp, #0
 8110c36:	6078      	str	r0, [r7, #4]
 8110c38:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8110c3a:	230e      	movs	r3, #14
 8110c3c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8110c3e:	687b      	ldr	r3, [r7, #4]
 8110c40:	895b      	ldrh	r3, [r3, #10]
 8110c42:	2b0e      	cmp	r3, #14
 8110c44:	d96e      	bls.n	8110d24 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8110c46:	687b      	ldr	r3, [r7, #4]
 8110c48:	7bdb      	ldrb	r3, [r3, #15]
 8110c4a:	2b00      	cmp	r3, #0
 8110c4c:	d106      	bne.n	8110c5c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8110c4e:	683b      	ldr	r3, [r7, #0]
 8110c50:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8110c54:	3301      	adds	r3, #1
 8110c56:	b2da      	uxtb	r2, r3
 8110c58:	687b      	ldr	r3, [r7, #4]
 8110c5a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8110c5c:	687b      	ldr	r3, [r7, #4]
 8110c5e:	685b      	ldr	r3, [r3, #4]
 8110c60:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8110c62:	693b      	ldr	r3, [r7, #16]
 8110c64:	7b1a      	ldrb	r2, [r3, #12]
 8110c66:	7b5b      	ldrb	r3, [r3, #13]
 8110c68:	021b      	lsls	r3, r3, #8
 8110c6a:	4313      	orrs	r3, r2
 8110c6c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8110c6e:	693b      	ldr	r3, [r7, #16]
 8110c70:	781b      	ldrb	r3, [r3, #0]
 8110c72:	f003 0301 	and.w	r3, r3, #1
 8110c76:	2b00      	cmp	r3, #0
 8110c78:	d023      	beq.n	8110cc2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8110c7a:	693b      	ldr	r3, [r7, #16]
 8110c7c:	781b      	ldrb	r3, [r3, #0]
 8110c7e:	2b01      	cmp	r3, #1
 8110c80:	d10f      	bne.n	8110ca2 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8110c82:	693b      	ldr	r3, [r7, #16]
 8110c84:	785b      	ldrb	r3, [r3, #1]
 8110c86:	2b00      	cmp	r3, #0
 8110c88:	d11b      	bne.n	8110cc2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8110c8a:	693b      	ldr	r3, [r7, #16]
 8110c8c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8110c8e:	2b5e      	cmp	r3, #94	; 0x5e
 8110c90:	d117      	bne.n	8110cc2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8110c92:	687b      	ldr	r3, [r7, #4]
 8110c94:	7b5b      	ldrb	r3, [r3, #13]
 8110c96:	f043 0310 	orr.w	r3, r3, #16
 8110c9a:	b2da      	uxtb	r2, r3
 8110c9c:	687b      	ldr	r3, [r7, #4]
 8110c9e:	735a      	strb	r2, [r3, #13]
 8110ca0:	e00f      	b.n	8110cc2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8110ca2:	693b      	ldr	r3, [r7, #16]
 8110ca4:	2206      	movs	r2, #6
 8110ca6:	4928      	ldr	r1, [pc, #160]	; (8110d48 <ethernet_input+0x118>)
 8110ca8:	4618      	mov	r0, r3
 8110caa:	f007 fd30 	bl	811870e <memcmp>
 8110cae:	4603      	mov	r3, r0
 8110cb0:	2b00      	cmp	r3, #0
 8110cb2:	d106      	bne.n	8110cc2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8110cb4:	687b      	ldr	r3, [r7, #4]
 8110cb6:	7b5b      	ldrb	r3, [r3, #13]
 8110cb8:	f043 0308 	orr.w	r3, r3, #8
 8110cbc:	b2da      	uxtb	r2, r3
 8110cbe:	687b      	ldr	r3, [r7, #4]
 8110cc0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8110cc2:	89fb      	ldrh	r3, [r7, #14]
 8110cc4:	2b08      	cmp	r3, #8
 8110cc6:	d003      	beq.n	8110cd0 <ethernet_input+0xa0>
 8110cc8:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8110ccc:	d014      	beq.n	8110cf8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8110cce:	e032      	b.n	8110d36 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8110cd0:	683b      	ldr	r3, [r7, #0]
 8110cd2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8110cd6:	f003 0308 	and.w	r3, r3, #8
 8110cda:	2b00      	cmp	r3, #0
 8110cdc:	d024      	beq.n	8110d28 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8110cde:	8afb      	ldrh	r3, [r7, #22]
 8110ce0:	4619      	mov	r1, r3
 8110ce2:	6878      	ldr	r0, [r7, #4]
 8110ce4:	f002 fed8 	bl	8113a98 <pbuf_remove_header>
 8110ce8:	4603      	mov	r3, r0
 8110cea:	2b00      	cmp	r3, #0
 8110cec:	d11e      	bne.n	8110d2c <ethernet_input+0xfc>
        ip4_input(p, netif);
 8110cee:	6839      	ldr	r1, [r7, #0]
 8110cf0:	6878      	ldr	r0, [r7, #4]
 8110cf2:	f000 fb93 	bl	811141c <ip4_input>
      break;
 8110cf6:	e013      	b.n	8110d20 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8110cf8:	683b      	ldr	r3, [r7, #0]
 8110cfa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8110cfe:	f003 0308 	and.w	r3, r3, #8
 8110d02:	2b00      	cmp	r3, #0
 8110d04:	d014      	beq.n	8110d30 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8110d06:	8afb      	ldrh	r3, [r7, #22]
 8110d08:	4619      	mov	r1, r3
 8110d0a:	6878      	ldr	r0, [r7, #4]
 8110d0c:	f002 fec4 	bl	8113a98 <pbuf_remove_header>
 8110d10:	4603      	mov	r3, r0
 8110d12:	2b00      	cmp	r3, #0
 8110d14:	d10e      	bne.n	8110d34 <ethernet_input+0x104>
        etharp_input(p, netif);
 8110d16:	6839      	ldr	r1, [r7, #0]
 8110d18:	6878      	ldr	r0, [r7, #4]
 8110d1a:	f7ff fb65 	bl	81103e8 <etharp_input>
      break;
 8110d1e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8110d20:	2300      	movs	r3, #0
 8110d22:	e00c      	b.n	8110d3e <ethernet_input+0x10e>
    goto free_and_return;
 8110d24:	bf00      	nop
 8110d26:	e006      	b.n	8110d36 <ethernet_input+0x106>
        goto free_and_return;
 8110d28:	bf00      	nop
 8110d2a:	e004      	b.n	8110d36 <ethernet_input+0x106>
        goto free_and_return;
 8110d2c:	bf00      	nop
 8110d2e:	e002      	b.n	8110d36 <ethernet_input+0x106>
        goto free_and_return;
 8110d30:	bf00      	nop
 8110d32:	e000      	b.n	8110d36 <ethernet_input+0x106>
        goto free_and_return;
 8110d34:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8110d36:	6878      	ldr	r0, [r7, #4]
 8110d38:	f002 ff34 	bl	8113ba4 <pbuf_free>
  return ERR_OK;
 8110d3c:	2300      	movs	r3, #0
}
 8110d3e:	4618      	mov	r0, r3
 8110d40:	3718      	adds	r7, #24
 8110d42:	46bd      	mov	sp, r7
 8110d44:	bd80      	pop	{r7, pc}
 8110d46:	bf00      	nop
 8110d48:	0811cf50 	.word	0x0811cf50

08110d4c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8110d4c:	b580      	push	{r7, lr}
 8110d4e:	b086      	sub	sp, #24
 8110d50:	af00      	add	r7, sp, #0
 8110d52:	60f8      	str	r0, [r7, #12]
 8110d54:	60b9      	str	r1, [r7, #8]
 8110d56:	607a      	str	r2, [r7, #4]
 8110d58:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8110d5a:	8c3b      	ldrh	r3, [r7, #32]
 8110d5c:	4618      	mov	r0, r3
 8110d5e:	f7ff f805 	bl	810fd6c <lwip_htons>
 8110d62:	4603      	mov	r3, r0
 8110d64:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8110d66:	210e      	movs	r1, #14
 8110d68:	68b8      	ldr	r0, [r7, #8]
 8110d6a:	f002 fe85 	bl	8113a78 <pbuf_add_header>
 8110d6e:	4603      	mov	r3, r0
 8110d70:	2b00      	cmp	r3, #0
 8110d72:	d125      	bne.n	8110dc0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8110d74:	68bb      	ldr	r3, [r7, #8]
 8110d76:	685b      	ldr	r3, [r3, #4]
 8110d78:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8110d7a:	693b      	ldr	r3, [r7, #16]
 8110d7c:	8afa      	ldrh	r2, [r7, #22]
 8110d7e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8110d80:	693b      	ldr	r3, [r7, #16]
 8110d82:	2206      	movs	r2, #6
 8110d84:	6839      	ldr	r1, [r7, #0]
 8110d86:	4618      	mov	r0, r3
 8110d88:	f007 fccf 	bl	811872a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8110d8c:	693b      	ldr	r3, [r7, #16]
 8110d8e:	3306      	adds	r3, #6
 8110d90:	2206      	movs	r2, #6
 8110d92:	6879      	ldr	r1, [r7, #4]
 8110d94:	4618      	mov	r0, r3
 8110d96:	f007 fcc8 	bl	811872a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8110d9a:	68fb      	ldr	r3, [r7, #12]
 8110d9c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8110da0:	2b06      	cmp	r3, #6
 8110da2:	d006      	beq.n	8110db2 <ethernet_output+0x66>
 8110da4:	4b0a      	ldr	r3, [pc, #40]	; (8110dd0 <ethernet_output+0x84>)
 8110da6:	f44f 7299 	mov.w	r2, #306	; 0x132
 8110daa:	490a      	ldr	r1, [pc, #40]	; (8110dd4 <ethernet_output+0x88>)
 8110dac:	480a      	ldr	r0, [pc, #40]	; (8110dd8 <ethernet_output+0x8c>)
 8110dae:	f008 f997 	bl	81190e0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8110db2:	68fb      	ldr	r3, [r7, #12]
 8110db4:	699b      	ldr	r3, [r3, #24]
 8110db6:	68b9      	ldr	r1, [r7, #8]
 8110db8:	68f8      	ldr	r0, [r7, #12]
 8110dba:	4798      	blx	r3
 8110dbc:	4603      	mov	r3, r0
 8110dbe:	e002      	b.n	8110dc6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8110dc0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8110dc2:	f06f 0301 	mvn.w	r3, #1
}
 8110dc6:	4618      	mov	r0, r3
 8110dc8:	3718      	adds	r7, #24
 8110dca:	46bd      	mov	sp, r7
 8110dcc:	bd80      	pop	{r7, pc}
 8110dce:	bf00      	nop
 8110dd0:	0811b5dc 	.word	0x0811b5dc
 8110dd4:	0811b644 	.word	0x0811b644
 8110dd8:	0811b678 	.word	0x0811b678

08110ddc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8110ddc:	b580      	push	{r7, lr}
 8110dde:	b08e      	sub	sp, #56	; 0x38
 8110de0:	af04      	add	r7, sp, #16
 8110de2:	6078      	str	r0, [r7, #4]
 8110de4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8110de6:	4b87      	ldr	r3, [pc, #540]	; (8111004 <icmp_input+0x228>)
 8110de8:	689b      	ldr	r3, [r3, #8]
 8110dea:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8110dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8110dee:	781b      	ldrb	r3, [r3, #0]
 8110df0:	f003 030f 	and.w	r3, r3, #15
 8110df4:	b2db      	uxtb	r3, r3
 8110df6:	009b      	lsls	r3, r3, #2
 8110df8:	b2db      	uxtb	r3, r3
 8110dfa:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8110dfc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8110dfe:	2b13      	cmp	r3, #19
 8110e00:	f240 80e8 	bls.w	8110fd4 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8110e04:	687b      	ldr	r3, [r7, #4]
 8110e06:	895b      	ldrh	r3, [r3, #10]
 8110e08:	2b03      	cmp	r3, #3
 8110e0a:	f240 80e5 	bls.w	8110fd8 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8110e0e:	687b      	ldr	r3, [r7, #4]
 8110e10:	685b      	ldr	r3, [r3, #4]
 8110e12:	781b      	ldrb	r3, [r3, #0]
 8110e14:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8110e18:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8110e1c:	2b00      	cmp	r3, #0
 8110e1e:	f000 80d2 	beq.w	8110fc6 <icmp_input+0x1ea>
 8110e22:	2b08      	cmp	r3, #8
 8110e24:	f040 80d2 	bne.w	8110fcc <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8110e28:	4b77      	ldr	r3, [pc, #476]	; (8111008 <icmp_input+0x22c>)
 8110e2a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8110e2c:	4b75      	ldr	r3, [pc, #468]	; (8111004 <icmp_input+0x228>)
 8110e2e:	695b      	ldr	r3, [r3, #20]
 8110e30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8110e34:	2be0      	cmp	r3, #224	; 0xe0
 8110e36:	f000 80d6 	beq.w	8110fe6 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8110e3a:	4b72      	ldr	r3, [pc, #456]	; (8111004 <icmp_input+0x228>)
 8110e3c:	695b      	ldr	r3, [r3, #20]
 8110e3e:	4a71      	ldr	r2, [pc, #452]	; (8111004 <icmp_input+0x228>)
 8110e40:	6812      	ldr	r2, [r2, #0]
 8110e42:	4611      	mov	r1, r2
 8110e44:	4618      	mov	r0, r3
 8110e46:	f000 fcdb 	bl	8111800 <ip4_addr_isbroadcast_u32>
 8110e4a:	4603      	mov	r3, r0
 8110e4c:	2b00      	cmp	r3, #0
 8110e4e:	f040 80cc 	bne.w	8110fea <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8110e52:	687b      	ldr	r3, [r7, #4]
 8110e54:	891b      	ldrh	r3, [r3, #8]
 8110e56:	2b07      	cmp	r3, #7
 8110e58:	f240 80c0 	bls.w	8110fdc <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8110e5c:	6878      	ldr	r0, [r7, #4]
 8110e5e:	f000 f9e0 	bl	8111222 <inet_chksum_pbuf>
 8110e62:	4603      	mov	r3, r0
 8110e64:	2b00      	cmp	r3, #0
 8110e66:	d003      	beq.n	8110e70 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8110e68:	6878      	ldr	r0, [r7, #4]
 8110e6a:	f002 fe9b 	bl	8113ba4 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8110e6e:	e0c5      	b.n	8110ffc <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8110e70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8110e72:	330e      	adds	r3, #14
 8110e74:	4619      	mov	r1, r3
 8110e76:	6878      	ldr	r0, [r7, #4]
 8110e78:	f002 fdfe 	bl	8113a78 <pbuf_add_header>
 8110e7c:	4603      	mov	r3, r0
 8110e7e:	2b00      	cmp	r3, #0
 8110e80:	d04b      	beq.n	8110f1a <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8110e82:	687b      	ldr	r3, [r7, #4]
 8110e84:	891a      	ldrh	r2, [r3, #8]
 8110e86:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8110e88:	4413      	add	r3, r2
 8110e8a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8110e8c:	687b      	ldr	r3, [r7, #4]
 8110e8e:	891b      	ldrh	r3, [r3, #8]
 8110e90:	8b7a      	ldrh	r2, [r7, #26]
 8110e92:	429a      	cmp	r2, r3
 8110e94:	f0c0 80ab 	bcc.w	8110fee <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8110e98:	8b7b      	ldrh	r3, [r7, #26]
 8110e9a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8110e9e:	4619      	mov	r1, r3
 8110ea0:	200e      	movs	r0, #14
 8110ea2:	f002 fb9d 	bl	81135e0 <pbuf_alloc>
 8110ea6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8110ea8:	697b      	ldr	r3, [r7, #20]
 8110eaa:	2b00      	cmp	r3, #0
 8110eac:	f000 80a1 	beq.w	8110ff2 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8110eb0:	697b      	ldr	r3, [r7, #20]
 8110eb2:	895b      	ldrh	r3, [r3, #10]
 8110eb4:	461a      	mov	r2, r3
 8110eb6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8110eb8:	3308      	adds	r3, #8
 8110eba:	429a      	cmp	r2, r3
 8110ebc:	d203      	bcs.n	8110ec6 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8110ebe:	6978      	ldr	r0, [r7, #20]
 8110ec0:	f002 fe70 	bl	8113ba4 <pbuf_free>
          goto icmperr;
 8110ec4:	e096      	b.n	8110ff4 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8110ec6:	697b      	ldr	r3, [r7, #20]
 8110ec8:	685b      	ldr	r3, [r3, #4]
 8110eca:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8110ecc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8110ece:	4618      	mov	r0, r3
 8110ed0:	f007 fc2b 	bl	811872a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8110ed4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8110ed6:	4619      	mov	r1, r3
 8110ed8:	6978      	ldr	r0, [r7, #20]
 8110eda:	f002 fddd 	bl	8113a98 <pbuf_remove_header>
 8110ede:	4603      	mov	r3, r0
 8110ee0:	2b00      	cmp	r3, #0
 8110ee2:	d009      	beq.n	8110ef8 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8110ee4:	4b49      	ldr	r3, [pc, #292]	; (811100c <icmp_input+0x230>)
 8110ee6:	22b6      	movs	r2, #182	; 0xb6
 8110ee8:	4949      	ldr	r1, [pc, #292]	; (8111010 <icmp_input+0x234>)
 8110eea:	484a      	ldr	r0, [pc, #296]	; (8111014 <icmp_input+0x238>)
 8110eec:	f008 f8f8 	bl	81190e0 <iprintf>
          pbuf_free(r);
 8110ef0:	6978      	ldr	r0, [r7, #20]
 8110ef2:	f002 fe57 	bl	8113ba4 <pbuf_free>
          goto icmperr;
 8110ef6:	e07d      	b.n	8110ff4 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8110ef8:	6879      	ldr	r1, [r7, #4]
 8110efa:	6978      	ldr	r0, [r7, #20]
 8110efc:	f002 ff86 	bl	8113e0c <pbuf_copy>
 8110f00:	4603      	mov	r3, r0
 8110f02:	2b00      	cmp	r3, #0
 8110f04:	d003      	beq.n	8110f0e <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8110f06:	6978      	ldr	r0, [r7, #20]
 8110f08:	f002 fe4c 	bl	8113ba4 <pbuf_free>
          goto icmperr;
 8110f0c:	e072      	b.n	8110ff4 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8110f0e:	6878      	ldr	r0, [r7, #4]
 8110f10:	f002 fe48 	bl	8113ba4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8110f14:	697b      	ldr	r3, [r7, #20]
 8110f16:	607b      	str	r3, [r7, #4]
 8110f18:	e00f      	b.n	8110f3a <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8110f1a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8110f1c:	330e      	adds	r3, #14
 8110f1e:	4619      	mov	r1, r3
 8110f20:	6878      	ldr	r0, [r7, #4]
 8110f22:	f002 fdb9 	bl	8113a98 <pbuf_remove_header>
 8110f26:	4603      	mov	r3, r0
 8110f28:	2b00      	cmp	r3, #0
 8110f2a:	d006      	beq.n	8110f3a <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8110f2c:	4b37      	ldr	r3, [pc, #220]	; (811100c <icmp_input+0x230>)
 8110f2e:	22c7      	movs	r2, #199	; 0xc7
 8110f30:	4939      	ldr	r1, [pc, #228]	; (8111018 <icmp_input+0x23c>)
 8110f32:	4838      	ldr	r0, [pc, #224]	; (8111014 <icmp_input+0x238>)
 8110f34:	f008 f8d4 	bl	81190e0 <iprintf>
          goto icmperr;
 8110f38:	e05c      	b.n	8110ff4 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8110f3a:	687b      	ldr	r3, [r7, #4]
 8110f3c:	685b      	ldr	r3, [r3, #4]
 8110f3e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8110f40:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8110f42:	4619      	mov	r1, r3
 8110f44:	6878      	ldr	r0, [r7, #4]
 8110f46:	f002 fd97 	bl	8113a78 <pbuf_add_header>
 8110f4a:	4603      	mov	r3, r0
 8110f4c:	2b00      	cmp	r3, #0
 8110f4e:	d13c      	bne.n	8110fca <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8110f50:	687b      	ldr	r3, [r7, #4]
 8110f52:	685b      	ldr	r3, [r3, #4]
 8110f54:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8110f56:	69fb      	ldr	r3, [r7, #28]
 8110f58:	681a      	ldr	r2, [r3, #0]
 8110f5a:	68fb      	ldr	r3, [r7, #12]
 8110f5c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8110f5e:	4b29      	ldr	r3, [pc, #164]	; (8111004 <icmp_input+0x228>)
 8110f60:	691a      	ldr	r2, [r3, #16]
 8110f62:	68fb      	ldr	r3, [r7, #12]
 8110f64:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8110f66:	693b      	ldr	r3, [r7, #16]
 8110f68:	2200      	movs	r2, #0
 8110f6a:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8110f6c:	693b      	ldr	r3, [r7, #16]
 8110f6e:	885b      	ldrh	r3, [r3, #2]
 8110f70:	b29b      	uxth	r3, r3
 8110f72:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8110f76:	4293      	cmp	r3, r2
 8110f78:	d907      	bls.n	8110f8a <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8110f7a:	693b      	ldr	r3, [r7, #16]
 8110f7c:	885b      	ldrh	r3, [r3, #2]
 8110f7e:	b29b      	uxth	r3, r3
 8110f80:	3309      	adds	r3, #9
 8110f82:	b29a      	uxth	r2, r3
 8110f84:	693b      	ldr	r3, [r7, #16]
 8110f86:	805a      	strh	r2, [r3, #2]
 8110f88:	e006      	b.n	8110f98 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8110f8a:	693b      	ldr	r3, [r7, #16]
 8110f8c:	885b      	ldrh	r3, [r3, #2]
 8110f8e:	b29b      	uxth	r3, r3
 8110f90:	3308      	adds	r3, #8
 8110f92:	b29a      	uxth	r2, r3
 8110f94:	693b      	ldr	r3, [r7, #16]
 8110f96:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8110f98:	68fb      	ldr	r3, [r7, #12]
 8110f9a:	22ff      	movs	r2, #255	; 0xff
 8110f9c:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8110f9e:	68fb      	ldr	r3, [r7, #12]
 8110fa0:	2200      	movs	r2, #0
 8110fa2:	729a      	strb	r2, [r3, #10]
 8110fa4:	2200      	movs	r2, #0
 8110fa6:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8110fa8:	683b      	ldr	r3, [r7, #0]
 8110faa:	9302      	str	r3, [sp, #8]
 8110fac:	2301      	movs	r3, #1
 8110fae:	9301      	str	r3, [sp, #4]
 8110fb0:	2300      	movs	r3, #0
 8110fb2:	9300      	str	r3, [sp, #0]
 8110fb4:	23ff      	movs	r3, #255	; 0xff
 8110fb6:	2200      	movs	r2, #0
 8110fb8:	69f9      	ldr	r1, [r7, #28]
 8110fba:	6878      	ldr	r0, [r7, #4]
 8110fbc:	f000 fb48 	bl	8111650 <ip4_output_if>
 8110fc0:	4603      	mov	r3, r0
 8110fc2:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8110fc4:	e001      	b.n	8110fca <icmp_input+0x1ee>
      break;
 8110fc6:	bf00      	nop
 8110fc8:	e000      	b.n	8110fcc <icmp_input+0x1f0>
      break;
 8110fca:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8110fcc:	6878      	ldr	r0, [r7, #4]
 8110fce:	f002 fde9 	bl	8113ba4 <pbuf_free>
  return;
 8110fd2:	e013      	b.n	8110ffc <icmp_input+0x220>
    goto lenerr;
 8110fd4:	bf00      	nop
 8110fd6:	e002      	b.n	8110fde <icmp_input+0x202>
    goto lenerr;
 8110fd8:	bf00      	nop
 8110fda:	e000      	b.n	8110fde <icmp_input+0x202>
        goto lenerr;
 8110fdc:	bf00      	nop
lenerr:
  pbuf_free(p);
 8110fde:	6878      	ldr	r0, [r7, #4]
 8110fe0:	f002 fde0 	bl	8113ba4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8110fe4:	e00a      	b.n	8110ffc <icmp_input+0x220>
        goto icmperr;
 8110fe6:	bf00      	nop
 8110fe8:	e004      	b.n	8110ff4 <icmp_input+0x218>
        goto icmperr;
 8110fea:	bf00      	nop
 8110fec:	e002      	b.n	8110ff4 <icmp_input+0x218>
          goto icmperr;
 8110fee:	bf00      	nop
 8110ff0:	e000      	b.n	8110ff4 <icmp_input+0x218>
          goto icmperr;
 8110ff2:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8110ff4:	6878      	ldr	r0, [r7, #4]
 8110ff6:	f002 fdd5 	bl	8113ba4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8110ffa:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8110ffc:	3728      	adds	r7, #40	; 0x28
 8110ffe:	46bd      	mov	sp, r7
 8111000:	bd80      	pop	{r7, pc}
 8111002:	bf00      	nop
 8111004:	10005c90 	.word	0x10005c90
 8111008:	10005ca4 	.word	0x10005ca4
 811100c:	0811b6a0 	.word	0x0811b6a0
 8111010:	0811b708 	.word	0x0811b708
 8111014:	0811b740 	.word	0x0811b740
 8111018:	0811b768 	.word	0x0811b768

0811101c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 811101c:	b580      	push	{r7, lr}
 811101e:	b082      	sub	sp, #8
 8111020:	af00      	add	r7, sp, #0
 8111022:	6078      	str	r0, [r7, #4]
 8111024:	460b      	mov	r3, r1
 8111026:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8111028:	78fb      	ldrb	r3, [r7, #3]
 811102a:	461a      	mov	r2, r3
 811102c:	2103      	movs	r1, #3
 811102e:	6878      	ldr	r0, [r7, #4]
 8111030:	f000 f814 	bl	811105c <icmp_send_response>
}
 8111034:	bf00      	nop
 8111036:	3708      	adds	r7, #8
 8111038:	46bd      	mov	sp, r7
 811103a:	bd80      	pop	{r7, pc}

0811103c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 811103c:	b580      	push	{r7, lr}
 811103e:	b082      	sub	sp, #8
 8111040:	af00      	add	r7, sp, #0
 8111042:	6078      	str	r0, [r7, #4]
 8111044:	460b      	mov	r3, r1
 8111046:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8111048:	78fb      	ldrb	r3, [r7, #3]
 811104a:	461a      	mov	r2, r3
 811104c:	210b      	movs	r1, #11
 811104e:	6878      	ldr	r0, [r7, #4]
 8111050:	f000 f804 	bl	811105c <icmp_send_response>
}
 8111054:	bf00      	nop
 8111056:	3708      	adds	r7, #8
 8111058:	46bd      	mov	sp, r7
 811105a:	bd80      	pop	{r7, pc}

0811105c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 811105c:	b580      	push	{r7, lr}
 811105e:	b08c      	sub	sp, #48	; 0x30
 8111060:	af04      	add	r7, sp, #16
 8111062:	6078      	str	r0, [r7, #4]
 8111064:	460b      	mov	r3, r1
 8111066:	70fb      	strb	r3, [r7, #3]
 8111068:	4613      	mov	r3, r2
 811106a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 811106c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8111070:	2124      	movs	r1, #36	; 0x24
 8111072:	2022      	movs	r0, #34	; 0x22
 8111074:	f002 fab4 	bl	81135e0 <pbuf_alloc>
 8111078:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 811107a:	69fb      	ldr	r3, [r7, #28]
 811107c:	2b00      	cmp	r3, #0
 811107e:	d056      	beq.n	811112e <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8111080:	69fb      	ldr	r3, [r7, #28]
 8111082:	895b      	ldrh	r3, [r3, #10]
 8111084:	2b23      	cmp	r3, #35	; 0x23
 8111086:	d806      	bhi.n	8111096 <icmp_send_response+0x3a>
 8111088:	4b2b      	ldr	r3, [pc, #172]	; (8111138 <icmp_send_response+0xdc>)
 811108a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 811108e:	492b      	ldr	r1, [pc, #172]	; (811113c <icmp_send_response+0xe0>)
 8111090:	482b      	ldr	r0, [pc, #172]	; (8111140 <icmp_send_response+0xe4>)
 8111092:	f008 f825 	bl	81190e0 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8111096:	687b      	ldr	r3, [r7, #4]
 8111098:	685b      	ldr	r3, [r3, #4]
 811109a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 811109c:	69fb      	ldr	r3, [r7, #28]
 811109e:	685b      	ldr	r3, [r3, #4]
 81110a0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 81110a2:	697b      	ldr	r3, [r7, #20]
 81110a4:	78fa      	ldrb	r2, [r7, #3]
 81110a6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 81110a8:	697b      	ldr	r3, [r7, #20]
 81110aa:	78ba      	ldrb	r2, [r7, #2]
 81110ac:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 81110ae:	697b      	ldr	r3, [r7, #20]
 81110b0:	2200      	movs	r2, #0
 81110b2:	711a      	strb	r2, [r3, #4]
 81110b4:	2200      	movs	r2, #0
 81110b6:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 81110b8:	697b      	ldr	r3, [r7, #20]
 81110ba:	2200      	movs	r2, #0
 81110bc:	719a      	strb	r2, [r3, #6]
 81110be:	2200      	movs	r2, #0
 81110c0:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 81110c2:	69fb      	ldr	r3, [r7, #28]
 81110c4:	685b      	ldr	r3, [r3, #4]
 81110c6:	f103 0008 	add.w	r0, r3, #8
 81110ca:	687b      	ldr	r3, [r7, #4]
 81110cc:	685b      	ldr	r3, [r3, #4]
 81110ce:	221c      	movs	r2, #28
 81110d0:	4619      	mov	r1, r3
 81110d2:	f007 fb2a 	bl	811872a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 81110d6:	69bb      	ldr	r3, [r7, #24]
 81110d8:	68db      	ldr	r3, [r3, #12]
 81110da:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 81110dc:	f107 030c 	add.w	r3, r7, #12
 81110e0:	4618      	mov	r0, r3
 81110e2:	f000 f901 	bl	81112e8 <ip4_route>
 81110e6:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 81110e8:	693b      	ldr	r3, [r7, #16]
 81110ea:	2b00      	cmp	r3, #0
 81110ec:	d01b      	beq.n	8111126 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 81110ee:	697b      	ldr	r3, [r7, #20]
 81110f0:	2200      	movs	r2, #0
 81110f2:	709a      	strb	r2, [r3, #2]
 81110f4:	2200      	movs	r2, #0
 81110f6:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 81110f8:	69fb      	ldr	r3, [r7, #28]
 81110fa:	895b      	ldrh	r3, [r3, #10]
 81110fc:	4619      	mov	r1, r3
 81110fe:	6978      	ldr	r0, [r7, #20]
 8111100:	f000 f87d 	bl	81111fe <inet_chksum>
 8111104:	4603      	mov	r3, r0
 8111106:	461a      	mov	r2, r3
 8111108:	697b      	ldr	r3, [r7, #20]
 811110a:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 811110c:	f107 020c 	add.w	r2, r7, #12
 8111110:	693b      	ldr	r3, [r7, #16]
 8111112:	9302      	str	r3, [sp, #8]
 8111114:	2301      	movs	r3, #1
 8111116:	9301      	str	r3, [sp, #4]
 8111118:	2300      	movs	r3, #0
 811111a:	9300      	str	r3, [sp, #0]
 811111c:	23ff      	movs	r3, #255	; 0xff
 811111e:	2100      	movs	r1, #0
 8111120:	69f8      	ldr	r0, [r7, #28]
 8111122:	f000 fa95 	bl	8111650 <ip4_output_if>
  }
  pbuf_free(q);
 8111126:	69f8      	ldr	r0, [r7, #28]
 8111128:	f002 fd3c 	bl	8113ba4 <pbuf_free>
 811112c:	e000      	b.n	8111130 <icmp_send_response+0xd4>
    return;
 811112e:	bf00      	nop
}
 8111130:	3720      	adds	r7, #32
 8111132:	46bd      	mov	sp, r7
 8111134:	bd80      	pop	{r7, pc}
 8111136:	bf00      	nop
 8111138:	0811b6a0 	.word	0x0811b6a0
 811113c:	0811b79c 	.word	0x0811b79c
 8111140:	0811b740 	.word	0x0811b740

08111144 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 8111144:	b480      	push	{r7}
 8111146:	b089      	sub	sp, #36	; 0x24
 8111148:	af00      	add	r7, sp, #0
 811114a:	6078      	str	r0, [r7, #4]
 811114c:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 811114e:	687b      	ldr	r3, [r7, #4]
 8111150:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 8111152:	2300      	movs	r3, #0
 8111154:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 8111156:	2300      	movs	r3, #0
 8111158:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 811115a:	69fb      	ldr	r3, [r7, #28]
 811115c:	f003 0301 	and.w	r3, r3, #1
 8111160:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8111162:	693b      	ldr	r3, [r7, #16]
 8111164:	2b00      	cmp	r3, #0
 8111166:	d00d      	beq.n	8111184 <lwip_standard_chksum+0x40>
 8111168:	683b      	ldr	r3, [r7, #0]
 811116a:	2b00      	cmp	r3, #0
 811116c:	dd0a      	ble.n	8111184 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 811116e:	69fa      	ldr	r2, [r7, #28]
 8111170:	1c53      	adds	r3, r2, #1
 8111172:	61fb      	str	r3, [r7, #28]
 8111174:	f107 030e 	add.w	r3, r7, #14
 8111178:	3301      	adds	r3, #1
 811117a:	7812      	ldrb	r2, [r2, #0]
 811117c:	701a      	strb	r2, [r3, #0]
    len--;
 811117e:	683b      	ldr	r3, [r7, #0]
 8111180:	3b01      	subs	r3, #1
 8111182:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 8111184:	69fb      	ldr	r3, [r7, #28]
 8111186:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 8111188:	e00a      	b.n	81111a0 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 811118a:	69bb      	ldr	r3, [r7, #24]
 811118c:	1c9a      	adds	r2, r3, #2
 811118e:	61ba      	str	r2, [r7, #24]
 8111190:	881b      	ldrh	r3, [r3, #0]
 8111192:	461a      	mov	r2, r3
 8111194:	697b      	ldr	r3, [r7, #20]
 8111196:	4413      	add	r3, r2
 8111198:	617b      	str	r3, [r7, #20]
    len -= 2;
 811119a:	683b      	ldr	r3, [r7, #0]
 811119c:	3b02      	subs	r3, #2
 811119e:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 81111a0:	683b      	ldr	r3, [r7, #0]
 81111a2:	2b01      	cmp	r3, #1
 81111a4:	dcf1      	bgt.n	811118a <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 81111a6:	683b      	ldr	r3, [r7, #0]
 81111a8:	2b00      	cmp	r3, #0
 81111aa:	dd04      	ble.n	81111b6 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 81111ac:	f107 030e 	add.w	r3, r7, #14
 81111b0:	69ba      	ldr	r2, [r7, #24]
 81111b2:	7812      	ldrb	r2, [r2, #0]
 81111b4:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 81111b6:	89fb      	ldrh	r3, [r7, #14]
 81111b8:	461a      	mov	r2, r3
 81111ba:	697b      	ldr	r3, [r7, #20]
 81111bc:	4413      	add	r3, r2
 81111be:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 81111c0:	697b      	ldr	r3, [r7, #20]
 81111c2:	0c1a      	lsrs	r2, r3, #16
 81111c4:	697b      	ldr	r3, [r7, #20]
 81111c6:	b29b      	uxth	r3, r3
 81111c8:	4413      	add	r3, r2
 81111ca:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 81111cc:	697b      	ldr	r3, [r7, #20]
 81111ce:	0c1a      	lsrs	r2, r3, #16
 81111d0:	697b      	ldr	r3, [r7, #20]
 81111d2:	b29b      	uxth	r3, r3
 81111d4:	4413      	add	r3, r2
 81111d6:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 81111d8:	693b      	ldr	r3, [r7, #16]
 81111da:	2b00      	cmp	r3, #0
 81111dc:	d007      	beq.n	81111ee <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 81111de:	697b      	ldr	r3, [r7, #20]
 81111e0:	021b      	lsls	r3, r3, #8
 81111e2:	b29a      	uxth	r2, r3
 81111e4:	697b      	ldr	r3, [r7, #20]
 81111e6:	0a1b      	lsrs	r3, r3, #8
 81111e8:	b2db      	uxtb	r3, r3
 81111ea:	4313      	orrs	r3, r2
 81111ec:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 81111ee:	697b      	ldr	r3, [r7, #20]
 81111f0:	b29b      	uxth	r3, r3
}
 81111f2:	4618      	mov	r0, r3
 81111f4:	3724      	adds	r7, #36	; 0x24
 81111f6:	46bd      	mov	sp, r7
 81111f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81111fc:	4770      	bx	lr

081111fe <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 81111fe:	b580      	push	{r7, lr}
 8111200:	b082      	sub	sp, #8
 8111202:	af00      	add	r7, sp, #0
 8111204:	6078      	str	r0, [r7, #4]
 8111206:	460b      	mov	r3, r1
 8111208:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 811120a:	887b      	ldrh	r3, [r7, #2]
 811120c:	4619      	mov	r1, r3
 811120e:	6878      	ldr	r0, [r7, #4]
 8111210:	f7ff ff98 	bl	8111144 <lwip_standard_chksum>
 8111214:	4603      	mov	r3, r0
 8111216:	43db      	mvns	r3, r3
 8111218:	b29b      	uxth	r3, r3
}
 811121a:	4618      	mov	r0, r3
 811121c:	3708      	adds	r7, #8
 811121e:	46bd      	mov	sp, r7
 8111220:	bd80      	pop	{r7, pc}

08111222 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 8111222:	b580      	push	{r7, lr}
 8111224:	b086      	sub	sp, #24
 8111226:	af00      	add	r7, sp, #0
 8111228:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 811122a:	2300      	movs	r3, #0
 811122c:	60fb      	str	r3, [r7, #12]

  acc = 0;
 811122e:	2300      	movs	r3, #0
 8111230:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 8111232:	687b      	ldr	r3, [r7, #4]
 8111234:	613b      	str	r3, [r7, #16]
 8111236:	e02b      	b.n	8111290 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 8111238:	693b      	ldr	r3, [r7, #16]
 811123a:	685a      	ldr	r2, [r3, #4]
 811123c:	693b      	ldr	r3, [r7, #16]
 811123e:	895b      	ldrh	r3, [r3, #10]
 8111240:	4619      	mov	r1, r3
 8111242:	4610      	mov	r0, r2
 8111244:	f7ff ff7e 	bl	8111144 <lwip_standard_chksum>
 8111248:	4603      	mov	r3, r0
 811124a:	461a      	mov	r2, r3
 811124c:	697b      	ldr	r3, [r7, #20]
 811124e:	4413      	add	r3, r2
 8111250:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 8111252:	697b      	ldr	r3, [r7, #20]
 8111254:	0c1a      	lsrs	r2, r3, #16
 8111256:	697b      	ldr	r3, [r7, #20]
 8111258:	b29b      	uxth	r3, r3
 811125a:	4413      	add	r3, r2
 811125c:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 811125e:	693b      	ldr	r3, [r7, #16]
 8111260:	895b      	ldrh	r3, [r3, #10]
 8111262:	f003 0301 	and.w	r3, r3, #1
 8111266:	b29b      	uxth	r3, r3
 8111268:	2b00      	cmp	r3, #0
 811126a:	d00e      	beq.n	811128a <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 811126c:	68fb      	ldr	r3, [r7, #12]
 811126e:	2b00      	cmp	r3, #0
 8111270:	bf0c      	ite	eq
 8111272:	2301      	moveq	r3, #1
 8111274:	2300      	movne	r3, #0
 8111276:	b2db      	uxtb	r3, r3
 8111278:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 811127a:	697b      	ldr	r3, [r7, #20]
 811127c:	021b      	lsls	r3, r3, #8
 811127e:	b29a      	uxth	r2, r3
 8111280:	697b      	ldr	r3, [r7, #20]
 8111282:	0a1b      	lsrs	r3, r3, #8
 8111284:	b2db      	uxtb	r3, r3
 8111286:	4313      	orrs	r3, r2
 8111288:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 811128a:	693b      	ldr	r3, [r7, #16]
 811128c:	681b      	ldr	r3, [r3, #0]
 811128e:	613b      	str	r3, [r7, #16]
 8111290:	693b      	ldr	r3, [r7, #16]
 8111292:	2b00      	cmp	r3, #0
 8111294:	d1d0      	bne.n	8111238 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 8111296:	68fb      	ldr	r3, [r7, #12]
 8111298:	2b00      	cmp	r3, #0
 811129a:	d007      	beq.n	81112ac <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 811129c:	697b      	ldr	r3, [r7, #20]
 811129e:	021b      	lsls	r3, r3, #8
 81112a0:	b29a      	uxth	r2, r3
 81112a2:	697b      	ldr	r3, [r7, #20]
 81112a4:	0a1b      	lsrs	r3, r3, #8
 81112a6:	b2db      	uxtb	r3, r3
 81112a8:	4313      	orrs	r3, r2
 81112aa:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 81112ac:	697b      	ldr	r3, [r7, #20]
 81112ae:	b29b      	uxth	r3, r3
 81112b0:	43db      	mvns	r3, r3
 81112b2:	b29b      	uxth	r3, r3
}
 81112b4:	4618      	mov	r0, r3
 81112b6:	3718      	adds	r7, #24
 81112b8:	46bd      	mov	sp, r7
 81112ba:	bd80      	pop	{r7, pc}

081112bc <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 81112bc:	b580      	push	{r7, lr}
 81112be:	b082      	sub	sp, #8
 81112c0:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 81112c2:	2300      	movs	r3, #0
 81112c4:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 81112c6:	f002 ff99 	bl	81141fc <sys_init>
#endif /* !NO_SYS */
  mem_init();
 81112ca:	f001 f9dd 	bl	8112688 <mem_init>
  memp_init();
 81112ce:	f001 fd41 	bl	8112d54 <memp_init>
  pbuf_init();
  netif_init();
 81112d2:	f001 fe4d 	bl	8112f70 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 81112d6:	f003 fa71 	bl	81147bc <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 81112da:	f003 f9b5 	bl	8114648 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 81112de:	bf00      	nop
 81112e0:	3708      	adds	r7, #8
 81112e2:	46bd      	mov	sp, r7
 81112e4:	bd80      	pop	{r7, pc}
	...

081112e8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 81112e8:	b480      	push	{r7}
 81112ea:	b085      	sub	sp, #20
 81112ec:	af00      	add	r7, sp, #0
 81112ee:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 81112f0:	4b33      	ldr	r3, [pc, #204]	; (81113c0 <ip4_route+0xd8>)
 81112f2:	681b      	ldr	r3, [r3, #0]
 81112f4:	60fb      	str	r3, [r7, #12]
 81112f6:	e036      	b.n	8111366 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 81112f8:	68fb      	ldr	r3, [r7, #12]
 81112fa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81112fe:	f003 0301 	and.w	r3, r3, #1
 8111302:	b2db      	uxtb	r3, r3
 8111304:	2b00      	cmp	r3, #0
 8111306:	d02b      	beq.n	8111360 <ip4_route+0x78>
 8111308:	68fb      	ldr	r3, [r7, #12]
 811130a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 811130e:	089b      	lsrs	r3, r3, #2
 8111310:	f003 0301 	and.w	r3, r3, #1
 8111314:	b2db      	uxtb	r3, r3
 8111316:	2b00      	cmp	r3, #0
 8111318:	d022      	beq.n	8111360 <ip4_route+0x78>
 811131a:	68fb      	ldr	r3, [r7, #12]
 811131c:	3304      	adds	r3, #4
 811131e:	681b      	ldr	r3, [r3, #0]
 8111320:	2b00      	cmp	r3, #0
 8111322:	d01d      	beq.n	8111360 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8111324:	687b      	ldr	r3, [r7, #4]
 8111326:	681a      	ldr	r2, [r3, #0]
 8111328:	68fb      	ldr	r3, [r7, #12]
 811132a:	3304      	adds	r3, #4
 811132c:	681b      	ldr	r3, [r3, #0]
 811132e:	405a      	eors	r2, r3
 8111330:	68fb      	ldr	r3, [r7, #12]
 8111332:	3308      	adds	r3, #8
 8111334:	681b      	ldr	r3, [r3, #0]
 8111336:	4013      	ands	r3, r2
 8111338:	2b00      	cmp	r3, #0
 811133a:	d101      	bne.n	8111340 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 811133c:	68fb      	ldr	r3, [r7, #12]
 811133e:	e038      	b.n	81113b2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8111340:	68fb      	ldr	r3, [r7, #12]
 8111342:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8111346:	f003 0302 	and.w	r3, r3, #2
 811134a:	2b00      	cmp	r3, #0
 811134c:	d108      	bne.n	8111360 <ip4_route+0x78>
 811134e:	687b      	ldr	r3, [r7, #4]
 8111350:	681a      	ldr	r2, [r3, #0]
 8111352:	68fb      	ldr	r3, [r7, #12]
 8111354:	330c      	adds	r3, #12
 8111356:	681b      	ldr	r3, [r3, #0]
 8111358:	429a      	cmp	r2, r3
 811135a:	d101      	bne.n	8111360 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 811135c:	68fb      	ldr	r3, [r7, #12]
 811135e:	e028      	b.n	81113b2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8111360:	68fb      	ldr	r3, [r7, #12]
 8111362:	681b      	ldr	r3, [r3, #0]
 8111364:	60fb      	str	r3, [r7, #12]
 8111366:	68fb      	ldr	r3, [r7, #12]
 8111368:	2b00      	cmp	r3, #0
 811136a:	d1c5      	bne.n	81112f8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 811136c:	4b15      	ldr	r3, [pc, #84]	; (81113c4 <ip4_route+0xdc>)
 811136e:	681b      	ldr	r3, [r3, #0]
 8111370:	2b00      	cmp	r3, #0
 8111372:	d01a      	beq.n	81113aa <ip4_route+0xc2>
 8111374:	4b13      	ldr	r3, [pc, #76]	; (81113c4 <ip4_route+0xdc>)
 8111376:	681b      	ldr	r3, [r3, #0]
 8111378:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 811137c:	f003 0301 	and.w	r3, r3, #1
 8111380:	2b00      	cmp	r3, #0
 8111382:	d012      	beq.n	81113aa <ip4_route+0xc2>
 8111384:	4b0f      	ldr	r3, [pc, #60]	; (81113c4 <ip4_route+0xdc>)
 8111386:	681b      	ldr	r3, [r3, #0]
 8111388:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 811138c:	f003 0304 	and.w	r3, r3, #4
 8111390:	2b00      	cmp	r3, #0
 8111392:	d00a      	beq.n	81113aa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8111394:	4b0b      	ldr	r3, [pc, #44]	; (81113c4 <ip4_route+0xdc>)
 8111396:	681b      	ldr	r3, [r3, #0]
 8111398:	3304      	adds	r3, #4
 811139a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 811139c:	2b00      	cmp	r3, #0
 811139e:	d004      	beq.n	81113aa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 81113a0:	687b      	ldr	r3, [r7, #4]
 81113a2:	681b      	ldr	r3, [r3, #0]
 81113a4:	b2db      	uxtb	r3, r3
 81113a6:	2b7f      	cmp	r3, #127	; 0x7f
 81113a8:	d101      	bne.n	81113ae <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 81113aa:	2300      	movs	r3, #0
 81113ac:	e001      	b.n	81113b2 <ip4_route+0xca>
  }

  return netif_default;
 81113ae:	4b05      	ldr	r3, [pc, #20]	; (81113c4 <ip4_route+0xdc>)
 81113b0:	681b      	ldr	r3, [r3, #0]
}
 81113b2:	4618      	mov	r0, r3
 81113b4:	3714      	adds	r7, #20
 81113b6:	46bd      	mov	sp, r7
 81113b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81113bc:	4770      	bx	lr
 81113be:	bf00      	nop
 81113c0:	10008818 	.word	0x10008818
 81113c4:	1000881c 	.word	0x1000881c

081113c8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 81113c8:	b580      	push	{r7, lr}
 81113ca:	b082      	sub	sp, #8
 81113cc:	af00      	add	r7, sp, #0
 81113ce:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 81113d0:	687b      	ldr	r3, [r7, #4]
 81113d2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81113d6:	f003 0301 	and.w	r3, r3, #1
 81113da:	b2db      	uxtb	r3, r3
 81113dc:	2b00      	cmp	r3, #0
 81113de:	d016      	beq.n	811140e <ip4_input_accept+0x46>
 81113e0:	687b      	ldr	r3, [r7, #4]
 81113e2:	3304      	adds	r3, #4
 81113e4:	681b      	ldr	r3, [r3, #0]
 81113e6:	2b00      	cmp	r3, #0
 81113e8:	d011      	beq.n	811140e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 81113ea:	4b0b      	ldr	r3, [pc, #44]	; (8111418 <ip4_input_accept+0x50>)
 81113ec:	695a      	ldr	r2, [r3, #20]
 81113ee:	687b      	ldr	r3, [r7, #4]
 81113f0:	3304      	adds	r3, #4
 81113f2:	681b      	ldr	r3, [r3, #0]
 81113f4:	429a      	cmp	r2, r3
 81113f6:	d008      	beq.n	811140a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 81113f8:	4b07      	ldr	r3, [pc, #28]	; (8111418 <ip4_input_accept+0x50>)
 81113fa:	695b      	ldr	r3, [r3, #20]
 81113fc:	6879      	ldr	r1, [r7, #4]
 81113fe:	4618      	mov	r0, r3
 8111400:	f000 f9fe 	bl	8111800 <ip4_addr_isbroadcast_u32>
 8111404:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8111406:	2b00      	cmp	r3, #0
 8111408:	d001      	beq.n	811140e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 811140a:	2301      	movs	r3, #1
 811140c:	e000      	b.n	8111410 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 811140e:	2300      	movs	r3, #0
}
 8111410:	4618      	mov	r0, r3
 8111412:	3708      	adds	r7, #8
 8111414:	46bd      	mov	sp, r7
 8111416:	bd80      	pop	{r7, pc}
 8111418:	10005c90 	.word	0x10005c90

0811141c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 811141c:	b580      	push	{r7, lr}
 811141e:	b086      	sub	sp, #24
 8111420:	af00      	add	r7, sp, #0
 8111422:	6078      	str	r0, [r7, #4]
 8111424:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8111426:	687b      	ldr	r3, [r7, #4]
 8111428:	685b      	ldr	r3, [r3, #4]
 811142a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 811142c:	697b      	ldr	r3, [r7, #20]
 811142e:	781b      	ldrb	r3, [r3, #0]
 8111430:	091b      	lsrs	r3, r3, #4
 8111432:	b2db      	uxtb	r3, r3
 8111434:	2b04      	cmp	r3, #4
 8111436:	d004      	beq.n	8111442 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8111438:	6878      	ldr	r0, [r7, #4]
 811143a:	f002 fbb3 	bl	8113ba4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 811143e:	2300      	movs	r3, #0
 8111440:	e0fd      	b.n	811163e <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8111442:	697b      	ldr	r3, [r7, #20]
 8111444:	781b      	ldrb	r3, [r3, #0]
 8111446:	f003 030f 	and.w	r3, r3, #15
 811144a:	b2db      	uxtb	r3, r3
 811144c:	009b      	lsls	r3, r3, #2
 811144e:	b2db      	uxtb	r3, r3
 8111450:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8111452:	697b      	ldr	r3, [r7, #20]
 8111454:	885b      	ldrh	r3, [r3, #2]
 8111456:	b29b      	uxth	r3, r3
 8111458:	4618      	mov	r0, r3
 811145a:	f7fe fc87 	bl	810fd6c <lwip_htons>
 811145e:	4603      	mov	r3, r0
 8111460:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8111462:	687b      	ldr	r3, [r7, #4]
 8111464:	891b      	ldrh	r3, [r3, #8]
 8111466:	89ba      	ldrh	r2, [r7, #12]
 8111468:	429a      	cmp	r2, r3
 811146a:	d204      	bcs.n	8111476 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 811146c:	89bb      	ldrh	r3, [r7, #12]
 811146e:	4619      	mov	r1, r3
 8111470:	6878      	ldr	r0, [r7, #4]
 8111472:	f002 fa11 	bl	8113898 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8111476:	687b      	ldr	r3, [r7, #4]
 8111478:	895b      	ldrh	r3, [r3, #10]
 811147a:	89fa      	ldrh	r2, [r7, #14]
 811147c:	429a      	cmp	r2, r3
 811147e:	d807      	bhi.n	8111490 <ip4_input+0x74>
 8111480:	687b      	ldr	r3, [r7, #4]
 8111482:	891b      	ldrh	r3, [r3, #8]
 8111484:	89ba      	ldrh	r2, [r7, #12]
 8111486:	429a      	cmp	r2, r3
 8111488:	d802      	bhi.n	8111490 <ip4_input+0x74>
 811148a:	89fb      	ldrh	r3, [r7, #14]
 811148c:	2b13      	cmp	r3, #19
 811148e:	d804      	bhi.n	811149a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8111490:	6878      	ldr	r0, [r7, #4]
 8111492:	f002 fb87 	bl	8113ba4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8111496:	2300      	movs	r3, #0
 8111498:	e0d1      	b.n	811163e <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 811149a:	697b      	ldr	r3, [r7, #20]
 811149c:	691b      	ldr	r3, [r3, #16]
 811149e:	4a6a      	ldr	r2, [pc, #424]	; (8111648 <ip4_input+0x22c>)
 81114a0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 81114a2:	697b      	ldr	r3, [r7, #20]
 81114a4:	68db      	ldr	r3, [r3, #12]
 81114a6:	4a68      	ldr	r2, [pc, #416]	; (8111648 <ip4_input+0x22c>)
 81114a8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 81114aa:	4b67      	ldr	r3, [pc, #412]	; (8111648 <ip4_input+0x22c>)
 81114ac:	695b      	ldr	r3, [r3, #20]
 81114ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 81114b2:	2be0      	cmp	r3, #224	; 0xe0
 81114b4:	d112      	bne.n	81114dc <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 81114b6:	683b      	ldr	r3, [r7, #0]
 81114b8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81114bc:	f003 0301 	and.w	r3, r3, #1
 81114c0:	b2db      	uxtb	r3, r3
 81114c2:	2b00      	cmp	r3, #0
 81114c4:	d007      	beq.n	81114d6 <ip4_input+0xba>
 81114c6:	683b      	ldr	r3, [r7, #0]
 81114c8:	3304      	adds	r3, #4
 81114ca:	681b      	ldr	r3, [r3, #0]
 81114cc:	2b00      	cmp	r3, #0
 81114ce:	d002      	beq.n	81114d6 <ip4_input+0xba>
      netif = inp;
 81114d0:	683b      	ldr	r3, [r7, #0]
 81114d2:	613b      	str	r3, [r7, #16]
 81114d4:	e02a      	b.n	811152c <ip4_input+0x110>
    } else {
      netif = NULL;
 81114d6:	2300      	movs	r3, #0
 81114d8:	613b      	str	r3, [r7, #16]
 81114da:	e027      	b.n	811152c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 81114dc:	6838      	ldr	r0, [r7, #0]
 81114de:	f7ff ff73 	bl	81113c8 <ip4_input_accept>
 81114e2:	4603      	mov	r3, r0
 81114e4:	2b00      	cmp	r3, #0
 81114e6:	d002      	beq.n	81114ee <ip4_input+0xd2>
      netif = inp;
 81114e8:	683b      	ldr	r3, [r7, #0]
 81114ea:	613b      	str	r3, [r7, #16]
 81114ec:	e01e      	b.n	811152c <ip4_input+0x110>
    } else {
      netif = NULL;
 81114ee:	2300      	movs	r3, #0
 81114f0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 81114f2:	4b55      	ldr	r3, [pc, #340]	; (8111648 <ip4_input+0x22c>)
 81114f4:	695b      	ldr	r3, [r3, #20]
 81114f6:	b2db      	uxtb	r3, r3
 81114f8:	2b7f      	cmp	r3, #127	; 0x7f
 81114fa:	d017      	beq.n	811152c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 81114fc:	4b53      	ldr	r3, [pc, #332]	; (811164c <ip4_input+0x230>)
 81114fe:	681b      	ldr	r3, [r3, #0]
 8111500:	613b      	str	r3, [r7, #16]
 8111502:	e00e      	b.n	8111522 <ip4_input+0x106>
          if (netif == inp) {
 8111504:	693a      	ldr	r2, [r7, #16]
 8111506:	683b      	ldr	r3, [r7, #0]
 8111508:	429a      	cmp	r2, r3
 811150a:	d006      	beq.n	811151a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 811150c:	6938      	ldr	r0, [r7, #16]
 811150e:	f7ff ff5b 	bl	81113c8 <ip4_input_accept>
 8111512:	4603      	mov	r3, r0
 8111514:	2b00      	cmp	r3, #0
 8111516:	d108      	bne.n	811152a <ip4_input+0x10e>
 8111518:	e000      	b.n	811151c <ip4_input+0x100>
            continue;
 811151a:	bf00      	nop
        NETIF_FOREACH(netif) {
 811151c:	693b      	ldr	r3, [r7, #16]
 811151e:	681b      	ldr	r3, [r3, #0]
 8111520:	613b      	str	r3, [r7, #16]
 8111522:	693b      	ldr	r3, [r7, #16]
 8111524:	2b00      	cmp	r3, #0
 8111526:	d1ed      	bne.n	8111504 <ip4_input+0xe8>
 8111528:	e000      	b.n	811152c <ip4_input+0x110>
            break;
 811152a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 811152c:	4b46      	ldr	r3, [pc, #280]	; (8111648 <ip4_input+0x22c>)
 811152e:	691b      	ldr	r3, [r3, #16]
 8111530:	6839      	ldr	r1, [r7, #0]
 8111532:	4618      	mov	r0, r3
 8111534:	f000 f964 	bl	8111800 <ip4_addr_isbroadcast_u32>
 8111538:	4603      	mov	r3, r0
 811153a:	2b00      	cmp	r3, #0
 811153c:	d105      	bne.n	811154a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 811153e:	4b42      	ldr	r3, [pc, #264]	; (8111648 <ip4_input+0x22c>)
 8111540:	691b      	ldr	r3, [r3, #16]
 8111542:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8111546:	2be0      	cmp	r3, #224	; 0xe0
 8111548:	d104      	bne.n	8111554 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 811154a:	6878      	ldr	r0, [r7, #4]
 811154c:	f002 fb2a 	bl	8113ba4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8111550:	2300      	movs	r3, #0
 8111552:	e074      	b.n	811163e <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8111554:	693b      	ldr	r3, [r7, #16]
 8111556:	2b00      	cmp	r3, #0
 8111558:	d104      	bne.n	8111564 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 811155a:	6878      	ldr	r0, [r7, #4]
 811155c:	f002 fb22 	bl	8113ba4 <pbuf_free>
    return ERR_OK;
 8111560:	2300      	movs	r3, #0
 8111562:	e06c      	b.n	811163e <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8111564:	697b      	ldr	r3, [r7, #20]
 8111566:	88db      	ldrh	r3, [r3, #6]
 8111568:	b29b      	uxth	r3, r3
 811156a:	461a      	mov	r2, r3
 811156c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8111570:	4013      	ands	r3, r2
 8111572:	2b00      	cmp	r3, #0
 8111574:	d00b      	beq.n	811158e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8111576:	6878      	ldr	r0, [r7, #4]
 8111578:	f000 fc88 	bl	8111e8c <ip4_reass>
 811157c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 811157e:	687b      	ldr	r3, [r7, #4]
 8111580:	2b00      	cmp	r3, #0
 8111582:	d101      	bne.n	8111588 <ip4_input+0x16c>
      return ERR_OK;
 8111584:	2300      	movs	r3, #0
 8111586:	e05a      	b.n	811163e <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8111588:	687b      	ldr	r3, [r7, #4]
 811158a:	685b      	ldr	r3, [r3, #4]
 811158c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 811158e:	4a2e      	ldr	r2, [pc, #184]	; (8111648 <ip4_input+0x22c>)
 8111590:	693b      	ldr	r3, [r7, #16]
 8111592:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8111594:	4a2c      	ldr	r2, [pc, #176]	; (8111648 <ip4_input+0x22c>)
 8111596:	683b      	ldr	r3, [r7, #0]
 8111598:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 811159a:	4a2b      	ldr	r2, [pc, #172]	; (8111648 <ip4_input+0x22c>)
 811159c:	697b      	ldr	r3, [r7, #20]
 811159e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 81115a0:	697b      	ldr	r3, [r7, #20]
 81115a2:	781b      	ldrb	r3, [r3, #0]
 81115a4:	f003 030f 	and.w	r3, r3, #15
 81115a8:	b2db      	uxtb	r3, r3
 81115aa:	009b      	lsls	r3, r3, #2
 81115ac:	b2db      	uxtb	r3, r3
 81115ae:	b29a      	uxth	r2, r3
 81115b0:	4b25      	ldr	r3, [pc, #148]	; (8111648 <ip4_input+0x22c>)
 81115b2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 81115b4:	89fb      	ldrh	r3, [r7, #14]
 81115b6:	4619      	mov	r1, r3
 81115b8:	6878      	ldr	r0, [r7, #4]
 81115ba:	f002 fa6d 	bl	8113a98 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 81115be:	697b      	ldr	r3, [r7, #20]
 81115c0:	7a5b      	ldrb	r3, [r3, #9]
 81115c2:	2b01      	cmp	r3, #1
 81115c4:	d006      	beq.n	81115d4 <ip4_input+0x1b8>
 81115c6:	2b11      	cmp	r3, #17
 81115c8:	d109      	bne.n	81115de <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 81115ca:	6839      	ldr	r1, [r7, #0]
 81115cc:	6878      	ldr	r0, [r7, #4]
 81115ce:	f003 f9a3 	bl	8114918 <udp_input>
        break;
 81115d2:	e021      	b.n	8111618 <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 81115d4:	6839      	ldr	r1, [r7, #0]
 81115d6:	6878      	ldr	r0, [r7, #4]
 81115d8:	f7ff fc00 	bl	8110ddc <icmp_input>
        break;
 81115dc:	e01c      	b.n	8111618 <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 81115de:	4b1a      	ldr	r3, [pc, #104]	; (8111648 <ip4_input+0x22c>)
 81115e0:	695b      	ldr	r3, [r3, #20]
 81115e2:	6939      	ldr	r1, [r7, #16]
 81115e4:	4618      	mov	r0, r3
 81115e6:	f000 f90b 	bl	8111800 <ip4_addr_isbroadcast_u32>
 81115ea:	4603      	mov	r3, r0
 81115ec:	2b00      	cmp	r3, #0
 81115ee:	d10f      	bne.n	8111610 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 81115f0:	4b15      	ldr	r3, [pc, #84]	; (8111648 <ip4_input+0x22c>)
 81115f2:	695b      	ldr	r3, [r3, #20]
 81115f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 81115f8:	2be0      	cmp	r3, #224	; 0xe0
 81115fa:	d009      	beq.n	8111610 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 81115fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8111600:	4619      	mov	r1, r3
 8111602:	6878      	ldr	r0, [r7, #4]
 8111604:	f002 fabb 	bl	8113b7e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8111608:	2102      	movs	r1, #2
 811160a:	6878      	ldr	r0, [r7, #4]
 811160c:	f7ff fd06 	bl	811101c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8111610:	6878      	ldr	r0, [r7, #4]
 8111612:	f002 fac7 	bl	8113ba4 <pbuf_free>
        break;
 8111616:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8111618:	4b0b      	ldr	r3, [pc, #44]	; (8111648 <ip4_input+0x22c>)
 811161a:	2200      	movs	r2, #0
 811161c:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 811161e:	4b0a      	ldr	r3, [pc, #40]	; (8111648 <ip4_input+0x22c>)
 8111620:	2200      	movs	r2, #0
 8111622:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8111624:	4b08      	ldr	r3, [pc, #32]	; (8111648 <ip4_input+0x22c>)
 8111626:	2200      	movs	r2, #0
 8111628:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 811162a:	4b07      	ldr	r3, [pc, #28]	; (8111648 <ip4_input+0x22c>)
 811162c:	2200      	movs	r2, #0
 811162e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8111630:	4b05      	ldr	r3, [pc, #20]	; (8111648 <ip4_input+0x22c>)
 8111632:	2200      	movs	r2, #0
 8111634:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8111636:	4b04      	ldr	r3, [pc, #16]	; (8111648 <ip4_input+0x22c>)
 8111638:	2200      	movs	r2, #0
 811163a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 811163c:	2300      	movs	r3, #0
}
 811163e:	4618      	mov	r0, r3
 8111640:	3718      	adds	r7, #24
 8111642:	46bd      	mov	sp, r7
 8111644:	bd80      	pop	{r7, pc}
 8111646:	bf00      	nop
 8111648:	10005c90 	.word	0x10005c90
 811164c:	10008818 	.word	0x10008818

08111650 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8111650:	b580      	push	{r7, lr}
 8111652:	b08a      	sub	sp, #40	; 0x28
 8111654:	af04      	add	r7, sp, #16
 8111656:	60f8      	str	r0, [r7, #12]
 8111658:	60b9      	str	r1, [r7, #8]
 811165a:	607a      	str	r2, [r7, #4]
 811165c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 811165e:	68bb      	ldr	r3, [r7, #8]
 8111660:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8111662:	687b      	ldr	r3, [r7, #4]
 8111664:	2b00      	cmp	r3, #0
 8111666:	d009      	beq.n	811167c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8111668:	68bb      	ldr	r3, [r7, #8]
 811166a:	2b00      	cmp	r3, #0
 811166c:	d003      	beq.n	8111676 <ip4_output_if+0x26>
 811166e:	68bb      	ldr	r3, [r7, #8]
 8111670:	681b      	ldr	r3, [r3, #0]
 8111672:	2b00      	cmp	r3, #0
 8111674:	d102      	bne.n	811167c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8111676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111678:	3304      	adds	r3, #4
 811167a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 811167c:	78fa      	ldrb	r2, [r7, #3]
 811167e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111680:	9302      	str	r3, [sp, #8]
 8111682:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8111686:	9301      	str	r3, [sp, #4]
 8111688:	f897 3020 	ldrb.w	r3, [r7, #32]
 811168c:	9300      	str	r3, [sp, #0]
 811168e:	4613      	mov	r3, r2
 8111690:	687a      	ldr	r2, [r7, #4]
 8111692:	6979      	ldr	r1, [r7, #20]
 8111694:	68f8      	ldr	r0, [r7, #12]
 8111696:	f000 f805 	bl	81116a4 <ip4_output_if_src>
 811169a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 811169c:	4618      	mov	r0, r3
 811169e:	3718      	adds	r7, #24
 81116a0:	46bd      	mov	sp, r7
 81116a2:	bd80      	pop	{r7, pc}

081116a4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 81116a4:	b580      	push	{r7, lr}
 81116a6:	b088      	sub	sp, #32
 81116a8:	af00      	add	r7, sp, #0
 81116aa:	60f8      	str	r0, [r7, #12]
 81116ac:	60b9      	str	r1, [r7, #8]
 81116ae:	607a      	str	r2, [r7, #4]
 81116b0:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 81116b2:	68fb      	ldr	r3, [r7, #12]
 81116b4:	7b9b      	ldrb	r3, [r3, #14]
 81116b6:	2b01      	cmp	r3, #1
 81116b8:	d006      	beq.n	81116c8 <ip4_output_if_src+0x24>
 81116ba:	4b4b      	ldr	r3, [pc, #300]	; (81117e8 <ip4_output_if_src+0x144>)
 81116bc:	f44f 7255 	mov.w	r2, #852	; 0x354
 81116c0:	494a      	ldr	r1, [pc, #296]	; (81117ec <ip4_output_if_src+0x148>)
 81116c2:	484b      	ldr	r0, [pc, #300]	; (81117f0 <ip4_output_if_src+0x14c>)
 81116c4:	f007 fd0c 	bl	81190e0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 81116c8:	687b      	ldr	r3, [r7, #4]
 81116ca:	2b00      	cmp	r3, #0
 81116cc:	d060      	beq.n	8111790 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 81116ce:	2314      	movs	r3, #20
 81116d0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 81116d2:	2114      	movs	r1, #20
 81116d4:	68f8      	ldr	r0, [r7, #12]
 81116d6:	f002 f9cf 	bl	8113a78 <pbuf_add_header>
 81116da:	4603      	mov	r3, r0
 81116dc:	2b00      	cmp	r3, #0
 81116de:	d002      	beq.n	81116e6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 81116e0:	f06f 0301 	mvn.w	r3, #1
 81116e4:	e07c      	b.n	81117e0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 81116e6:	68fb      	ldr	r3, [r7, #12]
 81116e8:	685b      	ldr	r3, [r3, #4]
 81116ea:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 81116ec:	68fb      	ldr	r3, [r7, #12]
 81116ee:	895b      	ldrh	r3, [r3, #10]
 81116f0:	2b13      	cmp	r3, #19
 81116f2:	d806      	bhi.n	8111702 <ip4_output_if_src+0x5e>
 81116f4:	4b3c      	ldr	r3, [pc, #240]	; (81117e8 <ip4_output_if_src+0x144>)
 81116f6:	f44f 7262 	mov.w	r2, #904	; 0x388
 81116fa:	493e      	ldr	r1, [pc, #248]	; (81117f4 <ip4_output_if_src+0x150>)
 81116fc:	483c      	ldr	r0, [pc, #240]	; (81117f0 <ip4_output_if_src+0x14c>)
 81116fe:	f007 fcef 	bl	81190e0 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8111702:	69fb      	ldr	r3, [r7, #28]
 8111704:	78fa      	ldrb	r2, [r7, #3]
 8111706:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8111708:	69fb      	ldr	r3, [r7, #28]
 811170a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 811170e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8111710:	687b      	ldr	r3, [r7, #4]
 8111712:	681a      	ldr	r2, [r3, #0]
 8111714:	69fb      	ldr	r3, [r7, #28]
 8111716:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8111718:	8b7b      	ldrh	r3, [r7, #26]
 811171a:	089b      	lsrs	r3, r3, #2
 811171c:	b29b      	uxth	r3, r3
 811171e:	b2db      	uxtb	r3, r3
 8111720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8111724:	b2da      	uxtb	r2, r3
 8111726:	69fb      	ldr	r3, [r7, #28]
 8111728:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 811172a:	69fb      	ldr	r3, [r7, #28]
 811172c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8111730:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8111732:	68fb      	ldr	r3, [r7, #12]
 8111734:	891b      	ldrh	r3, [r3, #8]
 8111736:	4618      	mov	r0, r3
 8111738:	f7fe fb18 	bl	810fd6c <lwip_htons>
 811173c:	4603      	mov	r3, r0
 811173e:	461a      	mov	r2, r3
 8111740:	69fb      	ldr	r3, [r7, #28]
 8111742:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8111744:	69fb      	ldr	r3, [r7, #28]
 8111746:	2200      	movs	r2, #0
 8111748:	719a      	strb	r2, [r3, #6]
 811174a:	2200      	movs	r2, #0
 811174c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 811174e:	4b2a      	ldr	r3, [pc, #168]	; (81117f8 <ip4_output_if_src+0x154>)
 8111750:	881b      	ldrh	r3, [r3, #0]
 8111752:	4618      	mov	r0, r3
 8111754:	f7fe fb0a 	bl	810fd6c <lwip_htons>
 8111758:	4603      	mov	r3, r0
 811175a:	461a      	mov	r2, r3
 811175c:	69fb      	ldr	r3, [r7, #28]
 811175e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8111760:	4b25      	ldr	r3, [pc, #148]	; (81117f8 <ip4_output_if_src+0x154>)
 8111762:	881b      	ldrh	r3, [r3, #0]
 8111764:	3301      	adds	r3, #1
 8111766:	b29a      	uxth	r2, r3
 8111768:	4b23      	ldr	r3, [pc, #140]	; (81117f8 <ip4_output_if_src+0x154>)
 811176a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 811176c:	68bb      	ldr	r3, [r7, #8]
 811176e:	2b00      	cmp	r3, #0
 8111770:	d104      	bne.n	811177c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8111772:	4b22      	ldr	r3, [pc, #136]	; (81117fc <ip4_output_if_src+0x158>)
 8111774:	681a      	ldr	r2, [r3, #0]
 8111776:	69fb      	ldr	r3, [r7, #28]
 8111778:	60da      	str	r2, [r3, #12]
 811177a:	e003      	b.n	8111784 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 811177c:	68bb      	ldr	r3, [r7, #8]
 811177e:	681a      	ldr	r2, [r3, #0]
 8111780:	69fb      	ldr	r3, [r7, #28]
 8111782:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8111784:	69fb      	ldr	r3, [r7, #28]
 8111786:	2200      	movs	r2, #0
 8111788:	729a      	strb	r2, [r3, #10]
 811178a:	2200      	movs	r2, #0
 811178c:	72da      	strb	r2, [r3, #11]
 811178e:	e00f      	b.n	81117b0 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8111790:	68fb      	ldr	r3, [r7, #12]
 8111792:	895b      	ldrh	r3, [r3, #10]
 8111794:	2b13      	cmp	r3, #19
 8111796:	d802      	bhi.n	811179e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8111798:	f06f 0301 	mvn.w	r3, #1
 811179c:	e020      	b.n	81117e0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 811179e:	68fb      	ldr	r3, [r7, #12]
 81117a0:	685b      	ldr	r3, [r3, #4]
 81117a2:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 81117a4:	69fb      	ldr	r3, [r7, #28]
 81117a6:	691b      	ldr	r3, [r3, #16]
 81117a8:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 81117aa:	f107 0314 	add.w	r3, r7, #20
 81117ae:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 81117b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81117b2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 81117b4:	2b00      	cmp	r3, #0
 81117b6:	d00c      	beq.n	81117d2 <ip4_output_if_src+0x12e>
 81117b8:	68fb      	ldr	r3, [r7, #12]
 81117ba:	891a      	ldrh	r2, [r3, #8]
 81117bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81117be:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 81117c0:	429a      	cmp	r2, r3
 81117c2:	d906      	bls.n	81117d2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 81117c4:	687a      	ldr	r2, [r7, #4]
 81117c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 81117c8:	68f8      	ldr	r0, [r7, #12]
 81117ca:	f000 fd4d 	bl	8112268 <ip4_frag>
 81117ce:	4603      	mov	r3, r0
 81117d0:	e006      	b.n	81117e0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 81117d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81117d4:	695b      	ldr	r3, [r3, #20]
 81117d6:	687a      	ldr	r2, [r7, #4]
 81117d8:	68f9      	ldr	r1, [r7, #12]
 81117da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81117dc:	4798      	blx	r3
 81117de:	4603      	mov	r3, r0
}
 81117e0:	4618      	mov	r0, r3
 81117e2:	3720      	adds	r7, #32
 81117e4:	46bd      	mov	sp, r7
 81117e6:	bd80      	pop	{r7, pc}
 81117e8:	0811b7c8 	.word	0x0811b7c8
 81117ec:	0811b830 	.word	0x0811b830
 81117f0:	0811b83c 	.word	0x0811b83c
 81117f4:	0811b864 	.word	0x0811b864
 81117f8:	10005902 	.word	0x10005902
 81117fc:	0811cf60 	.word	0x0811cf60

08111800 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8111800:	b480      	push	{r7}
 8111802:	b085      	sub	sp, #20
 8111804:	af00      	add	r7, sp, #0
 8111806:	6078      	str	r0, [r7, #4]
 8111808:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 811180a:	687b      	ldr	r3, [r7, #4]
 811180c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 811180e:	687b      	ldr	r3, [r7, #4]
 8111810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8111814:	d002      	beq.n	811181c <ip4_addr_isbroadcast_u32+0x1c>
 8111816:	687b      	ldr	r3, [r7, #4]
 8111818:	2b00      	cmp	r3, #0
 811181a:	d101      	bne.n	8111820 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 811181c:	2301      	movs	r3, #1
 811181e:	e02a      	b.n	8111876 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8111820:	683b      	ldr	r3, [r7, #0]
 8111822:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8111826:	f003 0302 	and.w	r3, r3, #2
 811182a:	2b00      	cmp	r3, #0
 811182c:	d101      	bne.n	8111832 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 811182e:	2300      	movs	r3, #0
 8111830:	e021      	b.n	8111876 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8111832:	683b      	ldr	r3, [r7, #0]
 8111834:	3304      	adds	r3, #4
 8111836:	681b      	ldr	r3, [r3, #0]
 8111838:	687a      	ldr	r2, [r7, #4]
 811183a:	429a      	cmp	r2, r3
 811183c:	d101      	bne.n	8111842 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 811183e:	2300      	movs	r3, #0
 8111840:	e019      	b.n	8111876 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8111842:	68fa      	ldr	r2, [r7, #12]
 8111844:	683b      	ldr	r3, [r7, #0]
 8111846:	3304      	adds	r3, #4
 8111848:	681b      	ldr	r3, [r3, #0]
 811184a:	405a      	eors	r2, r3
 811184c:	683b      	ldr	r3, [r7, #0]
 811184e:	3308      	adds	r3, #8
 8111850:	681b      	ldr	r3, [r3, #0]
 8111852:	4013      	ands	r3, r2
 8111854:	2b00      	cmp	r3, #0
 8111856:	d10d      	bne.n	8111874 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8111858:	683b      	ldr	r3, [r7, #0]
 811185a:	3308      	adds	r3, #8
 811185c:	681b      	ldr	r3, [r3, #0]
 811185e:	43da      	mvns	r2, r3
 8111860:	687b      	ldr	r3, [r7, #4]
 8111862:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8111864:	683b      	ldr	r3, [r7, #0]
 8111866:	3308      	adds	r3, #8
 8111868:	681b      	ldr	r3, [r3, #0]
 811186a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 811186c:	429a      	cmp	r2, r3
 811186e:	d101      	bne.n	8111874 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8111870:	2301      	movs	r3, #1
 8111872:	e000      	b.n	8111876 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8111874:	2300      	movs	r3, #0
  }
}
 8111876:	4618      	mov	r0, r3
 8111878:	3714      	adds	r7, #20
 811187a:	46bd      	mov	sp, r7
 811187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8111880:	4770      	bx	lr
	...

08111884 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8111884:	b580      	push	{r7, lr}
 8111886:	b084      	sub	sp, #16
 8111888:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 811188a:	2300      	movs	r3, #0
 811188c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 811188e:	4b12      	ldr	r3, [pc, #72]	; (81118d8 <ip_reass_tmr+0x54>)
 8111890:	681b      	ldr	r3, [r3, #0]
 8111892:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8111894:	e018      	b.n	81118c8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8111896:	68fb      	ldr	r3, [r7, #12]
 8111898:	7fdb      	ldrb	r3, [r3, #31]
 811189a:	2b00      	cmp	r3, #0
 811189c:	d00b      	beq.n	81118b6 <ip_reass_tmr+0x32>
      r->timer--;
 811189e:	68fb      	ldr	r3, [r7, #12]
 81118a0:	7fdb      	ldrb	r3, [r3, #31]
 81118a2:	3b01      	subs	r3, #1
 81118a4:	b2da      	uxtb	r2, r3
 81118a6:	68fb      	ldr	r3, [r7, #12]
 81118a8:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 81118aa:	68fb      	ldr	r3, [r7, #12]
 81118ac:	60bb      	str	r3, [r7, #8]
      r = r->next;
 81118ae:	68fb      	ldr	r3, [r7, #12]
 81118b0:	681b      	ldr	r3, [r3, #0]
 81118b2:	60fb      	str	r3, [r7, #12]
 81118b4:	e008      	b.n	81118c8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 81118b6:	68fb      	ldr	r3, [r7, #12]
 81118b8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 81118ba:	68fb      	ldr	r3, [r7, #12]
 81118bc:	681b      	ldr	r3, [r3, #0]
 81118be:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 81118c0:	68b9      	ldr	r1, [r7, #8]
 81118c2:	6878      	ldr	r0, [r7, #4]
 81118c4:	f000 f80a 	bl	81118dc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 81118c8:	68fb      	ldr	r3, [r7, #12]
 81118ca:	2b00      	cmp	r3, #0
 81118cc:	d1e3      	bne.n	8111896 <ip_reass_tmr+0x12>
    }
  }
}
 81118ce:	bf00      	nop
 81118d0:	bf00      	nop
 81118d2:	3710      	adds	r7, #16
 81118d4:	46bd      	mov	sp, r7
 81118d6:	bd80      	pop	{r7, pc}
 81118d8:	10005904 	.word	0x10005904

081118dc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 81118dc:	b580      	push	{r7, lr}
 81118de:	b088      	sub	sp, #32
 81118e0:	af00      	add	r7, sp, #0
 81118e2:	6078      	str	r0, [r7, #4]
 81118e4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 81118e6:	2300      	movs	r3, #0
 81118e8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 81118ea:	683a      	ldr	r2, [r7, #0]
 81118ec:	687b      	ldr	r3, [r7, #4]
 81118ee:	429a      	cmp	r2, r3
 81118f0:	d105      	bne.n	81118fe <ip_reass_free_complete_datagram+0x22>
 81118f2:	4b45      	ldr	r3, [pc, #276]	; (8111a08 <ip_reass_free_complete_datagram+0x12c>)
 81118f4:	22ab      	movs	r2, #171	; 0xab
 81118f6:	4945      	ldr	r1, [pc, #276]	; (8111a0c <ip_reass_free_complete_datagram+0x130>)
 81118f8:	4845      	ldr	r0, [pc, #276]	; (8111a10 <ip_reass_free_complete_datagram+0x134>)
 81118fa:	f007 fbf1 	bl	81190e0 <iprintf>
  if (prev != NULL) {
 81118fe:	683b      	ldr	r3, [r7, #0]
 8111900:	2b00      	cmp	r3, #0
 8111902:	d00a      	beq.n	811191a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8111904:	683b      	ldr	r3, [r7, #0]
 8111906:	681b      	ldr	r3, [r3, #0]
 8111908:	687a      	ldr	r2, [r7, #4]
 811190a:	429a      	cmp	r2, r3
 811190c:	d005      	beq.n	811191a <ip_reass_free_complete_datagram+0x3e>
 811190e:	4b3e      	ldr	r3, [pc, #248]	; (8111a08 <ip_reass_free_complete_datagram+0x12c>)
 8111910:	22ad      	movs	r2, #173	; 0xad
 8111912:	4940      	ldr	r1, [pc, #256]	; (8111a14 <ip_reass_free_complete_datagram+0x138>)
 8111914:	483e      	ldr	r0, [pc, #248]	; (8111a10 <ip_reass_free_complete_datagram+0x134>)
 8111916:	f007 fbe3 	bl	81190e0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 811191a:	687b      	ldr	r3, [r7, #4]
 811191c:	685b      	ldr	r3, [r3, #4]
 811191e:	685b      	ldr	r3, [r3, #4]
 8111920:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8111922:	697b      	ldr	r3, [r7, #20]
 8111924:	889b      	ldrh	r3, [r3, #4]
 8111926:	b29b      	uxth	r3, r3
 8111928:	2b00      	cmp	r3, #0
 811192a:	d12a      	bne.n	8111982 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 811192c:	687b      	ldr	r3, [r7, #4]
 811192e:	685b      	ldr	r3, [r3, #4]
 8111930:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8111932:	697b      	ldr	r3, [r7, #20]
 8111934:	681a      	ldr	r2, [r3, #0]
 8111936:	687b      	ldr	r3, [r7, #4]
 8111938:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 811193a:	69bb      	ldr	r3, [r7, #24]
 811193c:	6858      	ldr	r0, [r3, #4]
 811193e:	687b      	ldr	r3, [r7, #4]
 8111940:	3308      	adds	r3, #8
 8111942:	2214      	movs	r2, #20
 8111944:	4619      	mov	r1, r3
 8111946:	f006 fef0 	bl	811872a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 811194a:	2101      	movs	r1, #1
 811194c:	69b8      	ldr	r0, [r7, #24]
 811194e:	f7ff fb75 	bl	811103c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8111952:	69b8      	ldr	r0, [r7, #24]
 8111954:	f002 f9b4 	bl	8113cc0 <pbuf_clen>
 8111958:	4603      	mov	r3, r0
 811195a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 811195c:	8bfa      	ldrh	r2, [r7, #30]
 811195e:	8a7b      	ldrh	r3, [r7, #18]
 8111960:	4413      	add	r3, r2
 8111962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8111966:	db05      	blt.n	8111974 <ip_reass_free_complete_datagram+0x98>
 8111968:	4b27      	ldr	r3, [pc, #156]	; (8111a08 <ip_reass_free_complete_datagram+0x12c>)
 811196a:	22bc      	movs	r2, #188	; 0xbc
 811196c:	492a      	ldr	r1, [pc, #168]	; (8111a18 <ip_reass_free_complete_datagram+0x13c>)
 811196e:	4828      	ldr	r0, [pc, #160]	; (8111a10 <ip_reass_free_complete_datagram+0x134>)
 8111970:	f007 fbb6 	bl	81190e0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8111974:	8bfa      	ldrh	r2, [r7, #30]
 8111976:	8a7b      	ldrh	r3, [r7, #18]
 8111978:	4413      	add	r3, r2
 811197a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 811197c:	69b8      	ldr	r0, [r7, #24]
 811197e:	f002 f911 	bl	8113ba4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8111982:	687b      	ldr	r3, [r7, #4]
 8111984:	685b      	ldr	r3, [r3, #4]
 8111986:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8111988:	e01f      	b.n	81119ca <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 811198a:	69bb      	ldr	r3, [r7, #24]
 811198c:	685b      	ldr	r3, [r3, #4]
 811198e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8111990:	69bb      	ldr	r3, [r7, #24]
 8111992:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8111994:	697b      	ldr	r3, [r7, #20]
 8111996:	681b      	ldr	r3, [r3, #0]
 8111998:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 811199a:	68f8      	ldr	r0, [r7, #12]
 811199c:	f002 f990 	bl	8113cc0 <pbuf_clen>
 81119a0:	4603      	mov	r3, r0
 81119a2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 81119a4:	8bfa      	ldrh	r2, [r7, #30]
 81119a6:	8a7b      	ldrh	r3, [r7, #18]
 81119a8:	4413      	add	r3, r2
 81119aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81119ae:	db05      	blt.n	81119bc <ip_reass_free_complete_datagram+0xe0>
 81119b0:	4b15      	ldr	r3, [pc, #84]	; (8111a08 <ip_reass_free_complete_datagram+0x12c>)
 81119b2:	22cc      	movs	r2, #204	; 0xcc
 81119b4:	4918      	ldr	r1, [pc, #96]	; (8111a18 <ip_reass_free_complete_datagram+0x13c>)
 81119b6:	4816      	ldr	r0, [pc, #88]	; (8111a10 <ip_reass_free_complete_datagram+0x134>)
 81119b8:	f007 fb92 	bl	81190e0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 81119bc:	8bfa      	ldrh	r2, [r7, #30]
 81119be:	8a7b      	ldrh	r3, [r7, #18]
 81119c0:	4413      	add	r3, r2
 81119c2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 81119c4:	68f8      	ldr	r0, [r7, #12]
 81119c6:	f002 f8ed 	bl	8113ba4 <pbuf_free>
  while (p != NULL) {
 81119ca:	69bb      	ldr	r3, [r7, #24]
 81119cc:	2b00      	cmp	r3, #0
 81119ce:	d1dc      	bne.n	811198a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 81119d0:	6839      	ldr	r1, [r7, #0]
 81119d2:	6878      	ldr	r0, [r7, #4]
 81119d4:	f000 f8c2 	bl	8111b5c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 81119d8:	4b10      	ldr	r3, [pc, #64]	; (8111a1c <ip_reass_free_complete_datagram+0x140>)
 81119da:	881b      	ldrh	r3, [r3, #0]
 81119dc:	8bfa      	ldrh	r2, [r7, #30]
 81119de:	429a      	cmp	r2, r3
 81119e0:	d905      	bls.n	81119ee <ip_reass_free_complete_datagram+0x112>
 81119e2:	4b09      	ldr	r3, [pc, #36]	; (8111a08 <ip_reass_free_complete_datagram+0x12c>)
 81119e4:	22d2      	movs	r2, #210	; 0xd2
 81119e6:	490e      	ldr	r1, [pc, #56]	; (8111a20 <ip_reass_free_complete_datagram+0x144>)
 81119e8:	4809      	ldr	r0, [pc, #36]	; (8111a10 <ip_reass_free_complete_datagram+0x134>)
 81119ea:	f007 fb79 	bl	81190e0 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 81119ee:	4b0b      	ldr	r3, [pc, #44]	; (8111a1c <ip_reass_free_complete_datagram+0x140>)
 81119f0:	881a      	ldrh	r2, [r3, #0]
 81119f2:	8bfb      	ldrh	r3, [r7, #30]
 81119f4:	1ad3      	subs	r3, r2, r3
 81119f6:	b29a      	uxth	r2, r3
 81119f8:	4b08      	ldr	r3, [pc, #32]	; (8111a1c <ip_reass_free_complete_datagram+0x140>)
 81119fa:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 81119fc:	8bfb      	ldrh	r3, [r7, #30]
}
 81119fe:	4618      	mov	r0, r3
 8111a00:	3720      	adds	r7, #32
 8111a02:	46bd      	mov	sp, r7
 8111a04:	bd80      	pop	{r7, pc}
 8111a06:	bf00      	nop
 8111a08:	0811b894 	.word	0x0811b894
 8111a0c:	0811b900 	.word	0x0811b900
 8111a10:	0811b90c 	.word	0x0811b90c
 8111a14:	0811b934 	.word	0x0811b934
 8111a18:	0811b948 	.word	0x0811b948
 8111a1c:	10005908 	.word	0x10005908
 8111a20:	0811b968 	.word	0x0811b968

08111a24 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8111a24:	b580      	push	{r7, lr}
 8111a26:	b08a      	sub	sp, #40	; 0x28
 8111a28:	af00      	add	r7, sp, #0
 8111a2a:	6078      	str	r0, [r7, #4]
 8111a2c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8111a2e:	2300      	movs	r3, #0
 8111a30:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8111a32:	2300      	movs	r3, #0
 8111a34:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8111a36:	2300      	movs	r3, #0
 8111a38:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8111a3a:	2300      	movs	r3, #0
 8111a3c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8111a3e:	2300      	movs	r3, #0
 8111a40:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8111a42:	4b28      	ldr	r3, [pc, #160]	; (8111ae4 <ip_reass_remove_oldest_datagram+0xc0>)
 8111a44:	681b      	ldr	r3, [r3, #0]
 8111a46:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8111a48:	e030      	b.n	8111aac <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8111a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111a4c:	695a      	ldr	r2, [r3, #20]
 8111a4e:	687b      	ldr	r3, [r7, #4]
 8111a50:	68db      	ldr	r3, [r3, #12]
 8111a52:	429a      	cmp	r2, r3
 8111a54:	d10c      	bne.n	8111a70 <ip_reass_remove_oldest_datagram+0x4c>
 8111a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111a58:	699a      	ldr	r2, [r3, #24]
 8111a5a:	687b      	ldr	r3, [r7, #4]
 8111a5c:	691b      	ldr	r3, [r3, #16]
 8111a5e:	429a      	cmp	r2, r3
 8111a60:	d106      	bne.n	8111a70 <ip_reass_remove_oldest_datagram+0x4c>
 8111a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111a64:	899a      	ldrh	r2, [r3, #12]
 8111a66:	687b      	ldr	r3, [r7, #4]
 8111a68:	889b      	ldrh	r3, [r3, #4]
 8111a6a:	b29b      	uxth	r3, r3
 8111a6c:	429a      	cmp	r2, r3
 8111a6e:	d014      	beq.n	8111a9a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8111a70:	693b      	ldr	r3, [r7, #16]
 8111a72:	3301      	adds	r3, #1
 8111a74:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8111a76:	6a3b      	ldr	r3, [r7, #32]
 8111a78:	2b00      	cmp	r3, #0
 8111a7a:	d104      	bne.n	8111a86 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8111a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111a7e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8111a80:	69fb      	ldr	r3, [r7, #28]
 8111a82:	61bb      	str	r3, [r7, #24]
 8111a84:	e009      	b.n	8111a9a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8111a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111a88:	7fda      	ldrb	r2, [r3, #31]
 8111a8a:	6a3b      	ldr	r3, [r7, #32]
 8111a8c:	7fdb      	ldrb	r3, [r3, #31]
 8111a8e:	429a      	cmp	r2, r3
 8111a90:	d803      	bhi.n	8111a9a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8111a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111a94:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8111a96:	69fb      	ldr	r3, [r7, #28]
 8111a98:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8111a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111a9c:	681b      	ldr	r3, [r3, #0]
 8111a9e:	2b00      	cmp	r3, #0
 8111aa0:	d001      	beq.n	8111aa6 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8111aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111aa4:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8111aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111aa8:	681b      	ldr	r3, [r3, #0]
 8111aaa:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8111aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111aae:	2b00      	cmp	r3, #0
 8111ab0:	d1cb      	bne.n	8111a4a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8111ab2:	6a3b      	ldr	r3, [r7, #32]
 8111ab4:	2b00      	cmp	r3, #0
 8111ab6:	d008      	beq.n	8111aca <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8111ab8:	69b9      	ldr	r1, [r7, #24]
 8111aba:	6a38      	ldr	r0, [r7, #32]
 8111abc:	f7ff ff0e 	bl	81118dc <ip_reass_free_complete_datagram>
 8111ac0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8111ac2:	697a      	ldr	r2, [r7, #20]
 8111ac4:	68fb      	ldr	r3, [r7, #12]
 8111ac6:	4413      	add	r3, r2
 8111ac8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8111aca:	697a      	ldr	r2, [r7, #20]
 8111acc:	683b      	ldr	r3, [r7, #0]
 8111ace:	429a      	cmp	r2, r3
 8111ad0:	da02      	bge.n	8111ad8 <ip_reass_remove_oldest_datagram+0xb4>
 8111ad2:	693b      	ldr	r3, [r7, #16]
 8111ad4:	2b01      	cmp	r3, #1
 8111ad6:	dcac      	bgt.n	8111a32 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8111ad8:	697b      	ldr	r3, [r7, #20]
}
 8111ada:	4618      	mov	r0, r3
 8111adc:	3728      	adds	r7, #40	; 0x28
 8111ade:	46bd      	mov	sp, r7
 8111ae0:	bd80      	pop	{r7, pc}
 8111ae2:	bf00      	nop
 8111ae4:	10005904 	.word	0x10005904

08111ae8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8111ae8:	b580      	push	{r7, lr}
 8111aea:	b084      	sub	sp, #16
 8111aec:	af00      	add	r7, sp, #0
 8111aee:	6078      	str	r0, [r7, #4]
 8111af0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8111af2:	2001      	movs	r0, #1
 8111af4:	f001 f99c 	bl	8112e30 <memp_malloc>
 8111af8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8111afa:	68fb      	ldr	r3, [r7, #12]
 8111afc:	2b00      	cmp	r3, #0
 8111afe:	d110      	bne.n	8111b22 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8111b00:	6839      	ldr	r1, [r7, #0]
 8111b02:	6878      	ldr	r0, [r7, #4]
 8111b04:	f7ff ff8e 	bl	8111a24 <ip_reass_remove_oldest_datagram>
 8111b08:	4602      	mov	r2, r0
 8111b0a:	683b      	ldr	r3, [r7, #0]
 8111b0c:	4293      	cmp	r3, r2
 8111b0e:	dc03      	bgt.n	8111b18 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8111b10:	2001      	movs	r0, #1
 8111b12:	f001 f98d 	bl	8112e30 <memp_malloc>
 8111b16:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8111b18:	68fb      	ldr	r3, [r7, #12]
 8111b1a:	2b00      	cmp	r3, #0
 8111b1c:	d101      	bne.n	8111b22 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8111b1e:	2300      	movs	r3, #0
 8111b20:	e016      	b.n	8111b50 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8111b22:	2220      	movs	r2, #32
 8111b24:	2100      	movs	r1, #0
 8111b26:	68f8      	ldr	r0, [r7, #12]
 8111b28:	f006 fe0d 	bl	8118746 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8111b2c:	68fb      	ldr	r3, [r7, #12]
 8111b2e:	220f      	movs	r2, #15
 8111b30:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8111b32:	4b09      	ldr	r3, [pc, #36]	; (8111b58 <ip_reass_enqueue_new_datagram+0x70>)
 8111b34:	681a      	ldr	r2, [r3, #0]
 8111b36:	68fb      	ldr	r3, [r7, #12]
 8111b38:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8111b3a:	4a07      	ldr	r2, [pc, #28]	; (8111b58 <ip_reass_enqueue_new_datagram+0x70>)
 8111b3c:	68fb      	ldr	r3, [r7, #12]
 8111b3e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8111b40:	68fb      	ldr	r3, [r7, #12]
 8111b42:	3308      	adds	r3, #8
 8111b44:	2214      	movs	r2, #20
 8111b46:	6879      	ldr	r1, [r7, #4]
 8111b48:	4618      	mov	r0, r3
 8111b4a:	f006 fdee 	bl	811872a <memcpy>
  return ipr;
 8111b4e:	68fb      	ldr	r3, [r7, #12]
}
 8111b50:	4618      	mov	r0, r3
 8111b52:	3710      	adds	r7, #16
 8111b54:	46bd      	mov	sp, r7
 8111b56:	bd80      	pop	{r7, pc}
 8111b58:	10005904 	.word	0x10005904

08111b5c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8111b5c:	b580      	push	{r7, lr}
 8111b5e:	b082      	sub	sp, #8
 8111b60:	af00      	add	r7, sp, #0
 8111b62:	6078      	str	r0, [r7, #4]
 8111b64:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8111b66:	4b10      	ldr	r3, [pc, #64]	; (8111ba8 <ip_reass_dequeue_datagram+0x4c>)
 8111b68:	681b      	ldr	r3, [r3, #0]
 8111b6a:	687a      	ldr	r2, [r7, #4]
 8111b6c:	429a      	cmp	r2, r3
 8111b6e:	d104      	bne.n	8111b7a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8111b70:	687b      	ldr	r3, [r7, #4]
 8111b72:	681b      	ldr	r3, [r3, #0]
 8111b74:	4a0c      	ldr	r2, [pc, #48]	; (8111ba8 <ip_reass_dequeue_datagram+0x4c>)
 8111b76:	6013      	str	r3, [r2, #0]
 8111b78:	e00d      	b.n	8111b96 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8111b7a:	683b      	ldr	r3, [r7, #0]
 8111b7c:	2b00      	cmp	r3, #0
 8111b7e:	d106      	bne.n	8111b8e <ip_reass_dequeue_datagram+0x32>
 8111b80:	4b0a      	ldr	r3, [pc, #40]	; (8111bac <ip_reass_dequeue_datagram+0x50>)
 8111b82:	f240 1245 	movw	r2, #325	; 0x145
 8111b86:	490a      	ldr	r1, [pc, #40]	; (8111bb0 <ip_reass_dequeue_datagram+0x54>)
 8111b88:	480a      	ldr	r0, [pc, #40]	; (8111bb4 <ip_reass_dequeue_datagram+0x58>)
 8111b8a:	f007 faa9 	bl	81190e0 <iprintf>
    prev->next = ipr->next;
 8111b8e:	687b      	ldr	r3, [r7, #4]
 8111b90:	681a      	ldr	r2, [r3, #0]
 8111b92:	683b      	ldr	r3, [r7, #0]
 8111b94:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8111b96:	6879      	ldr	r1, [r7, #4]
 8111b98:	2001      	movs	r0, #1
 8111b9a:	f001 f9bf 	bl	8112f1c <memp_free>
}
 8111b9e:	bf00      	nop
 8111ba0:	3708      	adds	r7, #8
 8111ba2:	46bd      	mov	sp, r7
 8111ba4:	bd80      	pop	{r7, pc}
 8111ba6:	bf00      	nop
 8111ba8:	10005904 	.word	0x10005904
 8111bac:	0811b894 	.word	0x0811b894
 8111bb0:	0811b98c 	.word	0x0811b98c
 8111bb4:	0811b90c 	.word	0x0811b90c

08111bb8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8111bb8:	b580      	push	{r7, lr}
 8111bba:	b08c      	sub	sp, #48	; 0x30
 8111bbc:	af00      	add	r7, sp, #0
 8111bbe:	60f8      	str	r0, [r7, #12]
 8111bc0:	60b9      	str	r1, [r7, #8]
 8111bc2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8111bc4:	2300      	movs	r3, #0
 8111bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8111bc8:	2301      	movs	r3, #1
 8111bca:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8111bcc:	68bb      	ldr	r3, [r7, #8]
 8111bce:	685b      	ldr	r3, [r3, #4]
 8111bd0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8111bd2:	69fb      	ldr	r3, [r7, #28]
 8111bd4:	885b      	ldrh	r3, [r3, #2]
 8111bd6:	b29b      	uxth	r3, r3
 8111bd8:	4618      	mov	r0, r3
 8111bda:	f7fe f8c7 	bl	810fd6c <lwip_htons>
 8111bde:	4603      	mov	r3, r0
 8111be0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8111be2:	69fb      	ldr	r3, [r7, #28]
 8111be4:	781b      	ldrb	r3, [r3, #0]
 8111be6:	f003 030f 	and.w	r3, r3, #15
 8111bea:	b2db      	uxtb	r3, r3
 8111bec:	009b      	lsls	r3, r3, #2
 8111bee:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8111bf0:	7e7b      	ldrb	r3, [r7, #25]
 8111bf2:	b29b      	uxth	r3, r3
 8111bf4:	8b7a      	ldrh	r2, [r7, #26]
 8111bf6:	429a      	cmp	r2, r3
 8111bf8:	d202      	bcs.n	8111c00 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8111bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8111bfe:	e135      	b.n	8111e6c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8111c00:	7e7b      	ldrb	r3, [r7, #25]
 8111c02:	b29b      	uxth	r3, r3
 8111c04:	8b7a      	ldrh	r2, [r7, #26]
 8111c06:	1ad3      	subs	r3, r2, r3
 8111c08:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8111c0a:	69fb      	ldr	r3, [r7, #28]
 8111c0c:	88db      	ldrh	r3, [r3, #6]
 8111c0e:	b29b      	uxth	r3, r3
 8111c10:	4618      	mov	r0, r3
 8111c12:	f7fe f8ab 	bl	810fd6c <lwip_htons>
 8111c16:	4603      	mov	r3, r0
 8111c18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8111c1c:	b29b      	uxth	r3, r3
 8111c1e:	00db      	lsls	r3, r3, #3
 8111c20:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8111c22:	68bb      	ldr	r3, [r7, #8]
 8111c24:	685b      	ldr	r3, [r3, #4]
 8111c26:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8111c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111c2a:	2200      	movs	r2, #0
 8111c2c:	701a      	strb	r2, [r3, #0]
 8111c2e:	2200      	movs	r2, #0
 8111c30:	705a      	strb	r2, [r3, #1]
 8111c32:	2200      	movs	r2, #0
 8111c34:	709a      	strb	r2, [r3, #2]
 8111c36:	2200      	movs	r2, #0
 8111c38:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8111c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111c3c:	8afa      	ldrh	r2, [r7, #22]
 8111c3e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8111c40:	8afa      	ldrh	r2, [r7, #22]
 8111c42:	8b7b      	ldrh	r3, [r7, #26]
 8111c44:	4413      	add	r3, r2
 8111c46:	b29a      	uxth	r2, r3
 8111c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111c4a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8111c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111c4e:	88db      	ldrh	r3, [r3, #6]
 8111c50:	b29b      	uxth	r3, r3
 8111c52:	8afa      	ldrh	r2, [r7, #22]
 8111c54:	429a      	cmp	r2, r3
 8111c56:	d902      	bls.n	8111c5e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8111c58:	f04f 33ff 	mov.w	r3, #4294967295
 8111c5c:	e106      	b.n	8111e6c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8111c5e:	68fb      	ldr	r3, [r7, #12]
 8111c60:	685b      	ldr	r3, [r3, #4]
 8111c62:	627b      	str	r3, [r7, #36]	; 0x24
 8111c64:	e068      	b.n	8111d38 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8111c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111c68:	685b      	ldr	r3, [r3, #4]
 8111c6a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8111c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111c6e:	889b      	ldrh	r3, [r3, #4]
 8111c70:	b29a      	uxth	r2, r3
 8111c72:	693b      	ldr	r3, [r7, #16]
 8111c74:	889b      	ldrh	r3, [r3, #4]
 8111c76:	b29b      	uxth	r3, r3
 8111c78:	429a      	cmp	r2, r3
 8111c7a:	d235      	bcs.n	8111ce8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8111c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8111c80:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8111c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111c84:	2b00      	cmp	r3, #0
 8111c86:	d020      	beq.n	8111cca <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8111c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111c8a:	889b      	ldrh	r3, [r3, #4]
 8111c8c:	b29a      	uxth	r2, r3
 8111c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111c90:	88db      	ldrh	r3, [r3, #6]
 8111c92:	b29b      	uxth	r3, r3
 8111c94:	429a      	cmp	r2, r3
 8111c96:	d307      	bcc.n	8111ca8 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8111c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111c9a:	88db      	ldrh	r3, [r3, #6]
 8111c9c:	b29a      	uxth	r2, r3
 8111c9e:	693b      	ldr	r3, [r7, #16]
 8111ca0:	889b      	ldrh	r3, [r3, #4]
 8111ca2:	b29b      	uxth	r3, r3
 8111ca4:	429a      	cmp	r2, r3
 8111ca6:	d902      	bls.n	8111cae <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8111ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8111cac:	e0de      	b.n	8111e6c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8111cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111cb0:	68ba      	ldr	r2, [r7, #8]
 8111cb2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8111cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111cb6:	88db      	ldrh	r3, [r3, #6]
 8111cb8:	b29a      	uxth	r2, r3
 8111cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111cbc:	889b      	ldrh	r3, [r3, #4]
 8111cbe:	b29b      	uxth	r3, r3
 8111cc0:	429a      	cmp	r2, r3
 8111cc2:	d03d      	beq.n	8111d40 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8111cc4:	2300      	movs	r3, #0
 8111cc6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8111cc8:	e03a      	b.n	8111d40 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8111cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111ccc:	88db      	ldrh	r3, [r3, #6]
 8111cce:	b29a      	uxth	r2, r3
 8111cd0:	693b      	ldr	r3, [r7, #16]
 8111cd2:	889b      	ldrh	r3, [r3, #4]
 8111cd4:	b29b      	uxth	r3, r3
 8111cd6:	429a      	cmp	r2, r3
 8111cd8:	d902      	bls.n	8111ce0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8111cda:	f04f 33ff 	mov.w	r3, #4294967295
 8111cde:	e0c5      	b.n	8111e6c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8111ce0:	68fb      	ldr	r3, [r7, #12]
 8111ce2:	68ba      	ldr	r2, [r7, #8]
 8111ce4:	605a      	str	r2, [r3, #4]
      break;
 8111ce6:	e02b      	b.n	8111d40 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8111ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111cea:	889b      	ldrh	r3, [r3, #4]
 8111cec:	b29a      	uxth	r2, r3
 8111cee:	693b      	ldr	r3, [r7, #16]
 8111cf0:	889b      	ldrh	r3, [r3, #4]
 8111cf2:	b29b      	uxth	r3, r3
 8111cf4:	429a      	cmp	r2, r3
 8111cf6:	d102      	bne.n	8111cfe <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8111cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8111cfc:	e0b6      	b.n	8111e6c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8111cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111d00:	889b      	ldrh	r3, [r3, #4]
 8111d02:	b29a      	uxth	r2, r3
 8111d04:	693b      	ldr	r3, [r7, #16]
 8111d06:	88db      	ldrh	r3, [r3, #6]
 8111d08:	b29b      	uxth	r3, r3
 8111d0a:	429a      	cmp	r2, r3
 8111d0c:	d202      	bcs.n	8111d14 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8111d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8111d12:	e0ab      	b.n	8111e6c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8111d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111d16:	2b00      	cmp	r3, #0
 8111d18:	d009      	beq.n	8111d2e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8111d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111d1c:	88db      	ldrh	r3, [r3, #6]
 8111d1e:	b29a      	uxth	r2, r3
 8111d20:	693b      	ldr	r3, [r7, #16]
 8111d22:	889b      	ldrh	r3, [r3, #4]
 8111d24:	b29b      	uxth	r3, r3
 8111d26:	429a      	cmp	r2, r3
 8111d28:	d001      	beq.n	8111d2e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8111d2a:	2300      	movs	r3, #0
 8111d2c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8111d2e:	693b      	ldr	r3, [r7, #16]
 8111d30:	681b      	ldr	r3, [r3, #0]
 8111d32:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8111d34:	693b      	ldr	r3, [r7, #16]
 8111d36:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8111d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111d3a:	2b00      	cmp	r3, #0
 8111d3c:	d193      	bne.n	8111c66 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8111d3e:	e000      	b.n	8111d42 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8111d40:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8111d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111d44:	2b00      	cmp	r3, #0
 8111d46:	d12d      	bne.n	8111da4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8111d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111d4a:	2b00      	cmp	r3, #0
 8111d4c:	d01c      	beq.n	8111d88 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8111d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111d50:	88db      	ldrh	r3, [r3, #6]
 8111d52:	b29a      	uxth	r2, r3
 8111d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111d56:	889b      	ldrh	r3, [r3, #4]
 8111d58:	b29b      	uxth	r3, r3
 8111d5a:	429a      	cmp	r2, r3
 8111d5c:	d906      	bls.n	8111d6c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8111d5e:	4b45      	ldr	r3, [pc, #276]	; (8111e74 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8111d60:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8111d64:	4944      	ldr	r1, [pc, #272]	; (8111e78 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8111d66:	4845      	ldr	r0, [pc, #276]	; (8111e7c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8111d68:	f007 f9ba 	bl	81190e0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8111d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111d6e:	68ba      	ldr	r2, [r7, #8]
 8111d70:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8111d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111d74:	88db      	ldrh	r3, [r3, #6]
 8111d76:	b29a      	uxth	r2, r3
 8111d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111d7a:	889b      	ldrh	r3, [r3, #4]
 8111d7c:	b29b      	uxth	r3, r3
 8111d7e:	429a      	cmp	r2, r3
 8111d80:	d010      	beq.n	8111da4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8111d82:	2300      	movs	r3, #0
 8111d84:	623b      	str	r3, [r7, #32]
 8111d86:	e00d      	b.n	8111da4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8111d88:	68fb      	ldr	r3, [r7, #12]
 8111d8a:	685b      	ldr	r3, [r3, #4]
 8111d8c:	2b00      	cmp	r3, #0
 8111d8e:	d006      	beq.n	8111d9e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8111d90:	4b38      	ldr	r3, [pc, #224]	; (8111e74 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8111d92:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8111d96:	493a      	ldr	r1, [pc, #232]	; (8111e80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8111d98:	4838      	ldr	r0, [pc, #224]	; (8111e7c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8111d9a:	f007 f9a1 	bl	81190e0 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8111d9e:	68fb      	ldr	r3, [r7, #12]
 8111da0:	68ba      	ldr	r2, [r7, #8]
 8111da2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8111da4:	687b      	ldr	r3, [r7, #4]
 8111da6:	2b00      	cmp	r3, #0
 8111da8:	d105      	bne.n	8111db6 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8111daa:	68fb      	ldr	r3, [r7, #12]
 8111dac:	7f9b      	ldrb	r3, [r3, #30]
 8111dae:	f003 0301 	and.w	r3, r3, #1
 8111db2:	2b00      	cmp	r3, #0
 8111db4:	d059      	beq.n	8111e6a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8111db6:	6a3b      	ldr	r3, [r7, #32]
 8111db8:	2b00      	cmp	r3, #0
 8111dba:	d04f      	beq.n	8111e5c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8111dbc:	68fb      	ldr	r3, [r7, #12]
 8111dbe:	685b      	ldr	r3, [r3, #4]
 8111dc0:	2b00      	cmp	r3, #0
 8111dc2:	d006      	beq.n	8111dd2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8111dc4:	68fb      	ldr	r3, [r7, #12]
 8111dc6:	685b      	ldr	r3, [r3, #4]
 8111dc8:	685b      	ldr	r3, [r3, #4]
 8111dca:	889b      	ldrh	r3, [r3, #4]
 8111dcc:	b29b      	uxth	r3, r3
 8111dce:	2b00      	cmp	r3, #0
 8111dd0:	d002      	beq.n	8111dd8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8111dd2:	2300      	movs	r3, #0
 8111dd4:	623b      	str	r3, [r7, #32]
 8111dd6:	e041      	b.n	8111e5c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8111dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111dda:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8111ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111dde:	681b      	ldr	r3, [r3, #0]
 8111de0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8111de2:	e012      	b.n	8111e0a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8111de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111de6:	685b      	ldr	r3, [r3, #4]
 8111de8:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8111dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111dec:	88db      	ldrh	r3, [r3, #6]
 8111dee:	b29a      	uxth	r2, r3
 8111df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111df2:	889b      	ldrh	r3, [r3, #4]
 8111df4:	b29b      	uxth	r3, r3
 8111df6:	429a      	cmp	r2, r3
 8111df8:	d002      	beq.n	8111e00 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8111dfa:	2300      	movs	r3, #0
 8111dfc:	623b      	str	r3, [r7, #32]
            break;
 8111dfe:	e007      	b.n	8111e10 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8111e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111e02:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8111e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111e06:	681b      	ldr	r3, [r3, #0]
 8111e08:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8111e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8111e0c:	2b00      	cmp	r3, #0
 8111e0e:	d1e9      	bne.n	8111de4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8111e10:	6a3b      	ldr	r3, [r7, #32]
 8111e12:	2b00      	cmp	r3, #0
 8111e14:	d022      	beq.n	8111e5c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8111e16:	68fb      	ldr	r3, [r7, #12]
 8111e18:	685b      	ldr	r3, [r3, #4]
 8111e1a:	2b00      	cmp	r3, #0
 8111e1c:	d106      	bne.n	8111e2c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8111e1e:	4b15      	ldr	r3, [pc, #84]	; (8111e74 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8111e20:	f240 12df 	movw	r2, #479	; 0x1df
 8111e24:	4917      	ldr	r1, [pc, #92]	; (8111e84 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8111e26:	4815      	ldr	r0, [pc, #84]	; (8111e7c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8111e28:	f007 f95a 	bl	81190e0 <iprintf>
          LWIP_ASSERT("sanity check",
 8111e2c:	68fb      	ldr	r3, [r7, #12]
 8111e2e:	685b      	ldr	r3, [r3, #4]
 8111e30:	685b      	ldr	r3, [r3, #4]
 8111e32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8111e34:	429a      	cmp	r2, r3
 8111e36:	d106      	bne.n	8111e46 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8111e38:	4b0e      	ldr	r3, [pc, #56]	; (8111e74 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8111e3a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8111e3e:	4911      	ldr	r1, [pc, #68]	; (8111e84 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8111e40:	480e      	ldr	r0, [pc, #56]	; (8111e7c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8111e42:	f007 f94d 	bl	81190e0 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8111e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8111e48:	681b      	ldr	r3, [r3, #0]
 8111e4a:	2b00      	cmp	r3, #0
 8111e4c:	d006      	beq.n	8111e5c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8111e4e:	4b09      	ldr	r3, [pc, #36]	; (8111e74 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8111e50:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8111e54:	490c      	ldr	r1, [pc, #48]	; (8111e88 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8111e56:	4809      	ldr	r0, [pc, #36]	; (8111e7c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8111e58:	f007 f942 	bl	81190e0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8111e5c:	6a3b      	ldr	r3, [r7, #32]
 8111e5e:	2b00      	cmp	r3, #0
 8111e60:	bf14      	ite	ne
 8111e62:	2301      	movne	r3, #1
 8111e64:	2300      	moveq	r3, #0
 8111e66:	b2db      	uxtb	r3, r3
 8111e68:	e000      	b.n	8111e6c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8111e6a:	2300      	movs	r3, #0
}
 8111e6c:	4618      	mov	r0, r3
 8111e6e:	3730      	adds	r7, #48	; 0x30
 8111e70:	46bd      	mov	sp, r7
 8111e72:	bd80      	pop	{r7, pc}
 8111e74:	0811b894 	.word	0x0811b894
 8111e78:	0811b9a8 	.word	0x0811b9a8
 8111e7c:	0811b90c 	.word	0x0811b90c
 8111e80:	0811b9c8 	.word	0x0811b9c8
 8111e84:	0811ba00 	.word	0x0811ba00
 8111e88:	0811ba10 	.word	0x0811ba10

08111e8c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8111e8c:	b580      	push	{r7, lr}
 8111e8e:	b08e      	sub	sp, #56	; 0x38
 8111e90:	af00      	add	r7, sp, #0
 8111e92:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8111e94:	687b      	ldr	r3, [r7, #4]
 8111e96:	685b      	ldr	r3, [r3, #4]
 8111e98:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8111e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111e9c:	781b      	ldrb	r3, [r3, #0]
 8111e9e:	f003 030f 	and.w	r3, r3, #15
 8111ea2:	b2db      	uxtb	r3, r3
 8111ea4:	009b      	lsls	r3, r3, #2
 8111ea6:	b2db      	uxtb	r3, r3
 8111ea8:	2b14      	cmp	r3, #20
 8111eaa:	f040 8167 	bne.w	811217c <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8111eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111eb0:	88db      	ldrh	r3, [r3, #6]
 8111eb2:	b29b      	uxth	r3, r3
 8111eb4:	4618      	mov	r0, r3
 8111eb6:	f7fd ff59 	bl	810fd6c <lwip_htons>
 8111eba:	4603      	mov	r3, r0
 8111ebc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8111ec0:	b29b      	uxth	r3, r3
 8111ec2:	00db      	lsls	r3, r3, #3
 8111ec4:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8111ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111ec8:	885b      	ldrh	r3, [r3, #2]
 8111eca:	b29b      	uxth	r3, r3
 8111ecc:	4618      	mov	r0, r3
 8111ece:	f7fd ff4d 	bl	810fd6c <lwip_htons>
 8111ed2:	4603      	mov	r3, r0
 8111ed4:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8111ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111ed8:	781b      	ldrb	r3, [r3, #0]
 8111eda:	f003 030f 	and.w	r3, r3, #15
 8111ede:	b2db      	uxtb	r3, r3
 8111ee0:	009b      	lsls	r3, r3, #2
 8111ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8111ee6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8111eea:	b29b      	uxth	r3, r3
 8111eec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8111eee:	429a      	cmp	r2, r3
 8111ef0:	f0c0 8146 	bcc.w	8112180 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8111ef4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8111ef8:	b29b      	uxth	r3, r3
 8111efa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8111efc:	1ad3      	subs	r3, r2, r3
 8111efe:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8111f00:	6878      	ldr	r0, [r7, #4]
 8111f02:	f001 fedd 	bl	8113cc0 <pbuf_clen>
 8111f06:	4603      	mov	r3, r0
 8111f08:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8111f0a:	4b9f      	ldr	r3, [pc, #636]	; (8112188 <ip4_reass+0x2fc>)
 8111f0c:	881b      	ldrh	r3, [r3, #0]
 8111f0e:	461a      	mov	r2, r3
 8111f10:	8c3b      	ldrh	r3, [r7, #32]
 8111f12:	4413      	add	r3, r2
 8111f14:	2b0a      	cmp	r3, #10
 8111f16:	dd10      	ble.n	8111f3a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8111f18:	8c3b      	ldrh	r3, [r7, #32]
 8111f1a:	4619      	mov	r1, r3
 8111f1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8111f1e:	f7ff fd81 	bl	8111a24 <ip_reass_remove_oldest_datagram>
 8111f22:	4603      	mov	r3, r0
 8111f24:	2b00      	cmp	r3, #0
 8111f26:	f000 812d 	beq.w	8112184 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8111f2a:	4b97      	ldr	r3, [pc, #604]	; (8112188 <ip4_reass+0x2fc>)
 8111f2c:	881b      	ldrh	r3, [r3, #0]
 8111f2e:	461a      	mov	r2, r3
 8111f30:	8c3b      	ldrh	r3, [r7, #32]
 8111f32:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8111f34:	2b0a      	cmp	r3, #10
 8111f36:	f300 8125 	bgt.w	8112184 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8111f3a:	4b94      	ldr	r3, [pc, #592]	; (811218c <ip4_reass+0x300>)
 8111f3c:	681b      	ldr	r3, [r3, #0]
 8111f3e:	633b      	str	r3, [r7, #48]	; 0x30
 8111f40:	e015      	b.n	8111f6e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8111f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111f44:	695a      	ldr	r2, [r3, #20]
 8111f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111f48:	68db      	ldr	r3, [r3, #12]
 8111f4a:	429a      	cmp	r2, r3
 8111f4c:	d10c      	bne.n	8111f68 <ip4_reass+0xdc>
 8111f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111f50:	699a      	ldr	r2, [r3, #24]
 8111f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111f54:	691b      	ldr	r3, [r3, #16]
 8111f56:	429a      	cmp	r2, r3
 8111f58:	d106      	bne.n	8111f68 <ip4_reass+0xdc>
 8111f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111f5c:	899a      	ldrh	r2, [r3, #12]
 8111f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111f60:	889b      	ldrh	r3, [r3, #4]
 8111f62:	b29b      	uxth	r3, r3
 8111f64:	429a      	cmp	r2, r3
 8111f66:	d006      	beq.n	8111f76 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8111f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111f6a:	681b      	ldr	r3, [r3, #0]
 8111f6c:	633b      	str	r3, [r7, #48]	; 0x30
 8111f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111f70:	2b00      	cmp	r3, #0
 8111f72:	d1e6      	bne.n	8111f42 <ip4_reass+0xb6>
 8111f74:	e000      	b.n	8111f78 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8111f76:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8111f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111f7a:	2b00      	cmp	r3, #0
 8111f7c:	d109      	bne.n	8111f92 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8111f7e:	8c3b      	ldrh	r3, [r7, #32]
 8111f80:	4619      	mov	r1, r3
 8111f82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8111f84:	f7ff fdb0 	bl	8111ae8 <ip_reass_enqueue_new_datagram>
 8111f88:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8111f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111f8c:	2b00      	cmp	r3, #0
 8111f8e:	d11c      	bne.n	8111fca <ip4_reass+0x13e>
      goto nullreturn;
 8111f90:	e109      	b.n	81121a6 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8111f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111f94:	88db      	ldrh	r3, [r3, #6]
 8111f96:	b29b      	uxth	r3, r3
 8111f98:	4618      	mov	r0, r3
 8111f9a:	f7fd fee7 	bl	810fd6c <lwip_htons>
 8111f9e:	4603      	mov	r3, r0
 8111fa0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8111fa4:	2b00      	cmp	r3, #0
 8111fa6:	d110      	bne.n	8111fca <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8111fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111faa:	89db      	ldrh	r3, [r3, #14]
 8111fac:	4618      	mov	r0, r3
 8111fae:	f7fd fedd 	bl	810fd6c <lwip_htons>
 8111fb2:	4603      	mov	r3, r0
 8111fb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8111fb8:	2b00      	cmp	r3, #0
 8111fba:	d006      	beq.n	8111fca <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8111fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8111fbe:	3308      	adds	r3, #8
 8111fc0:	2214      	movs	r2, #20
 8111fc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8111fc4:	4618      	mov	r0, r3
 8111fc6:	f006 fbb0 	bl	811872a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8111fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8111fcc:	88db      	ldrh	r3, [r3, #6]
 8111fce:	b29b      	uxth	r3, r3
 8111fd0:	f003 0320 	and.w	r3, r3, #32
 8111fd4:	2b00      	cmp	r3, #0
 8111fd6:	bf0c      	ite	eq
 8111fd8:	2301      	moveq	r3, #1
 8111fda:	2300      	movne	r3, #0
 8111fdc:	b2db      	uxtb	r3, r3
 8111fde:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8111fe0:	69fb      	ldr	r3, [r7, #28]
 8111fe2:	2b00      	cmp	r3, #0
 8111fe4:	d00e      	beq.n	8112004 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8111fe6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8111fe8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8111fea:	4413      	add	r3, r2
 8111fec:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8111fee:	8b7a      	ldrh	r2, [r7, #26]
 8111ff0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8111ff2:	429a      	cmp	r2, r3
 8111ff4:	f0c0 80a0 	bcc.w	8112138 <ip4_reass+0x2ac>
 8111ff8:	8b7b      	ldrh	r3, [r7, #26]
 8111ffa:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8111ffe:	4293      	cmp	r3, r2
 8112000:	f200 809a 	bhi.w	8112138 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8112004:	69fa      	ldr	r2, [r7, #28]
 8112006:	6879      	ldr	r1, [r7, #4]
 8112008:	6b38      	ldr	r0, [r7, #48]	; 0x30
 811200a:	f7ff fdd5 	bl	8111bb8 <ip_reass_chain_frag_into_datagram_and_validate>
 811200e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8112010:	697b      	ldr	r3, [r7, #20]
 8112012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8112016:	f000 8091 	beq.w	811213c <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 811201a:	4b5b      	ldr	r3, [pc, #364]	; (8112188 <ip4_reass+0x2fc>)
 811201c:	881a      	ldrh	r2, [r3, #0]
 811201e:	8c3b      	ldrh	r3, [r7, #32]
 8112020:	4413      	add	r3, r2
 8112022:	b29a      	uxth	r2, r3
 8112024:	4b58      	ldr	r3, [pc, #352]	; (8112188 <ip4_reass+0x2fc>)
 8112026:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8112028:	69fb      	ldr	r3, [r7, #28]
 811202a:	2b00      	cmp	r3, #0
 811202c:	d00d      	beq.n	811204a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 811202e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8112030:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8112032:	4413      	add	r3, r2
 8112034:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8112036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8112038:	8a7a      	ldrh	r2, [r7, #18]
 811203a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 811203c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 811203e:	7f9b      	ldrb	r3, [r3, #30]
 8112040:	f043 0301 	orr.w	r3, r3, #1
 8112044:	b2da      	uxtb	r2, r3
 8112046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8112048:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 811204a:	697b      	ldr	r3, [r7, #20]
 811204c:	2b01      	cmp	r3, #1
 811204e:	d171      	bne.n	8112134 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8112050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8112052:	8b9b      	ldrh	r3, [r3, #28]
 8112054:	3314      	adds	r3, #20
 8112056:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8112058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 811205a:	685b      	ldr	r3, [r3, #4]
 811205c:	685b      	ldr	r3, [r3, #4]
 811205e:	681b      	ldr	r3, [r3, #0]
 8112060:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8112062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8112064:	685b      	ldr	r3, [r3, #4]
 8112066:	685b      	ldr	r3, [r3, #4]
 8112068:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 811206a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 811206c:	3308      	adds	r3, #8
 811206e:	2214      	movs	r2, #20
 8112070:	4619      	mov	r1, r3
 8112072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8112074:	f006 fb59 	bl	811872a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8112078:	8a3b      	ldrh	r3, [r7, #16]
 811207a:	4618      	mov	r0, r3
 811207c:	f7fd fe76 	bl	810fd6c <lwip_htons>
 8112080:	4603      	mov	r3, r0
 8112082:	461a      	mov	r2, r3
 8112084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8112086:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8112088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 811208a:	2200      	movs	r2, #0
 811208c:	719a      	strb	r2, [r3, #6]
 811208e:	2200      	movs	r2, #0
 8112090:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8112092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8112094:	2200      	movs	r2, #0
 8112096:	729a      	strb	r2, [r3, #10]
 8112098:	2200      	movs	r2, #0
 811209a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 811209c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 811209e:	685b      	ldr	r3, [r3, #4]
 81120a0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 81120a2:	e00d      	b.n	81120c0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 81120a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81120a6:	685b      	ldr	r3, [r3, #4]
 81120a8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 81120aa:	2114      	movs	r1, #20
 81120ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 81120ae:	f001 fcf3 	bl	8113a98 <pbuf_remove_header>
      pbuf_cat(p, r);
 81120b2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 81120b4:	6878      	ldr	r0, [r7, #4]
 81120b6:	f001 fe43 	bl	8113d40 <pbuf_cat>
      r = iprh->next_pbuf;
 81120ba:	68fb      	ldr	r3, [r7, #12]
 81120bc:	681b      	ldr	r3, [r3, #0]
 81120be:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 81120c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81120c2:	2b00      	cmp	r3, #0
 81120c4:	d1ee      	bne.n	81120a4 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 81120c6:	4b31      	ldr	r3, [pc, #196]	; (811218c <ip4_reass+0x300>)
 81120c8:	681b      	ldr	r3, [r3, #0]
 81120ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81120cc:	429a      	cmp	r2, r3
 81120ce:	d102      	bne.n	81120d6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 81120d0:	2300      	movs	r3, #0
 81120d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 81120d4:	e010      	b.n	81120f8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 81120d6:	4b2d      	ldr	r3, [pc, #180]	; (811218c <ip4_reass+0x300>)
 81120d8:	681b      	ldr	r3, [r3, #0]
 81120da:	62fb      	str	r3, [r7, #44]	; 0x2c
 81120dc:	e007      	b.n	81120ee <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 81120de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81120e0:	681b      	ldr	r3, [r3, #0]
 81120e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81120e4:	429a      	cmp	r2, r3
 81120e6:	d006      	beq.n	81120f6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 81120e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81120ea:	681b      	ldr	r3, [r3, #0]
 81120ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 81120ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81120f0:	2b00      	cmp	r3, #0
 81120f2:	d1f4      	bne.n	81120de <ip4_reass+0x252>
 81120f4:	e000      	b.n	81120f8 <ip4_reass+0x26c>
          break;
 81120f6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 81120f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 81120fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81120fc:	f7ff fd2e 	bl	8111b5c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8112100:	6878      	ldr	r0, [r7, #4]
 8112102:	f001 fddd 	bl	8113cc0 <pbuf_clen>
 8112106:	4603      	mov	r3, r0
 8112108:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 811210a:	4b1f      	ldr	r3, [pc, #124]	; (8112188 <ip4_reass+0x2fc>)
 811210c:	881b      	ldrh	r3, [r3, #0]
 811210e:	8c3a      	ldrh	r2, [r7, #32]
 8112110:	429a      	cmp	r2, r3
 8112112:	d906      	bls.n	8112122 <ip4_reass+0x296>
 8112114:	4b1e      	ldr	r3, [pc, #120]	; (8112190 <ip4_reass+0x304>)
 8112116:	f240 229b 	movw	r2, #667	; 0x29b
 811211a:	491e      	ldr	r1, [pc, #120]	; (8112194 <ip4_reass+0x308>)
 811211c:	481e      	ldr	r0, [pc, #120]	; (8112198 <ip4_reass+0x30c>)
 811211e:	f006 ffdf 	bl	81190e0 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8112122:	4b19      	ldr	r3, [pc, #100]	; (8112188 <ip4_reass+0x2fc>)
 8112124:	881a      	ldrh	r2, [r3, #0]
 8112126:	8c3b      	ldrh	r3, [r7, #32]
 8112128:	1ad3      	subs	r3, r2, r3
 811212a:	b29a      	uxth	r2, r3
 811212c:	4b16      	ldr	r3, [pc, #88]	; (8112188 <ip4_reass+0x2fc>)
 811212e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8112130:	687b      	ldr	r3, [r7, #4]
 8112132:	e03c      	b.n	81121ae <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8112134:	2300      	movs	r3, #0
 8112136:	e03a      	b.n	81121ae <ip4_reass+0x322>
      goto nullreturn_ipr;
 8112138:	bf00      	nop
 811213a:	e000      	b.n	811213e <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 811213c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 811213e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8112140:	2b00      	cmp	r3, #0
 8112142:	d106      	bne.n	8112152 <ip4_reass+0x2c6>
 8112144:	4b12      	ldr	r3, [pc, #72]	; (8112190 <ip4_reass+0x304>)
 8112146:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 811214a:	4914      	ldr	r1, [pc, #80]	; (811219c <ip4_reass+0x310>)
 811214c:	4812      	ldr	r0, [pc, #72]	; (8112198 <ip4_reass+0x30c>)
 811214e:	f006 ffc7 	bl	81190e0 <iprintf>
  if (ipr->p == NULL) {
 8112152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8112154:	685b      	ldr	r3, [r3, #4]
 8112156:	2b00      	cmp	r3, #0
 8112158:	d124      	bne.n	81121a4 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 811215a:	4b0c      	ldr	r3, [pc, #48]	; (811218c <ip4_reass+0x300>)
 811215c:	681b      	ldr	r3, [r3, #0]
 811215e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8112160:	429a      	cmp	r2, r3
 8112162:	d006      	beq.n	8112172 <ip4_reass+0x2e6>
 8112164:	4b0a      	ldr	r3, [pc, #40]	; (8112190 <ip4_reass+0x304>)
 8112166:	f240 22ab 	movw	r2, #683	; 0x2ab
 811216a:	490d      	ldr	r1, [pc, #52]	; (81121a0 <ip4_reass+0x314>)
 811216c:	480a      	ldr	r0, [pc, #40]	; (8112198 <ip4_reass+0x30c>)
 811216e:	f006 ffb7 	bl	81190e0 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8112172:	2100      	movs	r1, #0
 8112174:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8112176:	f7ff fcf1 	bl	8111b5c <ip_reass_dequeue_datagram>
 811217a:	e014      	b.n	81121a6 <ip4_reass+0x31a>
    goto nullreturn;
 811217c:	bf00      	nop
 811217e:	e012      	b.n	81121a6 <ip4_reass+0x31a>
    goto nullreturn;
 8112180:	bf00      	nop
 8112182:	e010      	b.n	81121a6 <ip4_reass+0x31a>
      goto nullreturn;
 8112184:	bf00      	nop
 8112186:	e00e      	b.n	81121a6 <ip4_reass+0x31a>
 8112188:	10005908 	.word	0x10005908
 811218c:	10005904 	.word	0x10005904
 8112190:	0811b894 	.word	0x0811b894
 8112194:	0811ba34 	.word	0x0811ba34
 8112198:	0811b90c 	.word	0x0811b90c
 811219c:	0811ba50 	.word	0x0811ba50
 81121a0:	0811ba5c 	.word	0x0811ba5c
  }

nullreturn:
 81121a4:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 81121a6:	6878      	ldr	r0, [r7, #4]
 81121a8:	f001 fcfc 	bl	8113ba4 <pbuf_free>
  return NULL;
 81121ac:	2300      	movs	r3, #0
}
 81121ae:	4618      	mov	r0, r3
 81121b0:	3738      	adds	r7, #56	; 0x38
 81121b2:	46bd      	mov	sp, r7
 81121b4:	bd80      	pop	{r7, pc}
 81121b6:	bf00      	nop

081121b8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 81121b8:	b580      	push	{r7, lr}
 81121ba:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 81121bc:	2002      	movs	r0, #2
 81121be:	f000 fe37 	bl	8112e30 <memp_malloc>
 81121c2:	4603      	mov	r3, r0
}
 81121c4:	4618      	mov	r0, r3
 81121c6:	bd80      	pop	{r7, pc}

081121c8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 81121c8:	b580      	push	{r7, lr}
 81121ca:	b082      	sub	sp, #8
 81121cc:	af00      	add	r7, sp, #0
 81121ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 81121d0:	687b      	ldr	r3, [r7, #4]
 81121d2:	2b00      	cmp	r3, #0
 81121d4:	d106      	bne.n	81121e4 <ip_frag_free_pbuf_custom_ref+0x1c>
 81121d6:	4b07      	ldr	r3, [pc, #28]	; (81121f4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 81121d8:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 81121dc:	4906      	ldr	r1, [pc, #24]	; (81121f8 <ip_frag_free_pbuf_custom_ref+0x30>)
 81121de:	4807      	ldr	r0, [pc, #28]	; (81121fc <ip_frag_free_pbuf_custom_ref+0x34>)
 81121e0:	f006 ff7e 	bl	81190e0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 81121e4:	6879      	ldr	r1, [r7, #4]
 81121e6:	2002      	movs	r0, #2
 81121e8:	f000 fe98 	bl	8112f1c <memp_free>
}
 81121ec:	bf00      	nop
 81121ee:	3708      	adds	r7, #8
 81121f0:	46bd      	mov	sp, r7
 81121f2:	bd80      	pop	{r7, pc}
 81121f4:	0811b894 	.word	0x0811b894
 81121f8:	0811ba7c 	.word	0x0811ba7c
 81121fc:	0811b90c 	.word	0x0811b90c

08112200 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8112200:	b580      	push	{r7, lr}
 8112202:	b084      	sub	sp, #16
 8112204:	af00      	add	r7, sp, #0
 8112206:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8112208:	687b      	ldr	r3, [r7, #4]
 811220a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 811220c:	68fb      	ldr	r3, [r7, #12]
 811220e:	2b00      	cmp	r3, #0
 8112210:	d106      	bne.n	8112220 <ipfrag_free_pbuf_custom+0x20>
 8112212:	4b11      	ldr	r3, [pc, #68]	; (8112258 <ipfrag_free_pbuf_custom+0x58>)
 8112214:	f240 22ce 	movw	r2, #718	; 0x2ce
 8112218:	4910      	ldr	r1, [pc, #64]	; (811225c <ipfrag_free_pbuf_custom+0x5c>)
 811221a:	4811      	ldr	r0, [pc, #68]	; (8112260 <ipfrag_free_pbuf_custom+0x60>)
 811221c:	f006 ff60 	bl	81190e0 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8112220:	68fa      	ldr	r2, [r7, #12]
 8112222:	687b      	ldr	r3, [r7, #4]
 8112224:	429a      	cmp	r2, r3
 8112226:	d006      	beq.n	8112236 <ipfrag_free_pbuf_custom+0x36>
 8112228:	4b0b      	ldr	r3, [pc, #44]	; (8112258 <ipfrag_free_pbuf_custom+0x58>)
 811222a:	f240 22cf 	movw	r2, #719	; 0x2cf
 811222e:	490d      	ldr	r1, [pc, #52]	; (8112264 <ipfrag_free_pbuf_custom+0x64>)
 8112230:	480b      	ldr	r0, [pc, #44]	; (8112260 <ipfrag_free_pbuf_custom+0x60>)
 8112232:	f006 ff55 	bl	81190e0 <iprintf>
  if (pcr->original != NULL) {
 8112236:	68fb      	ldr	r3, [r7, #12]
 8112238:	695b      	ldr	r3, [r3, #20]
 811223a:	2b00      	cmp	r3, #0
 811223c:	d004      	beq.n	8112248 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 811223e:	68fb      	ldr	r3, [r7, #12]
 8112240:	695b      	ldr	r3, [r3, #20]
 8112242:	4618      	mov	r0, r3
 8112244:	f001 fcae 	bl	8113ba4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8112248:	68f8      	ldr	r0, [r7, #12]
 811224a:	f7ff ffbd 	bl	81121c8 <ip_frag_free_pbuf_custom_ref>
}
 811224e:	bf00      	nop
 8112250:	3710      	adds	r7, #16
 8112252:	46bd      	mov	sp, r7
 8112254:	bd80      	pop	{r7, pc}
 8112256:	bf00      	nop
 8112258:	0811b894 	.word	0x0811b894
 811225c:	0811ba88 	.word	0x0811ba88
 8112260:	0811b90c 	.word	0x0811b90c
 8112264:	0811ba94 	.word	0x0811ba94

08112268 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8112268:	b580      	push	{r7, lr}
 811226a:	b094      	sub	sp, #80	; 0x50
 811226c:	af02      	add	r7, sp, #8
 811226e:	60f8      	str	r0, [r7, #12]
 8112270:	60b9      	str	r1, [r7, #8]
 8112272:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8112274:	2300      	movs	r3, #0
 8112276:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 811227a:	68bb      	ldr	r3, [r7, #8]
 811227c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 811227e:	3b14      	subs	r3, #20
 8112280:	2b00      	cmp	r3, #0
 8112282:	da00      	bge.n	8112286 <ip4_frag+0x1e>
 8112284:	3307      	adds	r3, #7
 8112286:	10db      	asrs	r3, r3, #3
 8112288:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 811228a:	2314      	movs	r3, #20
 811228c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 811228e:	68fb      	ldr	r3, [r7, #12]
 8112290:	685b      	ldr	r3, [r3, #4]
 8112292:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8112294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8112296:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8112298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 811229a:	781b      	ldrb	r3, [r3, #0]
 811229c:	f003 030f 	and.w	r3, r3, #15
 81122a0:	b2db      	uxtb	r3, r3
 81122a2:	009b      	lsls	r3, r3, #2
 81122a4:	b2db      	uxtb	r3, r3
 81122a6:	2b14      	cmp	r3, #20
 81122a8:	d002      	beq.n	81122b0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 81122aa:	f06f 0305 	mvn.w	r3, #5
 81122ae:	e110      	b.n	81124d2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 81122b0:	68fb      	ldr	r3, [r7, #12]
 81122b2:	895b      	ldrh	r3, [r3, #10]
 81122b4:	2b13      	cmp	r3, #19
 81122b6:	d809      	bhi.n	81122cc <ip4_frag+0x64>
 81122b8:	4b88      	ldr	r3, [pc, #544]	; (81124dc <ip4_frag+0x274>)
 81122ba:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 81122be:	4988      	ldr	r1, [pc, #544]	; (81124e0 <ip4_frag+0x278>)
 81122c0:	4888      	ldr	r0, [pc, #544]	; (81124e4 <ip4_frag+0x27c>)
 81122c2:	f006 ff0d 	bl	81190e0 <iprintf>
 81122c6:	f06f 0305 	mvn.w	r3, #5
 81122ca:	e102      	b.n	81124d2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 81122cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81122ce:	88db      	ldrh	r3, [r3, #6]
 81122d0:	b29b      	uxth	r3, r3
 81122d2:	4618      	mov	r0, r3
 81122d4:	f7fd fd4a 	bl	810fd6c <lwip_htons>
 81122d8:	4603      	mov	r3, r0
 81122da:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 81122dc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 81122de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81122e2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 81122e6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 81122e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 81122ec:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 81122ee:	68fb      	ldr	r3, [r7, #12]
 81122f0:	891b      	ldrh	r3, [r3, #8]
 81122f2:	3b14      	subs	r3, #20
 81122f4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 81122f8:	e0e1      	b.n	81124be <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 81122fa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 81122fc:	00db      	lsls	r3, r3, #3
 81122fe:	b29b      	uxth	r3, r3
 8112300:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8112304:	4293      	cmp	r3, r2
 8112306:	bf28      	it	cs
 8112308:	4613      	movcs	r3, r2
 811230a:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 811230c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8112310:	2114      	movs	r1, #20
 8112312:	200e      	movs	r0, #14
 8112314:	f001 f964 	bl	81135e0 <pbuf_alloc>
 8112318:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 811231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 811231c:	2b00      	cmp	r3, #0
 811231e:	f000 80d5 	beq.w	81124cc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8112322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8112324:	895b      	ldrh	r3, [r3, #10]
 8112326:	2b13      	cmp	r3, #19
 8112328:	d806      	bhi.n	8112338 <ip4_frag+0xd0>
 811232a:	4b6c      	ldr	r3, [pc, #432]	; (81124dc <ip4_frag+0x274>)
 811232c:	f44f 7249 	mov.w	r2, #804	; 0x324
 8112330:	496d      	ldr	r1, [pc, #436]	; (81124e8 <ip4_frag+0x280>)
 8112332:	486c      	ldr	r0, [pc, #432]	; (81124e4 <ip4_frag+0x27c>)
 8112334:	f006 fed4 	bl	81190e0 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8112338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 811233a:	685b      	ldr	r3, [r3, #4]
 811233c:	2214      	movs	r2, #20
 811233e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8112340:	4618      	mov	r0, r3
 8112342:	f006 f9f2 	bl	811872a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8112346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8112348:	685b      	ldr	r3, [r3, #4]
 811234a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 811234c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 811234e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8112352:	e064      	b.n	811241e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8112354:	68fb      	ldr	r3, [r7, #12]
 8112356:	895a      	ldrh	r2, [r3, #10]
 8112358:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 811235a:	1ad3      	subs	r3, r2, r3
 811235c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 811235e:	68fb      	ldr	r3, [r7, #12]
 8112360:	895b      	ldrh	r3, [r3, #10]
 8112362:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8112364:	429a      	cmp	r2, r3
 8112366:	d906      	bls.n	8112376 <ip4_frag+0x10e>
 8112368:	4b5c      	ldr	r3, [pc, #368]	; (81124dc <ip4_frag+0x274>)
 811236a:	f240 322d 	movw	r2, #813	; 0x32d
 811236e:	495f      	ldr	r1, [pc, #380]	; (81124ec <ip4_frag+0x284>)
 8112370:	485c      	ldr	r0, [pc, #368]	; (81124e4 <ip4_frag+0x27c>)
 8112372:	f006 feb5 	bl	81190e0 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8112376:	8bfa      	ldrh	r2, [r7, #30]
 8112378:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 811237c:	4293      	cmp	r3, r2
 811237e:	bf28      	it	cs
 8112380:	4613      	movcs	r3, r2
 8112382:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8112386:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 811238a:	2b00      	cmp	r3, #0
 811238c:	d105      	bne.n	811239a <ip4_frag+0x132>
        poff = 0;
 811238e:	2300      	movs	r3, #0
 8112390:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8112392:	68fb      	ldr	r3, [r7, #12]
 8112394:	681b      	ldr	r3, [r3, #0]
 8112396:	60fb      	str	r3, [r7, #12]
        continue;
 8112398:	e041      	b.n	811241e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 811239a:	f7ff ff0d 	bl	81121b8 <ip_frag_alloc_pbuf_custom_ref>
 811239e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 81123a0:	69bb      	ldr	r3, [r7, #24]
 81123a2:	2b00      	cmp	r3, #0
 81123a4:	d103      	bne.n	81123ae <ip4_frag+0x146>
        pbuf_free(rambuf);
 81123a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81123a8:	f001 fbfc 	bl	8113ba4 <pbuf_free>
        goto memerr;
 81123ac:	e08f      	b.n	81124ce <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 81123ae:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 81123b0:	68fb      	ldr	r3, [r7, #12]
 81123b2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 81123b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 81123b6:	4413      	add	r3, r2
 81123b8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 81123bc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 81123c0:	9201      	str	r2, [sp, #4]
 81123c2:	9300      	str	r3, [sp, #0]
 81123c4:	4603      	mov	r3, r0
 81123c6:	2241      	movs	r2, #65	; 0x41
 81123c8:	2000      	movs	r0, #0
 81123ca:	f001 fa31 	bl	8113830 <pbuf_alloced_custom>
 81123ce:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 81123d0:	697b      	ldr	r3, [r7, #20]
 81123d2:	2b00      	cmp	r3, #0
 81123d4:	d106      	bne.n	81123e4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 81123d6:	69b8      	ldr	r0, [r7, #24]
 81123d8:	f7ff fef6 	bl	81121c8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 81123dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81123de:	f001 fbe1 	bl	8113ba4 <pbuf_free>
        goto memerr;
 81123e2:	e074      	b.n	81124ce <ip4_frag+0x266>
      }
      pbuf_ref(p);
 81123e4:	68f8      	ldr	r0, [r7, #12]
 81123e6:	f001 fc83 	bl	8113cf0 <pbuf_ref>
      pcr->original = p;
 81123ea:	69bb      	ldr	r3, [r7, #24]
 81123ec:	68fa      	ldr	r2, [r7, #12]
 81123ee:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 81123f0:	69bb      	ldr	r3, [r7, #24]
 81123f2:	4a3f      	ldr	r2, [pc, #252]	; (81124f0 <ip4_frag+0x288>)
 81123f4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 81123f6:	6979      	ldr	r1, [r7, #20]
 81123f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81123fa:	f001 fca1 	bl	8113d40 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 81123fe:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8112402:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8112406:	1ad3      	subs	r3, r2, r3
 8112408:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 811240c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8112410:	2b00      	cmp	r3, #0
 8112412:	d004      	beq.n	811241e <ip4_frag+0x1b6>
        poff = 0;
 8112414:	2300      	movs	r3, #0
 8112416:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8112418:	68fb      	ldr	r3, [r7, #12]
 811241a:	681b      	ldr	r3, [r3, #0]
 811241c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 811241e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8112422:	2b00      	cmp	r3, #0
 8112424:	d196      	bne.n	8112354 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8112426:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8112428:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 811242c:	4413      	add	r3, r2
 811242e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8112430:	68bb      	ldr	r3, [r7, #8]
 8112432:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8112434:	f1a3 0213 	sub.w	r2, r3, #19
 8112438:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 811243c:	429a      	cmp	r2, r3
 811243e:	bfcc      	ite	gt
 8112440:	2301      	movgt	r3, #1
 8112442:	2300      	movle	r3, #0
 8112444:	b2db      	uxtb	r3, r3
 8112446:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8112448:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 811244c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8112450:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8112452:	6a3b      	ldr	r3, [r7, #32]
 8112454:	2b00      	cmp	r3, #0
 8112456:	d002      	beq.n	811245e <ip4_frag+0x1f6>
 8112458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 811245a:	2b00      	cmp	r3, #0
 811245c:	d003      	beq.n	8112466 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 811245e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8112460:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8112464:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8112466:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8112468:	4618      	mov	r0, r3
 811246a:	f7fd fc7f 	bl	810fd6c <lwip_htons>
 811246e:	4603      	mov	r3, r0
 8112470:	461a      	mov	r2, r3
 8112472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8112474:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8112476:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8112478:	3314      	adds	r3, #20
 811247a:	b29b      	uxth	r3, r3
 811247c:	4618      	mov	r0, r3
 811247e:	f7fd fc75 	bl	810fd6c <lwip_htons>
 8112482:	4603      	mov	r3, r0
 8112484:	461a      	mov	r2, r3
 8112486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8112488:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 811248a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 811248c:	2200      	movs	r2, #0
 811248e:	729a      	strb	r2, [r3, #10]
 8112490:	2200      	movs	r2, #0
 8112492:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8112494:	68bb      	ldr	r3, [r7, #8]
 8112496:	695b      	ldr	r3, [r3, #20]
 8112498:	687a      	ldr	r2, [r7, #4]
 811249a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 811249c:	68b8      	ldr	r0, [r7, #8]
 811249e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 81124a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81124a2:	f001 fb7f 	bl	8113ba4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 81124a6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 81124aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 81124ac:	1ad3      	subs	r3, r2, r3
 81124ae:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 81124b2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 81124b6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 81124b8:	4413      	add	r3, r2
 81124ba:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 81124be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 81124c2:	2b00      	cmp	r3, #0
 81124c4:	f47f af19 	bne.w	81122fa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 81124c8:	2300      	movs	r3, #0
 81124ca:	e002      	b.n	81124d2 <ip4_frag+0x26a>
      goto memerr;
 81124cc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 81124ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 81124d2:	4618      	mov	r0, r3
 81124d4:	3748      	adds	r7, #72	; 0x48
 81124d6:	46bd      	mov	sp, r7
 81124d8:	bd80      	pop	{r7, pc}
 81124da:	bf00      	nop
 81124dc:	0811b894 	.word	0x0811b894
 81124e0:	0811baa0 	.word	0x0811baa0
 81124e4:	0811b90c 	.word	0x0811b90c
 81124e8:	0811babc 	.word	0x0811babc
 81124ec:	0811badc 	.word	0x0811badc
 81124f0:	08112201 	.word	0x08112201

081124f4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 81124f4:	b480      	push	{r7}
 81124f6:	b083      	sub	sp, #12
 81124f8:	af00      	add	r7, sp, #0
 81124fa:	4603      	mov	r3, r0
 81124fc:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 81124fe:	4b05      	ldr	r3, [pc, #20]	; (8112514 <ptr_to_mem+0x20>)
 8112500:	681a      	ldr	r2, [r3, #0]
 8112502:	88fb      	ldrh	r3, [r7, #6]
 8112504:	4413      	add	r3, r2
}
 8112506:	4618      	mov	r0, r3
 8112508:	370c      	adds	r7, #12
 811250a:	46bd      	mov	sp, r7
 811250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8112510:	4770      	bx	lr
 8112512:	bf00      	nop
 8112514:	1000590c 	.word	0x1000590c

08112518 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8112518:	b480      	push	{r7}
 811251a:	b083      	sub	sp, #12
 811251c:	af00      	add	r7, sp, #0
 811251e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8112520:	4b05      	ldr	r3, [pc, #20]	; (8112538 <mem_to_ptr+0x20>)
 8112522:	681b      	ldr	r3, [r3, #0]
 8112524:	687a      	ldr	r2, [r7, #4]
 8112526:	1ad3      	subs	r3, r2, r3
 8112528:	b29b      	uxth	r3, r3
}
 811252a:	4618      	mov	r0, r3
 811252c:	370c      	adds	r7, #12
 811252e:	46bd      	mov	sp, r7
 8112530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8112534:	4770      	bx	lr
 8112536:	bf00      	nop
 8112538:	1000590c 	.word	0x1000590c

0811253c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 811253c:	b590      	push	{r4, r7, lr}
 811253e:	b085      	sub	sp, #20
 8112540:	af00      	add	r7, sp, #0
 8112542:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8112544:	4b47      	ldr	r3, [pc, #284]	; (8112664 <plug_holes+0x128>)
 8112546:	681b      	ldr	r3, [r3, #0]
 8112548:	687a      	ldr	r2, [r7, #4]
 811254a:	429a      	cmp	r2, r3
 811254c:	d206      	bcs.n	811255c <plug_holes+0x20>
 811254e:	4b46      	ldr	r3, [pc, #280]	; (8112668 <plug_holes+0x12c>)
 8112550:	f240 12df 	movw	r2, #479	; 0x1df
 8112554:	4945      	ldr	r1, [pc, #276]	; (811266c <plug_holes+0x130>)
 8112556:	4846      	ldr	r0, [pc, #280]	; (8112670 <plug_holes+0x134>)
 8112558:	f006 fdc2 	bl	81190e0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 811255c:	4b45      	ldr	r3, [pc, #276]	; (8112674 <plug_holes+0x138>)
 811255e:	681b      	ldr	r3, [r3, #0]
 8112560:	687a      	ldr	r2, [r7, #4]
 8112562:	429a      	cmp	r2, r3
 8112564:	d306      	bcc.n	8112574 <plug_holes+0x38>
 8112566:	4b40      	ldr	r3, [pc, #256]	; (8112668 <plug_holes+0x12c>)
 8112568:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 811256c:	4942      	ldr	r1, [pc, #264]	; (8112678 <plug_holes+0x13c>)
 811256e:	4840      	ldr	r0, [pc, #256]	; (8112670 <plug_holes+0x134>)
 8112570:	f006 fdb6 	bl	81190e0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8112574:	687b      	ldr	r3, [r7, #4]
 8112576:	791b      	ldrb	r3, [r3, #4]
 8112578:	2b00      	cmp	r3, #0
 811257a:	d006      	beq.n	811258a <plug_holes+0x4e>
 811257c:	4b3a      	ldr	r3, [pc, #232]	; (8112668 <plug_holes+0x12c>)
 811257e:	f240 12e1 	movw	r2, #481	; 0x1e1
 8112582:	493e      	ldr	r1, [pc, #248]	; (811267c <plug_holes+0x140>)
 8112584:	483a      	ldr	r0, [pc, #232]	; (8112670 <plug_holes+0x134>)
 8112586:	f006 fdab 	bl	81190e0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 811258a:	687b      	ldr	r3, [r7, #4]
 811258c:	881b      	ldrh	r3, [r3, #0]
 811258e:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112592:	4293      	cmp	r3, r2
 8112594:	d906      	bls.n	81125a4 <plug_holes+0x68>
 8112596:	4b34      	ldr	r3, [pc, #208]	; (8112668 <plug_holes+0x12c>)
 8112598:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 811259c:	4938      	ldr	r1, [pc, #224]	; (8112680 <plug_holes+0x144>)
 811259e:	4834      	ldr	r0, [pc, #208]	; (8112670 <plug_holes+0x134>)
 81125a0:	f006 fd9e 	bl	81190e0 <iprintf>

  nmem = ptr_to_mem(mem->next);
 81125a4:	687b      	ldr	r3, [r7, #4]
 81125a6:	881b      	ldrh	r3, [r3, #0]
 81125a8:	4618      	mov	r0, r3
 81125aa:	f7ff ffa3 	bl	81124f4 <ptr_to_mem>
 81125ae:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 81125b0:	687a      	ldr	r2, [r7, #4]
 81125b2:	68fb      	ldr	r3, [r7, #12]
 81125b4:	429a      	cmp	r2, r3
 81125b6:	d025      	beq.n	8112604 <plug_holes+0xc8>
 81125b8:	68fb      	ldr	r3, [r7, #12]
 81125ba:	791b      	ldrb	r3, [r3, #4]
 81125bc:	2b00      	cmp	r3, #0
 81125be:	d121      	bne.n	8112604 <plug_holes+0xc8>
 81125c0:	4b2c      	ldr	r3, [pc, #176]	; (8112674 <plug_holes+0x138>)
 81125c2:	681b      	ldr	r3, [r3, #0]
 81125c4:	68fa      	ldr	r2, [r7, #12]
 81125c6:	429a      	cmp	r2, r3
 81125c8:	d01c      	beq.n	8112604 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 81125ca:	4b2e      	ldr	r3, [pc, #184]	; (8112684 <plug_holes+0x148>)
 81125cc:	681b      	ldr	r3, [r3, #0]
 81125ce:	68fa      	ldr	r2, [r7, #12]
 81125d0:	429a      	cmp	r2, r3
 81125d2:	d102      	bne.n	81125da <plug_holes+0x9e>
      lfree = mem;
 81125d4:	4a2b      	ldr	r2, [pc, #172]	; (8112684 <plug_holes+0x148>)
 81125d6:	687b      	ldr	r3, [r7, #4]
 81125d8:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 81125da:	68fb      	ldr	r3, [r7, #12]
 81125dc:	881a      	ldrh	r2, [r3, #0]
 81125de:	687b      	ldr	r3, [r7, #4]
 81125e0:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 81125e2:	68fb      	ldr	r3, [r7, #12]
 81125e4:	881b      	ldrh	r3, [r3, #0]
 81125e6:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 81125ea:	4293      	cmp	r3, r2
 81125ec:	d00a      	beq.n	8112604 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 81125ee:	68fb      	ldr	r3, [r7, #12]
 81125f0:	881b      	ldrh	r3, [r3, #0]
 81125f2:	4618      	mov	r0, r3
 81125f4:	f7ff ff7e 	bl	81124f4 <ptr_to_mem>
 81125f8:	4604      	mov	r4, r0
 81125fa:	6878      	ldr	r0, [r7, #4]
 81125fc:	f7ff ff8c 	bl	8112518 <mem_to_ptr>
 8112600:	4603      	mov	r3, r0
 8112602:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8112604:	687b      	ldr	r3, [r7, #4]
 8112606:	885b      	ldrh	r3, [r3, #2]
 8112608:	4618      	mov	r0, r3
 811260a:	f7ff ff73 	bl	81124f4 <ptr_to_mem>
 811260e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8112610:	68ba      	ldr	r2, [r7, #8]
 8112612:	687b      	ldr	r3, [r7, #4]
 8112614:	429a      	cmp	r2, r3
 8112616:	d020      	beq.n	811265a <plug_holes+0x11e>
 8112618:	68bb      	ldr	r3, [r7, #8]
 811261a:	791b      	ldrb	r3, [r3, #4]
 811261c:	2b00      	cmp	r3, #0
 811261e:	d11c      	bne.n	811265a <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8112620:	4b18      	ldr	r3, [pc, #96]	; (8112684 <plug_holes+0x148>)
 8112622:	681b      	ldr	r3, [r3, #0]
 8112624:	687a      	ldr	r2, [r7, #4]
 8112626:	429a      	cmp	r2, r3
 8112628:	d102      	bne.n	8112630 <plug_holes+0xf4>
      lfree = pmem;
 811262a:	4a16      	ldr	r2, [pc, #88]	; (8112684 <plug_holes+0x148>)
 811262c:	68bb      	ldr	r3, [r7, #8]
 811262e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8112630:	687b      	ldr	r3, [r7, #4]
 8112632:	881a      	ldrh	r2, [r3, #0]
 8112634:	68bb      	ldr	r3, [r7, #8]
 8112636:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8112638:	687b      	ldr	r3, [r7, #4]
 811263a:	881b      	ldrh	r3, [r3, #0]
 811263c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112640:	4293      	cmp	r3, r2
 8112642:	d00a      	beq.n	811265a <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8112644:	687b      	ldr	r3, [r7, #4]
 8112646:	881b      	ldrh	r3, [r3, #0]
 8112648:	4618      	mov	r0, r3
 811264a:	f7ff ff53 	bl	81124f4 <ptr_to_mem>
 811264e:	4604      	mov	r4, r0
 8112650:	68b8      	ldr	r0, [r7, #8]
 8112652:	f7ff ff61 	bl	8112518 <mem_to_ptr>
 8112656:	4603      	mov	r3, r0
 8112658:	8063      	strh	r3, [r4, #2]
    }
  }
}
 811265a:	bf00      	nop
 811265c:	3714      	adds	r7, #20
 811265e:	46bd      	mov	sp, r7
 8112660:	bd90      	pop	{r4, r7, pc}
 8112662:	bf00      	nop
 8112664:	1000590c 	.word	0x1000590c
 8112668:	0811baec 	.word	0x0811baec
 811266c:	0811bb50 	.word	0x0811bb50
 8112670:	0811bb68 	.word	0x0811bb68
 8112674:	10005910 	.word	0x10005910
 8112678:	0811bb90 	.word	0x0811bb90
 811267c:	0811bbac 	.word	0x0811bbac
 8112680:	0811bbc8 	.word	0x0811bbc8
 8112684:	10005918 	.word	0x10005918

08112688 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8112688:	b580      	push	{r7, lr}
 811268a:	b082      	sub	sp, #8
 811268c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 811268e:	4b1d      	ldr	r3, [pc, #116]	; (8112704 <mem_init+0x7c>)
 8112690:	4a1d      	ldr	r2, [pc, #116]	; (8112708 <mem_init+0x80>)
 8112692:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8112694:	4b1b      	ldr	r3, [pc, #108]	; (8112704 <mem_init+0x7c>)
 8112696:	681b      	ldr	r3, [r3, #0]
 8112698:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 811269a:	687b      	ldr	r3, [r7, #4]
 811269c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 81126a0:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 81126a2:	687b      	ldr	r3, [r7, #4]
 81126a4:	2200      	movs	r2, #0
 81126a6:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 81126a8:	687b      	ldr	r3, [r7, #4]
 81126aa:	2200      	movs	r2, #0
 81126ac:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 81126ae:	f643 70e8 	movw	r0, #16360	; 0x3fe8
 81126b2:	f7ff ff1f 	bl	81124f4 <ptr_to_mem>
 81126b6:	4603      	mov	r3, r0
 81126b8:	4a14      	ldr	r2, [pc, #80]	; (811270c <mem_init+0x84>)
 81126ba:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 81126bc:	4b13      	ldr	r3, [pc, #76]	; (811270c <mem_init+0x84>)
 81126be:	681b      	ldr	r3, [r3, #0]
 81126c0:	2201      	movs	r2, #1
 81126c2:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 81126c4:	4b11      	ldr	r3, [pc, #68]	; (811270c <mem_init+0x84>)
 81126c6:	681b      	ldr	r3, [r3, #0]
 81126c8:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 81126cc:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 81126ce:	4b0f      	ldr	r3, [pc, #60]	; (811270c <mem_init+0x84>)
 81126d0:	681b      	ldr	r3, [r3, #0]
 81126d2:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 81126d6:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 81126d8:	4b0a      	ldr	r3, [pc, #40]	; (8112704 <mem_init+0x7c>)
 81126da:	681b      	ldr	r3, [r3, #0]
 81126dc:	4a0c      	ldr	r2, [pc, #48]	; (8112710 <mem_init+0x88>)
 81126de:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 81126e0:	480c      	ldr	r0, [pc, #48]	; (8112714 <mem_init+0x8c>)
 81126e2:	f001 fd99 	bl	8114218 <sys_mutex_new>
 81126e6:	4603      	mov	r3, r0
 81126e8:	2b00      	cmp	r3, #0
 81126ea:	d006      	beq.n	81126fa <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 81126ec:	4b0a      	ldr	r3, [pc, #40]	; (8112718 <mem_init+0x90>)
 81126ee:	f240 221f 	movw	r2, #543	; 0x21f
 81126f2:	490a      	ldr	r1, [pc, #40]	; (811271c <mem_init+0x94>)
 81126f4:	480a      	ldr	r0, [pc, #40]	; (8112720 <mem_init+0x98>)
 81126f6:	f006 fcf3 	bl	81190e0 <iprintf>
  }
}
 81126fa:	bf00      	nop
 81126fc:	3708      	adds	r7, #8
 81126fe:	46bd      	mov	sp, r7
 8112700:	bd80      	pop	{r7, pc}
 8112702:	bf00      	nop
 8112704:	1000590c 	.word	0x1000590c
 8112708:	30044000 	.word	0x30044000
 811270c:	10005910 	.word	0x10005910
 8112710:	10005918 	.word	0x10005918
 8112714:	10005914 	.word	0x10005914
 8112718:	0811baec 	.word	0x0811baec
 811271c:	0811bbf4 	.word	0x0811bbf4
 8112720:	0811bb68 	.word	0x0811bb68

08112724 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8112724:	b580      	push	{r7, lr}
 8112726:	b086      	sub	sp, #24
 8112728:	af00      	add	r7, sp, #0
 811272a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 811272c:	6878      	ldr	r0, [r7, #4]
 811272e:	f7ff fef3 	bl	8112518 <mem_to_ptr>
 8112732:	4603      	mov	r3, r0
 8112734:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8112736:	687b      	ldr	r3, [r7, #4]
 8112738:	881b      	ldrh	r3, [r3, #0]
 811273a:	4618      	mov	r0, r3
 811273c:	f7ff feda 	bl	81124f4 <ptr_to_mem>
 8112740:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8112742:	687b      	ldr	r3, [r7, #4]
 8112744:	885b      	ldrh	r3, [r3, #2]
 8112746:	4618      	mov	r0, r3
 8112748:	f7ff fed4 	bl	81124f4 <ptr_to_mem>
 811274c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 811274e:	687b      	ldr	r3, [r7, #4]
 8112750:	881b      	ldrh	r3, [r3, #0]
 8112752:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112756:	4293      	cmp	r3, r2
 8112758:	d819      	bhi.n	811278e <mem_link_valid+0x6a>
 811275a:	687b      	ldr	r3, [r7, #4]
 811275c:	885b      	ldrh	r3, [r3, #2]
 811275e:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112762:	4293      	cmp	r3, r2
 8112764:	d813      	bhi.n	811278e <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8112766:	687b      	ldr	r3, [r7, #4]
 8112768:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 811276a:	8afa      	ldrh	r2, [r7, #22]
 811276c:	429a      	cmp	r2, r3
 811276e:	d004      	beq.n	811277a <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8112770:	68fb      	ldr	r3, [r7, #12]
 8112772:	881b      	ldrh	r3, [r3, #0]
 8112774:	8afa      	ldrh	r2, [r7, #22]
 8112776:	429a      	cmp	r2, r3
 8112778:	d109      	bne.n	811278e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 811277a:	4b08      	ldr	r3, [pc, #32]	; (811279c <mem_link_valid+0x78>)
 811277c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 811277e:	693a      	ldr	r2, [r7, #16]
 8112780:	429a      	cmp	r2, r3
 8112782:	d006      	beq.n	8112792 <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8112784:	693b      	ldr	r3, [r7, #16]
 8112786:	885b      	ldrh	r3, [r3, #2]
 8112788:	8afa      	ldrh	r2, [r7, #22]
 811278a:	429a      	cmp	r2, r3
 811278c:	d001      	beq.n	8112792 <mem_link_valid+0x6e>
    return 0;
 811278e:	2300      	movs	r3, #0
 8112790:	e000      	b.n	8112794 <mem_link_valid+0x70>
  }
  return 1;
 8112792:	2301      	movs	r3, #1
}
 8112794:	4618      	mov	r0, r3
 8112796:	3718      	adds	r7, #24
 8112798:	46bd      	mov	sp, r7
 811279a:	bd80      	pop	{r7, pc}
 811279c:	10005910 	.word	0x10005910

081127a0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 81127a0:	b580      	push	{r7, lr}
 81127a2:	b088      	sub	sp, #32
 81127a4:	af00      	add	r7, sp, #0
 81127a6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 81127a8:	687b      	ldr	r3, [r7, #4]
 81127aa:	2b00      	cmp	r3, #0
 81127ac:	d070      	beq.n	8112890 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 81127ae:	687b      	ldr	r3, [r7, #4]
 81127b0:	f003 0303 	and.w	r3, r3, #3
 81127b4:	2b00      	cmp	r3, #0
 81127b6:	d00d      	beq.n	81127d4 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 81127b8:	4b37      	ldr	r3, [pc, #220]	; (8112898 <mem_free+0xf8>)
 81127ba:	f240 2273 	movw	r2, #627	; 0x273
 81127be:	4937      	ldr	r1, [pc, #220]	; (811289c <mem_free+0xfc>)
 81127c0:	4837      	ldr	r0, [pc, #220]	; (81128a0 <mem_free+0x100>)
 81127c2:	f006 fc8d 	bl	81190e0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 81127c6:	f001 fd85 	bl	81142d4 <sys_arch_protect>
 81127ca:	60f8      	str	r0, [r7, #12]
 81127cc:	68f8      	ldr	r0, [r7, #12]
 81127ce:	f001 fd8f 	bl	81142f0 <sys_arch_unprotect>
    return;
 81127d2:	e05e      	b.n	8112892 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 81127d4:	687b      	ldr	r3, [r7, #4]
 81127d6:	3b08      	subs	r3, #8
 81127d8:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 81127da:	4b32      	ldr	r3, [pc, #200]	; (81128a4 <mem_free+0x104>)
 81127dc:	681b      	ldr	r3, [r3, #0]
 81127de:	69fa      	ldr	r2, [r7, #28]
 81127e0:	429a      	cmp	r2, r3
 81127e2:	d306      	bcc.n	81127f2 <mem_free+0x52>
 81127e4:	687b      	ldr	r3, [r7, #4]
 81127e6:	f103 020c 	add.w	r2, r3, #12
 81127ea:	4b2f      	ldr	r3, [pc, #188]	; (81128a8 <mem_free+0x108>)
 81127ec:	681b      	ldr	r3, [r3, #0]
 81127ee:	429a      	cmp	r2, r3
 81127f0:	d90d      	bls.n	811280e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 81127f2:	4b29      	ldr	r3, [pc, #164]	; (8112898 <mem_free+0xf8>)
 81127f4:	f240 227f 	movw	r2, #639	; 0x27f
 81127f8:	492c      	ldr	r1, [pc, #176]	; (81128ac <mem_free+0x10c>)
 81127fa:	4829      	ldr	r0, [pc, #164]	; (81128a0 <mem_free+0x100>)
 81127fc:	f006 fc70 	bl	81190e0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8112800:	f001 fd68 	bl	81142d4 <sys_arch_protect>
 8112804:	6138      	str	r0, [r7, #16]
 8112806:	6938      	ldr	r0, [r7, #16]
 8112808:	f001 fd72 	bl	81142f0 <sys_arch_unprotect>
    return;
 811280c:	e041      	b.n	8112892 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 811280e:	4828      	ldr	r0, [pc, #160]	; (81128b0 <mem_free+0x110>)
 8112810:	f001 fd1e 	bl	8114250 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8112814:	69fb      	ldr	r3, [r7, #28]
 8112816:	791b      	ldrb	r3, [r3, #4]
 8112818:	2b00      	cmp	r3, #0
 811281a:	d110      	bne.n	811283e <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 811281c:	4b1e      	ldr	r3, [pc, #120]	; (8112898 <mem_free+0xf8>)
 811281e:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8112822:	4924      	ldr	r1, [pc, #144]	; (81128b4 <mem_free+0x114>)
 8112824:	481e      	ldr	r0, [pc, #120]	; (81128a0 <mem_free+0x100>)
 8112826:	f006 fc5b 	bl	81190e0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 811282a:	4821      	ldr	r0, [pc, #132]	; (81128b0 <mem_free+0x110>)
 811282c:	f001 fd1f 	bl	811426e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8112830:	f001 fd50 	bl	81142d4 <sys_arch_protect>
 8112834:	6178      	str	r0, [r7, #20]
 8112836:	6978      	ldr	r0, [r7, #20]
 8112838:	f001 fd5a 	bl	81142f0 <sys_arch_unprotect>
    return;
 811283c:	e029      	b.n	8112892 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 811283e:	69f8      	ldr	r0, [r7, #28]
 8112840:	f7ff ff70 	bl	8112724 <mem_link_valid>
 8112844:	4603      	mov	r3, r0
 8112846:	2b00      	cmp	r3, #0
 8112848:	d110      	bne.n	811286c <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 811284a:	4b13      	ldr	r3, [pc, #76]	; (8112898 <mem_free+0xf8>)
 811284c:	f240 2295 	movw	r2, #661	; 0x295
 8112850:	4919      	ldr	r1, [pc, #100]	; (81128b8 <mem_free+0x118>)
 8112852:	4813      	ldr	r0, [pc, #76]	; (81128a0 <mem_free+0x100>)
 8112854:	f006 fc44 	bl	81190e0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8112858:	4815      	ldr	r0, [pc, #84]	; (81128b0 <mem_free+0x110>)
 811285a:	f001 fd08 	bl	811426e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 811285e:	f001 fd39 	bl	81142d4 <sys_arch_protect>
 8112862:	61b8      	str	r0, [r7, #24]
 8112864:	69b8      	ldr	r0, [r7, #24]
 8112866:	f001 fd43 	bl	81142f0 <sys_arch_unprotect>
    return;
 811286a:	e012      	b.n	8112892 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 811286c:	69fb      	ldr	r3, [r7, #28]
 811286e:	2200      	movs	r2, #0
 8112870:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8112872:	4b12      	ldr	r3, [pc, #72]	; (81128bc <mem_free+0x11c>)
 8112874:	681b      	ldr	r3, [r3, #0]
 8112876:	69fa      	ldr	r2, [r7, #28]
 8112878:	429a      	cmp	r2, r3
 811287a:	d202      	bcs.n	8112882 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 811287c:	4a0f      	ldr	r2, [pc, #60]	; (81128bc <mem_free+0x11c>)
 811287e:	69fb      	ldr	r3, [r7, #28]
 8112880:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8112882:	69f8      	ldr	r0, [r7, #28]
 8112884:	f7ff fe5a 	bl	811253c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8112888:	4809      	ldr	r0, [pc, #36]	; (81128b0 <mem_free+0x110>)
 811288a:	f001 fcf0 	bl	811426e <sys_mutex_unlock>
 811288e:	e000      	b.n	8112892 <mem_free+0xf2>
    return;
 8112890:	bf00      	nop
}
 8112892:	3720      	adds	r7, #32
 8112894:	46bd      	mov	sp, r7
 8112896:	bd80      	pop	{r7, pc}
 8112898:	0811baec 	.word	0x0811baec
 811289c:	0811bc10 	.word	0x0811bc10
 81128a0:	0811bb68 	.word	0x0811bb68
 81128a4:	1000590c 	.word	0x1000590c
 81128a8:	10005910 	.word	0x10005910
 81128ac:	0811bc34 	.word	0x0811bc34
 81128b0:	10005914 	.word	0x10005914
 81128b4:	0811bc50 	.word	0x0811bc50
 81128b8:	0811bc78 	.word	0x0811bc78
 81128bc:	10005918 	.word	0x10005918

081128c0 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 81128c0:	b580      	push	{r7, lr}
 81128c2:	b088      	sub	sp, #32
 81128c4:	af00      	add	r7, sp, #0
 81128c6:	6078      	str	r0, [r7, #4]
 81128c8:	460b      	mov	r3, r1
 81128ca:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 81128cc:	887b      	ldrh	r3, [r7, #2]
 81128ce:	3303      	adds	r3, #3
 81128d0:	b29b      	uxth	r3, r3
 81128d2:	f023 0303 	bic.w	r3, r3, #3
 81128d6:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 81128d8:	8bfb      	ldrh	r3, [r7, #30]
 81128da:	2b0b      	cmp	r3, #11
 81128dc:	d801      	bhi.n	81128e2 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 81128de:	230c      	movs	r3, #12
 81128e0:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 81128e2:	8bfb      	ldrh	r3, [r7, #30]
 81128e4:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 81128e8:	4293      	cmp	r3, r2
 81128ea:	d803      	bhi.n	81128f4 <mem_trim+0x34>
 81128ec:	8bfa      	ldrh	r2, [r7, #30]
 81128ee:	887b      	ldrh	r3, [r7, #2]
 81128f0:	429a      	cmp	r2, r3
 81128f2:	d201      	bcs.n	81128f8 <mem_trim+0x38>
    return NULL;
 81128f4:	2300      	movs	r3, #0
 81128f6:	e0dc      	b.n	8112ab2 <mem_trim+0x1f2>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 81128f8:	4b70      	ldr	r3, [pc, #448]	; (8112abc <mem_trim+0x1fc>)
 81128fa:	681b      	ldr	r3, [r3, #0]
 81128fc:	687a      	ldr	r2, [r7, #4]
 81128fe:	429a      	cmp	r2, r3
 8112900:	d304      	bcc.n	811290c <mem_trim+0x4c>
 8112902:	4b6f      	ldr	r3, [pc, #444]	; (8112ac0 <mem_trim+0x200>)
 8112904:	681b      	ldr	r3, [r3, #0]
 8112906:	687a      	ldr	r2, [r7, #4]
 8112908:	429a      	cmp	r2, r3
 811290a:	d306      	bcc.n	811291a <mem_trim+0x5a>
 811290c:	4b6d      	ldr	r3, [pc, #436]	; (8112ac4 <mem_trim+0x204>)
 811290e:	f240 22d1 	movw	r2, #721	; 0x2d1
 8112912:	496d      	ldr	r1, [pc, #436]	; (8112ac8 <mem_trim+0x208>)
 8112914:	486d      	ldr	r0, [pc, #436]	; (8112acc <mem_trim+0x20c>)
 8112916:	f006 fbe3 	bl	81190e0 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 811291a:	4b68      	ldr	r3, [pc, #416]	; (8112abc <mem_trim+0x1fc>)
 811291c:	681b      	ldr	r3, [r3, #0]
 811291e:	687a      	ldr	r2, [r7, #4]
 8112920:	429a      	cmp	r2, r3
 8112922:	d304      	bcc.n	811292e <mem_trim+0x6e>
 8112924:	4b66      	ldr	r3, [pc, #408]	; (8112ac0 <mem_trim+0x200>)
 8112926:	681b      	ldr	r3, [r3, #0]
 8112928:	687a      	ldr	r2, [r7, #4]
 811292a:	429a      	cmp	r2, r3
 811292c:	d307      	bcc.n	811293e <mem_trim+0x7e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 811292e:	f001 fcd1 	bl	81142d4 <sys_arch_protect>
 8112932:	60b8      	str	r0, [r7, #8]
 8112934:	68b8      	ldr	r0, [r7, #8]
 8112936:	f001 fcdb 	bl	81142f0 <sys_arch_unprotect>
    return rmem;
 811293a:	687b      	ldr	r3, [r7, #4]
 811293c:	e0b9      	b.n	8112ab2 <mem_trim+0x1f2>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 811293e:	687b      	ldr	r3, [r7, #4]
 8112940:	3b08      	subs	r3, #8
 8112942:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8112944:	69b8      	ldr	r0, [r7, #24]
 8112946:	f7ff fde7 	bl	8112518 <mem_to_ptr>
 811294a:	4603      	mov	r3, r0
 811294c:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 811294e:	69bb      	ldr	r3, [r7, #24]
 8112950:	881a      	ldrh	r2, [r3, #0]
 8112952:	8afb      	ldrh	r3, [r7, #22]
 8112954:	1ad3      	subs	r3, r2, r3
 8112956:	b29b      	uxth	r3, r3
 8112958:	3b08      	subs	r3, #8
 811295a:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 811295c:	8bfa      	ldrh	r2, [r7, #30]
 811295e:	8abb      	ldrh	r3, [r7, #20]
 8112960:	429a      	cmp	r2, r3
 8112962:	d906      	bls.n	8112972 <mem_trim+0xb2>
 8112964:	4b57      	ldr	r3, [pc, #348]	; (8112ac4 <mem_trim+0x204>)
 8112966:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 811296a:	4959      	ldr	r1, [pc, #356]	; (8112ad0 <mem_trim+0x210>)
 811296c:	4857      	ldr	r0, [pc, #348]	; (8112acc <mem_trim+0x20c>)
 811296e:	f006 fbb7 	bl	81190e0 <iprintf>
  if (newsize > size) {
 8112972:	8bfa      	ldrh	r2, [r7, #30]
 8112974:	8abb      	ldrh	r3, [r7, #20]
 8112976:	429a      	cmp	r2, r3
 8112978:	d901      	bls.n	811297e <mem_trim+0xbe>
    /* not supported */
    return NULL;
 811297a:	2300      	movs	r3, #0
 811297c:	e099      	b.n	8112ab2 <mem_trim+0x1f2>
  }
  if (newsize == size) {
 811297e:	8bfa      	ldrh	r2, [r7, #30]
 8112980:	8abb      	ldrh	r3, [r7, #20]
 8112982:	429a      	cmp	r2, r3
 8112984:	d101      	bne.n	811298a <mem_trim+0xca>
    /* No change in size, simply return */
    return rmem;
 8112986:	687b      	ldr	r3, [r7, #4]
 8112988:	e093      	b.n	8112ab2 <mem_trim+0x1f2>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 811298a:	4852      	ldr	r0, [pc, #328]	; (8112ad4 <mem_trim+0x214>)
 811298c:	f001 fc60 	bl	8114250 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8112990:	69bb      	ldr	r3, [r7, #24]
 8112992:	881b      	ldrh	r3, [r3, #0]
 8112994:	4618      	mov	r0, r3
 8112996:	f7ff fdad 	bl	81124f4 <ptr_to_mem>
 811299a:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 811299c:	693b      	ldr	r3, [r7, #16]
 811299e:	791b      	ldrb	r3, [r3, #4]
 81129a0:	2b00      	cmp	r3, #0
 81129a2:	d141      	bne.n	8112a28 <mem_trim+0x168>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 81129a4:	69bb      	ldr	r3, [r7, #24]
 81129a6:	881b      	ldrh	r3, [r3, #0]
 81129a8:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 81129ac:	4293      	cmp	r3, r2
 81129ae:	d106      	bne.n	81129be <mem_trim+0xfe>
 81129b0:	4b44      	ldr	r3, [pc, #272]	; (8112ac4 <mem_trim+0x204>)
 81129b2:	f240 22f5 	movw	r2, #757	; 0x2f5
 81129b6:	4948      	ldr	r1, [pc, #288]	; (8112ad8 <mem_trim+0x218>)
 81129b8:	4844      	ldr	r0, [pc, #272]	; (8112acc <mem_trim+0x20c>)
 81129ba:	f006 fb91 	bl	81190e0 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 81129be:	693b      	ldr	r3, [r7, #16]
 81129c0:	881b      	ldrh	r3, [r3, #0]
 81129c2:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 81129c4:	8afa      	ldrh	r2, [r7, #22]
 81129c6:	8bfb      	ldrh	r3, [r7, #30]
 81129c8:	4413      	add	r3, r2
 81129ca:	b29b      	uxth	r3, r3
 81129cc:	3308      	adds	r3, #8
 81129ce:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 81129d0:	4b42      	ldr	r3, [pc, #264]	; (8112adc <mem_trim+0x21c>)
 81129d2:	681b      	ldr	r3, [r3, #0]
 81129d4:	693a      	ldr	r2, [r7, #16]
 81129d6:	429a      	cmp	r2, r3
 81129d8:	d106      	bne.n	81129e8 <mem_trim+0x128>
      lfree = ptr_to_mem(ptr2);
 81129da:	89fb      	ldrh	r3, [r7, #14]
 81129dc:	4618      	mov	r0, r3
 81129de:	f7ff fd89 	bl	81124f4 <ptr_to_mem>
 81129e2:	4603      	mov	r3, r0
 81129e4:	4a3d      	ldr	r2, [pc, #244]	; (8112adc <mem_trim+0x21c>)
 81129e6:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 81129e8:	89fb      	ldrh	r3, [r7, #14]
 81129ea:	4618      	mov	r0, r3
 81129ec:	f7ff fd82 	bl	81124f4 <ptr_to_mem>
 81129f0:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 81129f2:	693b      	ldr	r3, [r7, #16]
 81129f4:	2200      	movs	r2, #0
 81129f6:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 81129f8:	693b      	ldr	r3, [r7, #16]
 81129fa:	89ba      	ldrh	r2, [r7, #12]
 81129fc:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 81129fe:	693b      	ldr	r3, [r7, #16]
 8112a00:	8afa      	ldrh	r2, [r7, #22]
 8112a02:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8112a04:	69bb      	ldr	r3, [r7, #24]
 8112a06:	89fa      	ldrh	r2, [r7, #14]
 8112a08:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8112a0a:	693b      	ldr	r3, [r7, #16]
 8112a0c:	881b      	ldrh	r3, [r3, #0]
 8112a0e:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112a12:	4293      	cmp	r3, r2
 8112a14:	d049      	beq.n	8112aaa <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8112a16:	693b      	ldr	r3, [r7, #16]
 8112a18:	881b      	ldrh	r3, [r3, #0]
 8112a1a:	4618      	mov	r0, r3
 8112a1c:	f7ff fd6a 	bl	81124f4 <ptr_to_mem>
 8112a20:	4602      	mov	r2, r0
 8112a22:	89fb      	ldrh	r3, [r7, #14]
 8112a24:	8053      	strh	r3, [r2, #2]
 8112a26:	e040      	b.n	8112aaa <mem_trim+0x1ea>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8112a28:	8bfb      	ldrh	r3, [r7, #30]
 8112a2a:	f103 0214 	add.w	r2, r3, #20
 8112a2e:	8abb      	ldrh	r3, [r7, #20]
 8112a30:	429a      	cmp	r2, r3
 8112a32:	d83a      	bhi.n	8112aaa <mem_trim+0x1ea>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8112a34:	8afa      	ldrh	r2, [r7, #22]
 8112a36:	8bfb      	ldrh	r3, [r7, #30]
 8112a38:	4413      	add	r3, r2
 8112a3a:	b29b      	uxth	r3, r3
 8112a3c:	3308      	adds	r3, #8
 8112a3e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8112a40:	69bb      	ldr	r3, [r7, #24]
 8112a42:	881b      	ldrh	r3, [r3, #0]
 8112a44:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112a48:	4293      	cmp	r3, r2
 8112a4a:	d106      	bne.n	8112a5a <mem_trim+0x19a>
 8112a4c:	4b1d      	ldr	r3, [pc, #116]	; (8112ac4 <mem_trim+0x204>)
 8112a4e:	f240 3216 	movw	r2, #790	; 0x316
 8112a52:	4921      	ldr	r1, [pc, #132]	; (8112ad8 <mem_trim+0x218>)
 8112a54:	481d      	ldr	r0, [pc, #116]	; (8112acc <mem_trim+0x20c>)
 8112a56:	f006 fb43 	bl	81190e0 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8112a5a:	89fb      	ldrh	r3, [r7, #14]
 8112a5c:	4618      	mov	r0, r3
 8112a5e:	f7ff fd49 	bl	81124f4 <ptr_to_mem>
 8112a62:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8112a64:	4b1d      	ldr	r3, [pc, #116]	; (8112adc <mem_trim+0x21c>)
 8112a66:	681b      	ldr	r3, [r3, #0]
 8112a68:	693a      	ldr	r2, [r7, #16]
 8112a6a:	429a      	cmp	r2, r3
 8112a6c:	d202      	bcs.n	8112a74 <mem_trim+0x1b4>
      lfree = mem2;
 8112a6e:	4a1b      	ldr	r2, [pc, #108]	; (8112adc <mem_trim+0x21c>)
 8112a70:	693b      	ldr	r3, [r7, #16]
 8112a72:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8112a74:	693b      	ldr	r3, [r7, #16]
 8112a76:	2200      	movs	r2, #0
 8112a78:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8112a7a:	69bb      	ldr	r3, [r7, #24]
 8112a7c:	881a      	ldrh	r2, [r3, #0]
 8112a7e:	693b      	ldr	r3, [r7, #16]
 8112a80:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8112a82:	693b      	ldr	r3, [r7, #16]
 8112a84:	8afa      	ldrh	r2, [r7, #22]
 8112a86:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8112a88:	69bb      	ldr	r3, [r7, #24]
 8112a8a:	89fa      	ldrh	r2, [r7, #14]
 8112a8c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8112a8e:	693b      	ldr	r3, [r7, #16]
 8112a90:	881b      	ldrh	r3, [r3, #0]
 8112a92:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112a96:	4293      	cmp	r3, r2
 8112a98:	d007      	beq.n	8112aaa <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8112a9a:	693b      	ldr	r3, [r7, #16]
 8112a9c:	881b      	ldrh	r3, [r3, #0]
 8112a9e:	4618      	mov	r0, r3
 8112aa0:	f7ff fd28 	bl	81124f4 <ptr_to_mem>
 8112aa4:	4602      	mov	r2, r0
 8112aa6:	89fb      	ldrh	r3, [r7, #14]
 8112aa8:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8112aaa:	480a      	ldr	r0, [pc, #40]	; (8112ad4 <mem_trim+0x214>)
 8112aac:	f001 fbdf 	bl	811426e <sys_mutex_unlock>
  return rmem;
 8112ab0:	687b      	ldr	r3, [r7, #4]
}
 8112ab2:	4618      	mov	r0, r3
 8112ab4:	3720      	adds	r7, #32
 8112ab6:	46bd      	mov	sp, r7
 8112ab8:	bd80      	pop	{r7, pc}
 8112aba:	bf00      	nop
 8112abc:	1000590c 	.word	0x1000590c
 8112ac0:	10005910 	.word	0x10005910
 8112ac4:	0811baec 	.word	0x0811baec
 8112ac8:	0811bcac 	.word	0x0811bcac
 8112acc:	0811bb68 	.word	0x0811bb68
 8112ad0:	0811bcc4 	.word	0x0811bcc4
 8112ad4:	10005914 	.word	0x10005914
 8112ad8:	0811bce4 	.word	0x0811bce4
 8112adc:	10005918 	.word	0x10005918

08112ae0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8112ae0:	b580      	push	{r7, lr}
 8112ae2:	b088      	sub	sp, #32
 8112ae4:	af00      	add	r7, sp, #0
 8112ae6:	4603      	mov	r3, r0
 8112ae8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8112aea:	88fb      	ldrh	r3, [r7, #6]
 8112aec:	2b00      	cmp	r3, #0
 8112aee:	d101      	bne.n	8112af4 <mem_malloc+0x14>
    return NULL;
 8112af0:	2300      	movs	r3, #0
 8112af2:	e0e6      	b.n	8112cc2 <mem_malloc+0x1e2>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8112af4:	88fb      	ldrh	r3, [r7, #6]
 8112af6:	3303      	adds	r3, #3
 8112af8:	b29b      	uxth	r3, r3
 8112afa:	f023 0303 	bic.w	r3, r3, #3
 8112afe:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8112b00:	8bbb      	ldrh	r3, [r7, #28]
 8112b02:	2b0b      	cmp	r3, #11
 8112b04:	d801      	bhi.n	8112b0a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8112b06:	230c      	movs	r3, #12
 8112b08:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8112b0a:	8bbb      	ldrh	r3, [r7, #28]
 8112b0c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112b10:	4293      	cmp	r3, r2
 8112b12:	d803      	bhi.n	8112b1c <mem_malloc+0x3c>
 8112b14:	8bba      	ldrh	r2, [r7, #28]
 8112b16:	88fb      	ldrh	r3, [r7, #6]
 8112b18:	429a      	cmp	r2, r3
 8112b1a:	d201      	bcs.n	8112b20 <mem_malloc+0x40>
    return NULL;
 8112b1c:	2300      	movs	r3, #0
 8112b1e:	e0d0      	b.n	8112cc2 <mem_malloc+0x1e2>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8112b20:	486a      	ldr	r0, [pc, #424]	; (8112ccc <mem_malloc+0x1ec>)
 8112b22:	f001 fb95 	bl	8114250 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8112b26:	4b6a      	ldr	r3, [pc, #424]	; (8112cd0 <mem_malloc+0x1f0>)
 8112b28:	681b      	ldr	r3, [r3, #0]
 8112b2a:	4618      	mov	r0, r3
 8112b2c:	f7ff fcf4 	bl	8112518 <mem_to_ptr>
 8112b30:	4603      	mov	r3, r0
 8112b32:	83fb      	strh	r3, [r7, #30]
 8112b34:	e0b9      	b.n	8112caa <mem_malloc+0x1ca>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8112b36:	8bfb      	ldrh	r3, [r7, #30]
 8112b38:	4618      	mov	r0, r3
 8112b3a:	f7ff fcdb 	bl	81124f4 <ptr_to_mem>
 8112b3e:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8112b40:	697b      	ldr	r3, [r7, #20]
 8112b42:	791b      	ldrb	r3, [r3, #4]
 8112b44:	2b00      	cmp	r3, #0
 8112b46:	f040 80a9 	bne.w	8112c9c <mem_malloc+0x1bc>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8112b4a:	697b      	ldr	r3, [r7, #20]
 8112b4c:	881b      	ldrh	r3, [r3, #0]
 8112b4e:	461a      	mov	r2, r3
 8112b50:	8bfb      	ldrh	r3, [r7, #30]
 8112b52:	1ad3      	subs	r3, r2, r3
 8112b54:	f1a3 0208 	sub.w	r2, r3, #8
 8112b58:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8112b5a:	429a      	cmp	r2, r3
 8112b5c:	f0c0 809e 	bcc.w	8112c9c <mem_malloc+0x1bc>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8112b60:	697b      	ldr	r3, [r7, #20]
 8112b62:	881b      	ldrh	r3, [r3, #0]
 8112b64:	461a      	mov	r2, r3
 8112b66:	8bfb      	ldrh	r3, [r7, #30]
 8112b68:	1ad3      	subs	r3, r2, r3
 8112b6a:	f1a3 0208 	sub.w	r2, r3, #8
 8112b6e:	8bbb      	ldrh	r3, [r7, #28]
 8112b70:	3314      	adds	r3, #20
 8112b72:	429a      	cmp	r2, r3
 8112b74:	d335      	bcc.n	8112be2 <mem_malloc+0x102>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8112b76:	8bfa      	ldrh	r2, [r7, #30]
 8112b78:	8bbb      	ldrh	r3, [r7, #28]
 8112b7a:	4413      	add	r3, r2
 8112b7c:	b29b      	uxth	r3, r3
 8112b7e:	3308      	adds	r3, #8
 8112b80:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8112b82:	8a7b      	ldrh	r3, [r7, #18]
 8112b84:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112b88:	4293      	cmp	r3, r2
 8112b8a:	d106      	bne.n	8112b9a <mem_malloc+0xba>
 8112b8c:	4b51      	ldr	r3, [pc, #324]	; (8112cd4 <mem_malloc+0x1f4>)
 8112b8e:	f240 3287 	movw	r2, #903	; 0x387
 8112b92:	4951      	ldr	r1, [pc, #324]	; (8112cd8 <mem_malloc+0x1f8>)
 8112b94:	4851      	ldr	r0, [pc, #324]	; (8112cdc <mem_malloc+0x1fc>)
 8112b96:	f006 faa3 	bl	81190e0 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8112b9a:	8a7b      	ldrh	r3, [r7, #18]
 8112b9c:	4618      	mov	r0, r3
 8112b9e:	f7ff fca9 	bl	81124f4 <ptr_to_mem>
 8112ba2:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8112ba4:	68fb      	ldr	r3, [r7, #12]
 8112ba6:	2200      	movs	r2, #0
 8112ba8:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8112baa:	697b      	ldr	r3, [r7, #20]
 8112bac:	881a      	ldrh	r2, [r3, #0]
 8112bae:	68fb      	ldr	r3, [r7, #12]
 8112bb0:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8112bb2:	68fb      	ldr	r3, [r7, #12]
 8112bb4:	8bfa      	ldrh	r2, [r7, #30]
 8112bb6:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8112bb8:	697b      	ldr	r3, [r7, #20]
 8112bba:	8a7a      	ldrh	r2, [r7, #18]
 8112bbc:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8112bbe:	697b      	ldr	r3, [r7, #20]
 8112bc0:	2201      	movs	r2, #1
 8112bc2:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8112bc4:	68fb      	ldr	r3, [r7, #12]
 8112bc6:	881b      	ldrh	r3, [r3, #0]
 8112bc8:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8112bcc:	4293      	cmp	r3, r2
 8112bce:	d00b      	beq.n	8112be8 <mem_malloc+0x108>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8112bd0:	68fb      	ldr	r3, [r7, #12]
 8112bd2:	881b      	ldrh	r3, [r3, #0]
 8112bd4:	4618      	mov	r0, r3
 8112bd6:	f7ff fc8d 	bl	81124f4 <ptr_to_mem>
 8112bda:	4602      	mov	r2, r0
 8112bdc:	8a7b      	ldrh	r3, [r7, #18]
 8112bde:	8053      	strh	r3, [r2, #2]
 8112be0:	e002      	b.n	8112be8 <mem_malloc+0x108>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8112be2:	697b      	ldr	r3, [r7, #20]
 8112be4:	2201      	movs	r2, #1
 8112be6:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8112be8:	4b39      	ldr	r3, [pc, #228]	; (8112cd0 <mem_malloc+0x1f0>)
 8112bea:	681b      	ldr	r3, [r3, #0]
 8112bec:	697a      	ldr	r2, [r7, #20]
 8112bee:	429a      	cmp	r2, r3
 8112bf0:	d127      	bne.n	8112c42 <mem_malloc+0x162>
          struct mem *cur = lfree;
 8112bf2:	4b37      	ldr	r3, [pc, #220]	; (8112cd0 <mem_malloc+0x1f0>)
 8112bf4:	681b      	ldr	r3, [r3, #0]
 8112bf6:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8112bf8:	e005      	b.n	8112c06 <mem_malloc+0x126>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8112bfa:	69bb      	ldr	r3, [r7, #24]
 8112bfc:	881b      	ldrh	r3, [r3, #0]
 8112bfe:	4618      	mov	r0, r3
 8112c00:	f7ff fc78 	bl	81124f4 <ptr_to_mem>
 8112c04:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8112c06:	69bb      	ldr	r3, [r7, #24]
 8112c08:	791b      	ldrb	r3, [r3, #4]
 8112c0a:	2b00      	cmp	r3, #0
 8112c0c:	d004      	beq.n	8112c18 <mem_malloc+0x138>
 8112c0e:	4b34      	ldr	r3, [pc, #208]	; (8112ce0 <mem_malloc+0x200>)
 8112c10:	681b      	ldr	r3, [r3, #0]
 8112c12:	69ba      	ldr	r2, [r7, #24]
 8112c14:	429a      	cmp	r2, r3
 8112c16:	d1f0      	bne.n	8112bfa <mem_malloc+0x11a>
          }
          lfree = cur;
 8112c18:	4a2d      	ldr	r2, [pc, #180]	; (8112cd0 <mem_malloc+0x1f0>)
 8112c1a:	69bb      	ldr	r3, [r7, #24]
 8112c1c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8112c1e:	4b2c      	ldr	r3, [pc, #176]	; (8112cd0 <mem_malloc+0x1f0>)
 8112c20:	681a      	ldr	r2, [r3, #0]
 8112c22:	4b2f      	ldr	r3, [pc, #188]	; (8112ce0 <mem_malloc+0x200>)
 8112c24:	681b      	ldr	r3, [r3, #0]
 8112c26:	429a      	cmp	r2, r3
 8112c28:	d00b      	beq.n	8112c42 <mem_malloc+0x162>
 8112c2a:	4b29      	ldr	r3, [pc, #164]	; (8112cd0 <mem_malloc+0x1f0>)
 8112c2c:	681b      	ldr	r3, [r3, #0]
 8112c2e:	791b      	ldrb	r3, [r3, #4]
 8112c30:	2b00      	cmp	r3, #0
 8112c32:	d006      	beq.n	8112c42 <mem_malloc+0x162>
 8112c34:	4b27      	ldr	r3, [pc, #156]	; (8112cd4 <mem_malloc+0x1f4>)
 8112c36:	f240 32b5 	movw	r2, #949	; 0x3b5
 8112c3a:	492a      	ldr	r1, [pc, #168]	; (8112ce4 <mem_malloc+0x204>)
 8112c3c:	4827      	ldr	r0, [pc, #156]	; (8112cdc <mem_malloc+0x1fc>)
 8112c3e:	f006 fa4f 	bl	81190e0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8112c42:	4822      	ldr	r0, [pc, #136]	; (8112ccc <mem_malloc+0x1ec>)
 8112c44:	f001 fb13 	bl	811426e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8112c48:	8bba      	ldrh	r2, [r7, #28]
 8112c4a:	697b      	ldr	r3, [r7, #20]
 8112c4c:	4413      	add	r3, r2
 8112c4e:	3308      	adds	r3, #8
 8112c50:	4a23      	ldr	r2, [pc, #140]	; (8112ce0 <mem_malloc+0x200>)
 8112c52:	6812      	ldr	r2, [r2, #0]
 8112c54:	4293      	cmp	r3, r2
 8112c56:	d906      	bls.n	8112c66 <mem_malloc+0x186>
 8112c58:	4b1e      	ldr	r3, [pc, #120]	; (8112cd4 <mem_malloc+0x1f4>)
 8112c5a:	f240 32b9 	movw	r2, #953	; 0x3b9
 8112c5e:	4922      	ldr	r1, [pc, #136]	; (8112ce8 <mem_malloc+0x208>)
 8112c60:	481e      	ldr	r0, [pc, #120]	; (8112cdc <mem_malloc+0x1fc>)
 8112c62:	f006 fa3d 	bl	81190e0 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8112c66:	697b      	ldr	r3, [r7, #20]
 8112c68:	f003 0303 	and.w	r3, r3, #3
 8112c6c:	2b00      	cmp	r3, #0
 8112c6e:	d006      	beq.n	8112c7e <mem_malloc+0x19e>
 8112c70:	4b18      	ldr	r3, [pc, #96]	; (8112cd4 <mem_malloc+0x1f4>)
 8112c72:	f240 32bb 	movw	r2, #955	; 0x3bb
 8112c76:	491d      	ldr	r1, [pc, #116]	; (8112cec <mem_malloc+0x20c>)
 8112c78:	4818      	ldr	r0, [pc, #96]	; (8112cdc <mem_malloc+0x1fc>)
 8112c7a:	f006 fa31 	bl	81190e0 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8112c7e:	697b      	ldr	r3, [r7, #20]
 8112c80:	f003 0303 	and.w	r3, r3, #3
 8112c84:	2b00      	cmp	r3, #0
 8112c86:	d006      	beq.n	8112c96 <mem_malloc+0x1b6>
 8112c88:	4b12      	ldr	r3, [pc, #72]	; (8112cd4 <mem_malloc+0x1f4>)
 8112c8a:	f240 32bd 	movw	r2, #957	; 0x3bd
 8112c8e:	4918      	ldr	r1, [pc, #96]	; (8112cf0 <mem_malloc+0x210>)
 8112c90:	4812      	ldr	r0, [pc, #72]	; (8112cdc <mem_malloc+0x1fc>)
 8112c92:	f006 fa25 	bl	81190e0 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8112c96:	697b      	ldr	r3, [r7, #20]
 8112c98:	3308      	adds	r3, #8
 8112c9a:	e012      	b.n	8112cc2 <mem_malloc+0x1e2>
         ptr = ptr_to_mem(ptr)->next) {
 8112c9c:	8bfb      	ldrh	r3, [r7, #30]
 8112c9e:	4618      	mov	r0, r3
 8112ca0:	f7ff fc28 	bl	81124f4 <ptr_to_mem>
 8112ca4:	4603      	mov	r3, r0
 8112ca6:	881b      	ldrh	r3, [r3, #0]
 8112ca8:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8112caa:	8bfa      	ldrh	r2, [r7, #30]
 8112cac:	8bbb      	ldrh	r3, [r7, #28]
 8112cae:	f5c3 537f 	rsb	r3, r3, #16320	; 0x3fc0
 8112cb2:	3328      	adds	r3, #40	; 0x28
 8112cb4:	429a      	cmp	r2, r3
 8112cb6:	f4ff af3e 	bcc.w	8112b36 <mem_malloc+0x56>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8112cba:	4804      	ldr	r0, [pc, #16]	; (8112ccc <mem_malloc+0x1ec>)
 8112cbc:	f001 fad7 	bl	811426e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8112cc0:	2300      	movs	r3, #0
}
 8112cc2:	4618      	mov	r0, r3
 8112cc4:	3720      	adds	r7, #32
 8112cc6:	46bd      	mov	sp, r7
 8112cc8:	bd80      	pop	{r7, pc}
 8112cca:	bf00      	nop
 8112ccc:	10005914 	.word	0x10005914
 8112cd0:	10005918 	.word	0x10005918
 8112cd4:	0811baec 	.word	0x0811baec
 8112cd8:	0811bce4 	.word	0x0811bce4
 8112cdc:	0811bb68 	.word	0x0811bb68
 8112ce0:	10005910 	.word	0x10005910
 8112ce4:	0811bcf8 	.word	0x0811bcf8
 8112ce8:	0811bd14 	.word	0x0811bd14
 8112cec:	0811bd44 	.word	0x0811bd44
 8112cf0:	0811bd74 	.word	0x0811bd74

08112cf4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8112cf4:	b480      	push	{r7}
 8112cf6:	b085      	sub	sp, #20
 8112cf8:	af00      	add	r7, sp, #0
 8112cfa:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8112cfc:	687b      	ldr	r3, [r7, #4]
 8112cfe:	689b      	ldr	r3, [r3, #8]
 8112d00:	2200      	movs	r2, #0
 8112d02:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8112d04:	687b      	ldr	r3, [r7, #4]
 8112d06:	685b      	ldr	r3, [r3, #4]
 8112d08:	3303      	adds	r3, #3
 8112d0a:	f023 0303 	bic.w	r3, r3, #3
 8112d0e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8112d10:	2300      	movs	r3, #0
 8112d12:	60fb      	str	r3, [r7, #12]
 8112d14:	e011      	b.n	8112d3a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8112d16:	687b      	ldr	r3, [r7, #4]
 8112d18:	689b      	ldr	r3, [r3, #8]
 8112d1a:	681a      	ldr	r2, [r3, #0]
 8112d1c:	68bb      	ldr	r3, [r7, #8]
 8112d1e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8112d20:	687b      	ldr	r3, [r7, #4]
 8112d22:	689b      	ldr	r3, [r3, #8]
 8112d24:	68ba      	ldr	r2, [r7, #8]
 8112d26:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8112d28:	687b      	ldr	r3, [r7, #4]
 8112d2a:	881b      	ldrh	r3, [r3, #0]
 8112d2c:	461a      	mov	r2, r3
 8112d2e:	68bb      	ldr	r3, [r7, #8]
 8112d30:	4413      	add	r3, r2
 8112d32:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8112d34:	68fb      	ldr	r3, [r7, #12]
 8112d36:	3301      	adds	r3, #1
 8112d38:	60fb      	str	r3, [r7, #12]
 8112d3a:	687b      	ldr	r3, [r7, #4]
 8112d3c:	885b      	ldrh	r3, [r3, #2]
 8112d3e:	461a      	mov	r2, r3
 8112d40:	68fb      	ldr	r3, [r7, #12]
 8112d42:	4293      	cmp	r3, r2
 8112d44:	dbe7      	blt.n	8112d16 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8112d46:	bf00      	nop
 8112d48:	bf00      	nop
 8112d4a:	3714      	adds	r7, #20
 8112d4c:	46bd      	mov	sp, r7
 8112d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8112d52:	4770      	bx	lr

08112d54 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8112d54:	b580      	push	{r7, lr}
 8112d56:	b082      	sub	sp, #8
 8112d58:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8112d5a:	2300      	movs	r3, #0
 8112d5c:	80fb      	strh	r3, [r7, #6]
 8112d5e:	e009      	b.n	8112d74 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8112d60:	88fb      	ldrh	r3, [r7, #6]
 8112d62:	4a08      	ldr	r2, [pc, #32]	; (8112d84 <memp_init+0x30>)
 8112d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8112d68:	4618      	mov	r0, r3
 8112d6a:	f7ff ffc3 	bl	8112cf4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8112d6e:	88fb      	ldrh	r3, [r7, #6]
 8112d70:	3301      	adds	r3, #1
 8112d72:	80fb      	strh	r3, [r7, #6]
 8112d74:	88fb      	ldrh	r3, [r7, #6]
 8112d76:	2b09      	cmp	r3, #9
 8112d78:	d9f2      	bls.n	8112d60 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8112d7a:	bf00      	nop
 8112d7c:	bf00      	nop
 8112d7e:	3708      	adds	r7, #8
 8112d80:	46bd      	mov	sp, r7
 8112d82:	bd80      	pop	{r7, pc}
 8112d84:	0811cfdc 	.word	0x0811cfdc

08112d88 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8112d88:	b580      	push	{r7, lr}
 8112d8a:	b084      	sub	sp, #16
 8112d8c:	af00      	add	r7, sp, #0
 8112d8e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8112d90:	f001 faa0 	bl	81142d4 <sys_arch_protect>
 8112d94:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8112d96:	687b      	ldr	r3, [r7, #4]
 8112d98:	689b      	ldr	r3, [r3, #8]
 8112d9a:	681b      	ldr	r3, [r3, #0]
 8112d9c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8112d9e:	68bb      	ldr	r3, [r7, #8]
 8112da0:	2b00      	cmp	r3, #0
 8112da2:	d015      	beq.n	8112dd0 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8112da4:	687b      	ldr	r3, [r7, #4]
 8112da6:	689b      	ldr	r3, [r3, #8]
 8112da8:	68ba      	ldr	r2, [r7, #8]
 8112daa:	6812      	ldr	r2, [r2, #0]
 8112dac:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8112dae:	68bb      	ldr	r3, [r7, #8]
 8112db0:	f003 0303 	and.w	r3, r3, #3
 8112db4:	2b00      	cmp	r3, #0
 8112db6:	d006      	beq.n	8112dc6 <do_memp_malloc_pool+0x3e>
 8112db8:	4b09      	ldr	r3, [pc, #36]	; (8112de0 <do_memp_malloc_pool+0x58>)
 8112dba:	f44f 728c 	mov.w	r2, #280	; 0x118
 8112dbe:	4909      	ldr	r1, [pc, #36]	; (8112de4 <do_memp_malloc_pool+0x5c>)
 8112dc0:	4809      	ldr	r0, [pc, #36]	; (8112de8 <do_memp_malloc_pool+0x60>)
 8112dc2:	f006 f98d 	bl	81190e0 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8112dc6:	68f8      	ldr	r0, [r7, #12]
 8112dc8:	f001 fa92 	bl	81142f0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8112dcc:	68bb      	ldr	r3, [r7, #8]
 8112dce:	e003      	b.n	8112dd8 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8112dd0:	68f8      	ldr	r0, [r7, #12]
 8112dd2:	f001 fa8d 	bl	81142f0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8112dd6:	2300      	movs	r3, #0
}
 8112dd8:	4618      	mov	r0, r3
 8112dda:	3710      	adds	r7, #16
 8112ddc:	46bd      	mov	sp, r7
 8112dde:	bd80      	pop	{r7, pc}
 8112de0:	0811bd98 	.word	0x0811bd98
 8112de4:	0811bdfc 	.word	0x0811bdfc
 8112de8:	0811be20 	.word	0x0811be20

08112dec <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8112dec:	b580      	push	{r7, lr}
 8112dee:	b082      	sub	sp, #8
 8112df0:	af00      	add	r7, sp, #0
 8112df2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8112df4:	687b      	ldr	r3, [r7, #4]
 8112df6:	2b00      	cmp	r3, #0
 8112df8:	d106      	bne.n	8112e08 <memp_malloc_pool+0x1c>
 8112dfa:	4b0a      	ldr	r3, [pc, #40]	; (8112e24 <memp_malloc_pool+0x38>)
 8112dfc:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8112e00:	4909      	ldr	r1, [pc, #36]	; (8112e28 <memp_malloc_pool+0x3c>)
 8112e02:	480a      	ldr	r0, [pc, #40]	; (8112e2c <memp_malloc_pool+0x40>)
 8112e04:	f006 f96c 	bl	81190e0 <iprintf>
  if (desc == NULL) {
 8112e08:	687b      	ldr	r3, [r7, #4]
 8112e0a:	2b00      	cmp	r3, #0
 8112e0c:	d101      	bne.n	8112e12 <memp_malloc_pool+0x26>
    return NULL;
 8112e0e:	2300      	movs	r3, #0
 8112e10:	e003      	b.n	8112e1a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8112e12:	6878      	ldr	r0, [r7, #4]
 8112e14:	f7ff ffb8 	bl	8112d88 <do_memp_malloc_pool>
 8112e18:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8112e1a:	4618      	mov	r0, r3
 8112e1c:	3708      	adds	r7, #8
 8112e1e:	46bd      	mov	sp, r7
 8112e20:	bd80      	pop	{r7, pc}
 8112e22:	bf00      	nop
 8112e24:	0811bd98 	.word	0x0811bd98
 8112e28:	0811be48 	.word	0x0811be48
 8112e2c:	0811be20 	.word	0x0811be20

08112e30 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8112e30:	b580      	push	{r7, lr}
 8112e32:	b084      	sub	sp, #16
 8112e34:	af00      	add	r7, sp, #0
 8112e36:	4603      	mov	r3, r0
 8112e38:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8112e3a:	79fb      	ldrb	r3, [r7, #7]
 8112e3c:	2b09      	cmp	r3, #9
 8112e3e:	d908      	bls.n	8112e52 <memp_malloc+0x22>
 8112e40:	4b0a      	ldr	r3, [pc, #40]	; (8112e6c <memp_malloc+0x3c>)
 8112e42:	f240 1257 	movw	r2, #343	; 0x157
 8112e46:	490a      	ldr	r1, [pc, #40]	; (8112e70 <memp_malloc+0x40>)
 8112e48:	480a      	ldr	r0, [pc, #40]	; (8112e74 <memp_malloc+0x44>)
 8112e4a:	f006 f949 	bl	81190e0 <iprintf>
 8112e4e:	2300      	movs	r3, #0
 8112e50:	e008      	b.n	8112e64 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8112e52:	79fb      	ldrb	r3, [r7, #7]
 8112e54:	4a08      	ldr	r2, [pc, #32]	; (8112e78 <memp_malloc+0x48>)
 8112e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8112e5a:	4618      	mov	r0, r3
 8112e5c:	f7ff ff94 	bl	8112d88 <do_memp_malloc_pool>
 8112e60:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8112e62:	68fb      	ldr	r3, [r7, #12]
}
 8112e64:	4618      	mov	r0, r3
 8112e66:	3710      	adds	r7, #16
 8112e68:	46bd      	mov	sp, r7
 8112e6a:	bd80      	pop	{r7, pc}
 8112e6c:	0811bd98 	.word	0x0811bd98
 8112e70:	0811be5c 	.word	0x0811be5c
 8112e74:	0811be20 	.word	0x0811be20
 8112e78:	0811cfdc 	.word	0x0811cfdc

08112e7c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8112e7c:	b580      	push	{r7, lr}
 8112e7e:	b084      	sub	sp, #16
 8112e80:	af00      	add	r7, sp, #0
 8112e82:	6078      	str	r0, [r7, #4]
 8112e84:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8112e86:	683b      	ldr	r3, [r7, #0]
 8112e88:	f003 0303 	and.w	r3, r3, #3
 8112e8c:	2b00      	cmp	r3, #0
 8112e8e:	d006      	beq.n	8112e9e <do_memp_free_pool+0x22>
 8112e90:	4b0d      	ldr	r3, [pc, #52]	; (8112ec8 <do_memp_free_pool+0x4c>)
 8112e92:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8112e96:	490d      	ldr	r1, [pc, #52]	; (8112ecc <do_memp_free_pool+0x50>)
 8112e98:	480d      	ldr	r0, [pc, #52]	; (8112ed0 <do_memp_free_pool+0x54>)
 8112e9a:	f006 f921 	bl	81190e0 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8112e9e:	683b      	ldr	r3, [r7, #0]
 8112ea0:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8112ea2:	f001 fa17 	bl	81142d4 <sys_arch_protect>
 8112ea6:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8112ea8:	687b      	ldr	r3, [r7, #4]
 8112eaa:	689b      	ldr	r3, [r3, #8]
 8112eac:	681a      	ldr	r2, [r3, #0]
 8112eae:	68fb      	ldr	r3, [r7, #12]
 8112eb0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8112eb2:	687b      	ldr	r3, [r7, #4]
 8112eb4:	689b      	ldr	r3, [r3, #8]
 8112eb6:	68fa      	ldr	r2, [r7, #12]
 8112eb8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8112eba:	68b8      	ldr	r0, [r7, #8]
 8112ebc:	f001 fa18 	bl	81142f0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8112ec0:	bf00      	nop
 8112ec2:	3710      	adds	r7, #16
 8112ec4:	46bd      	mov	sp, r7
 8112ec6:	bd80      	pop	{r7, pc}
 8112ec8:	0811bd98 	.word	0x0811bd98
 8112ecc:	0811be7c 	.word	0x0811be7c
 8112ed0:	0811be20 	.word	0x0811be20

08112ed4 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8112ed4:	b580      	push	{r7, lr}
 8112ed6:	b082      	sub	sp, #8
 8112ed8:	af00      	add	r7, sp, #0
 8112eda:	6078      	str	r0, [r7, #4]
 8112edc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8112ede:	687b      	ldr	r3, [r7, #4]
 8112ee0:	2b00      	cmp	r3, #0
 8112ee2:	d106      	bne.n	8112ef2 <memp_free_pool+0x1e>
 8112ee4:	4b0a      	ldr	r3, [pc, #40]	; (8112f10 <memp_free_pool+0x3c>)
 8112ee6:	f240 1295 	movw	r2, #405	; 0x195
 8112eea:	490a      	ldr	r1, [pc, #40]	; (8112f14 <memp_free_pool+0x40>)
 8112eec:	480a      	ldr	r0, [pc, #40]	; (8112f18 <memp_free_pool+0x44>)
 8112eee:	f006 f8f7 	bl	81190e0 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8112ef2:	687b      	ldr	r3, [r7, #4]
 8112ef4:	2b00      	cmp	r3, #0
 8112ef6:	d007      	beq.n	8112f08 <memp_free_pool+0x34>
 8112ef8:	683b      	ldr	r3, [r7, #0]
 8112efa:	2b00      	cmp	r3, #0
 8112efc:	d004      	beq.n	8112f08 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8112efe:	6839      	ldr	r1, [r7, #0]
 8112f00:	6878      	ldr	r0, [r7, #4]
 8112f02:	f7ff ffbb 	bl	8112e7c <do_memp_free_pool>
 8112f06:	e000      	b.n	8112f0a <memp_free_pool+0x36>
    return;
 8112f08:	bf00      	nop
}
 8112f0a:	3708      	adds	r7, #8
 8112f0c:	46bd      	mov	sp, r7
 8112f0e:	bd80      	pop	{r7, pc}
 8112f10:	0811bd98 	.word	0x0811bd98
 8112f14:	0811be48 	.word	0x0811be48
 8112f18:	0811be20 	.word	0x0811be20

08112f1c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8112f1c:	b580      	push	{r7, lr}
 8112f1e:	b082      	sub	sp, #8
 8112f20:	af00      	add	r7, sp, #0
 8112f22:	4603      	mov	r3, r0
 8112f24:	6039      	str	r1, [r7, #0]
 8112f26:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8112f28:	79fb      	ldrb	r3, [r7, #7]
 8112f2a:	2b09      	cmp	r3, #9
 8112f2c:	d907      	bls.n	8112f3e <memp_free+0x22>
 8112f2e:	4b0c      	ldr	r3, [pc, #48]	; (8112f60 <memp_free+0x44>)
 8112f30:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8112f34:	490b      	ldr	r1, [pc, #44]	; (8112f64 <memp_free+0x48>)
 8112f36:	480c      	ldr	r0, [pc, #48]	; (8112f68 <memp_free+0x4c>)
 8112f38:	f006 f8d2 	bl	81190e0 <iprintf>
 8112f3c:	e00c      	b.n	8112f58 <memp_free+0x3c>

  if (mem == NULL) {
 8112f3e:	683b      	ldr	r3, [r7, #0]
 8112f40:	2b00      	cmp	r3, #0
 8112f42:	d008      	beq.n	8112f56 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8112f44:	79fb      	ldrb	r3, [r7, #7]
 8112f46:	4a09      	ldr	r2, [pc, #36]	; (8112f6c <memp_free+0x50>)
 8112f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8112f4c:	6839      	ldr	r1, [r7, #0]
 8112f4e:	4618      	mov	r0, r3
 8112f50:	f7ff ff94 	bl	8112e7c <do_memp_free_pool>
 8112f54:	e000      	b.n	8112f58 <memp_free+0x3c>
    return;
 8112f56:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8112f58:	3708      	adds	r7, #8
 8112f5a:	46bd      	mov	sp, r7
 8112f5c:	bd80      	pop	{r7, pc}
 8112f5e:	bf00      	nop
 8112f60:	0811bd98 	.word	0x0811bd98
 8112f64:	0811be9c 	.word	0x0811be9c
 8112f68:	0811be20 	.word	0x0811be20
 8112f6c:	0811cfdc 	.word	0x0811cfdc

08112f70 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8112f70:	b480      	push	{r7}
 8112f72:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8112f74:	bf00      	nop
 8112f76:	46bd      	mov	sp, r7
 8112f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8112f7c:	4770      	bx	lr
	...

08112f80 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8112f80:	b580      	push	{r7, lr}
 8112f82:	b086      	sub	sp, #24
 8112f84:	af00      	add	r7, sp, #0
 8112f86:	60f8      	str	r0, [r7, #12]
 8112f88:	60b9      	str	r1, [r7, #8]
 8112f8a:	607a      	str	r2, [r7, #4]
 8112f8c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8112f8e:	68fb      	ldr	r3, [r7, #12]
 8112f90:	2b00      	cmp	r3, #0
 8112f92:	d108      	bne.n	8112fa6 <netif_add+0x26>
 8112f94:	4b57      	ldr	r3, [pc, #348]	; (81130f4 <netif_add+0x174>)
 8112f96:	f240 1227 	movw	r2, #295	; 0x127
 8112f9a:	4957      	ldr	r1, [pc, #348]	; (81130f8 <netif_add+0x178>)
 8112f9c:	4857      	ldr	r0, [pc, #348]	; (81130fc <netif_add+0x17c>)
 8112f9e:	f006 f89f 	bl	81190e0 <iprintf>
 8112fa2:	2300      	movs	r3, #0
 8112fa4:	e0a2      	b.n	81130ec <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8112fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8112fa8:	2b00      	cmp	r3, #0
 8112faa:	d108      	bne.n	8112fbe <netif_add+0x3e>
 8112fac:	4b51      	ldr	r3, [pc, #324]	; (81130f4 <netif_add+0x174>)
 8112fae:	f44f 7294 	mov.w	r2, #296	; 0x128
 8112fb2:	4953      	ldr	r1, [pc, #332]	; (8113100 <netif_add+0x180>)
 8112fb4:	4851      	ldr	r0, [pc, #324]	; (81130fc <netif_add+0x17c>)
 8112fb6:	f006 f893 	bl	81190e0 <iprintf>
 8112fba:	2300      	movs	r3, #0
 8112fbc:	e096      	b.n	81130ec <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8112fbe:	68bb      	ldr	r3, [r7, #8]
 8112fc0:	2b00      	cmp	r3, #0
 8112fc2:	d101      	bne.n	8112fc8 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8112fc4:	4b4f      	ldr	r3, [pc, #316]	; (8113104 <netif_add+0x184>)
 8112fc6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8112fc8:	687b      	ldr	r3, [r7, #4]
 8112fca:	2b00      	cmp	r3, #0
 8112fcc:	d101      	bne.n	8112fd2 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8112fce:	4b4d      	ldr	r3, [pc, #308]	; (8113104 <netif_add+0x184>)
 8112fd0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8112fd2:	683b      	ldr	r3, [r7, #0]
 8112fd4:	2b00      	cmp	r3, #0
 8112fd6:	d101      	bne.n	8112fdc <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8112fd8:	4b4a      	ldr	r3, [pc, #296]	; (8113104 <netif_add+0x184>)
 8112fda:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8112fdc:	68fb      	ldr	r3, [r7, #12]
 8112fde:	2200      	movs	r2, #0
 8112fe0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8112fe2:	68fb      	ldr	r3, [r7, #12]
 8112fe4:	2200      	movs	r2, #0
 8112fe6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8112fe8:	68fb      	ldr	r3, [r7, #12]
 8112fea:	2200      	movs	r2, #0
 8112fec:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8112fee:	68fb      	ldr	r3, [r7, #12]
 8112ff0:	4a45      	ldr	r2, [pc, #276]	; (8113108 <netif_add+0x188>)
 8112ff2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8112ff4:	68fb      	ldr	r3, [r7, #12]
 8112ff6:	2200      	movs	r2, #0
 8112ff8:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8112ffa:	68fb      	ldr	r3, [r7, #12]
 8112ffc:	2200      	movs	r2, #0
 8112ffe:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8113002:	68fb      	ldr	r3, [r7, #12]
 8113004:	2200      	movs	r2, #0
 8113006:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8113008:	68fb      	ldr	r3, [r7, #12]
 811300a:	6a3a      	ldr	r2, [r7, #32]
 811300c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 811300e:	4b3f      	ldr	r3, [pc, #252]	; (811310c <netif_add+0x18c>)
 8113010:	781a      	ldrb	r2, [r3, #0]
 8113012:	68fb      	ldr	r3, [r7, #12]
 8113014:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8113018:	68fb      	ldr	r3, [r7, #12]
 811301a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 811301c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 811301e:	683b      	ldr	r3, [r7, #0]
 8113020:	687a      	ldr	r2, [r7, #4]
 8113022:	68b9      	ldr	r1, [r7, #8]
 8113024:	68f8      	ldr	r0, [r7, #12]
 8113026:	f000 f90f 	bl	8113248 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 811302a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 811302c:	68f8      	ldr	r0, [r7, #12]
 811302e:	4798      	blx	r3
 8113030:	4603      	mov	r3, r0
 8113032:	2b00      	cmp	r3, #0
 8113034:	d001      	beq.n	811303a <netif_add+0xba>
    return NULL;
 8113036:	2300      	movs	r3, #0
 8113038:	e058      	b.n	81130ec <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 811303a:	68fb      	ldr	r3, [r7, #12]
 811303c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8113040:	2bff      	cmp	r3, #255	; 0xff
 8113042:	d103      	bne.n	811304c <netif_add+0xcc>
        netif->num = 0;
 8113044:	68fb      	ldr	r3, [r7, #12]
 8113046:	2200      	movs	r2, #0
 8113048:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 811304c:	2300      	movs	r3, #0
 811304e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8113050:	4b2f      	ldr	r3, [pc, #188]	; (8113110 <netif_add+0x190>)
 8113052:	681b      	ldr	r3, [r3, #0]
 8113054:	617b      	str	r3, [r7, #20]
 8113056:	e02b      	b.n	81130b0 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8113058:	697a      	ldr	r2, [r7, #20]
 811305a:	68fb      	ldr	r3, [r7, #12]
 811305c:	429a      	cmp	r2, r3
 811305e:	d106      	bne.n	811306e <netif_add+0xee>
 8113060:	4b24      	ldr	r3, [pc, #144]	; (81130f4 <netif_add+0x174>)
 8113062:	f240 128b 	movw	r2, #395	; 0x18b
 8113066:	492b      	ldr	r1, [pc, #172]	; (8113114 <netif_add+0x194>)
 8113068:	4824      	ldr	r0, [pc, #144]	; (81130fc <netif_add+0x17c>)
 811306a:	f006 f839 	bl	81190e0 <iprintf>
        num_netifs++;
 811306e:	693b      	ldr	r3, [r7, #16]
 8113070:	3301      	adds	r3, #1
 8113072:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8113074:	693b      	ldr	r3, [r7, #16]
 8113076:	2bff      	cmp	r3, #255	; 0xff
 8113078:	dd06      	ble.n	8113088 <netif_add+0x108>
 811307a:	4b1e      	ldr	r3, [pc, #120]	; (81130f4 <netif_add+0x174>)
 811307c:	f240 128d 	movw	r2, #397	; 0x18d
 8113080:	4925      	ldr	r1, [pc, #148]	; (8113118 <netif_add+0x198>)
 8113082:	481e      	ldr	r0, [pc, #120]	; (81130fc <netif_add+0x17c>)
 8113084:	f006 f82c 	bl	81190e0 <iprintf>
        if (netif2->num == netif->num) {
 8113088:	697b      	ldr	r3, [r7, #20]
 811308a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 811308e:	68fb      	ldr	r3, [r7, #12]
 8113090:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8113094:	429a      	cmp	r2, r3
 8113096:	d108      	bne.n	81130aa <netif_add+0x12a>
          netif->num++;
 8113098:	68fb      	ldr	r3, [r7, #12]
 811309a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 811309e:	3301      	adds	r3, #1
 81130a0:	b2da      	uxtb	r2, r3
 81130a2:	68fb      	ldr	r3, [r7, #12]
 81130a4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 81130a8:	e005      	b.n	81130b6 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 81130aa:	697b      	ldr	r3, [r7, #20]
 81130ac:	681b      	ldr	r3, [r3, #0]
 81130ae:	617b      	str	r3, [r7, #20]
 81130b0:	697b      	ldr	r3, [r7, #20]
 81130b2:	2b00      	cmp	r3, #0
 81130b4:	d1d0      	bne.n	8113058 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 81130b6:	697b      	ldr	r3, [r7, #20]
 81130b8:	2b00      	cmp	r3, #0
 81130ba:	d1be      	bne.n	811303a <netif_add+0xba>
  }
  if (netif->num == 254) {
 81130bc:	68fb      	ldr	r3, [r7, #12]
 81130be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 81130c2:	2bfe      	cmp	r3, #254	; 0xfe
 81130c4:	d103      	bne.n	81130ce <netif_add+0x14e>
    netif_num = 0;
 81130c6:	4b11      	ldr	r3, [pc, #68]	; (811310c <netif_add+0x18c>)
 81130c8:	2200      	movs	r2, #0
 81130ca:	701a      	strb	r2, [r3, #0]
 81130cc:	e006      	b.n	81130dc <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 81130ce:	68fb      	ldr	r3, [r7, #12]
 81130d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 81130d4:	3301      	adds	r3, #1
 81130d6:	b2da      	uxtb	r2, r3
 81130d8:	4b0c      	ldr	r3, [pc, #48]	; (811310c <netif_add+0x18c>)
 81130da:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 81130dc:	4b0c      	ldr	r3, [pc, #48]	; (8113110 <netif_add+0x190>)
 81130de:	681a      	ldr	r2, [r3, #0]
 81130e0:	68fb      	ldr	r3, [r7, #12]
 81130e2:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 81130e4:	4a0a      	ldr	r2, [pc, #40]	; (8113110 <netif_add+0x190>)
 81130e6:	68fb      	ldr	r3, [r7, #12]
 81130e8:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 81130ea:	68fb      	ldr	r3, [r7, #12]
}
 81130ec:	4618      	mov	r0, r3
 81130ee:	3718      	adds	r7, #24
 81130f0:	46bd      	mov	sp, r7
 81130f2:	bd80      	pop	{r7, pc}
 81130f4:	0811beb8 	.word	0x0811beb8
 81130f8:	0811bf7c 	.word	0x0811bf7c
 81130fc:	0811bf38 	.word	0x0811bf38
 8113100:	0811bf98 	.word	0x0811bf98
 8113104:	0811cf60 	.word	0x0811cf60
 8113108:	08113523 	.word	0x08113523
 811310c:	10005944 	.word	0x10005944
 8113110:	10008818 	.word	0x10008818
 8113114:	0811bfbc 	.word	0x0811bfbc
 8113118:	0811bfd0 	.word	0x0811bfd0

0811311c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 811311c:	b580      	push	{r7, lr}
 811311e:	b082      	sub	sp, #8
 8113120:	af00      	add	r7, sp, #0
 8113122:	6078      	str	r0, [r7, #4]
 8113124:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8113126:	6839      	ldr	r1, [r7, #0]
 8113128:	6878      	ldr	r0, [r7, #4]
 811312a:	f002 f821 	bl	8115170 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 811312e:	bf00      	nop
 8113130:	3708      	adds	r7, #8
 8113132:	46bd      	mov	sp, r7
 8113134:	bd80      	pop	{r7, pc}
	...

08113138 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8113138:	b580      	push	{r7, lr}
 811313a:	b086      	sub	sp, #24
 811313c:	af00      	add	r7, sp, #0
 811313e:	60f8      	str	r0, [r7, #12]
 8113140:	60b9      	str	r1, [r7, #8]
 8113142:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8113144:	68bb      	ldr	r3, [r7, #8]
 8113146:	2b00      	cmp	r3, #0
 8113148:	d106      	bne.n	8113158 <netif_do_set_ipaddr+0x20>
 811314a:	4b1d      	ldr	r3, [pc, #116]	; (81131c0 <netif_do_set_ipaddr+0x88>)
 811314c:	f240 12cb 	movw	r2, #459	; 0x1cb
 8113150:	491c      	ldr	r1, [pc, #112]	; (81131c4 <netif_do_set_ipaddr+0x8c>)
 8113152:	481d      	ldr	r0, [pc, #116]	; (81131c8 <netif_do_set_ipaddr+0x90>)
 8113154:	f005 ffc4 	bl	81190e0 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8113158:	687b      	ldr	r3, [r7, #4]
 811315a:	2b00      	cmp	r3, #0
 811315c:	d106      	bne.n	811316c <netif_do_set_ipaddr+0x34>
 811315e:	4b18      	ldr	r3, [pc, #96]	; (81131c0 <netif_do_set_ipaddr+0x88>)
 8113160:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8113164:	4917      	ldr	r1, [pc, #92]	; (81131c4 <netif_do_set_ipaddr+0x8c>)
 8113166:	4818      	ldr	r0, [pc, #96]	; (81131c8 <netif_do_set_ipaddr+0x90>)
 8113168:	f005 ffba 	bl	81190e0 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 811316c:	68bb      	ldr	r3, [r7, #8]
 811316e:	681a      	ldr	r2, [r3, #0]
 8113170:	68fb      	ldr	r3, [r7, #12]
 8113172:	3304      	adds	r3, #4
 8113174:	681b      	ldr	r3, [r3, #0]
 8113176:	429a      	cmp	r2, r3
 8113178:	d01c      	beq.n	81131b4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 811317a:	68bb      	ldr	r3, [r7, #8]
 811317c:	681b      	ldr	r3, [r3, #0]
 811317e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8113180:	68fb      	ldr	r3, [r7, #12]
 8113182:	3304      	adds	r3, #4
 8113184:	681a      	ldr	r2, [r3, #0]
 8113186:	687b      	ldr	r3, [r7, #4]
 8113188:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 811318a:	f107 0314 	add.w	r3, r7, #20
 811318e:	4619      	mov	r1, r3
 8113190:	6878      	ldr	r0, [r7, #4]
 8113192:	f7ff ffc3 	bl	811311c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8113196:	68bb      	ldr	r3, [r7, #8]
 8113198:	2b00      	cmp	r3, #0
 811319a:	d002      	beq.n	81131a2 <netif_do_set_ipaddr+0x6a>
 811319c:	68bb      	ldr	r3, [r7, #8]
 811319e:	681b      	ldr	r3, [r3, #0]
 81131a0:	e000      	b.n	81131a4 <netif_do_set_ipaddr+0x6c>
 81131a2:	2300      	movs	r3, #0
 81131a4:	68fa      	ldr	r2, [r7, #12]
 81131a6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 81131a8:	2101      	movs	r1, #1
 81131aa:	68f8      	ldr	r0, [r7, #12]
 81131ac:	f000 f8d2 	bl	8113354 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 81131b0:	2301      	movs	r3, #1
 81131b2:	e000      	b.n	81131b6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 81131b4:	2300      	movs	r3, #0
}
 81131b6:	4618      	mov	r0, r3
 81131b8:	3718      	adds	r7, #24
 81131ba:	46bd      	mov	sp, r7
 81131bc:	bd80      	pop	{r7, pc}
 81131be:	bf00      	nop
 81131c0:	0811beb8 	.word	0x0811beb8
 81131c4:	0811c000 	.word	0x0811c000
 81131c8:	0811bf38 	.word	0x0811bf38

081131cc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 81131cc:	b480      	push	{r7}
 81131ce:	b085      	sub	sp, #20
 81131d0:	af00      	add	r7, sp, #0
 81131d2:	60f8      	str	r0, [r7, #12]
 81131d4:	60b9      	str	r1, [r7, #8]
 81131d6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 81131d8:	68bb      	ldr	r3, [r7, #8]
 81131da:	681a      	ldr	r2, [r3, #0]
 81131dc:	68fb      	ldr	r3, [r7, #12]
 81131de:	3308      	adds	r3, #8
 81131e0:	681b      	ldr	r3, [r3, #0]
 81131e2:	429a      	cmp	r2, r3
 81131e4:	d00a      	beq.n	81131fc <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 81131e6:	68bb      	ldr	r3, [r7, #8]
 81131e8:	2b00      	cmp	r3, #0
 81131ea:	d002      	beq.n	81131f2 <netif_do_set_netmask+0x26>
 81131ec:	68bb      	ldr	r3, [r7, #8]
 81131ee:	681b      	ldr	r3, [r3, #0]
 81131f0:	e000      	b.n	81131f4 <netif_do_set_netmask+0x28>
 81131f2:	2300      	movs	r3, #0
 81131f4:	68fa      	ldr	r2, [r7, #12]
 81131f6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 81131f8:	2301      	movs	r3, #1
 81131fa:	e000      	b.n	81131fe <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 81131fc:	2300      	movs	r3, #0
}
 81131fe:	4618      	mov	r0, r3
 8113200:	3714      	adds	r7, #20
 8113202:	46bd      	mov	sp, r7
 8113204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8113208:	4770      	bx	lr

0811320a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 811320a:	b480      	push	{r7}
 811320c:	b085      	sub	sp, #20
 811320e:	af00      	add	r7, sp, #0
 8113210:	60f8      	str	r0, [r7, #12]
 8113212:	60b9      	str	r1, [r7, #8]
 8113214:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8113216:	68bb      	ldr	r3, [r7, #8]
 8113218:	681a      	ldr	r2, [r3, #0]
 811321a:	68fb      	ldr	r3, [r7, #12]
 811321c:	330c      	adds	r3, #12
 811321e:	681b      	ldr	r3, [r3, #0]
 8113220:	429a      	cmp	r2, r3
 8113222:	d00a      	beq.n	811323a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8113224:	68bb      	ldr	r3, [r7, #8]
 8113226:	2b00      	cmp	r3, #0
 8113228:	d002      	beq.n	8113230 <netif_do_set_gw+0x26>
 811322a:	68bb      	ldr	r3, [r7, #8]
 811322c:	681b      	ldr	r3, [r3, #0]
 811322e:	e000      	b.n	8113232 <netif_do_set_gw+0x28>
 8113230:	2300      	movs	r3, #0
 8113232:	68fa      	ldr	r2, [r7, #12]
 8113234:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8113236:	2301      	movs	r3, #1
 8113238:	e000      	b.n	811323c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 811323a:	2300      	movs	r3, #0
}
 811323c:	4618      	mov	r0, r3
 811323e:	3714      	adds	r7, #20
 8113240:	46bd      	mov	sp, r7
 8113242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8113246:	4770      	bx	lr

08113248 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8113248:	b580      	push	{r7, lr}
 811324a:	b088      	sub	sp, #32
 811324c:	af00      	add	r7, sp, #0
 811324e:	60f8      	str	r0, [r7, #12]
 8113250:	60b9      	str	r1, [r7, #8]
 8113252:	607a      	str	r2, [r7, #4]
 8113254:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8113256:	2300      	movs	r3, #0
 8113258:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 811325a:	2300      	movs	r3, #0
 811325c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 811325e:	68bb      	ldr	r3, [r7, #8]
 8113260:	2b00      	cmp	r3, #0
 8113262:	d101      	bne.n	8113268 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8113264:	4b1c      	ldr	r3, [pc, #112]	; (81132d8 <netif_set_addr+0x90>)
 8113266:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8113268:	687b      	ldr	r3, [r7, #4]
 811326a:	2b00      	cmp	r3, #0
 811326c:	d101      	bne.n	8113272 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 811326e:	4b1a      	ldr	r3, [pc, #104]	; (81132d8 <netif_set_addr+0x90>)
 8113270:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8113272:	683b      	ldr	r3, [r7, #0]
 8113274:	2b00      	cmp	r3, #0
 8113276:	d101      	bne.n	811327c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8113278:	4b17      	ldr	r3, [pc, #92]	; (81132d8 <netif_set_addr+0x90>)
 811327a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 811327c:	68bb      	ldr	r3, [r7, #8]
 811327e:	2b00      	cmp	r3, #0
 8113280:	d003      	beq.n	811328a <netif_set_addr+0x42>
 8113282:	68bb      	ldr	r3, [r7, #8]
 8113284:	681b      	ldr	r3, [r3, #0]
 8113286:	2b00      	cmp	r3, #0
 8113288:	d101      	bne.n	811328e <netif_set_addr+0x46>
 811328a:	2301      	movs	r3, #1
 811328c:	e000      	b.n	8113290 <netif_set_addr+0x48>
 811328e:	2300      	movs	r3, #0
 8113290:	617b      	str	r3, [r7, #20]
  if (remove) {
 8113292:	697b      	ldr	r3, [r7, #20]
 8113294:	2b00      	cmp	r3, #0
 8113296:	d006      	beq.n	81132a6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8113298:	f107 0310 	add.w	r3, r7, #16
 811329c:	461a      	mov	r2, r3
 811329e:	68b9      	ldr	r1, [r7, #8]
 81132a0:	68f8      	ldr	r0, [r7, #12]
 81132a2:	f7ff ff49 	bl	8113138 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 81132a6:	69fa      	ldr	r2, [r7, #28]
 81132a8:	6879      	ldr	r1, [r7, #4]
 81132aa:	68f8      	ldr	r0, [r7, #12]
 81132ac:	f7ff ff8e 	bl	81131cc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 81132b0:	69ba      	ldr	r2, [r7, #24]
 81132b2:	6839      	ldr	r1, [r7, #0]
 81132b4:	68f8      	ldr	r0, [r7, #12]
 81132b6:	f7ff ffa8 	bl	811320a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 81132ba:	697b      	ldr	r3, [r7, #20]
 81132bc:	2b00      	cmp	r3, #0
 81132be:	d106      	bne.n	81132ce <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 81132c0:	f107 0310 	add.w	r3, r7, #16
 81132c4:	461a      	mov	r2, r3
 81132c6:	68b9      	ldr	r1, [r7, #8]
 81132c8:	68f8      	ldr	r0, [r7, #12]
 81132ca:	f7ff ff35 	bl	8113138 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 81132ce:	bf00      	nop
 81132d0:	3720      	adds	r7, #32
 81132d2:	46bd      	mov	sp, r7
 81132d4:	bd80      	pop	{r7, pc}
 81132d6:	bf00      	nop
 81132d8:	0811cf60 	.word	0x0811cf60

081132dc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 81132dc:	b480      	push	{r7}
 81132de:	b083      	sub	sp, #12
 81132e0:	af00      	add	r7, sp, #0
 81132e2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 81132e4:	4a04      	ldr	r2, [pc, #16]	; (81132f8 <netif_set_default+0x1c>)
 81132e6:	687b      	ldr	r3, [r7, #4]
 81132e8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 81132ea:	bf00      	nop
 81132ec:	370c      	adds	r7, #12
 81132ee:	46bd      	mov	sp, r7
 81132f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81132f4:	4770      	bx	lr
 81132f6:	bf00      	nop
 81132f8:	1000881c 	.word	0x1000881c

081132fc <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 81132fc:	b580      	push	{r7, lr}
 81132fe:	b082      	sub	sp, #8
 8113300:	af00      	add	r7, sp, #0
 8113302:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8113304:	687b      	ldr	r3, [r7, #4]
 8113306:	2b00      	cmp	r3, #0
 8113308:	d107      	bne.n	811331a <netif_set_up+0x1e>
 811330a:	4b0f      	ldr	r3, [pc, #60]	; (8113348 <netif_set_up+0x4c>)
 811330c:	f44f 7254 	mov.w	r2, #848	; 0x350
 8113310:	490e      	ldr	r1, [pc, #56]	; (811334c <netif_set_up+0x50>)
 8113312:	480f      	ldr	r0, [pc, #60]	; (8113350 <netif_set_up+0x54>)
 8113314:	f005 fee4 	bl	81190e0 <iprintf>
 8113318:	e013      	b.n	8113342 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 811331a:	687b      	ldr	r3, [r7, #4]
 811331c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8113320:	f003 0301 	and.w	r3, r3, #1
 8113324:	2b00      	cmp	r3, #0
 8113326:	d10c      	bne.n	8113342 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8113328:	687b      	ldr	r3, [r7, #4]
 811332a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 811332e:	f043 0301 	orr.w	r3, r3, #1
 8113332:	b2da      	uxtb	r2, r3
 8113334:	687b      	ldr	r3, [r7, #4]
 8113336:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 811333a:	2103      	movs	r1, #3
 811333c:	6878      	ldr	r0, [r7, #4]
 811333e:	f000 f809 	bl	8113354 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8113342:	3708      	adds	r7, #8
 8113344:	46bd      	mov	sp, r7
 8113346:	bd80      	pop	{r7, pc}
 8113348:	0811beb8 	.word	0x0811beb8
 811334c:	0811c070 	.word	0x0811c070
 8113350:	0811bf38 	.word	0x0811bf38

08113354 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8113354:	b580      	push	{r7, lr}
 8113356:	b082      	sub	sp, #8
 8113358:	af00      	add	r7, sp, #0
 811335a:	6078      	str	r0, [r7, #4]
 811335c:	460b      	mov	r3, r1
 811335e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8113360:	687b      	ldr	r3, [r7, #4]
 8113362:	2b00      	cmp	r3, #0
 8113364:	d106      	bne.n	8113374 <netif_issue_reports+0x20>
 8113366:	4b18      	ldr	r3, [pc, #96]	; (81133c8 <netif_issue_reports+0x74>)
 8113368:	f240 326d 	movw	r2, #877	; 0x36d
 811336c:	4917      	ldr	r1, [pc, #92]	; (81133cc <netif_issue_reports+0x78>)
 811336e:	4818      	ldr	r0, [pc, #96]	; (81133d0 <netif_issue_reports+0x7c>)
 8113370:	f005 feb6 	bl	81190e0 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8113374:	687b      	ldr	r3, [r7, #4]
 8113376:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 811337a:	f003 0304 	and.w	r3, r3, #4
 811337e:	2b00      	cmp	r3, #0
 8113380:	d01e      	beq.n	81133c0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8113382:	687b      	ldr	r3, [r7, #4]
 8113384:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8113388:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 811338c:	2b00      	cmp	r3, #0
 811338e:	d017      	beq.n	81133c0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8113390:	78fb      	ldrb	r3, [r7, #3]
 8113392:	f003 0301 	and.w	r3, r3, #1
 8113396:	2b00      	cmp	r3, #0
 8113398:	d013      	beq.n	81133c2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 811339a:	687b      	ldr	r3, [r7, #4]
 811339c:	3304      	adds	r3, #4
 811339e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 81133a0:	2b00      	cmp	r3, #0
 81133a2:	d00e      	beq.n	81133c2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 81133a4:	687b      	ldr	r3, [r7, #4]
 81133a6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81133aa:	f003 0308 	and.w	r3, r3, #8
 81133ae:	2b00      	cmp	r3, #0
 81133b0:	d007      	beq.n	81133c2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 81133b2:	687b      	ldr	r3, [r7, #4]
 81133b4:	3304      	adds	r3, #4
 81133b6:	4619      	mov	r1, r3
 81133b8:	6878      	ldr	r0, [r7, #4]
 81133ba:	f7fd fc27 	bl	8110c0c <etharp_request>
 81133be:	e000      	b.n	81133c2 <netif_issue_reports+0x6e>
    return;
 81133c0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 81133c2:	3708      	adds	r7, #8
 81133c4:	46bd      	mov	sp, r7
 81133c6:	bd80      	pop	{r7, pc}
 81133c8:	0811beb8 	.word	0x0811beb8
 81133cc:	0811c08c 	.word	0x0811c08c
 81133d0:	0811bf38 	.word	0x0811bf38

081133d4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 81133d4:	b580      	push	{r7, lr}
 81133d6:	b082      	sub	sp, #8
 81133d8:	af00      	add	r7, sp, #0
 81133da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 81133dc:	687b      	ldr	r3, [r7, #4]
 81133de:	2b00      	cmp	r3, #0
 81133e0:	d107      	bne.n	81133f2 <netif_set_down+0x1e>
 81133e2:	4b12      	ldr	r3, [pc, #72]	; (811342c <netif_set_down+0x58>)
 81133e4:	f240 329b 	movw	r2, #923	; 0x39b
 81133e8:	4911      	ldr	r1, [pc, #68]	; (8113430 <netif_set_down+0x5c>)
 81133ea:	4812      	ldr	r0, [pc, #72]	; (8113434 <netif_set_down+0x60>)
 81133ec:	f005 fe78 	bl	81190e0 <iprintf>
 81133f0:	e019      	b.n	8113426 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 81133f2:	687b      	ldr	r3, [r7, #4]
 81133f4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81133f8:	f003 0301 	and.w	r3, r3, #1
 81133fc:	2b00      	cmp	r3, #0
 81133fe:	d012      	beq.n	8113426 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8113400:	687b      	ldr	r3, [r7, #4]
 8113402:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8113406:	f023 0301 	bic.w	r3, r3, #1
 811340a:	b2da      	uxtb	r2, r3
 811340c:	687b      	ldr	r3, [r7, #4]
 811340e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8113412:	687b      	ldr	r3, [r7, #4]
 8113414:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8113418:	f003 0308 	and.w	r3, r3, #8
 811341c:	2b00      	cmp	r3, #0
 811341e:	d002      	beq.n	8113426 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8113420:	6878      	ldr	r0, [r7, #4]
 8113422:	f7fc ffb1 	bl	8110388 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8113426:	3708      	adds	r7, #8
 8113428:	46bd      	mov	sp, r7
 811342a:	bd80      	pop	{r7, pc}
 811342c:	0811beb8 	.word	0x0811beb8
 8113430:	0811c0b0 	.word	0x0811c0b0
 8113434:	0811bf38 	.word	0x0811bf38

08113438 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8113438:	b580      	push	{r7, lr}
 811343a:	b082      	sub	sp, #8
 811343c:	af00      	add	r7, sp, #0
 811343e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8113440:	687b      	ldr	r3, [r7, #4]
 8113442:	2b00      	cmp	r3, #0
 8113444:	d107      	bne.n	8113456 <netif_set_link_up+0x1e>
 8113446:	4b13      	ldr	r3, [pc, #76]	; (8113494 <netif_set_link_up+0x5c>)
 8113448:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 811344c:	4912      	ldr	r1, [pc, #72]	; (8113498 <netif_set_link_up+0x60>)
 811344e:	4813      	ldr	r0, [pc, #76]	; (811349c <netif_set_link_up+0x64>)
 8113450:	f005 fe46 	bl	81190e0 <iprintf>
 8113454:	e01b      	b.n	811348e <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8113456:	687b      	ldr	r3, [r7, #4]
 8113458:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 811345c:	f003 0304 	and.w	r3, r3, #4
 8113460:	2b00      	cmp	r3, #0
 8113462:	d114      	bne.n	811348e <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8113464:	687b      	ldr	r3, [r7, #4]
 8113466:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 811346a:	f043 0304 	orr.w	r3, r3, #4
 811346e:	b2da      	uxtb	r2, r3
 8113470:	687b      	ldr	r3, [r7, #4]
 8113472:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8113476:	2103      	movs	r1, #3
 8113478:	6878      	ldr	r0, [r7, #4]
 811347a:	f7ff ff6b 	bl	8113354 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 811347e:	687b      	ldr	r3, [r7, #4]
 8113480:	69db      	ldr	r3, [r3, #28]
 8113482:	2b00      	cmp	r3, #0
 8113484:	d003      	beq.n	811348e <netif_set_link_up+0x56>
 8113486:	687b      	ldr	r3, [r7, #4]
 8113488:	69db      	ldr	r3, [r3, #28]
 811348a:	6878      	ldr	r0, [r7, #4]
 811348c:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 811348e:	3708      	adds	r7, #8
 8113490:	46bd      	mov	sp, r7
 8113492:	bd80      	pop	{r7, pc}
 8113494:	0811beb8 	.word	0x0811beb8
 8113498:	0811c0d0 	.word	0x0811c0d0
 811349c:	0811bf38 	.word	0x0811bf38

081134a0 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 81134a0:	b580      	push	{r7, lr}
 81134a2:	b082      	sub	sp, #8
 81134a4:	af00      	add	r7, sp, #0
 81134a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 81134a8:	687b      	ldr	r3, [r7, #4]
 81134aa:	2b00      	cmp	r3, #0
 81134ac:	d107      	bne.n	81134be <netif_set_link_down+0x1e>
 81134ae:	4b11      	ldr	r3, [pc, #68]	; (81134f4 <netif_set_link_down+0x54>)
 81134b0:	f240 4206 	movw	r2, #1030	; 0x406
 81134b4:	4910      	ldr	r1, [pc, #64]	; (81134f8 <netif_set_link_down+0x58>)
 81134b6:	4811      	ldr	r0, [pc, #68]	; (81134fc <netif_set_link_down+0x5c>)
 81134b8:	f005 fe12 	bl	81190e0 <iprintf>
 81134bc:	e017      	b.n	81134ee <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 81134be:	687b      	ldr	r3, [r7, #4]
 81134c0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81134c4:	f003 0304 	and.w	r3, r3, #4
 81134c8:	2b00      	cmp	r3, #0
 81134ca:	d010      	beq.n	81134ee <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 81134cc:	687b      	ldr	r3, [r7, #4]
 81134ce:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81134d2:	f023 0304 	bic.w	r3, r3, #4
 81134d6:	b2da      	uxtb	r2, r3
 81134d8:	687b      	ldr	r3, [r7, #4]
 81134da:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 81134de:	687b      	ldr	r3, [r7, #4]
 81134e0:	69db      	ldr	r3, [r3, #28]
 81134e2:	2b00      	cmp	r3, #0
 81134e4:	d003      	beq.n	81134ee <netif_set_link_down+0x4e>
 81134e6:	687b      	ldr	r3, [r7, #4]
 81134e8:	69db      	ldr	r3, [r3, #28]
 81134ea:	6878      	ldr	r0, [r7, #4]
 81134ec:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 81134ee:	3708      	adds	r7, #8
 81134f0:	46bd      	mov	sp, r7
 81134f2:	bd80      	pop	{r7, pc}
 81134f4:	0811beb8 	.word	0x0811beb8
 81134f8:	0811c0f4 	.word	0x0811c0f4
 81134fc:	0811bf38 	.word	0x0811bf38

08113500 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8113500:	b480      	push	{r7}
 8113502:	b083      	sub	sp, #12
 8113504:	af00      	add	r7, sp, #0
 8113506:	6078      	str	r0, [r7, #4]
 8113508:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 811350a:	687b      	ldr	r3, [r7, #4]
 811350c:	2b00      	cmp	r3, #0
 811350e:	d002      	beq.n	8113516 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8113510:	687b      	ldr	r3, [r7, #4]
 8113512:	683a      	ldr	r2, [r7, #0]
 8113514:	61da      	str	r2, [r3, #28]
  }
}
 8113516:	bf00      	nop
 8113518:	370c      	adds	r7, #12
 811351a:	46bd      	mov	sp, r7
 811351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8113520:	4770      	bx	lr

08113522 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8113522:	b480      	push	{r7}
 8113524:	b085      	sub	sp, #20
 8113526:	af00      	add	r7, sp, #0
 8113528:	60f8      	str	r0, [r7, #12]
 811352a:	60b9      	str	r1, [r7, #8]
 811352c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 811352e:	f06f 030b 	mvn.w	r3, #11
}
 8113532:	4618      	mov	r0, r3
 8113534:	3714      	adds	r7, #20
 8113536:	46bd      	mov	sp, r7
 8113538:	f85d 7b04 	ldr.w	r7, [sp], #4
 811353c:	4770      	bx	lr
	...

08113540 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8113540:	b480      	push	{r7}
 8113542:	b085      	sub	sp, #20
 8113544:	af00      	add	r7, sp, #0
 8113546:	4603      	mov	r3, r0
 8113548:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 811354a:	79fb      	ldrb	r3, [r7, #7]
 811354c:	2b00      	cmp	r3, #0
 811354e:	d013      	beq.n	8113578 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8113550:	4b0d      	ldr	r3, [pc, #52]	; (8113588 <netif_get_by_index+0x48>)
 8113552:	681b      	ldr	r3, [r3, #0]
 8113554:	60fb      	str	r3, [r7, #12]
 8113556:	e00c      	b.n	8113572 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8113558:	68fb      	ldr	r3, [r7, #12]
 811355a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 811355e:	3301      	adds	r3, #1
 8113560:	b2db      	uxtb	r3, r3
 8113562:	79fa      	ldrb	r2, [r7, #7]
 8113564:	429a      	cmp	r2, r3
 8113566:	d101      	bne.n	811356c <netif_get_by_index+0x2c>
        return netif; /* found! */
 8113568:	68fb      	ldr	r3, [r7, #12]
 811356a:	e006      	b.n	811357a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 811356c:	68fb      	ldr	r3, [r7, #12]
 811356e:	681b      	ldr	r3, [r3, #0]
 8113570:	60fb      	str	r3, [r7, #12]
 8113572:	68fb      	ldr	r3, [r7, #12]
 8113574:	2b00      	cmp	r3, #0
 8113576:	d1ef      	bne.n	8113558 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8113578:	2300      	movs	r3, #0
}
 811357a:	4618      	mov	r0, r3
 811357c:	3714      	adds	r7, #20
 811357e:	46bd      	mov	sp, r7
 8113580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8113584:	4770      	bx	lr
 8113586:	bf00      	nop
 8113588:	10008818 	.word	0x10008818

0811358c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 811358c:	b480      	push	{r7}
 811358e:	b085      	sub	sp, #20
 8113590:	af00      	add	r7, sp, #0
 8113592:	60f8      	str	r0, [r7, #12]
 8113594:	60b9      	str	r1, [r7, #8]
 8113596:	4611      	mov	r1, r2
 8113598:	461a      	mov	r2, r3
 811359a:	460b      	mov	r3, r1
 811359c:	80fb      	strh	r3, [r7, #6]
 811359e:	4613      	mov	r3, r2
 81135a0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 81135a2:	68fb      	ldr	r3, [r7, #12]
 81135a4:	2200      	movs	r2, #0
 81135a6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 81135a8:	68fb      	ldr	r3, [r7, #12]
 81135aa:	68ba      	ldr	r2, [r7, #8]
 81135ac:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 81135ae:	68fb      	ldr	r3, [r7, #12]
 81135b0:	88fa      	ldrh	r2, [r7, #6]
 81135b2:	811a      	strh	r2, [r3, #8]
  p->len = len;
 81135b4:	68fb      	ldr	r3, [r7, #12]
 81135b6:	88ba      	ldrh	r2, [r7, #4]
 81135b8:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 81135ba:	8b3b      	ldrh	r3, [r7, #24]
 81135bc:	b2da      	uxtb	r2, r3
 81135be:	68fb      	ldr	r3, [r7, #12]
 81135c0:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 81135c2:	68fb      	ldr	r3, [r7, #12]
 81135c4:	7f3a      	ldrb	r2, [r7, #28]
 81135c6:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 81135c8:	68fb      	ldr	r3, [r7, #12]
 81135ca:	2201      	movs	r2, #1
 81135cc:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 81135ce:	68fb      	ldr	r3, [r7, #12]
 81135d0:	2200      	movs	r2, #0
 81135d2:	73da      	strb	r2, [r3, #15]
}
 81135d4:	bf00      	nop
 81135d6:	3714      	adds	r7, #20
 81135d8:	46bd      	mov	sp, r7
 81135da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81135de:	4770      	bx	lr

081135e0 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 81135e0:	b580      	push	{r7, lr}
 81135e2:	b08c      	sub	sp, #48	; 0x30
 81135e4:	af02      	add	r7, sp, #8
 81135e6:	4603      	mov	r3, r0
 81135e8:	71fb      	strb	r3, [r7, #7]
 81135ea:	460b      	mov	r3, r1
 81135ec:	80bb      	strh	r3, [r7, #4]
 81135ee:	4613      	mov	r3, r2
 81135f0:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 81135f2:	79fb      	ldrb	r3, [r7, #7]
 81135f4:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 81135f6:	887b      	ldrh	r3, [r7, #2]
 81135f8:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 81135fc:	d07d      	beq.n	81136fa <pbuf_alloc+0x11a>
 81135fe:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8113602:	f300 80c6 	bgt.w	8113792 <pbuf_alloc+0x1b2>
 8113606:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 811360a:	d010      	beq.n	811362e <pbuf_alloc+0x4e>
 811360c:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8113610:	f300 80bf 	bgt.w	8113792 <pbuf_alloc+0x1b2>
 8113614:	2b01      	cmp	r3, #1
 8113616:	d002      	beq.n	811361e <pbuf_alloc+0x3e>
 8113618:	2b41      	cmp	r3, #65	; 0x41
 811361a:	f040 80ba 	bne.w	8113792 <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 811361e:	887a      	ldrh	r2, [r7, #2]
 8113620:	88bb      	ldrh	r3, [r7, #4]
 8113622:	4619      	mov	r1, r3
 8113624:	2000      	movs	r0, #0
 8113626:	f000 f8cf 	bl	81137c8 <pbuf_alloc_reference>
 811362a:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 811362c:	e0bb      	b.n	81137a6 <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 811362e:	2300      	movs	r3, #0
 8113630:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8113632:	2300      	movs	r3, #0
 8113634:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8113636:	88bb      	ldrh	r3, [r7, #4]
 8113638:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 811363a:	2009      	movs	r0, #9
 811363c:	f7ff fbf8 	bl	8112e30 <memp_malloc>
 8113640:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8113642:	693b      	ldr	r3, [r7, #16]
 8113644:	2b00      	cmp	r3, #0
 8113646:	d107      	bne.n	8113658 <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 8113648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 811364a:	2b00      	cmp	r3, #0
 811364c:	d002      	beq.n	8113654 <pbuf_alloc+0x74>
            pbuf_free(p);
 811364e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8113650:	f000 faa8 	bl	8113ba4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8113654:	2300      	movs	r3, #0
 8113656:	e0a7      	b.n	81137a8 <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8113658:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 811365a:	3303      	adds	r3, #3
 811365c:	b29b      	uxth	r3, r3
 811365e:	f023 0303 	bic.w	r3, r3, #3
 8113662:	b29b      	uxth	r3, r3
 8113664:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8113668:	b29b      	uxth	r3, r3
 811366a:	8b7a      	ldrh	r2, [r7, #26]
 811366c:	4293      	cmp	r3, r2
 811366e:	bf28      	it	cs
 8113670:	4613      	movcs	r3, r2
 8113672:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8113674:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8113676:	3310      	adds	r3, #16
 8113678:	693a      	ldr	r2, [r7, #16]
 811367a:	4413      	add	r3, r2
 811367c:	3303      	adds	r3, #3
 811367e:	f023 0303 	bic.w	r3, r3, #3
 8113682:	4618      	mov	r0, r3
 8113684:	89f9      	ldrh	r1, [r7, #14]
 8113686:	8b7a      	ldrh	r2, [r7, #26]
 8113688:	2300      	movs	r3, #0
 811368a:	9301      	str	r3, [sp, #4]
 811368c:	887b      	ldrh	r3, [r7, #2]
 811368e:	9300      	str	r3, [sp, #0]
 8113690:	460b      	mov	r3, r1
 8113692:	4601      	mov	r1, r0
 8113694:	6938      	ldr	r0, [r7, #16]
 8113696:	f7ff ff79 	bl	811358c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 811369a:	693b      	ldr	r3, [r7, #16]
 811369c:	685b      	ldr	r3, [r3, #4]
 811369e:	f003 0303 	and.w	r3, r3, #3
 81136a2:	2b00      	cmp	r3, #0
 81136a4:	d006      	beq.n	81136b4 <pbuf_alloc+0xd4>
 81136a6:	4b42      	ldr	r3, [pc, #264]	; (81137b0 <pbuf_alloc+0x1d0>)
 81136a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 81136ac:	4941      	ldr	r1, [pc, #260]	; (81137b4 <pbuf_alloc+0x1d4>)
 81136ae:	4842      	ldr	r0, [pc, #264]	; (81137b8 <pbuf_alloc+0x1d8>)
 81136b0:	f005 fd16 	bl	81190e0 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 81136b4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 81136b6:	3303      	adds	r3, #3
 81136b8:	f023 0303 	bic.w	r3, r3, #3
 81136bc:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 81136c0:	d106      	bne.n	81136d0 <pbuf_alloc+0xf0>
 81136c2:	4b3b      	ldr	r3, [pc, #236]	; (81137b0 <pbuf_alloc+0x1d0>)
 81136c4:	f44f 7281 	mov.w	r2, #258	; 0x102
 81136c8:	493c      	ldr	r1, [pc, #240]	; (81137bc <pbuf_alloc+0x1dc>)
 81136ca:	483b      	ldr	r0, [pc, #236]	; (81137b8 <pbuf_alloc+0x1d8>)
 81136cc:	f005 fd08 	bl	81190e0 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 81136d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81136d2:	2b00      	cmp	r3, #0
 81136d4:	d102      	bne.n	81136dc <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 81136d6:	693b      	ldr	r3, [r7, #16]
 81136d8:	627b      	str	r3, [r7, #36]	; 0x24
 81136da:	e002      	b.n	81136e2 <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 81136dc:	69fb      	ldr	r3, [r7, #28]
 81136de:	693a      	ldr	r2, [r7, #16]
 81136e0:	601a      	str	r2, [r3, #0]
        }
        last = q;
 81136e2:	693b      	ldr	r3, [r7, #16]
 81136e4:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 81136e6:	8b7a      	ldrh	r2, [r7, #26]
 81136e8:	89fb      	ldrh	r3, [r7, #14]
 81136ea:	1ad3      	subs	r3, r2, r3
 81136ec:	837b      	strh	r3, [r7, #26]
        offset = 0;
 81136ee:	2300      	movs	r3, #0
 81136f0:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 81136f2:	8b7b      	ldrh	r3, [r7, #26]
 81136f4:	2b00      	cmp	r3, #0
 81136f6:	d1a0      	bne.n	811363a <pbuf_alloc+0x5a>
      break;
 81136f8:	e055      	b.n	81137a6 <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 81136fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 81136fc:	3303      	adds	r3, #3
 81136fe:	b29b      	uxth	r3, r3
 8113700:	f023 0303 	bic.w	r3, r3, #3
 8113704:	b29a      	uxth	r2, r3
 8113706:	88bb      	ldrh	r3, [r7, #4]
 8113708:	3303      	adds	r3, #3
 811370a:	b29b      	uxth	r3, r3
 811370c:	f023 0303 	bic.w	r3, r3, #3
 8113710:	b29b      	uxth	r3, r3
 8113712:	4413      	add	r3, r2
 8113714:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8113716:	8b3b      	ldrh	r3, [r7, #24]
 8113718:	3310      	adds	r3, #16
 811371a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 811371c:	8b3a      	ldrh	r2, [r7, #24]
 811371e:	88bb      	ldrh	r3, [r7, #4]
 8113720:	3303      	adds	r3, #3
 8113722:	f023 0303 	bic.w	r3, r3, #3
 8113726:	429a      	cmp	r2, r3
 8113728:	d306      	bcc.n	8113738 <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 811372a:	8afa      	ldrh	r2, [r7, #22]
 811372c:	88bb      	ldrh	r3, [r7, #4]
 811372e:	3303      	adds	r3, #3
 8113730:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8113734:	429a      	cmp	r2, r3
 8113736:	d201      	bcs.n	811373c <pbuf_alloc+0x15c>
        return NULL;
 8113738:	2300      	movs	r3, #0
 811373a:	e035      	b.n	81137a8 <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 811373c:	8afb      	ldrh	r3, [r7, #22]
 811373e:	4618      	mov	r0, r3
 8113740:	f7ff f9ce 	bl	8112ae0 <mem_malloc>
 8113744:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8113746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8113748:	2b00      	cmp	r3, #0
 811374a:	d101      	bne.n	8113750 <pbuf_alloc+0x170>
        return NULL;
 811374c:	2300      	movs	r3, #0
 811374e:	e02b      	b.n	81137a8 <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8113750:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8113752:	3310      	adds	r3, #16
 8113754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8113756:	4413      	add	r3, r2
 8113758:	3303      	adds	r3, #3
 811375a:	f023 0303 	bic.w	r3, r3, #3
 811375e:	4618      	mov	r0, r3
 8113760:	88b9      	ldrh	r1, [r7, #4]
 8113762:	88ba      	ldrh	r2, [r7, #4]
 8113764:	2300      	movs	r3, #0
 8113766:	9301      	str	r3, [sp, #4]
 8113768:	887b      	ldrh	r3, [r7, #2]
 811376a:	9300      	str	r3, [sp, #0]
 811376c:	460b      	mov	r3, r1
 811376e:	4601      	mov	r1, r0
 8113770:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8113772:	f7ff ff0b 	bl	811358c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8113776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8113778:	685b      	ldr	r3, [r3, #4]
 811377a:	f003 0303 	and.w	r3, r3, #3
 811377e:	2b00      	cmp	r3, #0
 8113780:	d010      	beq.n	81137a4 <pbuf_alloc+0x1c4>
 8113782:	4b0b      	ldr	r3, [pc, #44]	; (81137b0 <pbuf_alloc+0x1d0>)
 8113784:	f44f 7291 	mov.w	r2, #290	; 0x122
 8113788:	490d      	ldr	r1, [pc, #52]	; (81137c0 <pbuf_alloc+0x1e0>)
 811378a:	480b      	ldr	r0, [pc, #44]	; (81137b8 <pbuf_alloc+0x1d8>)
 811378c:	f005 fca8 	bl	81190e0 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8113790:	e008      	b.n	81137a4 <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8113792:	4b07      	ldr	r3, [pc, #28]	; (81137b0 <pbuf_alloc+0x1d0>)
 8113794:	f240 1227 	movw	r2, #295	; 0x127
 8113798:	490a      	ldr	r1, [pc, #40]	; (81137c4 <pbuf_alloc+0x1e4>)
 811379a:	4807      	ldr	r0, [pc, #28]	; (81137b8 <pbuf_alloc+0x1d8>)
 811379c:	f005 fca0 	bl	81190e0 <iprintf>
      return NULL;
 81137a0:	2300      	movs	r3, #0
 81137a2:	e001      	b.n	81137a8 <pbuf_alloc+0x1c8>
      break;
 81137a4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 81137a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 81137a8:	4618      	mov	r0, r3
 81137aa:	3728      	adds	r7, #40	; 0x28
 81137ac:	46bd      	mov	sp, r7
 81137ae:	bd80      	pop	{r7, pc}
 81137b0:	0811c118 	.word	0x0811c118
 81137b4:	0811c17c 	.word	0x0811c17c
 81137b8:	0811c1ac 	.word	0x0811c1ac
 81137bc:	0811c1d4 	.word	0x0811c1d4
 81137c0:	0811c208 	.word	0x0811c208
 81137c4:	0811c234 	.word	0x0811c234

081137c8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 81137c8:	b580      	push	{r7, lr}
 81137ca:	b086      	sub	sp, #24
 81137cc:	af02      	add	r7, sp, #8
 81137ce:	6078      	str	r0, [r7, #4]
 81137d0:	460b      	mov	r3, r1
 81137d2:	807b      	strh	r3, [r7, #2]
 81137d4:	4613      	mov	r3, r2
 81137d6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 81137d8:	883b      	ldrh	r3, [r7, #0]
 81137da:	2b41      	cmp	r3, #65	; 0x41
 81137dc:	d009      	beq.n	81137f2 <pbuf_alloc_reference+0x2a>
 81137de:	883b      	ldrh	r3, [r7, #0]
 81137e0:	2b01      	cmp	r3, #1
 81137e2:	d006      	beq.n	81137f2 <pbuf_alloc_reference+0x2a>
 81137e4:	4b0f      	ldr	r3, [pc, #60]	; (8113824 <pbuf_alloc_reference+0x5c>)
 81137e6:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 81137ea:	490f      	ldr	r1, [pc, #60]	; (8113828 <pbuf_alloc_reference+0x60>)
 81137ec:	480f      	ldr	r0, [pc, #60]	; (811382c <pbuf_alloc_reference+0x64>)
 81137ee:	f005 fc77 	bl	81190e0 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 81137f2:	2008      	movs	r0, #8
 81137f4:	f7ff fb1c 	bl	8112e30 <memp_malloc>
 81137f8:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 81137fa:	68fb      	ldr	r3, [r7, #12]
 81137fc:	2b00      	cmp	r3, #0
 81137fe:	d101      	bne.n	8113804 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8113800:	2300      	movs	r3, #0
 8113802:	e00b      	b.n	811381c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8113804:	8879      	ldrh	r1, [r7, #2]
 8113806:	887a      	ldrh	r2, [r7, #2]
 8113808:	2300      	movs	r3, #0
 811380a:	9301      	str	r3, [sp, #4]
 811380c:	883b      	ldrh	r3, [r7, #0]
 811380e:	9300      	str	r3, [sp, #0]
 8113810:	460b      	mov	r3, r1
 8113812:	6879      	ldr	r1, [r7, #4]
 8113814:	68f8      	ldr	r0, [r7, #12]
 8113816:	f7ff feb9 	bl	811358c <pbuf_init_alloced_pbuf>
  return p;
 811381a:	68fb      	ldr	r3, [r7, #12]
}
 811381c:	4618      	mov	r0, r3
 811381e:	3710      	adds	r7, #16
 8113820:	46bd      	mov	sp, r7
 8113822:	bd80      	pop	{r7, pc}
 8113824:	0811c118 	.word	0x0811c118
 8113828:	0811c250 	.word	0x0811c250
 811382c:	0811c1ac 	.word	0x0811c1ac

08113830 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8113830:	b580      	push	{r7, lr}
 8113832:	b088      	sub	sp, #32
 8113834:	af02      	add	r7, sp, #8
 8113836:	607b      	str	r3, [r7, #4]
 8113838:	4603      	mov	r3, r0
 811383a:	73fb      	strb	r3, [r7, #15]
 811383c:	460b      	mov	r3, r1
 811383e:	81bb      	strh	r3, [r7, #12]
 8113840:	4613      	mov	r3, r2
 8113842:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8113844:	7bfb      	ldrb	r3, [r7, #15]
 8113846:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8113848:	8a7b      	ldrh	r3, [r7, #18]
 811384a:	3303      	adds	r3, #3
 811384c:	f023 0203 	bic.w	r2, r3, #3
 8113850:	89bb      	ldrh	r3, [r7, #12]
 8113852:	441a      	add	r2, r3
 8113854:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8113856:	429a      	cmp	r2, r3
 8113858:	d901      	bls.n	811385e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 811385a:	2300      	movs	r3, #0
 811385c:	e018      	b.n	8113890 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 811385e:	6a3b      	ldr	r3, [r7, #32]
 8113860:	2b00      	cmp	r3, #0
 8113862:	d007      	beq.n	8113874 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8113864:	8a7b      	ldrh	r3, [r7, #18]
 8113866:	3303      	adds	r3, #3
 8113868:	f023 0303 	bic.w	r3, r3, #3
 811386c:	6a3a      	ldr	r2, [r7, #32]
 811386e:	4413      	add	r3, r2
 8113870:	617b      	str	r3, [r7, #20]
 8113872:	e001      	b.n	8113878 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8113874:	2300      	movs	r3, #0
 8113876:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8113878:	6878      	ldr	r0, [r7, #4]
 811387a:	89b9      	ldrh	r1, [r7, #12]
 811387c:	89ba      	ldrh	r2, [r7, #12]
 811387e:	2302      	movs	r3, #2
 8113880:	9301      	str	r3, [sp, #4]
 8113882:	897b      	ldrh	r3, [r7, #10]
 8113884:	9300      	str	r3, [sp, #0]
 8113886:	460b      	mov	r3, r1
 8113888:	6979      	ldr	r1, [r7, #20]
 811388a:	f7ff fe7f 	bl	811358c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 811388e:	687b      	ldr	r3, [r7, #4]
}
 8113890:	4618      	mov	r0, r3
 8113892:	3718      	adds	r7, #24
 8113894:	46bd      	mov	sp, r7
 8113896:	bd80      	pop	{r7, pc}

08113898 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8113898:	b580      	push	{r7, lr}
 811389a:	b084      	sub	sp, #16
 811389c:	af00      	add	r7, sp, #0
 811389e:	6078      	str	r0, [r7, #4]
 81138a0:	460b      	mov	r3, r1
 81138a2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 81138a4:	687b      	ldr	r3, [r7, #4]
 81138a6:	2b00      	cmp	r3, #0
 81138a8:	d106      	bne.n	81138b8 <pbuf_realloc+0x20>
 81138aa:	4b3a      	ldr	r3, [pc, #232]	; (8113994 <pbuf_realloc+0xfc>)
 81138ac:	f44f 72cc 	mov.w	r2, #408	; 0x198
 81138b0:	4939      	ldr	r1, [pc, #228]	; (8113998 <pbuf_realloc+0x100>)
 81138b2:	483a      	ldr	r0, [pc, #232]	; (811399c <pbuf_realloc+0x104>)
 81138b4:	f005 fc14 	bl	81190e0 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 81138b8:	687b      	ldr	r3, [r7, #4]
 81138ba:	891b      	ldrh	r3, [r3, #8]
 81138bc:	887a      	ldrh	r2, [r7, #2]
 81138be:	429a      	cmp	r2, r3
 81138c0:	d263      	bcs.n	811398a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 81138c2:	687b      	ldr	r3, [r7, #4]
 81138c4:	891a      	ldrh	r2, [r3, #8]
 81138c6:	887b      	ldrh	r3, [r7, #2]
 81138c8:	1ad3      	subs	r3, r2, r3
 81138ca:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 81138cc:	887b      	ldrh	r3, [r7, #2]
 81138ce:	817b      	strh	r3, [r7, #10]
  q = p;
 81138d0:	687b      	ldr	r3, [r7, #4]
 81138d2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 81138d4:	e018      	b.n	8113908 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 81138d6:	68fb      	ldr	r3, [r7, #12]
 81138d8:	895b      	ldrh	r3, [r3, #10]
 81138da:	897a      	ldrh	r2, [r7, #10]
 81138dc:	1ad3      	subs	r3, r2, r3
 81138de:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 81138e0:	68fb      	ldr	r3, [r7, #12]
 81138e2:	891a      	ldrh	r2, [r3, #8]
 81138e4:	893b      	ldrh	r3, [r7, #8]
 81138e6:	1ad3      	subs	r3, r2, r3
 81138e8:	b29a      	uxth	r2, r3
 81138ea:	68fb      	ldr	r3, [r7, #12]
 81138ec:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 81138ee:	68fb      	ldr	r3, [r7, #12]
 81138f0:	681b      	ldr	r3, [r3, #0]
 81138f2:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 81138f4:	68fb      	ldr	r3, [r7, #12]
 81138f6:	2b00      	cmp	r3, #0
 81138f8:	d106      	bne.n	8113908 <pbuf_realloc+0x70>
 81138fa:	4b26      	ldr	r3, [pc, #152]	; (8113994 <pbuf_realloc+0xfc>)
 81138fc:	f240 12af 	movw	r2, #431	; 0x1af
 8113900:	4927      	ldr	r1, [pc, #156]	; (81139a0 <pbuf_realloc+0x108>)
 8113902:	4826      	ldr	r0, [pc, #152]	; (811399c <pbuf_realloc+0x104>)
 8113904:	f005 fbec 	bl	81190e0 <iprintf>
  while (rem_len > q->len) {
 8113908:	68fb      	ldr	r3, [r7, #12]
 811390a:	895b      	ldrh	r3, [r3, #10]
 811390c:	897a      	ldrh	r2, [r7, #10]
 811390e:	429a      	cmp	r2, r3
 8113910:	d8e1      	bhi.n	81138d6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8113912:	68fb      	ldr	r3, [r7, #12]
 8113914:	7b1b      	ldrb	r3, [r3, #12]
 8113916:	f003 030f 	and.w	r3, r3, #15
 811391a:	2b00      	cmp	r3, #0
 811391c:	d121      	bne.n	8113962 <pbuf_realloc+0xca>
 811391e:	68fb      	ldr	r3, [r7, #12]
 8113920:	895b      	ldrh	r3, [r3, #10]
 8113922:	897a      	ldrh	r2, [r7, #10]
 8113924:	429a      	cmp	r2, r3
 8113926:	d01c      	beq.n	8113962 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8113928:	68fb      	ldr	r3, [r7, #12]
 811392a:	7b5b      	ldrb	r3, [r3, #13]
 811392c:	f003 0302 	and.w	r3, r3, #2
 8113930:	2b00      	cmp	r3, #0
 8113932:	d116      	bne.n	8113962 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8113934:	68fb      	ldr	r3, [r7, #12]
 8113936:	685a      	ldr	r2, [r3, #4]
 8113938:	68fb      	ldr	r3, [r7, #12]
 811393a:	1ad3      	subs	r3, r2, r3
 811393c:	b29a      	uxth	r2, r3
 811393e:	897b      	ldrh	r3, [r7, #10]
 8113940:	4413      	add	r3, r2
 8113942:	b29b      	uxth	r3, r3
 8113944:	4619      	mov	r1, r3
 8113946:	68f8      	ldr	r0, [r7, #12]
 8113948:	f7fe ffba 	bl	81128c0 <mem_trim>
 811394c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 811394e:	68fb      	ldr	r3, [r7, #12]
 8113950:	2b00      	cmp	r3, #0
 8113952:	d106      	bne.n	8113962 <pbuf_realloc+0xca>
 8113954:	4b0f      	ldr	r3, [pc, #60]	; (8113994 <pbuf_realloc+0xfc>)
 8113956:	f240 12bd 	movw	r2, #445	; 0x1bd
 811395a:	4912      	ldr	r1, [pc, #72]	; (81139a4 <pbuf_realloc+0x10c>)
 811395c:	480f      	ldr	r0, [pc, #60]	; (811399c <pbuf_realloc+0x104>)
 811395e:	f005 fbbf 	bl	81190e0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8113962:	68fb      	ldr	r3, [r7, #12]
 8113964:	897a      	ldrh	r2, [r7, #10]
 8113966:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8113968:	68fb      	ldr	r3, [r7, #12]
 811396a:	895a      	ldrh	r2, [r3, #10]
 811396c:	68fb      	ldr	r3, [r7, #12]
 811396e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8113970:	68fb      	ldr	r3, [r7, #12]
 8113972:	681b      	ldr	r3, [r3, #0]
 8113974:	2b00      	cmp	r3, #0
 8113976:	d004      	beq.n	8113982 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8113978:	68fb      	ldr	r3, [r7, #12]
 811397a:	681b      	ldr	r3, [r3, #0]
 811397c:	4618      	mov	r0, r3
 811397e:	f000 f911 	bl	8113ba4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8113982:	68fb      	ldr	r3, [r7, #12]
 8113984:	2200      	movs	r2, #0
 8113986:	601a      	str	r2, [r3, #0]
 8113988:	e000      	b.n	811398c <pbuf_realloc+0xf4>
    return;
 811398a:	bf00      	nop

}
 811398c:	3710      	adds	r7, #16
 811398e:	46bd      	mov	sp, r7
 8113990:	bd80      	pop	{r7, pc}
 8113992:	bf00      	nop
 8113994:	0811c118 	.word	0x0811c118
 8113998:	0811c264 	.word	0x0811c264
 811399c:	0811c1ac 	.word	0x0811c1ac
 81139a0:	0811c27c 	.word	0x0811c27c
 81139a4:	0811c294 	.word	0x0811c294

081139a8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 81139a8:	b580      	push	{r7, lr}
 81139aa:	b086      	sub	sp, #24
 81139ac:	af00      	add	r7, sp, #0
 81139ae:	60f8      	str	r0, [r7, #12]
 81139b0:	60b9      	str	r1, [r7, #8]
 81139b2:	4613      	mov	r3, r2
 81139b4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 81139b6:	68fb      	ldr	r3, [r7, #12]
 81139b8:	2b00      	cmp	r3, #0
 81139ba:	d106      	bne.n	81139ca <pbuf_add_header_impl+0x22>
 81139bc:	4b2b      	ldr	r3, [pc, #172]	; (8113a6c <pbuf_add_header_impl+0xc4>)
 81139be:	f240 12df 	movw	r2, #479	; 0x1df
 81139c2:	492b      	ldr	r1, [pc, #172]	; (8113a70 <pbuf_add_header_impl+0xc8>)
 81139c4:	482b      	ldr	r0, [pc, #172]	; (8113a74 <pbuf_add_header_impl+0xcc>)
 81139c6:	f005 fb8b 	bl	81190e0 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 81139ca:	68fb      	ldr	r3, [r7, #12]
 81139cc:	2b00      	cmp	r3, #0
 81139ce:	d003      	beq.n	81139d8 <pbuf_add_header_impl+0x30>
 81139d0:	68bb      	ldr	r3, [r7, #8]
 81139d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81139d6:	d301      	bcc.n	81139dc <pbuf_add_header_impl+0x34>
    return 1;
 81139d8:	2301      	movs	r3, #1
 81139da:	e043      	b.n	8113a64 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 81139dc:	68bb      	ldr	r3, [r7, #8]
 81139de:	2b00      	cmp	r3, #0
 81139e0:	d101      	bne.n	81139e6 <pbuf_add_header_impl+0x3e>
    return 0;
 81139e2:	2300      	movs	r3, #0
 81139e4:	e03e      	b.n	8113a64 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 81139e6:	68bb      	ldr	r3, [r7, #8]
 81139e8:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 81139ea:	68fb      	ldr	r3, [r7, #12]
 81139ec:	891a      	ldrh	r2, [r3, #8]
 81139ee:	8a7b      	ldrh	r3, [r7, #18]
 81139f0:	4413      	add	r3, r2
 81139f2:	b29b      	uxth	r3, r3
 81139f4:	8a7a      	ldrh	r2, [r7, #18]
 81139f6:	429a      	cmp	r2, r3
 81139f8:	d901      	bls.n	81139fe <pbuf_add_header_impl+0x56>
    return 1;
 81139fa:	2301      	movs	r3, #1
 81139fc:	e032      	b.n	8113a64 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 81139fe:	68fb      	ldr	r3, [r7, #12]
 8113a00:	7b1b      	ldrb	r3, [r3, #12]
 8113a02:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8113a04:	8a3b      	ldrh	r3, [r7, #16]
 8113a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8113a0a:	2b00      	cmp	r3, #0
 8113a0c:	d00c      	beq.n	8113a28 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8113a0e:	68fb      	ldr	r3, [r7, #12]
 8113a10:	685a      	ldr	r2, [r3, #4]
 8113a12:	68bb      	ldr	r3, [r7, #8]
 8113a14:	425b      	negs	r3, r3
 8113a16:	4413      	add	r3, r2
 8113a18:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8113a1a:	68fb      	ldr	r3, [r7, #12]
 8113a1c:	3310      	adds	r3, #16
 8113a1e:	697a      	ldr	r2, [r7, #20]
 8113a20:	429a      	cmp	r2, r3
 8113a22:	d20d      	bcs.n	8113a40 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8113a24:	2301      	movs	r3, #1
 8113a26:	e01d      	b.n	8113a64 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8113a28:	79fb      	ldrb	r3, [r7, #7]
 8113a2a:	2b00      	cmp	r3, #0
 8113a2c:	d006      	beq.n	8113a3c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8113a2e:	68fb      	ldr	r3, [r7, #12]
 8113a30:	685a      	ldr	r2, [r3, #4]
 8113a32:	68bb      	ldr	r3, [r7, #8]
 8113a34:	425b      	negs	r3, r3
 8113a36:	4413      	add	r3, r2
 8113a38:	617b      	str	r3, [r7, #20]
 8113a3a:	e001      	b.n	8113a40 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8113a3c:	2301      	movs	r3, #1
 8113a3e:	e011      	b.n	8113a64 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8113a40:	68fb      	ldr	r3, [r7, #12]
 8113a42:	697a      	ldr	r2, [r7, #20]
 8113a44:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8113a46:	68fb      	ldr	r3, [r7, #12]
 8113a48:	895a      	ldrh	r2, [r3, #10]
 8113a4a:	8a7b      	ldrh	r3, [r7, #18]
 8113a4c:	4413      	add	r3, r2
 8113a4e:	b29a      	uxth	r2, r3
 8113a50:	68fb      	ldr	r3, [r7, #12]
 8113a52:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8113a54:	68fb      	ldr	r3, [r7, #12]
 8113a56:	891a      	ldrh	r2, [r3, #8]
 8113a58:	8a7b      	ldrh	r3, [r7, #18]
 8113a5a:	4413      	add	r3, r2
 8113a5c:	b29a      	uxth	r2, r3
 8113a5e:	68fb      	ldr	r3, [r7, #12]
 8113a60:	811a      	strh	r2, [r3, #8]


  return 0;
 8113a62:	2300      	movs	r3, #0
}
 8113a64:	4618      	mov	r0, r3
 8113a66:	3718      	adds	r7, #24
 8113a68:	46bd      	mov	sp, r7
 8113a6a:	bd80      	pop	{r7, pc}
 8113a6c:	0811c118 	.word	0x0811c118
 8113a70:	0811c2b0 	.word	0x0811c2b0
 8113a74:	0811c1ac 	.word	0x0811c1ac

08113a78 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8113a78:	b580      	push	{r7, lr}
 8113a7a:	b082      	sub	sp, #8
 8113a7c:	af00      	add	r7, sp, #0
 8113a7e:	6078      	str	r0, [r7, #4]
 8113a80:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8113a82:	2200      	movs	r2, #0
 8113a84:	6839      	ldr	r1, [r7, #0]
 8113a86:	6878      	ldr	r0, [r7, #4]
 8113a88:	f7ff ff8e 	bl	81139a8 <pbuf_add_header_impl>
 8113a8c:	4603      	mov	r3, r0
}
 8113a8e:	4618      	mov	r0, r3
 8113a90:	3708      	adds	r7, #8
 8113a92:	46bd      	mov	sp, r7
 8113a94:	bd80      	pop	{r7, pc}
	...

08113a98 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8113a98:	b580      	push	{r7, lr}
 8113a9a:	b084      	sub	sp, #16
 8113a9c:	af00      	add	r7, sp, #0
 8113a9e:	6078      	str	r0, [r7, #4]
 8113aa0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8113aa2:	687b      	ldr	r3, [r7, #4]
 8113aa4:	2b00      	cmp	r3, #0
 8113aa6:	d106      	bne.n	8113ab6 <pbuf_remove_header+0x1e>
 8113aa8:	4b20      	ldr	r3, [pc, #128]	; (8113b2c <pbuf_remove_header+0x94>)
 8113aaa:	f240 224b 	movw	r2, #587	; 0x24b
 8113aae:	4920      	ldr	r1, [pc, #128]	; (8113b30 <pbuf_remove_header+0x98>)
 8113ab0:	4820      	ldr	r0, [pc, #128]	; (8113b34 <pbuf_remove_header+0x9c>)
 8113ab2:	f005 fb15 	bl	81190e0 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8113ab6:	687b      	ldr	r3, [r7, #4]
 8113ab8:	2b00      	cmp	r3, #0
 8113aba:	d003      	beq.n	8113ac4 <pbuf_remove_header+0x2c>
 8113abc:	683b      	ldr	r3, [r7, #0]
 8113abe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8113ac2:	d301      	bcc.n	8113ac8 <pbuf_remove_header+0x30>
    return 1;
 8113ac4:	2301      	movs	r3, #1
 8113ac6:	e02c      	b.n	8113b22 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8113ac8:	683b      	ldr	r3, [r7, #0]
 8113aca:	2b00      	cmp	r3, #0
 8113acc:	d101      	bne.n	8113ad2 <pbuf_remove_header+0x3a>
    return 0;
 8113ace:	2300      	movs	r3, #0
 8113ad0:	e027      	b.n	8113b22 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8113ad2:	683b      	ldr	r3, [r7, #0]
 8113ad4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8113ad6:	687b      	ldr	r3, [r7, #4]
 8113ad8:	895b      	ldrh	r3, [r3, #10]
 8113ada:	89fa      	ldrh	r2, [r7, #14]
 8113adc:	429a      	cmp	r2, r3
 8113ade:	d908      	bls.n	8113af2 <pbuf_remove_header+0x5a>
 8113ae0:	4b12      	ldr	r3, [pc, #72]	; (8113b2c <pbuf_remove_header+0x94>)
 8113ae2:	f240 2255 	movw	r2, #597	; 0x255
 8113ae6:	4914      	ldr	r1, [pc, #80]	; (8113b38 <pbuf_remove_header+0xa0>)
 8113ae8:	4812      	ldr	r0, [pc, #72]	; (8113b34 <pbuf_remove_header+0x9c>)
 8113aea:	f005 faf9 	bl	81190e0 <iprintf>
 8113aee:	2301      	movs	r3, #1
 8113af0:	e017      	b.n	8113b22 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8113af2:	687b      	ldr	r3, [r7, #4]
 8113af4:	685b      	ldr	r3, [r3, #4]
 8113af6:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8113af8:	687b      	ldr	r3, [r7, #4]
 8113afa:	685a      	ldr	r2, [r3, #4]
 8113afc:	683b      	ldr	r3, [r7, #0]
 8113afe:	441a      	add	r2, r3
 8113b00:	687b      	ldr	r3, [r7, #4]
 8113b02:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8113b04:	687b      	ldr	r3, [r7, #4]
 8113b06:	895a      	ldrh	r2, [r3, #10]
 8113b08:	89fb      	ldrh	r3, [r7, #14]
 8113b0a:	1ad3      	subs	r3, r2, r3
 8113b0c:	b29a      	uxth	r2, r3
 8113b0e:	687b      	ldr	r3, [r7, #4]
 8113b10:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8113b12:	687b      	ldr	r3, [r7, #4]
 8113b14:	891a      	ldrh	r2, [r3, #8]
 8113b16:	89fb      	ldrh	r3, [r7, #14]
 8113b18:	1ad3      	subs	r3, r2, r3
 8113b1a:	b29a      	uxth	r2, r3
 8113b1c:	687b      	ldr	r3, [r7, #4]
 8113b1e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8113b20:	2300      	movs	r3, #0
}
 8113b22:	4618      	mov	r0, r3
 8113b24:	3710      	adds	r7, #16
 8113b26:	46bd      	mov	sp, r7
 8113b28:	bd80      	pop	{r7, pc}
 8113b2a:	bf00      	nop
 8113b2c:	0811c118 	.word	0x0811c118
 8113b30:	0811c2b0 	.word	0x0811c2b0
 8113b34:	0811c1ac 	.word	0x0811c1ac
 8113b38:	0811c2bc 	.word	0x0811c2bc

08113b3c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8113b3c:	b580      	push	{r7, lr}
 8113b3e:	b082      	sub	sp, #8
 8113b40:	af00      	add	r7, sp, #0
 8113b42:	6078      	str	r0, [r7, #4]
 8113b44:	460b      	mov	r3, r1
 8113b46:	807b      	strh	r3, [r7, #2]
 8113b48:	4613      	mov	r3, r2
 8113b4a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8113b4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8113b50:	2b00      	cmp	r3, #0
 8113b52:	da08      	bge.n	8113b66 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8113b54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8113b58:	425b      	negs	r3, r3
 8113b5a:	4619      	mov	r1, r3
 8113b5c:	6878      	ldr	r0, [r7, #4]
 8113b5e:	f7ff ff9b 	bl	8113a98 <pbuf_remove_header>
 8113b62:	4603      	mov	r3, r0
 8113b64:	e007      	b.n	8113b76 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8113b66:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8113b6a:	787a      	ldrb	r2, [r7, #1]
 8113b6c:	4619      	mov	r1, r3
 8113b6e:	6878      	ldr	r0, [r7, #4]
 8113b70:	f7ff ff1a 	bl	81139a8 <pbuf_add_header_impl>
 8113b74:	4603      	mov	r3, r0
  }
}
 8113b76:	4618      	mov	r0, r3
 8113b78:	3708      	adds	r7, #8
 8113b7a:	46bd      	mov	sp, r7
 8113b7c:	bd80      	pop	{r7, pc}

08113b7e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8113b7e:	b580      	push	{r7, lr}
 8113b80:	b082      	sub	sp, #8
 8113b82:	af00      	add	r7, sp, #0
 8113b84:	6078      	str	r0, [r7, #4]
 8113b86:	460b      	mov	r3, r1
 8113b88:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8113b8a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8113b8e:	2201      	movs	r2, #1
 8113b90:	4619      	mov	r1, r3
 8113b92:	6878      	ldr	r0, [r7, #4]
 8113b94:	f7ff ffd2 	bl	8113b3c <pbuf_header_impl>
 8113b98:	4603      	mov	r3, r0
}
 8113b9a:	4618      	mov	r0, r3
 8113b9c:	3708      	adds	r7, #8
 8113b9e:	46bd      	mov	sp, r7
 8113ba0:	bd80      	pop	{r7, pc}
	...

08113ba4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8113ba4:	b580      	push	{r7, lr}
 8113ba6:	b088      	sub	sp, #32
 8113ba8:	af00      	add	r7, sp, #0
 8113baa:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8113bac:	687b      	ldr	r3, [r7, #4]
 8113bae:	2b00      	cmp	r3, #0
 8113bb0:	d10b      	bne.n	8113bca <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8113bb2:	687b      	ldr	r3, [r7, #4]
 8113bb4:	2b00      	cmp	r3, #0
 8113bb6:	d106      	bne.n	8113bc6 <pbuf_free+0x22>
 8113bb8:	4b3b      	ldr	r3, [pc, #236]	; (8113ca8 <pbuf_free+0x104>)
 8113bba:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8113bbe:	493b      	ldr	r1, [pc, #236]	; (8113cac <pbuf_free+0x108>)
 8113bc0:	483b      	ldr	r0, [pc, #236]	; (8113cb0 <pbuf_free+0x10c>)
 8113bc2:	f005 fa8d 	bl	81190e0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8113bc6:	2300      	movs	r3, #0
 8113bc8:	e069      	b.n	8113c9e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8113bca:	2300      	movs	r3, #0
 8113bcc:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8113bce:	e062      	b.n	8113c96 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8113bd0:	f000 fb80 	bl	81142d4 <sys_arch_protect>
 8113bd4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8113bd6:	687b      	ldr	r3, [r7, #4]
 8113bd8:	7b9b      	ldrb	r3, [r3, #14]
 8113bda:	2b00      	cmp	r3, #0
 8113bdc:	d106      	bne.n	8113bec <pbuf_free+0x48>
 8113bde:	4b32      	ldr	r3, [pc, #200]	; (8113ca8 <pbuf_free+0x104>)
 8113be0:	f240 22f1 	movw	r2, #753	; 0x2f1
 8113be4:	4933      	ldr	r1, [pc, #204]	; (8113cb4 <pbuf_free+0x110>)
 8113be6:	4832      	ldr	r0, [pc, #200]	; (8113cb0 <pbuf_free+0x10c>)
 8113be8:	f005 fa7a 	bl	81190e0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8113bec:	687b      	ldr	r3, [r7, #4]
 8113bee:	7b9b      	ldrb	r3, [r3, #14]
 8113bf0:	3b01      	subs	r3, #1
 8113bf2:	b2da      	uxtb	r2, r3
 8113bf4:	687b      	ldr	r3, [r7, #4]
 8113bf6:	739a      	strb	r2, [r3, #14]
 8113bf8:	687b      	ldr	r3, [r7, #4]
 8113bfa:	7b9b      	ldrb	r3, [r3, #14]
 8113bfc:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8113bfe:	69b8      	ldr	r0, [r7, #24]
 8113c00:	f000 fb76 	bl	81142f0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8113c04:	7dfb      	ldrb	r3, [r7, #23]
 8113c06:	2b00      	cmp	r3, #0
 8113c08:	d143      	bne.n	8113c92 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8113c0a:	687b      	ldr	r3, [r7, #4]
 8113c0c:	681b      	ldr	r3, [r3, #0]
 8113c0e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8113c10:	687b      	ldr	r3, [r7, #4]
 8113c12:	7b1b      	ldrb	r3, [r3, #12]
 8113c14:	f003 030f 	and.w	r3, r3, #15
 8113c18:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8113c1a:	687b      	ldr	r3, [r7, #4]
 8113c1c:	7b5b      	ldrb	r3, [r3, #13]
 8113c1e:	f003 0302 	and.w	r3, r3, #2
 8113c22:	2b00      	cmp	r3, #0
 8113c24:	d011      	beq.n	8113c4a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8113c26:	687b      	ldr	r3, [r7, #4]
 8113c28:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8113c2a:	68bb      	ldr	r3, [r7, #8]
 8113c2c:	691b      	ldr	r3, [r3, #16]
 8113c2e:	2b00      	cmp	r3, #0
 8113c30:	d106      	bne.n	8113c40 <pbuf_free+0x9c>
 8113c32:	4b1d      	ldr	r3, [pc, #116]	; (8113ca8 <pbuf_free+0x104>)
 8113c34:	f240 22ff 	movw	r2, #767	; 0x2ff
 8113c38:	491f      	ldr	r1, [pc, #124]	; (8113cb8 <pbuf_free+0x114>)
 8113c3a:	481d      	ldr	r0, [pc, #116]	; (8113cb0 <pbuf_free+0x10c>)
 8113c3c:	f005 fa50 	bl	81190e0 <iprintf>
        pc->custom_free_function(p);
 8113c40:	68bb      	ldr	r3, [r7, #8]
 8113c42:	691b      	ldr	r3, [r3, #16]
 8113c44:	6878      	ldr	r0, [r7, #4]
 8113c46:	4798      	blx	r3
 8113c48:	e01d      	b.n	8113c86 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8113c4a:	7bfb      	ldrb	r3, [r7, #15]
 8113c4c:	2b02      	cmp	r3, #2
 8113c4e:	d104      	bne.n	8113c5a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8113c50:	6879      	ldr	r1, [r7, #4]
 8113c52:	2009      	movs	r0, #9
 8113c54:	f7ff f962 	bl	8112f1c <memp_free>
 8113c58:	e015      	b.n	8113c86 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8113c5a:	7bfb      	ldrb	r3, [r7, #15]
 8113c5c:	2b01      	cmp	r3, #1
 8113c5e:	d104      	bne.n	8113c6a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8113c60:	6879      	ldr	r1, [r7, #4]
 8113c62:	2008      	movs	r0, #8
 8113c64:	f7ff f95a 	bl	8112f1c <memp_free>
 8113c68:	e00d      	b.n	8113c86 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8113c6a:	7bfb      	ldrb	r3, [r7, #15]
 8113c6c:	2b00      	cmp	r3, #0
 8113c6e:	d103      	bne.n	8113c78 <pbuf_free+0xd4>
          mem_free(p);
 8113c70:	6878      	ldr	r0, [r7, #4]
 8113c72:	f7fe fd95 	bl	81127a0 <mem_free>
 8113c76:	e006      	b.n	8113c86 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8113c78:	4b0b      	ldr	r3, [pc, #44]	; (8113ca8 <pbuf_free+0x104>)
 8113c7a:	f240 320f 	movw	r2, #783	; 0x30f
 8113c7e:	490f      	ldr	r1, [pc, #60]	; (8113cbc <pbuf_free+0x118>)
 8113c80:	480b      	ldr	r0, [pc, #44]	; (8113cb0 <pbuf_free+0x10c>)
 8113c82:	f005 fa2d 	bl	81190e0 <iprintf>
        }
      }
      count++;
 8113c86:	7ffb      	ldrb	r3, [r7, #31]
 8113c88:	3301      	adds	r3, #1
 8113c8a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8113c8c:	693b      	ldr	r3, [r7, #16]
 8113c8e:	607b      	str	r3, [r7, #4]
 8113c90:	e001      	b.n	8113c96 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8113c92:	2300      	movs	r3, #0
 8113c94:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8113c96:	687b      	ldr	r3, [r7, #4]
 8113c98:	2b00      	cmp	r3, #0
 8113c9a:	d199      	bne.n	8113bd0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8113c9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8113c9e:	4618      	mov	r0, r3
 8113ca0:	3720      	adds	r7, #32
 8113ca2:	46bd      	mov	sp, r7
 8113ca4:	bd80      	pop	{r7, pc}
 8113ca6:	bf00      	nop
 8113ca8:	0811c118 	.word	0x0811c118
 8113cac:	0811c2b0 	.word	0x0811c2b0
 8113cb0:	0811c1ac 	.word	0x0811c1ac
 8113cb4:	0811c2dc 	.word	0x0811c2dc
 8113cb8:	0811c2f4 	.word	0x0811c2f4
 8113cbc:	0811c318 	.word	0x0811c318

08113cc0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8113cc0:	b480      	push	{r7}
 8113cc2:	b085      	sub	sp, #20
 8113cc4:	af00      	add	r7, sp, #0
 8113cc6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8113cc8:	2300      	movs	r3, #0
 8113cca:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8113ccc:	e005      	b.n	8113cda <pbuf_clen+0x1a>
    ++len;
 8113cce:	89fb      	ldrh	r3, [r7, #14]
 8113cd0:	3301      	adds	r3, #1
 8113cd2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8113cd4:	687b      	ldr	r3, [r7, #4]
 8113cd6:	681b      	ldr	r3, [r3, #0]
 8113cd8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8113cda:	687b      	ldr	r3, [r7, #4]
 8113cdc:	2b00      	cmp	r3, #0
 8113cde:	d1f6      	bne.n	8113cce <pbuf_clen+0xe>
  }
  return len;
 8113ce0:	89fb      	ldrh	r3, [r7, #14]
}
 8113ce2:	4618      	mov	r0, r3
 8113ce4:	3714      	adds	r7, #20
 8113ce6:	46bd      	mov	sp, r7
 8113ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8113cec:	4770      	bx	lr
	...

08113cf0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8113cf0:	b580      	push	{r7, lr}
 8113cf2:	b084      	sub	sp, #16
 8113cf4:	af00      	add	r7, sp, #0
 8113cf6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8113cf8:	687b      	ldr	r3, [r7, #4]
 8113cfa:	2b00      	cmp	r3, #0
 8113cfc:	d016      	beq.n	8113d2c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8113cfe:	f000 fae9 	bl	81142d4 <sys_arch_protect>
 8113d02:	60f8      	str	r0, [r7, #12]
 8113d04:	687b      	ldr	r3, [r7, #4]
 8113d06:	7b9b      	ldrb	r3, [r3, #14]
 8113d08:	3301      	adds	r3, #1
 8113d0a:	b2da      	uxtb	r2, r3
 8113d0c:	687b      	ldr	r3, [r7, #4]
 8113d0e:	739a      	strb	r2, [r3, #14]
 8113d10:	68f8      	ldr	r0, [r7, #12]
 8113d12:	f000 faed 	bl	81142f0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8113d16:	687b      	ldr	r3, [r7, #4]
 8113d18:	7b9b      	ldrb	r3, [r3, #14]
 8113d1a:	2b00      	cmp	r3, #0
 8113d1c:	d106      	bne.n	8113d2c <pbuf_ref+0x3c>
 8113d1e:	4b05      	ldr	r3, [pc, #20]	; (8113d34 <pbuf_ref+0x44>)
 8113d20:	f240 3242 	movw	r2, #834	; 0x342
 8113d24:	4904      	ldr	r1, [pc, #16]	; (8113d38 <pbuf_ref+0x48>)
 8113d26:	4805      	ldr	r0, [pc, #20]	; (8113d3c <pbuf_ref+0x4c>)
 8113d28:	f005 f9da 	bl	81190e0 <iprintf>
  }
}
 8113d2c:	bf00      	nop
 8113d2e:	3710      	adds	r7, #16
 8113d30:	46bd      	mov	sp, r7
 8113d32:	bd80      	pop	{r7, pc}
 8113d34:	0811c118 	.word	0x0811c118
 8113d38:	0811c32c 	.word	0x0811c32c
 8113d3c:	0811c1ac 	.word	0x0811c1ac

08113d40 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8113d40:	b580      	push	{r7, lr}
 8113d42:	b084      	sub	sp, #16
 8113d44:	af00      	add	r7, sp, #0
 8113d46:	6078      	str	r0, [r7, #4]
 8113d48:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8113d4a:	687b      	ldr	r3, [r7, #4]
 8113d4c:	2b00      	cmp	r3, #0
 8113d4e:	d002      	beq.n	8113d56 <pbuf_cat+0x16>
 8113d50:	683b      	ldr	r3, [r7, #0]
 8113d52:	2b00      	cmp	r3, #0
 8113d54:	d107      	bne.n	8113d66 <pbuf_cat+0x26>
 8113d56:	4b20      	ldr	r3, [pc, #128]	; (8113dd8 <pbuf_cat+0x98>)
 8113d58:	f240 3259 	movw	r2, #857	; 0x359
 8113d5c:	491f      	ldr	r1, [pc, #124]	; (8113ddc <pbuf_cat+0x9c>)
 8113d5e:	4820      	ldr	r0, [pc, #128]	; (8113de0 <pbuf_cat+0xa0>)
 8113d60:	f005 f9be 	bl	81190e0 <iprintf>
 8113d64:	e034      	b.n	8113dd0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8113d66:	687b      	ldr	r3, [r7, #4]
 8113d68:	60fb      	str	r3, [r7, #12]
 8113d6a:	e00a      	b.n	8113d82 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8113d6c:	68fb      	ldr	r3, [r7, #12]
 8113d6e:	891a      	ldrh	r2, [r3, #8]
 8113d70:	683b      	ldr	r3, [r7, #0]
 8113d72:	891b      	ldrh	r3, [r3, #8]
 8113d74:	4413      	add	r3, r2
 8113d76:	b29a      	uxth	r2, r3
 8113d78:	68fb      	ldr	r3, [r7, #12]
 8113d7a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8113d7c:	68fb      	ldr	r3, [r7, #12]
 8113d7e:	681b      	ldr	r3, [r3, #0]
 8113d80:	60fb      	str	r3, [r7, #12]
 8113d82:	68fb      	ldr	r3, [r7, #12]
 8113d84:	681b      	ldr	r3, [r3, #0]
 8113d86:	2b00      	cmp	r3, #0
 8113d88:	d1f0      	bne.n	8113d6c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8113d8a:	68fb      	ldr	r3, [r7, #12]
 8113d8c:	891a      	ldrh	r2, [r3, #8]
 8113d8e:	68fb      	ldr	r3, [r7, #12]
 8113d90:	895b      	ldrh	r3, [r3, #10]
 8113d92:	429a      	cmp	r2, r3
 8113d94:	d006      	beq.n	8113da4 <pbuf_cat+0x64>
 8113d96:	4b10      	ldr	r3, [pc, #64]	; (8113dd8 <pbuf_cat+0x98>)
 8113d98:	f240 3262 	movw	r2, #866	; 0x362
 8113d9c:	4911      	ldr	r1, [pc, #68]	; (8113de4 <pbuf_cat+0xa4>)
 8113d9e:	4810      	ldr	r0, [pc, #64]	; (8113de0 <pbuf_cat+0xa0>)
 8113da0:	f005 f99e 	bl	81190e0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8113da4:	68fb      	ldr	r3, [r7, #12]
 8113da6:	681b      	ldr	r3, [r3, #0]
 8113da8:	2b00      	cmp	r3, #0
 8113daa:	d006      	beq.n	8113dba <pbuf_cat+0x7a>
 8113dac:	4b0a      	ldr	r3, [pc, #40]	; (8113dd8 <pbuf_cat+0x98>)
 8113dae:	f240 3263 	movw	r2, #867	; 0x363
 8113db2:	490d      	ldr	r1, [pc, #52]	; (8113de8 <pbuf_cat+0xa8>)
 8113db4:	480a      	ldr	r0, [pc, #40]	; (8113de0 <pbuf_cat+0xa0>)
 8113db6:	f005 f993 	bl	81190e0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8113dba:	68fb      	ldr	r3, [r7, #12]
 8113dbc:	891a      	ldrh	r2, [r3, #8]
 8113dbe:	683b      	ldr	r3, [r7, #0]
 8113dc0:	891b      	ldrh	r3, [r3, #8]
 8113dc2:	4413      	add	r3, r2
 8113dc4:	b29a      	uxth	r2, r3
 8113dc6:	68fb      	ldr	r3, [r7, #12]
 8113dc8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8113dca:	68fb      	ldr	r3, [r7, #12]
 8113dcc:	683a      	ldr	r2, [r7, #0]
 8113dce:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8113dd0:	3710      	adds	r7, #16
 8113dd2:	46bd      	mov	sp, r7
 8113dd4:	bd80      	pop	{r7, pc}
 8113dd6:	bf00      	nop
 8113dd8:	0811c118 	.word	0x0811c118
 8113ddc:	0811c340 	.word	0x0811c340
 8113de0:	0811c1ac 	.word	0x0811c1ac
 8113de4:	0811c378 	.word	0x0811c378
 8113de8:	0811c3a8 	.word	0x0811c3a8

08113dec <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8113dec:	b580      	push	{r7, lr}
 8113dee:	b082      	sub	sp, #8
 8113df0:	af00      	add	r7, sp, #0
 8113df2:	6078      	str	r0, [r7, #4]
 8113df4:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8113df6:	6839      	ldr	r1, [r7, #0]
 8113df8:	6878      	ldr	r0, [r7, #4]
 8113dfa:	f7ff ffa1 	bl	8113d40 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8113dfe:	6838      	ldr	r0, [r7, #0]
 8113e00:	f7ff ff76 	bl	8113cf0 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8113e04:	bf00      	nop
 8113e06:	3708      	adds	r7, #8
 8113e08:	46bd      	mov	sp, r7
 8113e0a:	bd80      	pop	{r7, pc}

08113e0c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8113e0c:	b580      	push	{r7, lr}
 8113e0e:	b086      	sub	sp, #24
 8113e10:	af00      	add	r7, sp, #0
 8113e12:	6078      	str	r0, [r7, #4]
 8113e14:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8113e16:	2300      	movs	r3, #0
 8113e18:	617b      	str	r3, [r7, #20]
 8113e1a:	2300      	movs	r3, #0
 8113e1c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8113e1e:	687b      	ldr	r3, [r7, #4]
 8113e20:	2b00      	cmp	r3, #0
 8113e22:	d008      	beq.n	8113e36 <pbuf_copy+0x2a>
 8113e24:	683b      	ldr	r3, [r7, #0]
 8113e26:	2b00      	cmp	r3, #0
 8113e28:	d005      	beq.n	8113e36 <pbuf_copy+0x2a>
 8113e2a:	687b      	ldr	r3, [r7, #4]
 8113e2c:	891a      	ldrh	r2, [r3, #8]
 8113e2e:	683b      	ldr	r3, [r7, #0]
 8113e30:	891b      	ldrh	r3, [r3, #8]
 8113e32:	429a      	cmp	r2, r3
 8113e34:	d209      	bcs.n	8113e4a <pbuf_copy+0x3e>
 8113e36:	4b57      	ldr	r3, [pc, #348]	; (8113f94 <pbuf_copy+0x188>)
 8113e38:	f240 32c9 	movw	r2, #969	; 0x3c9
 8113e3c:	4956      	ldr	r1, [pc, #344]	; (8113f98 <pbuf_copy+0x18c>)
 8113e3e:	4857      	ldr	r0, [pc, #348]	; (8113f9c <pbuf_copy+0x190>)
 8113e40:	f005 f94e 	bl	81190e0 <iprintf>
 8113e44:	f06f 030f 	mvn.w	r3, #15
 8113e48:	e09f      	b.n	8113f8a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8113e4a:	687b      	ldr	r3, [r7, #4]
 8113e4c:	895b      	ldrh	r3, [r3, #10]
 8113e4e:	461a      	mov	r2, r3
 8113e50:	697b      	ldr	r3, [r7, #20]
 8113e52:	1ad2      	subs	r2, r2, r3
 8113e54:	683b      	ldr	r3, [r7, #0]
 8113e56:	895b      	ldrh	r3, [r3, #10]
 8113e58:	4619      	mov	r1, r3
 8113e5a:	693b      	ldr	r3, [r7, #16]
 8113e5c:	1acb      	subs	r3, r1, r3
 8113e5e:	429a      	cmp	r2, r3
 8113e60:	d306      	bcc.n	8113e70 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8113e62:	683b      	ldr	r3, [r7, #0]
 8113e64:	895b      	ldrh	r3, [r3, #10]
 8113e66:	461a      	mov	r2, r3
 8113e68:	693b      	ldr	r3, [r7, #16]
 8113e6a:	1ad3      	subs	r3, r2, r3
 8113e6c:	60fb      	str	r3, [r7, #12]
 8113e6e:	e005      	b.n	8113e7c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8113e70:	687b      	ldr	r3, [r7, #4]
 8113e72:	895b      	ldrh	r3, [r3, #10]
 8113e74:	461a      	mov	r2, r3
 8113e76:	697b      	ldr	r3, [r7, #20]
 8113e78:	1ad3      	subs	r3, r2, r3
 8113e7a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8113e7c:	687b      	ldr	r3, [r7, #4]
 8113e7e:	685a      	ldr	r2, [r3, #4]
 8113e80:	697b      	ldr	r3, [r7, #20]
 8113e82:	18d0      	adds	r0, r2, r3
 8113e84:	683b      	ldr	r3, [r7, #0]
 8113e86:	685a      	ldr	r2, [r3, #4]
 8113e88:	693b      	ldr	r3, [r7, #16]
 8113e8a:	4413      	add	r3, r2
 8113e8c:	68fa      	ldr	r2, [r7, #12]
 8113e8e:	4619      	mov	r1, r3
 8113e90:	f004 fc4b 	bl	811872a <memcpy>
    offset_to += len;
 8113e94:	697a      	ldr	r2, [r7, #20]
 8113e96:	68fb      	ldr	r3, [r7, #12]
 8113e98:	4413      	add	r3, r2
 8113e9a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8113e9c:	693a      	ldr	r2, [r7, #16]
 8113e9e:	68fb      	ldr	r3, [r7, #12]
 8113ea0:	4413      	add	r3, r2
 8113ea2:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8113ea4:	687b      	ldr	r3, [r7, #4]
 8113ea6:	895b      	ldrh	r3, [r3, #10]
 8113ea8:	461a      	mov	r2, r3
 8113eaa:	697b      	ldr	r3, [r7, #20]
 8113eac:	4293      	cmp	r3, r2
 8113eae:	d906      	bls.n	8113ebe <pbuf_copy+0xb2>
 8113eb0:	4b38      	ldr	r3, [pc, #224]	; (8113f94 <pbuf_copy+0x188>)
 8113eb2:	f240 32d9 	movw	r2, #985	; 0x3d9
 8113eb6:	493a      	ldr	r1, [pc, #232]	; (8113fa0 <pbuf_copy+0x194>)
 8113eb8:	4838      	ldr	r0, [pc, #224]	; (8113f9c <pbuf_copy+0x190>)
 8113eba:	f005 f911 	bl	81190e0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8113ebe:	683b      	ldr	r3, [r7, #0]
 8113ec0:	895b      	ldrh	r3, [r3, #10]
 8113ec2:	461a      	mov	r2, r3
 8113ec4:	693b      	ldr	r3, [r7, #16]
 8113ec6:	4293      	cmp	r3, r2
 8113ec8:	d906      	bls.n	8113ed8 <pbuf_copy+0xcc>
 8113eca:	4b32      	ldr	r3, [pc, #200]	; (8113f94 <pbuf_copy+0x188>)
 8113ecc:	f240 32da 	movw	r2, #986	; 0x3da
 8113ed0:	4934      	ldr	r1, [pc, #208]	; (8113fa4 <pbuf_copy+0x198>)
 8113ed2:	4832      	ldr	r0, [pc, #200]	; (8113f9c <pbuf_copy+0x190>)
 8113ed4:	f005 f904 	bl	81190e0 <iprintf>
    if (offset_from >= p_from->len) {
 8113ed8:	683b      	ldr	r3, [r7, #0]
 8113eda:	895b      	ldrh	r3, [r3, #10]
 8113edc:	461a      	mov	r2, r3
 8113ede:	693b      	ldr	r3, [r7, #16]
 8113ee0:	4293      	cmp	r3, r2
 8113ee2:	d304      	bcc.n	8113eee <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8113ee4:	2300      	movs	r3, #0
 8113ee6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8113ee8:	683b      	ldr	r3, [r7, #0]
 8113eea:	681b      	ldr	r3, [r3, #0]
 8113eec:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8113eee:	687b      	ldr	r3, [r7, #4]
 8113ef0:	895b      	ldrh	r3, [r3, #10]
 8113ef2:	461a      	mov	r2, r3
 8113ef4:	697b      	ldr	r3, [r7, #20]
 8113ef6:	4293      	cmp	r3, r2
 8113ef8:	d114      	bne.n	8113f24 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8113efa:	2300      	movs	r3, #0
 8113efc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8113efe:	687b      	ldr	r3, [r7, #4]
 8113f00:	681b      	ldr	r3, [r3, #0]
 8113f02:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8113f04:	687b      	ldr	r3, [r7, #4]
 8113f06:	2b00      	cmp	r3, #0
 8113f08:	d10c      	bne.n	8113f24 <pbuf_copy+0x118>
 8113f0a:	683b      	ldr	r3, [r7, #0]
 8113f0c:	2b00      	cmp	r3, #0
 8113f0e:	d009      	beq.n	8113f24 <pbuf_copy+0x118>
 8113f10:	4b20      	ldr	r3, [pc, #128]	; (8113f94 <pbuf_copy+0x188>)
 8113f12:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8113f16:	4924      	ldr	r1, [pc, #144]	; (8113fa8 <pbuf_copy+0x19c>)
 8113f18:	4820      	ldr	r0, [pc, #128]	; (8113f9c <pbuf_copy+0x190>)
 8113f1a:	f005 f8e1 	bl	81190e0 <iprintf>
 8113f1e:	f06f 030f 	mvn.w	r3, #15
 8113f22:	e032      	b.n	8113f8a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8113f24:	683b      	ldr	r3, [r7, #0]
 8113f26:	2b00      	cmp	r3, #0
 8113f28:	d013      	beq.n	8113f52 <pbuf_copy+0x146>
 8113f2a:	683b      	ldr	r3, [r7, #0]
 8113f2c:	895a      	ldrh	r2, [r3, #10]
 8113f2e:	683b      	ldr	r3, [r7, #0]
 8113f30:	891b      	ldrh	r3, [r3, #8]
 8113f32:	429a      	cmp	r2, r3
 8113f34:	d10d      	bne.n	8113f52 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8113f36:	683b      	ldr	r3, [r7, #0]
 8113f38:	681b      	ldr	r3, [r3, #0]
 8113f3a:	2b00      	cmp	r3, #0
 8113f3c:	d009      	beq.n	8113f52 <pbuf_copy+0x146>
 8113f3e:	4b15      	ldr	r3, [pc, #84]	; (8113f94 <pbuf_copy+0x188>)
 8113f40:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8113f44:	4919      	ldr	r1, [pc, #100]	; (8113fac <pbuf_copy+0x1a0>)
 8113f46:	4815      	ldr	r0, [pc, #84]	; (8113f9c <pbuf_copy+0x190>)
 8113f48:	f005 f8ca 	bl	81190e0 <iprintf>
 8113f4c:	f06f 0305 	mvn.w	r3, #5
 8113f50:	e01b      	b.n	8113f8a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8113f52:	687b      	ldr	r3, [r7, #4]
 8113f54:	2b00      	cmp	r3, #0
 8113f56:	d013      	beq.n	8113f80 <pbuf_copy+0x174>
 8113f58:	687b      	ldr	r3, [r7, #4]
 8113f5a:	895a      	ldrh	r2, [r3, #10]
 8113f5c:	687b      	ldr	r3, [r7, #4]
 8113f5e:	891b      	ldrh	r3, [r3, #8]
 8113f60:	429a      	cmp	r2, r3
 8113f62:	d10d      	bne.n	8113f80 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8113f64:	687b      	ldr	r3, [r7, #4]
 8113f66:	681b      	ldr	r3, [r3, #0]
 8113f68:	2b00      	cmp	r3, #0
 8113f6a:	d009      	beq.n	8113f80 <pbuf_copy+0x174>
 8113f6c:	4b09      	ldr	r3, [pc, #36]	; (8113f94 <pbuf_copy+0x188>)
 8113f6e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8113f72:	490e      	ldr	r1, [pc, #56]	; (8113fac <pbuf_copy+0x1a0>)
 8113f74:	4809      	ldr	r0, [pc, #36]	; (8113f9c <pbuf_copy+0x190>)
 8113f76:	f005 f8b3 	bl	81190e0 <iprintf>
 8113f7a:	f06f 0305 	mvn.w	r3, #5
 8113f7e:	e004      	b.n	8113f8a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8113f80:	683b      	ldr	r3, [r7, #0]
 8113f82:	2b00      	cmp	r3, #0
 8113f84:	f47f af61 	bne.w	8113e4a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8113f88:	2300      	movs	r3, #0
}
 8113f8a:	4618      	mov	r0, r3
 8113f8c:	3718      	adds	r7, #24
 8113f8e:	46bd      	mov	sp, r7
 8113f90:	bd80      	pop	{r7, pc}
 8113f92:	bf00      	nop
 8113f94:	0811c118 	.word	0x0811c118
 8113f98:	0811c3f4 	.word	0x0811c3f4
 8113f9c:	0811c1ac 	.word	0x0811c1ac
 8113fa0:	0811c424 	.word	0x0811c424
 8113fa4:	0811c43c 	.word	0x0811c43c
 8113fa8:	0811c458 	.word	0x0811c458
 8113fac:	0811c468 	.word	0x0811c468

08113fb0 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8113fb0:	b580      	push	{r7, lr}
 8113fb2:	b088      	sub	sp, #32
 8113fb4:	af00      	add	r7, sp, #0
 8113fb6:	60f8      	str	r0, [r7, #12]
 8113fb8:	60b9      	str	r1, [r7, #8]
 8113fba:	4613      	mov	r3, r2
 8113fbc:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 8113fbe:	88fb      	ldrh	r3, [r7, #6]
 8113fc0:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 8113fc2:	2300      	movs	r3, #0
 8113fc4:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8113fc6:	68fb      	ldr	r3, [r7, #12]
 8113fc8:	2b00      	cmp	r3, #0
 8113fca:	d109      	bne.n	8113fe0 <pbuf_take+0x30>
 8113fcc:	4b3a      	ldr	r3, [pc, #232]	; (81140b8 <pbuf_take+0x108>)
 8113fce:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8113fd2:	493a      	ldr	r1, [pc, #232]	; (81140bc <pbuf_take+0x10c>)
 8113fd4:	483a      	ldr	r0, [pc, #232]	; (81140c0 <pbuf_take+0x110>)
 8113fd6:	f005 f883 	bl	81190e0 <iprintf>
 8113fda:	f06f 030f 	mvn.w	r3, #15
 8113fde:	e067      	b.n	81140b0 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8113fe0:	68bb      	ldr	r3, [r7, #8]
 8113fe2:	2b00      	cmp	r3, #0
 8113fe4:	d109      	bne.n	8113ffa <pbuf_take+0x4a>
 8113fe6:	4b34      	ldr	r3, [pc, #208]	; (81140b8 <pbuf_take+0x108>)
 8113fe8:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8113fec:	4935      	ldr	r1, [pc, #212]	; (81140c4 <pbuf_take+0x114>)
 8113fee:	4834      	ldr	r0, [pc, #208]	; (81140c0 <pbuf_take+0x110>)
 8113ff0:	f005 f876 	bl	81190e0 <iprintf>
 8113ff4:	f06f 030f 	mvn.w	r3, #15
 8113ff8:	e05a      	b.n	81140b0 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8113ffa:	68fb      	ldr	r3, [r7, #12]
 8113ffc:	891b      	ldrh	r3, [r3, #8]
 8113ffe:	88fa      	ldrh	r2, [r7, #6]
 8114000:	429a      	cmp	r2, r3
 8114002:	d909      	bls.n	8114018 <pbuf_take+0x68>
 8114004:	4b2c      	ldr	r3, [pc, #176]	; (81140b8 <pbuf_take+0x108>)
 8114006:	f240 42b5 	movw	r2, #1205	; 0x4b5
 811400a:	492f      	ldr	r1, [pc, #188]	; (81140c8 <pbuf_take+0x118>)
 811400c:	482c      	ldr	r0, [pc, #176]	; (81140c0 <pbuf_take+0x110>)
 811400e:	f005 f867 	bl	81190e0 <iprintf>
 8114012:	f04f 33ff 	mov.w	r3, #4294967295
 8114016:	e04b      	b.n	81140b0 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8114018:	68fb      	ldr	r3, [r7, #12]
 811401a:	2b00      	cmp	r3, #0
 811401c:	d007      	beq.n	811402e <pbuf_take+0x7e>
 811401e:	68bb      	ldr	r3, [r7, #8]
 8114020:	2b00      	cmp	r3, #0
 8114022:	d004      	beq.n	811402e <pbuf_take+0x7e>
 8114024:	68fb      	ldr	r3, [r7, #12]
 8114026:	891b      	ldrh	r3, [r3, #8]
 8114028:	88fa      	ldrh	r2, [r7, #6]
 811402a:	429a      	cmp	r2, r3
 811402c:	d902      	bls.n	8114034 <pbuf_take+0x84>
    return ERR_ARG;
 811402e:	f06f 030f 	mvn.w	r3, #15
 8114032:	e03d      	b.n	81140b0 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8114034:	68fb      	ldr	r3, [r7, #12]
 8114036:	61fb      	str	r3, [r7, #28]
 8114038:	e028      	b.n	811408c <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 811403a:	69fb      	ldr	r3, [r7, #28]
 811403c:	2b00      	cmp	r3, #0
 811403e:	d106      	bne.n	811404e <pbuf_take+0x9e>
 8114040:	4b1d      	ldr	r3, [pc, #116]	; (81140b8 <pbuf_take+0x108>)
 8114042:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8114046:	4921      	ldr	r1, [pc, #132]	; (81140cc <pbuf_take+0x11c>)
 8114048:	481d      	ldr	r0, [pc, #116]	; (81140c0 <pbuf_take+0x110>)
 811404a:	f005 f849 	bl	81190e0 <iprintf>
    buf_copy_len = total_copy_len;
 811404e:	697b      	ldr	r3, [r7, #20]
 8114050:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 8114052:	69fb      	ldr	r3, [r7, #28]
 8114054:	895b      	ldrh	r3, [r3, #10]
 8114056:	461a      	mov	r2, r3
 8114058:	69bb      	ldr	r3, [r7, #24]
 811405a:	4293      	cmp	r3, r2
 811405c:	d902      	bls.n	8114064 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 811405e:	69fb      	ldr	r3, [r7, #28]
 8114060:	895b      	ldrh	r3, [r3, #10]
 8114062:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8114064:	69fb      	ldr	r3, [r7, #28]
 8114066:	6858      	ldr	r0, [r3, #4]
 8114068:	68ba      	ldr	r2, [r7, #8]
 811406a:	693b      	ldr	r3, [r7, #16]
 811406c:	4413      	add	r3, r2
 811406e:	69ba      	ldr	r2, [r7, #24]
 8114070:	4619      	mov	r1, r3
 8114072:	f004 fb5a 	bl	811872a <memcpy>
    total_copy_len -= buf_copy_len;
 8114076:	697a      	ldr	r2, [r7, #20]
 8114078:	69bb      	ldr	r3, [r7, #24]
 811407a:	1ad3      	subs	r3, r2, r3
 811407c:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 811407e:	693a      	ldr	r2, [r7, #16]
 8114080:	69bb      	ldr	r3, [r7, #24]
 8114082:	4413      	add	r3, r2
 8114084:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8114086:	69fb      	ldr	r3, [r7, #28]
 8114088:	681b      	ldr	r3, [r3, #0]
 811408a:	61fb      	str	r3, [r7, #28]
 811408c:	697b      	ldr	r3, [r7, #20]
 811408e:	2b00      	cmp	r3, #0
 8114090:	d1d3      	bne.n	811403a <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8114092:	697b      	ldr	r3, [r7, #20]
 8114094:	2b00      	cmp	r3, #0
 8114096:	d103      	bne.n	81140a0 <pbuf_take+0xf0>
 8114098:	88fb      	ldrh	r3, [r7, #6]
 811409a:	693a      	ldr	r2, [r7, #16]
 811409c:	429a      	cmp	r2, r3
 811409e:	d006      	beq.n	81140ae <pbuf_take+0xfe>
 81140a0:	4b05      	ldr	r3, [pc, #20]	; (81140b8 <pbuf_take+0x108>)
 81140a2:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 81140a6:	490a      	ldr	r1, [pc, #40]	; (81140d0 <pbuf_take+0x120>)
 81140a8:	4805      	ldr	r0, [pc, #20]	; (81140c0 <pbuf_take+0x110>)
 81140aa:	f005 f819 	bl	81190e0 <iprintf>
  return ERR_OK;
 81140ae:	2300      	movs	r3, #0
}
 81140b0:	4618      	mov	r0, r3
 81140b2:	3720      	adds	r7, #32
 81140b4:	46bd      	mov	sp, r7
 81140b6:	bd80      	pop	{r7, pc}
 81140b8:	0811c118 	.word	0x0811c118
 81140bc:	0811c524 	.word	0x0811c524
 81140c0:	0811c1ac 	.word	0x0811c1ac
 81140c4:	0811c53c 	.word	0x0811c53c
 81140c8:	0811c558 	.word	0x0811c558
 81140cc:	0811c578 	.word	0x0811c578
 81140d0:	0811c590 	.word	0x0811c590

081140d4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 81140d4:	b580      	push	{r7, lr}
 81140d6:	b084      	sub	sp, #16
 81140d8:	af00      	add	r7, sp, #0
 81140da:	4603      	mov	r3, r0
 81140dc:	603a      	str	r2, [r7, #0]
 81140de:	71fb      	strb	r3, [r7, #7]
 81140e0:	460b      	mov	r3, r1
 81140e2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 81140e4:	683b      	ldr	r3, [r7, #0]
 81140e6:	8919      	ldrh	r1, [r3, #8]
 81140e8:	88ba      	ldrh	r2, [r7, #4]
 81140ea:	79fb      	ldrb	r3, [r7, #7]
 81140ec:	4618      	mov	r0, r3
 81140ee:	f7ff fa77 	bl	81135e0 <pbuf_alloc>
 81140f2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 81140f4:	68fb      	ldr	r3, [r7, #12]
 81140f6:	2b00      	cmp	r3, #0
 81140f8:	d101      	bne.n	81140fe <pbuf_clone+0x2a>
    return NULL;
 81140fa:	2300      	movs	r3, #0
 81140fc:	e011      	b.n	8114122 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 81140fe:	6839      	ldr	r1, [r7, #0]
 8114100:	68f8      	ldr	r0, [r7, #12]
 8114102:	f7ff fe83 	bl	8113e0c <pbuf_copy>
 8114106:	4603      	mov	r3, r0
 8114108:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 811410a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 811410e:	2b00      	cmp	r3, #0
 8114110:	d006      	beq.n	8114120 <pbuf_clone+0x4c>
 8114112:	4b06      	ldr	r3, [pc, #24]	; (811412c <pbuf_clone+0x58>)
 8114114:	f240 5224 	movw	r2, #1316	; 0x524
 8114118:	4905      	ldr	r1, [pc, #20]	; (8114130 <pbuf_clone+0x5c>)
 811411a:	4806      	ldr	r0, [pc, #24]	; (8114134 <pbuf_clone+0x60>)
 811411c:	f004 ffe0 	bl	81190e0 <iprintf>
  return q;
 8114120:	68fb      	ldr	r3, [r7, #12]
}
 8114122:	4618      	mov	r0, r3
 8114124:	3710      	adds	r7, #16
 8114126:	46bd      	mov	sp, r7
 8114128:	bd80      	pop	{r7, pc}
 811412a:	bf00      	nop
 811412c:	0811c118 	.word	0x0811c118
 8114130:	0811c5c0 	.word	0x0811c5c0
 8114134:	0811c1ac 	.word	0x0811c1ac

08114138 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8114138:	b580      	push	{r7, lr}
 811413a:	b086      	sub	sp, #24
 811413c:	af00      	add	r7, sp, #0
 811413e:	6078      	str	r0, [r7, #4]
 8114140:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8114142:	683b      	ldr	r3, [r7, #0]
 8114144:	60bb      	str	r3, [r7, #8]
 8114146:	2304      	movs	r3, #4
 8114148:	60fb      	str	r3, [r7, #12]
 811414a:	2300      	movs	r3, #0
 811414c:	613b      	str	r3, [r7, #16]
 811414e:	2300      	movs	r3, #0
 8114150:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8114152:	f107 0308 	add.w	r3, r7, #8
 8114156:	2100      	movs	r1, #0
 8114158:	4618      	mov	r0, r3
 811415a:	f7f9 f9a7 	bl	810d4ac <osMessageCreate>
 811415e:	4602      	mov	r2, r0
 8114160:	687b      	ldr	r3, [r7, #4]
 8114162:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8114164:	687b      	ldr	r3, [r7, #4]
 8114166:	681b      	ldr	r3, [r3, #0]
 8114168:	2b00      	cmp	r3, #0
 811416a:	d102      	bne.n	8114172 <sys_mbox_new+0x3a>
    return ERR_MEM;
 811416c:	f04f 33ff 	mov.w	r3, #4294967295
 8114170:	e000      	b.n	8114174 <sys_mbox_new+0x3c>

  return ERR_OK;
 8114172:	2300      	movs	r3, #0
}
 8114174:	4618      	mov	r0, r3
 8114176:	3718      	adds	r7, #24
 8114178:	46bd      	mov	sp, r7
 811417a:	bd80      	pop	{r7, pc}

0811417c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 811417c:	b580      	push	{r7, lr}
 811417e:	b08c      	sub	sp, #48	; 0x30
 8114180:	af00      	add	r7, sp, #0
 8114182:	61f8      	str	r0, [r7, #28]
 8114184:	61b9      	str	r1, [r7, #24]
 8114186:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8114188:	f7f8 ffcd 	bl	810d126 <osKernelSysTick>
 811418c:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 811418e:	697b      	ldr	r3, [r7, #20]
 8114190:	2b00      	cmp	r3, #0
 8114192:	d017      	beq.n	81141c4 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8114194:	69fb      	ldr	r3, [r7, #28]
 8114196:	6819      	ldr	r1, [r3, #0]
 8114198:	f107 0320 	add.w	r3, r7, #32
 811419c:	697a      	ldr	r2, [r7, #20]
 811419e:	4618      	mov	r0, r3
 81141a0:	f7f9 f9ac 	bl	810d4fc <osMessageGet>

    if(event.status == osEventMessage)
 81141a4:	6a3b      	ldr	r3, [r7, #32]
 81141a6:	2b10      	cmp	r3, #16
 81141a8:	d109      	bne.n	81141be <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 81141aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81141ac:	461a      	mov	r2, r3
 81141ae:	69bb      	ldr	r3, [r7, #24]
 81141b0:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 81141b2:	f7f8 ffb8 	bl	810d126 <osKernelSysTick>
 81141b6:	4602      	mov	r2, r0
 81141b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81141ba:	1ad3      	subs	r3, r2, r3
 81141bc:	e019      	b.n	81141f2 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 81141be:	f04f 33ff 	mov.w	r3, #4294967295
 81141c2:	e016      	b.n	81141f2 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 81141c4:	69fb      	ldr	r3, [r7, #28]
 81141c6:	6819      	ldr	r1, [r3, #0]
 81141c8:	463b      	mov	r3, r7
 81141ca:	f04f 32ff 	mov.w	r2, #4294967295
 81141ce:	4618      	mov	r0, r3
 81141d0:	f7f9 f994 	bl	810d4fc <osMessageGet>
 81141d4:	f107 0320 	add.w	r3, r7, #32
 81141d8:	463a      	mov	r2, r7
 81141da:	ca07      	ldmia	r2, {r0, r1, r2}
 81141dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 81141e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81141e2:	461a      	mov	r2, r3
 81141e4:	69bb      	ldr	r3, [r7, #24]
 81141e6:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 81141e8:	f7f8 ff9d 	bl	810d126 <osKernelSysTick>
 81141ec:	4602      	mov	r2, r0
 81141ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81141f0:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 81141f2:	4618      	mov	r0, r3
 81141f4:	3730      	adds	r7, #48	; 0x30
 81141f6:	46bd      	mov	sp, r7
 81141f8:	bd80      	pop	{r7, pc}
	...

081141fc <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 81141fc:	b580      	push	{r7, lr}
 81141fe:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8114200:	4803      	ldr	r0, [pc, #12]	; (8114210 <sys_init+0x14>)
 8114202:	f7f9 f800 	bl	810d206 <osMutexCreate>
 8114206:	4603      	mov	r3, r0
 8114208:	4a02      	ldr	r2, [pc, #8]	; (8114214 <sys_init+0x18>)
 811420a:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 811420c:	bf00      	nop
 811420e:	bd80      	pop	{r7, pc}
 8114210:	0811d004 	.word	0x0811d004
 8114214:	10008824 	.word	0x10008824

08114218 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8114218:	b580      	push	{r7, lr}
 811421a:	b084      	sub	sp, #16
 811421c:	af00      	add	r7, sp, #0
 811421e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8114220:	2300      	movs	r3, #0
 8114222:	60bb      	str	r3, [r7, #8]
 8114224:	2300      	movs	r3, #0
 8114226:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8114228:	f107 0308 	add.w	r3, r7, #8
 811422c:	4618      	mov	r0, r3
 811422e:	f7f8 ffea 	bl	810d206 <osMutexCreate>
 8114232:	4602      	mov	r2, r0
 8114234:	687b      	ldr	r3, [r7, #4]
 8114236:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8114238:	687b      	ldr	r3, [r7, #4]
 811423a:	681b      	ldr	r3, [r3, #0]
 811423c:	2b00      	cmp	r3, #0
 811423e:	d102      	bne.n	8114246 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8114240:	f04f 33ff 	mov.w	r3, #4294967295
 8114244:	e000      	b.n	8114248 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8114246:	2300      	movs	r3, #0
}
 8114248:	4618      	mov	r0, r3
 811424a:	3710      	adds	r7, #16
 811424c:	46bd      	mov	sp, r7
 811424e:	bd80      	pop	{r7, pc}

08114250 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8114250:	b580      	push	{r7, lr}
 8114252:	b082      	sub	sp, #8
 8114254:	af00      	add	r7, sp, #0
 8114256:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8114258:	687b      	ldr	r3, [r7, #4]
 811425a:	681b      	ldr	r3, [r3, #0]
 811425c:	f04f 31ff 	mov.w	r1, #4294967295
 8114260:	4618      	mov	r0, r3
 8114262:	f7f8 ffe9 	bl	810d238 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8114266:	bf00      	nop
 8114268:	3708      	adds	r7, #8
 811426a:	46bd      	mov	sp, r7
 811426c:	bd80      	pop	{r7, pc}

0811426e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 811426e:	b580      	push	{r7, lr}
 8114270:	b082      	sub	sp, #8
 8114272:	af00      	add	r7, sp, #0
 8114274:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8114276:	687b      	ldr	r3, [r7, #4]
 8114278:	681b      	ldr	r3, [r3, #0]
 811427a:	4618      	mov	r0, r3
 811427c:	f7f9 f82a 	bl	810d2d4 <osMutexRelease>
}
 8114280:	bf00      	nop
 8114282:	3708      	adds	r7, #8
 8114284:	46bd      	mov	sp, r7
 8114286:	bd80      	pop	{r7, pc}

08114288 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8114288:	b580      	push	{r7, lr}
 811428a:	b08c      	sub	sp, #48	; 0x30
 811428c:	af00      	add	r7, sp, #0
 811428e:	60f8      	str	r0, [r7, #12]
 8114290:	60b9      	str	r1, [r7, #8]
 8114292:	607a      	str	r2, [r7, #4]
 8114294:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8114296:	f107 0314 	add.w	r3, r7, #20
 811429a:	2200      	movs	r2, #0
 811429c:	601a      	str	r2, [r3, #0]
 811429e:	605a      	str	r2, [r3, #4]
 81142a0:	609a      	str	r2, [r3, #8]
 81142a2:	60da      	str	r2, [r3, #12]
 81142a4:	611a      	str	r2, [r3, #16]
 81142a6:	615a      	str	r2, [r3, #20]
 81142a8:	619a      	str	r2, [r3, #24]
 81142aa:	68fb      	ldr	r3, [r7, #12]
 81142ac:	617b      	str	r3, [r7, #20]
 81142ae:	68bb      	ldr	r3, [r7, #8]
 81142b0:	61bb      	str	r3, [r7, #24]
 81142b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81142b4:	b21b      	sxth	r3, r3
 81142b6:	83bb      	strh	r3, [r7, #28]
 81142b8:	683b      	ldr	r3, [r7, #0]
 81142ba:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 81142bc:	f107 0314 	add.w	r3, r7, #20
 81142c0:	6879      	ldr	r1, [r7, #4]
 81142c2:	4618      	mov	r0, r3
 81142c4:	f7f8 ff3f 	bl	810d146 <osThreadCreate>
 81142c8:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 81142ca:	4618      	mov	r0, r3
 81142cc:	3730      	adds	r7, #48	; 0x30
 81142ce:	46bd      	mov	sp, r7
 81142d0:	bd80      	pop	{r7, pc}
	...

081142d4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 81142d4:	b580      	push	{r7, lr}
 81142d6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 81142d8:	4b04      	ldr	r3, [pc, #16]	; (81142ec <sys_arch_protect+0x18>)
 81142da:	681b      	ldr	r3, [r3, #0]
 81142dc:	f04f 31ff 	mov.w	r1, #4294967295
 81142e0:	4618      	mov	r0, r3
 81142e2:	f7f8 ffa9 	bl	810d238 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 81142e6:	2301      	movs	r3, #1
}
 81142e8:	4618      	mov	r0, r3
 81142ea:	bd80      	pop	{r7, pc}
 81142ec:	10008824 	.word	0x10008824

081142f0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 81142f0:	b580      	push	{r7, lr}
 81142f2:	b082      	sub	sp, #8
 81142f4:	af00      	add	r7, sp, #0
 81142f6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 81142f8:	4b04      	ldr	r3, [pc, #16]	; (811430c <sys_arch_unprotect+0x1c>)
 81142fa:	681b      	ldr	r3, [r3, #0]
 81142fc:	4618      	mov	r0, r3
 81142fe:	f7f8 ffe9 	bl	810d2d4 <osMutexRelease>
}
 8114302:	bf00      	nop
 8114304:	3708      	adds	r7, #8
 8114306:	46bd      	mov	sp, r7
 8114308:	bd80      	pop	{r7, pc}
 811430a:	bf00      	nop
 811430c:	10008824 	.word	0x10008824

08114310 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8114310:	b580      	push	{r7, lr}
 8114312:	b084      	sub	sp, #16
 8114314:	af00      	add	r7, sp, #0
 8114316:	6078      	str	r0, [r7, #4]
 8114318:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 811431a:	f000 fa17 	bl	811474c <sys_timeouts_sleeptime>
 811431e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8114320:	68fb      	ldr	r3, [r7, #12]
 8114322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8114326:	d10b      	bne.n	8114340 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8114328:	4813      	ldr	r0, [pc, #76]	; (8114378 <tcpip_timeouts_mbox_fetch+0x68>)
 811432a:	f7ff ffa0 	bl	811426e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 811432e:	2200      	movs	r2, #0
 8114330:	6839      	ldr	r1, [r7, #0]
 8114332:	6878      	ldr	r0, [r7, #4]
 8114334:	f7ff ff22 	bl	811417c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8114338:	480f      	ldr	r0, [pc, #60]	; (8114378 <tcpip_timeouts_mbox_fetch+0x68>)
 811433a:	f7ff ff89 	bl	8114250 <sys_mutex_lock>
    return;
 811433e:	e018      	b.n	8114372 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8114340:	68fb      	ldr	r3, [r7, #12]
 8114342:	2b00      	cmp	r3, #0
 8114344:	d102      	bne.n	811434c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8114346:	f000 f9c7 	bl	81146d8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 811434a:	e7e6      	b.n	811431a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 811434c:	480a      	ldr	r0, [pc, #40]	; (8114378 <tcpip_timeouts_mbox_fetch+0x68>)
 811434e:	f7ff ff8e 	bl	811426e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8114352:	68fa      	ldr	r2, [r7, #12]
 8114354:	6839      	ldr	r1, [r7, #0]
 8114356:	6878      	ldr	r0, [r7, #4]
 8114358:	f7ff ff10 	bl	811417c <sys_arch_mbox_fetch>
 811435c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 811435e:	4806      	ldr	r0, [pc, #24]	; (8114378 <tcpip_timeouts_mbox_fetch+0x68>)
 8114360:	f7ff ff76 	bl	8114250 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8114364:	68bb      	ldr	r3, [r7, #8]
 8114366:	f1b3 3fff 	cmp.w	r3, #4294967295
 811436a:	d102      	bne.n	8114372 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 811436c:	f000 f9b4 	bl	81146d8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8114370:	e7d3      	b.n	811431a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8114372:	3710      	adds	r7, #16
 8114374:	46bd      	mov	sp, r7
 8114376:	bd80      	pop	{r7, pc}
 8114378:	10008828 	.word	0x10008828

0811437c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 811437c:	b580      	push	{r7, lr}
 811437e:	b084      	sub	sp, #16
 8114380:	af00      	add	r7, sp, #0
 8114382:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8114384:	4810      	ldr	r0, [pc, #64]	; (81143c8 <tcpip_thread+0x4c>)
 8114386:	f7ff ff63 	bl	8114250 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 811438a:	4b10      	ldr	r3, [pc, #64]	; (81143cc <tcpip_thread+0x50>)
 811438c:	681b      	ldr	r3, [r3, #0]
 811438e:	2b00      	cmp	r3, #0
 8114390:	d005      	beq.n	811439e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8114392:	4b0e      	ldr	r3, [pc, #56]	; (81143cc <tcpip_thread+0x50>)
 8114394:	681b      	ldr	r3, [r3, #0]
 8114396:	4a0e      	ldr	r2, [pc, #56]	; (81143d0 <tcpip_thread+0x54>)
 8114398:	6812      	ldr	r2, [r2, #0]
 811439a:	4610      	mov	r0, r2
 811439c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 811439e:	f107 030c 	add.w	r3, r7, #12
 81143a2:	4619      	mov	r1, r3
 81143a4:	480b      	ldr	r0, [pc, #44]	; (81143d4 <tcpip_thread+0x58>)
 81143a6:	f7ff ffb3 	bl	8114310 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 81143aa:	68fb      	ldr	r3, [r7, #12]
 81143ac:	2b00      	cmp	r3, #0
 81143ae:	d106      	bne.n	81143be <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 81143b0:	4b09      	ldr	r3, [pc, #36]	; (81143d8 <tcpip_thread+0x5c>)
 81143b2:	2291      	movs	r2, #145	; 0x91
 81143b4:	4909      	ldr	r1, [pc, #36]	; (81143dc <tcpip_thread+0x60>)
 81143b6:	480a      	ldr	r0, [pc, #40]	; (81143e0 <tcpip_thread+0x64>)
 81143b8:	f004 fe92 	bl	81190e0 <iprintf>
      continue;
 81143bc:	e003      	b.n	81143c6 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 81143be:	68fb      	ldr	r3, [r7, #12]
 81143c0:	4618      	mov	r0, r3
 81143c2:	f000 f80f 	bl	81143e4 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 81143c6:	e7ea      	b.n	811439e <tcpip_thread+0x22>
 81143c8:	10008828 	.word	0x10008828
 81143cc:	10005948 	.word	0x10005948
 81143d0:	1000594c 	.word	0x1000594c
 81143d4:	10005950 	.word	0x10005950
 81143d8:	0811c5d4 	.word	0x0811c5d4
 81143dc:	0811c638 	.word	0x0811c638
 81143e0:	0811c658 	.word	0x0811c658

081143e4 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 81143e4:	b580      	push	{r7, lr}
 81143e6:	b082      	sub	sp, #8
 81143e8:	af00      	add	r7, sp, #0
 81143ea:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 81143ec:	687b      	ldr	r3, [r7, #4]
 81143ee:	781b      	ldrb	r3, [r3, #0]
 81143f0:	2b02      	cmp	r3, #2
 81143f2:	d026      	beq.n	8114442 <tcpip_thread_handle_msg+0x5e>
 81143f4:	2b02      	cmp	r3, #2
 81143f6:	dc2b      	bgt.n	8114450 <tcpip_thread_handle_msg+0x6c>
 81143f8:	2b00      	cmp	r3, #0
 81143fa:	d002      	beq.n	8114402 <tcpip_thread_handle_msg+0x1e>
 81143fc:	2b01      	cmp	r3, #1
 81143fe:	d015      	beq.n	811442c <tcpip_thread_handle_msg+0x48>
 8114400:	e026      	b.n	8114450 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8114402:	687b      	ldr	r3, [r7, #4]
 8114404:	68db      	ldr	r3, [r3, #12]
 8114406:	687a      	ldr	r2, [r7, #4]
 8114408:	6850      	ldr	r0, [r2, #4]
 811440a:	687a      	ldr	r2, [r7, #4]
 811440c:	6892      	ldr	r2, [r2, #8]
 811440e:	4611      	mov	r1, r2
 8114410:	4798      	blx	r3
 8114412:	4603      	mov	r3, r0
 8114414:	2b00      	cmp	r3, #0
 8114416:	d004      	beq.n	8114422 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8114418:	687b      	ldr	r3, [r7, #4]
 811441a:	685b      	ldr	r3, [r3, #4]
 811441c:	4618      	mov	r0, r3
 811441e:	f7ff fbc1 	bl	8113ba4 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8114422:	6879      	ldr	r1, [r7, #4]
 8114424:	2006      	movs	r0, #6
 8114426:	f7fe fd79 	bl	8112f1c <memp_free>
      break;
 811442a:	e018      	b.n	811445e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 811442c:	687b      	ldr	r3, [r7, #4]
 811442e:	685b      	ldr	r3, [r3, #4]
 8114430:	687a      	ldr	r2, [r7, #4]
 8114432:	6892      	ldr	r2, [r2, #8]
 8114434:	4610      	mov	r0, r2
 8114436:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8114438:	6879      	ldr	r1, [r7, #4]
 811443a:	2005      	movs	r0, #5
 811443c:	f7fe fd6e 	bl	8112f1c <memp_free>
      break;
 8114440:	e00d      	b.n	811445e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8114442:	687b      	ldr	r3, [r7, #4]
 8114444:	685b      	ldr	r3, [r3, #4]
 8114446:	687a      	ldr	r2, [r7, #4]
 8114448:	6892      	ldr	r2, [r2, #8]
 811444a:	4610      	mov	r0, r2
 811444c:	4798      	blx	r3
      break;
 811444e:	e006      	b.n	811445e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8114450:	4b05      	ldr	r3, [pc, #20]	; (8114468 <tcpip_thread_handle_msg+0x84>)
 8114452:	22cf      	movs	r2, #207	; 0xcf
 8114454:	4905      	ldr	r1, [pc, #20]	; (811446c <tcpip_thread_handle_msg+0x88>)
 8114456:	4806      	ldr	r0, [pc, #24]	; (8114470 <tcpip_thread_handle_msg+0x8c>)
 8114458:	f004 fe42 	bl	81190e0 <iprintf>
      break;
 811445c:	bf00      	nop
  }
}
 811445e:	bf00      	nop
 8114460:	3708      	adds	r7, #8
 8114462:	46bd      	mov	sp, r7
 8114464:	bd80      	pop	{r7, pc}
 8114466:	bf00      	nop
 8114468:	0811c5d4 	.word	0x0811c5d4
 811446c:	0811c638 	.word	0x0811c638
 8114470:	0811c658 	.word	0x0811c658

08114474 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8114474:	b580      	push	{r7, lr}
 8114476:	b084      	sub	sp, #16
 8114478:	af02      	add	r7, sp, #8
 811447a:	6078      	str	r0, [r7, #4]
 811447c:	6039      	str	r1, [r7, #0]
  lwip_init();
 811447e:	f7fc ff1d 	bl	81112bc <lwip_init>

  tcpip_init_done = initfunc;
 8114482:	4a17      	ldr	r2, [pc, #92]	; (81144e0 <tcpip_init+0x6c>)
 8114484:	687b      	ldr	r3, [r7, #4]
 8114486:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8114488:	4a16      	ldr	r2, [pc, #88]	; (81144e4 <tcpip_init+0x70>)
 811448a:	683b      	ldr	r3, [r7, #0]
 811448c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 811448e:	2106      	movs	r1, #6
 8114490:	4815      	ldr	r0, [pc, #84]	; (81144e8 <tcpip_init+0x74>)
 8114492:	f7ff fe51 	bl	8114138 <sys_mbox_new>
 8114496:	4603      	mov	r3, r0
 8114498:	2b00      	cmp	r3, #0
 811449a:	d006      	beq.n	81144aa <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 811449c:	4b13      	ldr	r3, [pc, #76]	; (81144ec <tcpip_init+0x78>)
 811449e:	f240 2261 	movw	r2, #609	; 0x261
 81144a2:	4913      	ldr	r1, [pc, #76]	; (81144f0 <tcpip_init+0x7c>)
 81144a4:	4813      	ldr	r0, [pc, #76]	; (81144f4 <tcpip_init+0x80>)
 81144a6:	f004 fe1b 	bl	81190e0 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 81144aa:	4813      	ldr	r0, [pc, #76]	; (81144f8 <tcpip_init+0x84>)
 81144ac:	f7ff feb4 	bl	8114218 <sys_mutex_new>
 81144b0:	4603      	mov	r3, r0
 81144b2:	2b00      	cmp	r3, #0
 81144b4:	d006      	beq.n	81144c4 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 81144b6:	4b0d      	ldr	r3, [pc, #52]	; (81144ec <tcpip_init+0x78>)
 81144b8:	f240 2265 	movw	r2, #613	; 0x265
 81144bc:	490f      	ldr	r1, [pc, #60]	; (81144fc <tcpip_init+0x88>)
 81144be:	480d      	ldr	r0, [pc, #52]	; (81144f4 <tcpip_init+0x80>)
 81144c0:	f004 fe0e 	bl	81190e0 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 81144c4:	2300      	movs	r3, #0
 81144c6:	9300      	str	r3, [sp, #0]
 81144c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 81144cc:	2200      	movs	r2, #0
 81144ce:	490c      	ldr	r1, [pc, #48]	; (8114500 <tcpip_init+0x8c>)
 81144d0:	480c      	ldr	r0, [pc, #48]	; (8114504 <tcpip_init+0x90>)
 81144d2:	f7ff fed9 	bl	8114288 <sys_thread_new>
}
 81144d6:	bf00      	nop
 81144d8:	3708      	adds	r7, #8
 81144da:	46bd      	mov	sp, r7
 81144dc:	bd80      	pop	{r7, pc}
 81144de:	bf00      	nop
 81144e0:	10005948 	.word	0x10005948
 81144e4:	1000594c 	.word	0x1000594c
 81144e8:	10005950 	.word	0x10005950
 81144ec:	0811c5d4 	.word	0x0811c5d4
 81144f0:	0811c690 	.word	0x0811c690
 81144f4:	0811c658 	.word	0x0811c658
 81144f8:	10008828 	.word	0x10008828
 81144fc:	0811c6b4 	.word	0x0811c6b4
 8114500:	0811437d 	.word	0x0811437d
 8114504:	0811c6d8 	.word	0x0811c6d8

08114508 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8114508:	b580      	push	{r7, lr}
 811450a:	b086      	sub	sp, #24
 811450c:	af00      	add	r7, sp, #0
 811450e:	60f8      	str	r0, [r7, #12]
 8114510:	60b9      	str	r1, [r7, #8]
 8114512:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8114514:	2007      	movs	r0, #7
 8114516:	f7fe fc8b 	bl	8112e30 <memp_malloc>
 811451a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 811451c:	693b      	ldr	r3, [r7, #16]
 811451e:	2b00      	cmp	r3, #0
 8114520:	d109      	bne.n	8114536 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8114522:	693b      	ldr	r3, [r7, #16]
 8114524:	2b00      	cmp	r3, #0
 8114526:	d151      	bne.n	81145cc <sys_timeout_abs+0xc4>
 8114528:	4b2a      	ldr	r3, [pc, #168]	; (81145d4 <sys_timeout_abs+0xcc>)
 811452a:	22be      	movs	r2, #190	; 0xbe
 811452c:	492a      	ldr	r1, [pc, #168]	; (81145d8 <sys_timeout_abs+0xd0>)
 811452e:	482b      	ldr	r0, [pc, #172]	; (81145dc <sys_timeout_abs+0xd4>)
 8114530:	f004 fdd6 	bl	81190e0 <iprintf>
    return;
 8114534:	e04a      	b.n	81145cc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8114536:	693b      	ldr	r3, [r7, #16]
 8114538:	2200      	movs	r2, #0
 811453a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 811453c:	693b      	ldr	r3, [r7, #16]
 811453e:	68ba      	ldr	r2, [r7, #8]
 8114540:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8114542:	693b      	ldr	r3, [r7, #16]
 8114544:	687a      	ldr	r2, [r7, #4]
 8114546:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8114548:	693b      	ldr	r3, [r7, #16]
 811454a:	68fa      	ldr	r2, [r7, #12]
 811454c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 811454e:	4b24      	ldr	r3, [pc, #144]	; (81145e0 <sys_timeout_abs+0xd8>)
 8114550:	681b      	ldr	r3, [r3, #0]
 8114552:	2b00      	cmp	r3, #0
 8114554:	d103      	bne.n	811455e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8114556:	4a22      	ldr	r2, [pc, #136]	; (81145e0 <sys_timeout_abs+0xd8>)
 8114558:	693b      	ldr	r3, [r7, #16]
 811455a:	6013      	str	r3, [r2, #0]
    return;
 811455c:	e037      	b.n	81145ce <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 811455e:	693b      	ldr	r3, [r7, #16]
 8114560:	685a      	ldr	r2, [r3, #4]
 8114562:	4b1f      	ldr	r3, [pc, #124]	; (81145e0 <sys_timeout_abs+0xd8>)
 8114564:	681b      	ldr	r3, [r3, #0]
 8114566:	685b      	ldr	r3, [r3, #4]
 8114568:	1ad3      	subs	r3, r2, r3
 811456a:	0fdb      	lsrs	r3, r3, #31
 811456c:	f003 0301 	and.w	r3, r3, #1
 8114570:	b2db      	uxtb	r3, r3
 8114572:	2b00      	cmp	r3, #0
 8114574:	d007      	beq.n	8114586 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8114576:	4b1a      	ldr	r3, [pc, #104]	; (81145e0 <sys_timeout_abs+0xd8>)
 8114578:	681a      	ldr	r2, [r3, #0]
 811457a:	693b      	ldr	r3, [r7, #16]
 811457c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 811457e:	4a18      	ldr	r2, [pc, #96]	; (81145e0 <sys_timeout_abs+0xd8>)
 8114580:	693b      	ldr	r3, [r7, #16]
 8114582:	6013      	str	r3, [r2, #0]
 8114584:	e023      	b.n	81145ce <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8114586:	4b16      	ldr	r3, [pc, #88]	; (81145e0 <sys_timeout_abs+0xd8>)
 8114588:	681b      	ldr	r3, [r3, #0]
 811458a:	617b      	str	r3, [r7, #20]
 811458c:	e01a      	b.n	81145c4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 811458e:	697b      	ldr	r3, [r7, #20]
 8114590:	681b      	ldr	r3, [r3, #0]
 8114592:	2b00      	cmp	r3, #0
 8114594:	d00b      	beq.n	81145ae <sys_timeout_abs+0xa6>
 8114596:	693b      	ldr	r3, [r7, #16]
 8114598:	685a      	ldr	r2, [r3, #4]
 811459a:	697b      	ldr	r3, [r7, #20]
 811459c:	681b      	ldr	r3, [r3, #0]
 811459e:	685b      	ldr	r3, [r3, #4]
 81145a0:	1ad3      	subs	r3, r2, r3
 81145a2:	0fdb      	lsrs	r3, r3, #31
 81145a4:	f003 0301 	and.w	r3, r3, #1
 81145a8:	b2db      	uxtb	r3, r3
 81145aa:	2b00      	cmp	r3, #0
 81145ac:	d007      	beq.n	81145be <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 81145ae:	697b      	ldr	r3, [r7, #20]
 81145b0:	681a      	ldr	r2, [r3, #0]
 81145b2:	693b      	ldr	r3, [r7, #16]
 81145b4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 81145b6:	697b      	ldr	r3, [r7, #20]
 81145b8:	693a      	ldr	r2, [r7, #16]
 81145ba:	601a      	str	r2, [r3, #0]
        break;
 81145bc:	e007      	b.n	81145ce <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 81145be:	697b      	ldr	r3, [r7, #20]
 81145c0:	681b      	ldr	r3, [r3, #0]
 81145c2:	617b      	str	r3, [r7, #20]
 81145c4:	697b      	ldr	r3, [r7, #20]
 81145c6:	2b00      	cmp	r3, #0
 81145c8:	d1e1      	bne.n	811458e <sys_timeout_abs+0x86>
 81145ca:	e000      	b.n	81145ce <sys_timeout_abs+0xc6>
    return;
 81145cc:	bf00      	nop
      }
    }
  }
}
 81145ce:	3718      	adds	r7, #24
 81145d0:	46bd      	mov	sp, r7
 81145d2:	bd80      	pop	{r7, pc}
 81145d4:	0811c6e8 	.word	0x0811c6e8
 81145d8:	0811c750 	.word	0x0811c750
 81145dc:	0811c790 	.word	0x0811c790
 81145e0:	10005954 	.word	0x10005954

081145e4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 81145e4:	b580      	push	{r7, lr}
 81145e6:	b086      	sub	sp, #24
 81145e8:	af00      	add	r7, sp, #0
 81145ea:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 81145ec:	687b      	ldr	r3, [r7, #4]
 81145ee:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 81145f0:	697b      	ldr	r3, [r7, #20]
 81145f2:	685b      	ldr	r3, [r3, #4]
 81145f4:	4798      	blx	r3

  now = sys_now();
 81145f6:	f001 f983 	bl	8115900 <sys_now>
 81145fa:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 81145fc:	697b      	ldr	r3, [r7, #20]
 81145fe:	681a      	ldr	r2, [r3, #0]
 8114600:	4b0f      	ldr	r3, [pc, #60]	; (8114640 <lwip_cyclic_timer+0x5c>)
 8114602:	681b      	ldr	r3, [r3, #0]
 8114604:	4413      	add	r3, r2
 8114606:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8114608:	68fa      	ldr	r2, [r7, #12]
 811460a:	693b      	ldr	r3, [r7, #16]
 811460c:	1ad3      	subs	r3, r2, r3
 811460e:	0fdb      	lsrs	r3, r3, #31
 8114610:	f003 0301 	and.w	r3, r3, #1
 8114614:	b2db      	uxtb	r3, r3
 8114616:	2b00      	cmp	r3, #0
 8114618:	d009      	beq.n	811462e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 811461a:	697b      	ldr	r3, [r7, #20]
 811461c:	681a      	ldr	r2, [r3, #0]
 811461e:	693b      	ldr	r3, [r7, #16]
 8114620:	4413      	add	r3, r2
 8114622:	687a      	ldr	r2, [r7, #4]
 8114624:	4907      	ldr	r1, [pc, #28]	; (8114644 <lwip_cyclic_timer+0x60>)
 8114626:	4618      	mov	r0, r3
 8114628:	f7ff ff6e 	bl	8114508 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 811462c:	e004      	b.n	8114638 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 811462e:	687a      	ldr	r2, [r7, #4]
 8114630:	4904      	ldr	r1, [pc, #16]	; (8114644 <lwip_cyclic_timer+0x60>)
 8114632:	68f8      	ldr	r0, [r7, #12]
 8114634:	f7ff ff68 	bl	8114508 <sys_timeout_abs>
}
 8114638:	bf00      	nop
 811463a:	3718      	adds	r7, #24
 811463c:	46bd      	mov	sp, r7
 811463e:	bd80      	pop	{r7, pc}
 8114640:	10005958 	.word	0x10005958
 8114644:	081145e5 	.word	0x081145e5

08114648 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8114648:	b580      	push	{r7, lr}
 811464a:	b082      	sub	sp, #8
 811464c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 811464e:	2300      	movs	r3, #0
 8114650:	607b      	str	r3, [r7, #4]
 8114652:	e00e      	b.n	8114672 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8114654:	4a0b      	ldr	r2, [pc, #44]	; (8114684 <sys_timeouts_init+0x3c>)
 8114656:	687b      	ldr	r3, [r7, #4]
 8114658:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 811465c:	687b      	ldr	r3, [r7, #4]
 811465e:	00db      	lsls	r3, r3, #3
 8114660:	4a08      	ldr	r2, [pc, #32]	; (8114684 <sys_timeouts_init+0x3c>)
 8114662:	4413      	add	r3, r2
 8114664:	461a      	mov	r2, r3
 8114666:	4908      	ldr	r1, [pc, #32]	; (8114688 <sys_timeouts_init+0x40>)
 8114668:	f000 f810 	bl	811468c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 811466c:	687b      	ldr	r3, [r7, #4]
 811466e:	3301      	adds	r3, #1
 8114670:	607b      	str	r3, [r7, #4]
 8114672:	687b      	ldr	r3, [r7, #4]
 8114674:	2b01      	cmp	r3, #1
 8114676:	d9ed      	bls.n	8114654 <sys_timeouts_init+0xc>
  }
}
 8114678:	bf00      	nop
 811467a:	bf00      	nop
 811467c:	3708      	adds	r7, #8
 811467e:	46bd      	mov	sp, r7
 8114680:	bd80      	pop	{r7, pc}
 8114682:	bf00      	nop
 8114684:	0811d00c 	.word	0x0811d00c
 8114688:	081145e5 	.word	0x081145e5

0811468c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 811468c:	b580      	push	{r7, lr}
 811468e:	b086      	sub	sp, #24
 8114690:	af00      	add	r7, sp, #0
 8114692:	60f8      	str	r0, [r7, #12]
 8114694:	60b9      	str	r1, [r7, #8]
 8114696:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8114698:	68fb      	ldr	r3, [r7, #12]
 811469a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 811469e:	d306      	bcc.n	81146ae <sys_timeout+0x22>
 81146a0:	4b0a      	ldr	r3, [pc, #40]	; (81146cc <sys_timeout+0x40>)
 81146a2:	f240 1229 	movw	r2, #297	; 0x129
 81146a6:	490a      	ldr	r1, [pc, #40]	; (81146d0 <sys_timeout+0x44>)
 81146a8:	480a      	ldr	r0, [pc, #40]	; (81146d4 <sys_timeout+0x48>)
 81146aa:	f004 fd19 	bl	81190e0 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 81146ae:	f001 f927 	bl	8115900 <sys_now>
 81146b2:	4602      	mov	r2, r0
 81146b4:	68fb      	ldr	r3, [r7, #12]
 81146b6:	4413      	add	r3, r2
 81146b8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 81146ba:	687a      	ldr	r2, [r7, #4]
 81146bc:	68b9      	ldr	r1, [r7, #8]
 81146be:	6978      	ldr	r0, [r7, #20]
 81146c0:	f7ff ff22 	bl	8114508 <sys_timeout_abs>
#endif
}
 81146c4:	bf00      	nop
 81146c6:	3718      	adds	r7, #24
 81146c8:	46bd      	mov	sp, r7
 81146ca:	bd80      	pop	{r7, pc}
 81146cc:	0811c6e8 	.word	0x0811c6e8
 81146d0:	0811c7b8 	.word	0x0811c7b8
 81146d4:	0811c790 	.word	0x0811c790

081146d8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 81146d8:	b580      	push	{r7, lr}
 81146da:	b084      	sub	sp, #16
 81146dc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 81146de:	f001 f90f 	bl	8115900 <sys_now>
 81146e2:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 81146e4:	4b17      	ldr	r3, [pc, #92]	; (8114744 <sys_check_timeouts+0x6c>)
 81146e6:	681b      	ldr	r3, [r3, #0]
 81146e8:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 81146ea:	68bb      	ldr	r3, [r7, #8]
 81146ec:	2b00      	cmp	r3, #0
 81146ee:	d022      	beq.n	8114736 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 81146f0:	68bb      	ldr	r3, [r7, #8]
 81146f2:	685b      	ldr	r3, [r3, #4]
 81146f4:	68fa      	ldr	r2, [r7, #12]
 81146f6:	1ad3      	subs	r3, r2, r3
 81146f8:	0fdb      	lsrs	r3, r3, #31
 81146fa:	f003 0301 	and.w	r3, r3, #1
 81146fe:	b2db      	uxtb	r3, r3
 8114700:	2b00      	cmp	r3, #0
 8114702:	d11a      	bne.n	811473a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8114704:	68bb      	ldr	r3, [r7, #8]
 8114706:	681b      	ldr	r3, [r3, #0]
 8114708:	4a0e      	ldr	r2, [pc, #56]	; (8114744 <sys_check_timeouts+0x6c>)
 811470a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 811470c:	68bb      	ldr	r3, [r7, #8]
 811470e:	689b      	ldr	r3, [r3, #8]
 8114710:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8114712:	68bb      	ldr	r3, [r7, #8]
 8114714:	68db      	ldr	r3, [r3, #12]
 8114716:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8114718:	68bb      	ldr	r3, [r7, #8]
 811471a:	685b      	ldr	r3, [r3, #4]
 811471c:	4a0a      	ldr	r2, [pc, #40]	; (8114748 <sys_check_timeouts+0x70>)
 811471e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8114720:	68b9      	ldr	r1, [r7, #8]
 8114722:	2007      	movs	r0, #7
 8114724:	f7fe fbfa 	bl	8112f1c <memp_free>
    if (handler != NULL) {
 8114728:	687b      	ldr	r3, [r7, #4]
 811472a:	2b00      	cmp	r3, #0
 811472c:	d0da      	beq.n	81146e4 <sys_check_timeouts+0xc>
      handler(arg);
 811472e:	687b      	ldr	r3, [r7, #4]
 8114730:	6838      	ldr	r0, [r7, #0]
 8114732:	4798      	blx	r3
  do {
 8114734:	e7d6      	b.n	81146e4 <sys_check_timeouts+0xc>
      return;
 8114736:	bf00      	nop
 8114738:	e000      	b.n	811473c <sys_check_timeouts+0x64>
      return;
 811473a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 811473c:	3710      	adds	r7, #16
 811473e:	46bd      	mov	sp, r7
 8114740:	bd80      	pop	{r7, pc}
 8114742:	bf00      	nop
 8114744:	10005954 	.word	0x10005954
 8114748:	10005958 	.word	0x10005958

0811474c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 811474c:	b580      	push	{r7, lr}
 811474e:	b082      	sub	sp, #8
 8114750:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8114752:	4b16      	ldr	r3, [pc, #88]	; (81147ac <sys_timeouts_sleeptime+0x60>)
 8114754:	681b      	ldr	r3, [r3, #0]
 8114756:	2b00      	cmp	r3, #0
 8114758:	d102      	bne.n	8114760 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 811475a:	f04f 33ff 	mov.w	r3, #4294967295
 811475e:	e020      	b.n	81147a2 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8114760:	f001 f8ce 	bl	8115900 <sys_now>
 8114764:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8114766:	4b11      	ldr	r3, [pc, #68]	; (81147ac <sys_timeouts_sleeptime+0x60>)
 8114768:	681b      	ldr	r3, [r3, #0]
 811476a:	685a      	ldr	r2, [r3, #4]
 811476c:	687b      	ldr	r3, [r7, #4]
 811476e:	1ad3      	subs	r3, r2, r3
 8114770:	0fdb      	lsrs	r3, r3, #31
 8114772:	f003 0301 	and.w	r3, r3, #1
 8114776:	b2db      	uxtb	r3, r3
 8114778:	2b00      	cmp	r3, #0
 811477a:	d001      	beq.n	8114780 <sys_timeouts_sleeptime+0x34>
    return 0;
 811477c:	2300      	movs	r3, #0
 811477e:	e010      	b.n	81147a2 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8114780:	4b0a      	ldr	r3, [pc, #40]	; (81147ac <sys_timeouts_sleeptime+0x60>)
 8114782:	681b      	ldr	r3, [r3, #0]
 8114784:	685a      	ldr	r2, [r3, #4]
 8114786:	687b      	ldr	r3, [r7, #4]
 8114788:	1ad3      	subs	r3, r2, r3
 811478a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 811478c:	683b      	ldr	r3, [r7, #0]
 811478e:	2b00      	cmp	r3, #0
 8114790:	da06      	bge.n	81147a0 <sys_timeouts_sleeptime+0x54>
 8114792:	4b07      	ldr	r3, [pc, #28]	; (81147b0 <sys_timeouts_sleeptime+0x64>)
 8114794:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8114798:	4906      	ldr	r1, [pc, #24]	; (81147b4 <sys_timeouts_sleeptime+0x68>)
 811479a:	4807      	ldr	r0, [pc, #28]	; (81147b8 <sys_timeouts_sleeptime+0x6c>)
 811479c:	f004 fca0 	bl	81190e0 <iprintf>
    return ret;
 81147a0:	683b      	ldr	r3, [r7, #0]
  }
}
 81147a2:	4618      	mov	r0, r3
 81147a4:	3708      	adds	r7, #8
 81147a6:	46bd      	mov	sp, r7
 81147a8:	bd80      	pop	{r7, pc}
 81147aa:	bf00      	nop
 81147ac:	10005954 	.word	0x10005954
 81147b0:	0811c6e8 	.word	0x0811c6e8
 81147b4:	0811c7f0 	.word	0x0811c7f0
 81147b8:	0811c790 	.word	0x0811c790

081147bc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 81147bc:	b580      	push	{r7, lr}
 81147be:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 81147c0:	f004 fd1c 	bl	81191fc <rand>
 81147c4:	4603      	mov	r3, r0
 81147c6:	b29b      	uxth	r3, r3
 81147c8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 81147cc:	b29b      	uxth	r3, r3
 81147ce:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 81147d2:	b29a      	uxth	r2, r3
 81147d4:	4b01      	ldr	r3, [pc, #4]	; (81147dc <udp_init+0x20>)
 81147d6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 81147d8:	bf00      	nop
 81147da:	bd80      	pop	{r7, pc}
 81147dc:	10000014 	.word	0x10000014

081147e0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 81147e0:	b480      	push	{r7}
 81147e2:	b083      	sub	sp, #12
 81147e4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 81147e6:	2300      	movs	r3, #0
 81147e8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 81147ea:	4b17      	ldr	r3, [pc, #92]	; (8114848 <udp_new_port+0x68>)
 81147ec:	881b      	ldrh	r3, [r3, #0]
 81147ee:	1c5a      	adds	r2, r3, #1
 81147f0:	b291      	uxth	r1, r2
 81147f2:	4a15      	ldr	r2, [pc, #84]	; (8114848 <udp_new_port+0x68>)
 81147f4:	8011      	strh	r1, [r2, #0]
 81147f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81147fa:	4293      	cmp	r3, r2
 81147fc:	d103      	bne.n	8114806 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 81147fe:	4b12      	ldr	r3, [pc, #72]	; (8114848 <udp_new_port+0x68>)
 8114800:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8114804:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8114806:	4b11      	ldr	r3, [pc, #68]	; (811484c <udp_new_port+0x6c>)
 8114808:	681b      	ldr	r3, [r3, #0]
 811480a:	603b      	str	r3, [r7, #0]
 811480c:	e011      	b.n	8114832 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 811480e:	683b      	ldr	r3, [r7, #0]
 8114810:	8a5a      	ldrh	r2, [r3, #18]
 8114812:	4b0d      	ldr	r3, [pc, #52]	; (8114848 <udp_new_port+0x68>)
 8114814:	881b      	ldrh	r3, [r3, #0]
 8114816:	429a      	cmp	r2, r3
 8114818:	d108      	bne.n	811482c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 811481a:	88fb      	ldrh	r3, [r7, #6]
 811481c:	3301      	adds	r3, #1
 811481e:	80fb      	strh	r3, [r7, #6]
 8114820:	88fb      	ldrh	r3, [r7, #6]
 8114822:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8114826:	d3e0      	bcc.n	81147ea <udp_new_port+0xa>
        return 0;
 8114828:	2300      	movs	r3, #0
 811482a:	e007      	b.n	811483c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 811482c:	683b      	ldr	r3, [r7, #0]
 811482e:	68db      	ldr	r3, [r3, #12]
 8114830:	603b      	str	r3, [r7, #0]
 8114832:	683b      	ldr	r3, [r7, #0]
 8114834:	2b00      	cmp	r3, #0
 8114836:	d1ea      	bne.n	811480e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8114838:	4b03      	ldr	r3, [pc, #12]	; (8114848 <udp_new_port+0x68>)
 811483a:	881b      	ldrh	r3, [r3, #0]
}
 811483c:	4618      	mov	r0, r3
 811483e:	370c      	adds	r7, #12
 8114840:	46bd      	mov	sp, r7
 8114842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8114846:	4770      	bx	lr
 8114848:	10000014 	.word	0x10000014
 811484c:	1000882c 	.word	0x1000882c

08114850 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8114850:	b580      	push	{r7, lr}
 8114852:	b084      	sub	sp, #16
 8114854:	af00      	add	r7, sp, #0
 8114856:	60f8      	str	r0, [r7, #12]
 8114858:	60b9      	str	r1, [r7, #8]
 811485a:	4613      	mov	r3, r2
 811485c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 811485e:	68fb      	ldr	r3, [r7, #12]
 8114860:	2b00      	cmp	r3, #0
 8114862:	d105      	bne.n	8114870 <udp_input_local_match+0x20>
 8114864:	4b27      	ldr	r3, [pc, #156]	; (8114904 <udp_input_local_match+0xb4>)
 8114866:	2287      	movs	r2, #135	; 0x87
 8114868:	4927      	ldr	r1, [pc, #156]	; (8114908 <udp_input_local_match+0xb8>)
 811486a:	4828      	ldr	r0, [pc, #160]	; (811490c <udp_input_local_match+0xbc>)
 811486c:	f004 fc38 	bl	81190e0 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8114870:	68bb      	ldr	r3, [r7, #8]
 8114872:	2b00      	cmp	r3, #0
 8114874:	d105      	bne.n	8114882 <udp_input_local_match+0x32>
 8114876:	4b23      	ldr	r3, [pc, #140]	; (8114904 <udp_input_local_match+0xb4>)
 8114878:	2288      	movs	r2, #136	; 0x88
 811487a:	4925      	ldr	r1, [pc, #148]	; (8114910 <udp_input_local_match+0xc0>)
 811487c:	4823      	ldr	r0, [pc, #140]	; (811490c <udp_input_local_match+0xbc>)
 811487e:	f004 fc2f 	bl	81190e0 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8114882:	68fb      	ldr	r3, [r7, #12]
 8114884:	7a1b      	ldrb	r3, [r3, #8]
 8114886:	2b00      	cmp	r3, #0
 8114888:	d00b      	beq.n	81148a2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 811488a:	68fb      	ldr	r3, [r7, #12]
 811488c:	7a1a      	ldrb	r2, [r3, #8]
 811488e:	4b21      	ldr	r3, [pc, #132]	; (8114914 <udp_input_local_match+0xc4>)
 8114890:	685b      	ldr	r3, [r3, #4]
 8114892:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8114896:	3301      	adds	r3, #1
 8114898:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 811489a:	429a      	cmp	r2, r3
 811489c:	d001      	beq.n	81148a2 <udp_input_local_match+0x52>
    return 0;
 811489e:	2300      	movs	r3, #0
 81148a0:	e02b      	b.n	81148fa <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 81148a2:	79fb      	ldrb	r3, [r7, #7]
 81148a4:	2b00      	cmp	r3, #0
 81148a6:	d018      	beq.n	81148da <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 81148a8:	68fb      	ldr	r3, [r7, #12]
 81148aa:	2b00      	cmp	r3, #0
 81148ac:	d013      	beq.n	81148d6 <udp_input_local_match+0x86>
 81148ae:	68fb      	ldr	r3, [r7, #12]
 81148b0:	681b      	ldr	r3, [r3, #0]
 81148b2:	2b00      	cmp	r3, #0
 81148b4:	d00f      	beq.n	81148d6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 81148b6:	4b17      	ldr	r3, [pc, #92]	; (8114914 <udp_input_local_match+0xc4>)
 81148b8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 81148ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 81148be:	d00a      	beq.n	81148d6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 81148c0:	68fb      	ldr	r3, [r7, #12]
 81148c2:	681a      	ldr	r2, [r3, #0]
 81148c4:	4b13      	ldr	r3, [pc, #76]	; (8114914 <udp_input_local_match+0xc4>)
 81148c6:	695b      	ldr	r3, [r3, #20]
 81148c8:	405a      	eors	r2, r3
 81148ca:	68bb      	ldr	r3, [r7, #8]
 81148cc:	3308      	adds	r3, #8
 81148ce:	681b      	ldr	r3, [r3, #0]
 81148d0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 81148d2:	2b00      	cmp	r3, #0
 81148d4:	d110      	bne.n	81148f8 <udp_input_local_match+0xa8>
          return 1;
 81148d6:	2301      	movs	r3, #1
 81148d8:	e00f      	b.n	81148fa <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 81148da:	68fb      	ldr	r3, [r7, #12]
 81148dc:	2b00      	cmp	r3, #0
 81148de:	d009      	beq.n	81148f4 <udp_input_local_match+0xa4>
 81148e0:	68fb      	ldr	r3, [r7, #12]
 81148e2:	681b      	ldr	r3, [r3, #0]
 81148e4:	2b00      	cmp	r3, #0
 81148e6:	d005      	beq.n	81148f4 <udp_input_local_match+0xa4>
 81148e8:	68fb      	ldr	r3, [r7, #12]
 81148ea:	681a      	ldr	r2, [r3, #0]
 81148ec:	4b09      	ldr	r3, [pc, #36]	; (8114914 <udp_input_local_match+0xc4>)
 81148ee:	695b      	ldr	r3, [r3, #20]
 81148f0:	429a      	cmp	r2, r3
 81148f2:	d101      	bne.n	81148f8 <udp_input_local_match+0xa8>
        return 1;
 81148f4:	2301      	movs	r3, #1
 81148f6:	e000      	b.n	81148fa <udp_input_local_match+0xaa>
      }
  }

  return 0;
 81148f8:	2300      	movs	r3, #0
}
 81148fa:	4618      	mov	r0, r3
 81148fc:	3710      	adds	r7, #16
 81148fe:	46bd      	mov	sp, r7
 8114900:	bd80      	pop	{r7, pc}
 8114902:	bf00      	nop
 8114904:	0811c804 	.word	0x0811c804
 8114908:	0811c868 	.word	0x0811c868
 811490c:	0811c88c 	.word	0x0811c88c
 8114910:	0811c8b4 	.word	0x0811c8b4
 8114914:	10005c90 	.word	0x10005c90

08114918 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8114918:	b590      	push	{r4, r7, lr}
 811491a:	b08d      	sub	sp, #52	; 0x34
 811491c:	af02      	add	r7, sp, #8
 811491e:	6078      	str	r0, [r7, #4]
 8114920:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8114922:	2300      	movs	r3, #0
 8114924:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8114926:	687b      	ldr	r3, [r7, #4]
 8114928:	2b00      	cmp	r3, #0
 811492a:	d105      	bne.n	8114938 <udp_input+0x20>
 811492c:	4b7c      	ldr	r3, [pc, #496]	; (8114b20 <udp_input+0x208>)
 811492e:	22cf      	movs	r2, #207	; 0xcf
 8114930:	497c      	ldr	r1, [pc, #496]	; (8114b24 <udp_input+0x20c>)
 8114932:	487d      	ldr	r0, [pc, #500]	; (8114b28 <udp_input+0x210>)
 8114934:	f004 fbd4 	bl	81190e0 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8114938:	683b      	ldr	r3, [r7, #0]
 811493a:	2b00      	cmp	r3, #0
 811493c:	d105      	bne.n	811494a <udp_input+0x32>
 811493e:	4b78      	ldr	r3, [pc, #480]	; (8114b20 <udp_input+0x208>)
 8114940:	22d0      	movs	r2, #208	; 0xd0
 8114942:	497a      	ldr	r1, [pc, #488]	; (8114b2c <udp_input+0x214>)
 8114944:	4878      	ldr	r0, [pc, #480]	; (8114b28 <udp_input+0x210>)
 8114946:	f004 fbcb 	bl	81190e0 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 811494a:	687b      	ldr	r3, [r7, #4]
 811494c:	895b      	ldrh	r3, [r3, #10]
 811494e:	2b07      	cmp	r3, #7
 8114950:	d803      	bhi.n	811495a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8114952:	6878      	ldr	r0, [r7, #4]
 8114954:	f7ff f926 	bl	8113ba4 <pbuf_free>
    goto end;
 8114958:	e0de      	b.n	8114b18 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 811495a:	687b      	ldr	r3, [r7, #4]
 811495c:	685b      	ldr	r3, [r3, #4]
 811495e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8114960:	4b73      	ldr	r3, [pc, #460]	; (8114b30 <udp_input+0x218>)
 8114962:	695b      	ldr	r3, [r3, #20]
 8114964:	4a72      	ldr	r2, [pc, #456]	; (8114b30 <udp_input+0x218>)
 8114966:	6812      	ldr	r2, [r2, #0]
 8114968:	4611      	mov	r1, r2
 811496a:	4618      	mov	r0, r3
 811496c:	f7fc ff48 	bl	8111800 <ip4_addr_isbroadcast_u32>
 8114970:	4603      	mov	r3, r0
 8114972:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8114974:	697b      	ldr	r3, [r7, #20]
 8114976:	881b      	ldrh	r3, [r3, #0]
 8114978:	b29b      	uxth	r3, r3
 811497a:	4618      	mov	r0, r3
 811497c:	f7fb f9f6 	bl	810fd6c <lwip_htons>
 8114980:	4603      	mov	r3, r0
 8114982:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8114984:	697b      	ldr	r3, [r7, #20]
 8114986:	885b      	ldrh	r3, [r3, #2]
 8114988:	b29b      	uxth	r3, r3
 811498a:	4618      	mov	r0, r3
 811498c:	f7fb f9ee 	bl	810fd6c <lwip_htons>
 8114990:	4603      	mov	r3, r0
 8114992:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8114994:	2300      	movs	r3, #0
 8114996:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8114998:	2300      	movs	r3, #0
 811499a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 811499c:	2300      	movs	r3, #0
 811499e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 81149a0:	4b64      	ldr	r3, [pc, #400]	; (8114b34 <udp_input+0x21c>)
 81149a2:	681b      	ldr	r3, [r3, #0]
 81149a4:	627b      	str	r3, [r7, #36]	; 0x24
 81149a6:	e054      	b.n	8114a52 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 81149a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81149aa:	8a5b      	ldrh	r3, [r3, #18]
 81149ac:	89fa      	ldrh	r2, [r7, #14]
 81149ae:	429a      	cmp	r2, r3
 81149b0:	d14a      	bne.n	8114a48 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 81149b2:	7cfb      	ldrb	r3, [r7, #19]
 81149b4:	461a      	mov	r2, r3
 81149b6:	6839      	ldr	r1, [r7, #0]
 81149b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81149ba:	f7ff ff49 	bl	8114850 <udp_input_local_match>
 81149be:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 81149c0:	2b00      	cmp	r3, #0
 81149c2:	d041      	beq.n	8114a48 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 81149c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81149c6:	7c1b      	ldrb	r3, [r3, #16]
 81149c8:	f003 0304 	and.w	r3, r3, #4
 81149cc:	2b00      	cmp	r3, #0
 81149ce:	d11d      	bne.n	8114a0c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 81149d0:	69fb      	ldr	r3, [r7, #28]
 81149d2:	2b00      	cmp	r3, #0
 81149d4:	d102      	bne.n	81149dc <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 81149d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81149d8:	61fb      	str	r3, [r7, #28]
 81149da:	e017      	b.n	8114a0c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 81149dc:	7cfb      	ldrb	r3, [r7, #19]
 81149de:	2b00      	cmp	r3, #0
 81149e0:	d014      	beq.n	8114a0c <udp_input+0xf4>
 81149e2:	4b53      	ldr	r3, [pc, #332]	; (8114b30 <udp_input+0x218>)
 81149e4:	695b      	ldr	r3, [r3, #20]
 81149e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 81149ea:	d10f      	bne.n	8114a0c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 81149ec:	69fb      	ldr	r3, [r7, #28]
 81149ee:	681a      	ldr	r2, [r3, #0]
 81149f0:	683b      	ldr	r3, [r7, #0]
 81149f2:	3304      	adds	r3, #4
 81149f4:	681b      	ldr	r3, [r3, #0]
 81149f6:	429a      	cmp	r2, r3
 81149f8:	d008      	beq.n	8114a0c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 81149fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81149fc:	681a      	ldr	r2, [r3, #0]
 81149fe:	683b      	ldr	r3, [r7, #0]
 8114a00:	3304      	adds	r3, #4
 8114a02:	681b      	ldr	r3, [r3, #0]
 8114a04:	429a      	cmp	r2, r3
 8114a06:	d101      	bne.n	8114a0c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8114a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a0a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8114a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a0e:	8a9b      	ldrh	r3, [r3, #20]
 8114a10:	8a3a      	ldrh	r2, [r7, #16]
 8114a12:	429a      	cmp	r2, r3
 8114a14:	d118      	bne.n	8114a48 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8114a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a18:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8114a1a:	2b00      	cmp	r3, #0
 8114a1c:	d005      	beq.n	8114a2a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8114a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a20:	685a      	ldr	r2, [r3, #4]
 8114a22:	4b43      	ldr	r3, [pc, #268]	; (8114b30 <udp_input+0x218>)
 8114a24:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8114a26:	429a      	cmp	r2, r3
 8114a28:	d10e      	bne.n	8114a48 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8114a2a:	6a3b      	ldr	r3, [r7, #32]
 8114a2c:	2b00      	cmp	r3, #0
 8114a2e:	d014      	beq.n	8114a5a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8114a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a32:	68da      	ldr	r2, [r3, #12]
 8114a34:	6a3b      	ldr	r3, [r7, #32]
 8114a36:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8114a38:	4b3e      	ldr	r3, [pc, #248]	; (8114b34 <udp_input+0x21c>)
 8114a3a:	681a      	ldr	r2, [r3, #0]
 8114a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a3e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8114a40:	4a3c      	ldr	r2, [pc, #240]	; (8114b34 <udp_input+0x21c>)
 8114a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a44:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8114a46:	e008      	b.n	8114a5a <udp_input+0x142>
      }
    }

    prev = pcb;
 8114a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a4a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8114a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a4e:	68db      	ldr	r3, [r3, #12]
 8114a50:	627b      	str	r3, [r7, #36]	; 0x24
 8114a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a54:	2b00      	cmp	r3, #0
 8114a56:	d1a7      	bne.n	81149a8 <udp_input+0x90>
 8114a58:	e000      	b.n	8114a5c <udp_input+0x144>
        break;
 8114a5a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8114a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a5e:	2b00      	cmp	r3, #0
 8114a60:	d101      	bne.n	8114a66 <udp_input+0x14e>
    pcb = uncon_pcb;
 8114a62:	69fb      	ldr	r3, [r7, #28]
 8114a64:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8114a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114a68:	2b00      	cmp	r3, #0
 8114a6a:	d002      	beq.n	8114a72 <udp_input+0x15a>
    for_us = 1;
 8114a6c:	2301      	movs	r3, #1
 8114a6e:	76fb      	strb	r3, [r7, #27]
 8114a70:	e00a      	b.n	8114a88 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8114a72:	683b      	ldr	r3, [r7, #0]
 8114a74:	3304      	adds	r3, #4
 8114a76:	681a      	ldr	r2, [r3, #0]
 8114a78:	4b2d      	ldr	r3, [pc, #180]	; (8114b30 <udp_input+0x218>)
 8114a7a:	695b      	ldr	r3, [r3, #20]
 8114a7c:	429a      	cmp	r2, r3
 8114a7e:	bf0c      	ite	eq
 8114a80:	2301      	moveq	r3, #1
 8114a82:	2300      	movne	r3, #0
 8114a84:	b2db      	uxtb	r3, r3
 8114a86:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8114a88:	7efb      	ldrb	r3, [r7, #27]
 8114a8a:	2b00      	cmp	r3, #0
 8114a8c:	d041      	beq.n	8114b12 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8114a8e:	2108      	movs	r1, #8
 8114a90:	6878      	ldr	r0, [r7, #4]
 8114a92:	f7ff f801 	bl	8113a98 <pbuf_remove_header>
 8114a96:	4603      	mov	r3, r0
 8114a98:	2b00      	cmp	r3, #0
 8114a9a:	d00a      	beq.n	8114ab2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8114a9c:	4b20      	ldr	r3, [pc, #128]	; (8114b20 <udp_input+0x208>)
 8114a9e:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8114aa2:	4925      	ldr	r1, [pc, #148]	; (8114b38 <udp_input+0x220>)
 8114aa4:	4820      	ldr	r0, [pc, #128]	; (8114b28 <udp_input+0x210>)
 8114aa6:	f004 fb1b 	bl	81190e0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8114aaa:	6878      	ldr	r0, [r7, #4]
 8114aac:	f7ff f87a 	bl	8113ba4 <pbuf_free>
      goto end;
 8114ab0:	e032      	b.n	8114b18 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8114ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114ab4:	2b00      	cmp	r3, #0
 8114ab6:	d012      	beq.n	8114ade <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8114ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114aba:	699b      	ldr	r3, [r3, #24]
 8114abc:	2b00      	cmp	r3, #0
 8114abe:	d00a      	beq.n	8114ad6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8114ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114ac2:	699c      	ldr	r4, [r3, #24]
 8114ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8114ac6:	69d8      	ldr	r0, [r3, #28]
 8114ac8:	8a3b      	ldrh	r3, [r7, #16]
 8114aca:	9300      	str	r3, [sp, #0]
 8114acc:	4b1b      	ldr	r3, [pc, #108]	; (8114b3c <udp_input+0x224>)
 8114ace:	687a      	ldr	r2, [r7, #4]
 8114ad0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8114ad2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8114ad4:	e021      	b.n	8114b1a <udp_input+0x202>
        pbuf_free(p);
 8114ad6:	6878      	ldr	r0, [r7, #4]
 8114ad8:	f7ff f864 	bl	8113ba4 <pbuf_free>
        goto end;
 8114adc:	e01c      	b.n	8114b18 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8114ade:	7cfb      	ldrb	r3, [r7, #19]
 8114ae0:	2b00      	cmp	r3, #0
 8114ae2:	d112      	bne.n	8114b0a <udp_input+0x1f2>
 8114ae4:	4b12      	ldr	r3, [pc, #72]	; (8114b30 <udp_input+0x218>)
 8114ae6:	695b      	ldr	r3, [r3, #20]
 8114ae8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8114aec:	2be0      	cmp	r3, #224	; 0xe0
 8114aee:	d00c      	beq.n	8114b0a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8114af0:	4b0f      	ldr	r3, [pc, #60]	; (8114b30 <udp_input+0x218>)
 8114af2:	899b      	ldrh	r3, [r3, #12]
 8114af4:	3308      	adds	r3, #8
 8114af6:	b29b      	uxth	r3, r3
 8114af8:	b21b      	sxth	r3, r3
 8114afa:	4619      	mov	r1, r3
 8114afc:	6878      	ldr	r0, [r7, #4]
 8114afe:	f7ff f83e 	bl	8113b7e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8114b02:	2103      	movs	r1, #3
 8114b04:	6878      	ldr	r0, [r7, #4]
 8114b06:	f7fc fa89 	bl	811101c <icmp_dest_unreach>
      pbuf_free(p);
 8114b0a:	6878      	ldr	r0, [r7, #4]
 8114b0c:	f7ff f84a 	bl	8113ba4 <pbuf_free>
  return;
 8114b10:	e003      	b.n	8114b1a <udp_input+0x202>
    pbuf_free(p);
 8114b12:	6878      	ldr	r0, [r7, #4]
 8114b14:	f7ff f846 	bl	8113ba4 <pbuf_free>
  return;
 8114b18:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8114b1a:	372c      	adds	r7, #44	; 0x2c
 8114b1c:	46bd      	mov	sp, r7
 8114b1e:	bd90      	pop	{r4, r7, pc}
 8114b20:	0811c804 	.word	0x0811c804
 8114b24:	0811c8dc 	.word	0x0811c8dc
 8114b28:	0811c88c 	.word	0x0811c88c
 8114b2c:	0811c8f4 	.word	0x0811c8f4
 8114b30:	10005c90 	.word	0x10005c90
 8114b34:	1000882c 	.word	0x1000882c
 8114b38:	0811c910 	.word	0x0811c910
 8114b3c:	10005ca0 	.word	0x10005ca0

08114b40 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8114b40:	b580      	push	{r7, lr}
 8114b42:	b082      	sub	sp, #8
 8114b44:	af00      	add	r7, sp, #0
 8114b46:	6078      	str	r0, [r7, #4]
 8114b48:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8114b4a:	687b      	ldr	r3, [r7, #4]
 8114b4c:	2b00      	cmp	r3, #0
 8114b4e:	d109      	bne.n	8114b64 <udp_send+0x24>
 8114b50:	4b11      	ldr	r3, [pc, #68]	; (8114b98 <udp_send+0x58>)
 8114b52:	f240 12d5 	movw	r2, #469	; 0x1d5
 8114b56:	4911      	ldr	r1, [pc, #68]	; (8114b9c <udp_send+0x5c>)
 8114b58:	4811      	ldr	r0, [pc, #68]	; (8114ba0 <udp_send+0x60>)
 8114b5a:	f004 fac1 	bl	81190e0 <iprintf>
 8114b5e:	f06f 030f 	mvn.w	r3, #15
 8114b62:	e015      	b.n	8114b90 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8114b64:	683b      	ldr	r3, [r7, #0]
 8114b66:	2b00      	cmp	r3, #0
 8114b68:	d109      	bne.n	8114b7e <udp_send+0x3e>
 8114b6a:	4b0b      	ldr	r3, [pc, #44]	; (8114b98 <udp_send+0x58>)
 8114b6c:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8114b70:	490c      	ldr	r1, [pc, #48]	; (8114ba4 <udp_send+0x64>)
 8114b72:	480b      	ldr	r0, [pc, #44]	; (8114ba0 <udp_send+0x60>)
 8114b74:	f004 fab4 	bl	81190e0 <iprintf>
 8114b78:	f06f 030f 	mvn.w	r3, #15
 8114b7c:	e008      	b.n	8114b90 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8114b7e:	687b      	ldr	r3, [r7, #4]
 8114b80:	1d1a      	adds	r2, r3, #4
 8114b82:	687b      	ldr	r3, [r7, #4]
 8114b84:	8a9b      	ldrh	r3, [r3, #20]
 8114b86:	6839      	ldr	r1, [r7, #0]
 8114b88:	6878      	ldr	r0, [r7, #4]
 8114b8a:	f000 f80d 	bl	8114ba8 <udp_sendto>
 8114b8e:	4603      	mov	r3, r0
}
 8114b90:	4618      	mov	r0, r3
 8114b92:	3708      	adds	r7, #8
 8114b94:	46bd      	mov	sp, r7
 8114b96:	bd80      	pop	{r7, pc}
 8114b98:	0811c804 	.word	0x0811c804
 8114b9c:	0811c92c 	.word	0x0811c92c
 8114ba0:	0811c88c 	.word	0x0811c88c
 8114ba4:	0811c944 	.word	0x0811c944

08114ba8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8114ba8:	b580      	push	{r7, lr}
 8114baa:	b088      	sub	sp, #32
 8114bac:	af02      	add	r7, sp, #8
 8114bae:	60f8      	str	r0, [r7, #12]
 8114bb0:	60b9      	str	r1, [r7, #8]
 8114bb2:	607a      	str	r2, [r7, #4]
 8114bb4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8114bb6:	68fb      	ldr	r3, [r7, #12]
 8114bb8:	2b00      	cmp	r3, #0
 8114bba:	d109      	bne.n	8114bd0 <udp_sendto+0x28>
 8114bbc:	4b23      	ldr	r3, [pc, #140]	; (8114c4c <udp_sendto+0xa4>)
 8114bbe:	f44f 7206 	mov.w	r2, #536	; 0x218
 8114bc2:	4923      	ldr	r1, [pc, #140]	; (8114c50 <udp_sendto+0xa8>)
 8114bc4:	4823      	ldr	r0, [pc, #140]	; (8114c54 <udp_sendto+0xac>)
 8114bc6:	f004 fa8b 	bl	81190e0 <iprintf>
 8114bca:	f06f 030f 	mvn.w	r3, #15
 8114bce:	e038      	b.n	8114c42 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8114bd0:	68bb      	ldr	r3, [r7, #8]
 8114bd2:	2b00      	cmp	r3, #0
 8114bd4:	d109      	bne.n	8114bea <udp_sendto+0x42>
 8114bd6:	4b1d      	ldr	r3, [pc, #116]	; (8114c4c <udp_sendto+0xa4>)
 8114bd8:	f240 2219 	movw	r2, #537	; 0x219
 8114bdc:	491e      	ldr	r1, [pc, #120]	; (8114c58 <udp_sendto+0xb0>)
 8114bde:	481d      	ldr	r0, [pc, #116]	; (8114c54 <udp_sendto+0xac>)
 8114be0:	f004 fa7e 	bl	81190e0 <iprintf>
 8114be4:	f06f 030f 	mvn.w	r3, #15
 8114be8:	e02b      	b.n	8114c42 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8114bea:	687b      	ldr	r3, [r7, #4]
 8114bec:	2b00      	cmp	r3, #0
 8114bee:	d109      	bne.n	8114c04 <udp_sendto+0x5c>
 8114bf0:	4b16      	ldr	r3, [pc, #88]	; (8114c4c <udp_sendto+0xa4>)
 8114bf2:	f240 221a 	movw	r2, #538	; 0x21a
 8114bf6:	4919      	ldr	r1, [pc, #100]	; (8114c5c <udp_sendto+0xb4>)
 8114bf8:	4816      	ldr	r0, [pc, #88]	; (8114c54 <udp_sendto+0xac>)
 8114bfa:	f004 fa71 	bl	81190e0 <iprintf>
 8114bfe:	f06f 030f 	mvn.w	r3, #15
 8114c02:	e01e      	b.n	8114c42 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8114c04:	68fb      	ldr	r3, [r7, #12]
 8114c06:	7a1b      	ldrb	r3, [r3, #8]
 8114c08:	2b00      	cmp	r3, #0
 8114c0a:	d006      	beq.n	8114c1a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8114c0c:	68fb      	ldr	r3, [r7, #12]
 8114c0e:	7a1b      	ldrb	r3, [r3, #8]
 8114c10:	4618      	mov	r0, r3
 8114c12:	f7fe fc95 	bl	8113540 <netif_get_by_index>
 8114c16:	6178      	str	r0, [r7, #20]
 8114c18:	e003      	b.n	8114c22 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8114c1a:	6878      	ldr	r0, [r7, #4]
 8114c1c:	f7fc fb64 	bl	81112e8 <ip4_route>
 8114c20:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8114c22:	697b      	ldr	r3, [r7, #20]
 8114c24:	2b00      	cmp	r3, #0
 8114c26:	d102      	bne.n	8114c2e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8114c28:	f06f 0303 	mvn.w	r3, #3
 8114c2c:	e009      	b.n	8114c42 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8114c2e:	887a      	ldrh	r2, [r7, #2]
 8114c30:	697b      	ldr	r3, [r7, #20]
 8114c32:	9300      	str	r3, [sp, #0]
 8114c34:	4613      	mov	r3, r2
 8114c36:	687a      	ldr	r2, [r7, #4]
 8114c38:	68b9      	ldr	r1, [r7, #8]
 8114c3a:	68f8      	ldr	r0, [r7, #12]
 8114c3c:	f000 f810 	bl	8114c60 <udp_sendto_if>
 8114c40:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8114c42:	4618      	mov	r0, r3
 8114c44:	3718      	adds	r7, #24
 8114c46:	46bd      	mov	sp, r7
 8114c48:	bd80      	pop	{r7, pc}
 8114c4a:	bf00      	nop
 8114c4c:	0811c804 	.word	0x0811c804
 8114c50:	0811c95c 	.word	0x0811c95c
 8114c54:	0811c88c 	.word	0x0811c88c
 8114c58:	0811c974 	.word	0x0811c974
 8114c5c:	0811c990 	.word	0x0811c990

08114c60 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8114c60:	b580      	push	{r7, lr}
 8114c62:	b088      	sub	sp, #32
 8114c64:	af02      	add	r7, sp, #8
 8114c66:	60f8      	str	r0, [r7, #12]
 8114c68:	60b9      	str	r1, [r7, #8]
 8114c6a:	607a      	str	r2, [r7, #4]
 8114c6c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8114c6e:	68fb      	ldr	r3, [r7, #12]
 8114c70:	2b00      	cmp	r3, #0
 8114c72:	d109      	bne.n	8114c88 <udp_sendto_if+0x28>
 8114c74:	4b2e      	ldr	r3, [pc, #184]	; (8114d30 <udp_sendto_if+0xd0>)
 8114c76:	f44f 7220 	mov.w	r2, #640	; 0x280
 8114c7a:	492e      	ldr	r1, [pc, #184]	; (8114d34 <udp_sendto_if+0xd4>)
 8114c7c:	482e      	ldr	r0, [pc, #184]	; (8114d38 <udp_sendto_if+0xd8>)
 8114c7e:	f004 fa2f 	bl	81190e0 <iprintf>
 8114c82:	f06f 030f 	mvn.w	r3, #15
 8114c86:	e04f      	b.n	8114d28 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8114c88:	68bb      	ldr	r3, [r7, #8]
 8114c8a:	2b00      	cmp	r3, #0
 8114c8c:	d109      	bne.n	8114ca2 <udp_sendto_if+0x42>
 8114c8e:	4b28      	ldr	r3, [pc, #160]	; (8114d30 <udp_sendto_if+0xd0>)
 8114c90:	f240 2281 	movw	r2, #641	; 0x281
 8114c94:	4929      	ldr	r1, [pc, #164]	; (8114d3c <udp_sendto_if+0xdc>)
 8114c96:	4828      	ldr	r0, [pc, #160]	; (8114d38 <udp_sendto_if+0xd8>)
 8114c98:	f004 fa22 	bl	81190e0 <iprintf>
 8114c9c:	f06f 030f 	mvn.w	r3, #15
 8114ca0:	e042      	b.n	8114d28 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8114ca2:	687b      	ldr	r3, [r7, #4]
 8114ca4:	2b00      	cmp	r3, #0
 8114ca6:	d109      	bne.n	8114cbc <udp_sendto_if+0x5c>
 8114ca8:	4b21      	ldr	r3, [pc, #132]	; (8114d30 <udp_sendto_if+0xd0>)
 8114caa:	f240 2282 	movw	r2, #642	; 0x282
 8114cae:	4924      	ldr	r1, [pc, #144]	; (8114d40 <udp_sendto_if+0xe0>)
 8114cb0:	4821      	ldr	r0, [pc, #132]	; (8114d38 <udp_sendto_if+0xd8>)
 8114cb2:	f004 fa15 	bl	81190e0 <iprintf>
 8114cb6:	f06f 030f 	mvn.w	r3, #15
 8114cba:	e035      	b.n	8114d28 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8114cbc:	6a3b      	ldr	r3, [r7, #32]
 8114cbe:	2b00      	cmp	r3, #0
 8114cc0:	d109      	bne.n	8114cd6 <udp_sendto_if+0x76>
 8114cc2:	4b1b      	ldr	r3, [pc, #108]	; (8114d30 <udp_sendto_if+0xd0>)
 8114cc4:	f240 2283 	movw	r2, #643	; 0x283
 8114cc8:	491e      	ldr	r1, [pc, #120]	; (8114d44 <udp_sendto_if+0xe4>)
 8114cca:	481b      	ldr	r0, [pc, #108]	; (8114d38 <udp_sendto_if+0xd8>)
 8114ccc:	f004 fa08 	bl	81190e0 <iprintf>
 8114cd0:	f06f 030f 	mvn.w	r3, #15
 8114cd4:	e028      	b.n	8114d28 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8114cd6:	68fb      	ldr	r3, [r7, #12]
 8114cd8:	2b00      	cmp	r3, #0
 8114cda:	d009      	beq.n	8114cf0 <udp_sendto_if+0x90>
 8114cdc:	68fb      	ldr	r3, [r7, #12]
 8114cde:	681b      	ldr	r3, [r3, #0]
 8114ce0:	2b00      	cmp	r3, #0
 8114ce2:	d005      	beq.n	8114cf0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8114ce4:	68fb      	ldr	r3, [r7, #12]
 8114ce6:	681b      	ldr	r3, [r3, #0]
 8114ce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8114cec:	2be0      	cmp	r3, #224	; 0xe0
 8114cee:	d103      	bne.n	8114cf8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8114cf0:	6a3b      	ldr	r3, [r7, #32]
 8114cf2:	3304      	adds	r3, #4
 8114cf4:	617b      	str	r3, [r7, #20]
 8114cf6:	e00b      	b.n	8114d10 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8114cf8:	68fb      	ldr	r3, [r7, #12]
 8114cfa:	681a      	ldr	r2, [r3, #0]
 8114cfc:	6a3b      	ldr	r3, [r7, #32]
 8114cfe:	3304      	adds	r3, #4
 8114d00:	681b      	ldr	r3, [r3, #0]
 8114d02:	429a      	cmp	r2, r3
 8114d04:	d002      	beq.n	8114d0c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8114d06:	f06f 0303 	mvn.w	r3, #3
 8114d0a:	e00d      	b.n	8114d28 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8114d0c:	68fb      	ldr	r3, [r7, #12]
 8114d0e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8114d10:	887a      	ldrh	r2, [r7, #2]
 8114d12:	697b      	ldr	r3, [r7, #20]
 8114d14:	9301      	str	r3, [sp, #4]
 8114d16:	6a3b      	ldr	r3, [r7, #32]
 8114d18:	9300      	str	r3, [sp, #0]
 8114d1a:	4613      	mov	r3, r2
 8114d1c:	687a      	ldr	r2, [r7, #4]
 8114d1e:	68b9      	ldr	r1, [r7, #8]
 8114d20:	68f8      	ldr	r0, [r7, #12]
 8114d22:	f000 f811 	bl	8114d48 <udp_sendto_if_src>
 8114d26:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8114d28:	4618      	mov	r0, r3
 8114d2a:	3718      	adds	r7, #24
 8114d2c:	46bd      	mov	sp, r7
 8114d2e:	bd80      	pop	{r7, pc}
 8114d30:	0811c804 	.word	0x0811c804
 8114d34:	0811c9ac 	.word	0x0811c9ac
 8114d38:	0811c88c 	.word	0x0811c88c
 8114d3c:	0811c9c8 	.word	0x0811c9c8
 8114d40:	0811c9e4 	.word	0x0811c9e4
 8114d44:	0811ca04 	.word	0x0811ca04

08114d48 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8114d48:	b580      	push	{r7, lr}
 8114d4a:	b08c      	sub	sp, #48	; 0x30
 8114d4c:	af04      	add	r7, sp, #16
 8114d4e:	60f8      	str	r0, [r7, #12]
 8114d50:	60b9      	str	r1, [r7, #8]
 8114d52:	607a      	str	r2, [r7, #4]
 8114d54:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8114d56:	68fb      	ldr	r3, [r7, #12]
 8114d58:	2b00      	cmp	r3, #0
 8114d5a:	d109      	bne.n	8114d70 <udp_sendto_if_src+0x28>
 8114d5c:	4b65      	ldr	r3, [pc, #404]	; (8114ef4 <udp_sendto_if_src+0x1ac>)
 8114d5e:	f240 22d1 	movw	r2, #721	; 0x2d1
 8114d62:	4965      	ldr	r1, [pc, #404]	; (8114ef8 <udp_sendto_if_src+0x1b0>)
 8114d64:	4865      	ldr	r0, [pc, #404]	; (8114efc <udp_sendto_if_src+0x1b4>)
 8114d66:	f004 f9bb 	bl	81190e0 <iprintf>
 8114d6a:	f06f 030f 	mvn.w	r3, #15
 8114d6e:	e0bc      	b.n	8114eea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8114d70:	68bb      	ldr	r3, [r7, #8]
 8114d72:	2b00      	cmp	r3, #0
 8114d74:	d109      	bne.n	8114d8a <udp_sendto_if_src+0x42>
 8114d76:	4b5f      	ldr	r3, [pc, #380]	; (8114ef4 <udp_sendto_if_src+0x1ac>)
 8114d78:	f240 22d2 	movw	r2, #722	; 0x2d2
 8114d7c:	4960      	ldr	r1, [pc, #384]	; (8114f00 <udp_sendto_if_src+0x1b8>)
 8114d7e:	485f      	ldr	r0, [pc, #380]	; (8114efc <udp_sendto_if_src+0x1b4>)
 8114d80:	f004 f9ae 	bl	81190e0 <iprintf>
 8114d84:	f06f 030f 	mvn.w	r3, #15
 8114d88:	e0af      	b.n	8114eea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8114d8a:	687b      	ldr	r3, [r7, #4]
 8114d8c:	2b00      	cmp	r3, #0
 8114d8e:	d109      	bne.n	8114da4 <udp_sendto_if_src+0x5c>
 8114d90:	4b58      	ldr	r3, [pc, #352]	; (8114ef4 <udp_sendto_if_src+0x1ac>)
 8114d92:	f240 22d3 	movw	r2, #723	; 0x2d3
 8114d96:	495b      	ldr	r1, [pc, #364]	; (8114f04 <udp_sendto_if_src+0x1bc>)
 8114d98:	4858      	ldr	r0, [pc, #352]	; (8114efc <udp_sendto_if_src+0x1b4>)
 8114d9a:	f004 f9a1 	bl	81190e0 <iprintf>
 8114d9e:	f06f 030f 	mvn.w	r3, #15
 8114da2:	e0a2      	b.n	8114eea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8114da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8114da6:	2b00      	cmp	r3, #0
 8114da8:	d109      	bne.n	8114dbe <udp_sendto_if_src+0x76>
 8114daa:	4b52      	ldr	r3, [pc, #328]	; (8114ef4 <udp_sendto_if_src+0x1ac>)
 8114dac:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8114db0:	4955      	ldr	r1, [pc, #340]	; (8114f08 <udp_sendto_if_src+0x1c0>)
 8114db2:	4852      	ldr	r0, [pc, #328]	; (8114efc <udp_sendto_if_src+0x1b4>)
 8114db4:	f004 f994 	bl	81190e0 <iprintf>
 8114db8:	f06f 030f 	mvn.w	r3, #15
 8114dbc:	e095      	b.n	8114eea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8114dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8114dc0:	2b00      	cmp	r3, #0
 8114dc2:	d109      	bne.n	8114dd8 <udp_sendto_if_src+0x90>
 8114dc4:	4b4b      	ldr	r3, [pc, #300]	; (8114ef4 <udp_sendto_if_src+0x1ac>)
 8114dc6:	f240 22d5 	movw	r2, #725	; 0x2d5
 8114dca:	4950      	ldr	r1, [pc, #320]	; (8114f0c <udp_sendto_if_src+0x1c4>)
 8114dcc:	484b      	ldr	r0, [pc, #300]	; (8114efc <udp_sendto_if_src+0x1b4>)
 8114dce:	f004 f987 	bl	81190e0 <iprintf>
 8114dd2:	f06f 030f 	mvn.w	r3, #15
 8114dd6:	e088      	b.n	8114eea <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8114dd8:	68fb      	ldr	r3, [r7, #12]
 8114dda:	8a5b      	ldrh	r3, [r3, #18]
 8114ddc:	2b00      	cmp	r3, #0
 8114dde:	d10f      	bne.n	8114e00 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8114de0:	68f9      	ldr	r1, [r7, #12]
 8114de2:	68fb      	ldr	r3, [r7, #12]
 8114de4:	8a5b      	ldrh	r3, [r3, #18]
 8114de6:	461a      	mov	r2, r3
 8114de8:	68f8      	ldr	r0, [r7, #12]
 8114dea:	f000 f893 	bl	8114f14 <udp_bind>
 8114dee:	4603      	mov	r3, r0
 8114df0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8114df2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8114df6:	2b00      	cmp	r3, #0
 8114df8:	d002      	beq.n	8114e00 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8114dfa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8114dfe:	e074      	b.n	8114eea <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8114e00:	68bb      	ldr	r3, [r7, #8]
 8114e02:	891b      	ldrh	r3, [r3, #8]
 8114e04:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8114e08:	4293      	cmp	r3, r2
 8114e0a:	d902      	bls.n	8114e12 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8114e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8114e10:	e06b      	b.n	8114eea <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8114e12:	2108      	movs	r1, #8
 8114e14:	68b8      	ldr	r0, [r7, #8]
 8114e16:	f7fe fe2f 	bl	8113a78 <pbuf_add_header>
 8114e1a:	4603      	mov	r3, r0
 8114e1c:	2b00      	cmp	r3, #0
 8114e1e:	d015      	beq.n	8114e4c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8114e20:	f44f 7220 	mov.w	r2, #640	; 0x280
 8114e24:	2108      	movs	r1, #8
 8114e26:	2022      	movs	r0, #34	; 0x22
 8114e28:	f7fe fbda 	bl	81135e0 <pbuf_alloc>
 8114e2c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8114e2e:	69fb      	ldr	r3, [r7, #28]
 8114e30:	2b00      	cmp	r3, #0
 8114e32:	d102      	bne.n	8114e3a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8114e34:	f04f 33ff 	mov.w	r3, #4294967295
 8114e38:	e057      	b.n	8114eea <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8114e3a:	68bb      	ldr	r3, [r7, #8]
 8114e3c:	891b      	ldrh	r3, [r3, #8]
 8114e3e:	2b00      	cmp	r3, #0
 8114e40:	d006      	beq.n	8114e50 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8114e42:	68b9      	ldr	r1, [r7, #8]
 8114e44:	69f8      	ldr	r0, [r7, #28]
 8114e46:	f7fe ffd1 	bl	8113dec <pbuf_chain>
 8114e4a:	e001      	b.n	8114e50 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8114e4c:	68bb      	ldr	r3, [r7, #8]
 8114e4e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8114e50:	69fb      	ldr	r3, [r7, #28]
 8114e52:	895b      	ldrh	r3, [r3, #10]
 8114e54:	2b07      	cmp	r3, #7
 8114e56:	d806      	bhi.n	8114e66 <udp_sendto_if_src+0x11e>
 8114e58:	4b26      	ldr	r3, [pc, #152]	; (8114ef4 <udp_sendto_if_src+0x1ac>)
 8114e5a:	f240 320d 	movw	r2, #781	; 0x30d
 8114e5e:	492c      	ldr	r1, [pc, #176]	; (8114f10 <udp_sendto_if_src+0x1c8>)
 8114e60:	4826      	ldr	r0, [pc, #152]	; (8114efc <udp_sendto_if_src+0x1b4>)
 8114e62:	f004 f93d 	bl	81190e0 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8114e66:	69fb      	ldr	r3, [r7, #28]
 8114e68:	685b      	ldr	r3, [r3, #4]
 8114e6a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8114e6c:	68fb      	ldr	r3, [r7, #12]
 8114e6e:	8a5b      	ldrh	r3, [r3, #18]
 8114e70:	4618      	mov	r0, r3
 8114e72:	f7fa ff7b 	bl	810fd6c <lwip_htons>
 8114e76:	4603      	mov	r3, r0
 8114e78:	461a      	mov	r2, r3
 8114e7a:	697b      	ldr	r3, [r7, #20]
 8114e7c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8114e7e:	887b      	ldrh	r3, [r7, #2]
 8114e80:	4618      	mov	r0, r3
 8114e82:	f7fa ff73 	bl	810fd6c <lwip_htons>
 8114e86:	4603      	mov	r3, r0
 8114e88:	461a      	mov	r2, r3
 8114e8a:	697b      	ldr	r3, [r7, #20]
 8114e8c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8114e8e:	697b      	ldr	r3, [r7, #20]
 8114e90:	2200      	movs	r2, #0
 8114e92:	719a      	strb	r2, [r3, #6]
 8114e94:	2200      	movs	r2, #0
 8114e96:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8114e98:	69fb      	ldr	r3, [r7, #28]
 8114e9a:	891b      	ldrh	r3, [r3, #8]
 8114e9c:	4618      	mov	r0, r3
 8114e9e:	f7fa ff65 	bl	810fd6c <lwip_htons>
 8114ea2:	4603      	mov	r3, r0
 8114ea4:	461a      	mov	r2, r3
 8114ea6:	697b      	ldr	r3, [r7, #20]
 8114ea8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8114eaa:	2311      	movs	r3, #17
 8114eac:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8114eae:	68fb      	ldr	r3, [r7, #12]
 8114eb0:	7adb      	ldrb	r3, [r3, #11]
 8114eb2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8114eb4:	68fb      	ldr	r3, [r7, #12]
 8114eb6:	7a9b      	ldrb	r3, [r3, #10]
 8114eb8:	7cb9      	ldrb	r1, [r7, #18]
 8114eba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8114ebc:	9202      	str	r2, [sp, #8]
 8114ebe:	7cfa      	ldrb	r2, [r7, #19]
 8114ec0:	9201      	str	r2, [sp, #4]
 8114ec2:	9300      	str	r3, [sp, #0]
 8114ec4:	460b      	mov	r3, r1
 8114ec6:	687a      	ldr	r2, [r7, #4]
 8114ec8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8114eca:	69f8      	ldr	r0, [r7, #28]
 8114ecc:	f7fc fbea 	bl	81116a4 <ip4_output_if_src>
 8114ed0:	4603      	mov	r3, r0
 8114ed2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8114ed4:	69fa      	ldr	r2, [r7, #28]
 8114ed6:	68bb      	ldr	r3, [r7, #8]
 8114ed8:	429a      	cmp	r2, r3
 8114eda:	d004      	beq.n	8114ee6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8114edc:	69f8      	ldr	r0, [r7, #28]
 8114ede:	f7fe fe61 	bl	8113ba4 <pbuf_free>
    q = NULL;
 8114ee2:	2300      	movs	r3, #0
 8114ee4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8114ee6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8114eea:	4618      	mov	r0, r3
 8114eec:	3720      	adds	r7, #32
 8114eee:	46bd      	mov	sp, r7
 8114ef0:	bd80      	pop	{r7, pc}
 8114ef2:	bf00      	nop
 8114ef4:	0811c804 	.word	0x0811c804
 8114ef8:	0811ca24 	.word	0x0811ca24
 8114efc:	0811c88c 	.word	0x0811c88c
 8114f00:	0811ca44 	.word	0x0811ca44
 8114f04:	0811ca64 	.word	0x0811ca64
 8114f08:	0811ca88 	.word	0x0811ca88
 8114f0c:	0811caac 	.word	0x0811caac
 8114f10:	0811cad0 	.word	0x0811cad0

08114f14 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8114f14:	b580      	push	{r7, lr}
 8114f16:	b086      	sub	sp, #24
 8114f18:	af00      	add	r7, sp, #0
 8114f1a:	60f8      	str	r0, [r7, #12]
 8114f1c:	60b9      	str	r1, [r7, #8]
 8114f1e:	4613      	mov	r3, r2
 8114f20:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8114f22:	68bb      	ldr	r3, [r7, #8]
 8114f24:	2b00      	cmp	r3, #0
 8114f26:	d101      	bne.n	8114f2c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8114f28:	4b39      	ldr	r3, [pc, #228]	; (8115010 <udp_bind+0xfc>)
 8114f2a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8114f2c:	68fb      	ldr	r3, [r7, #12]
 8114f2e:	2b00      	cmp	r3, #0
 8114f30:	d109      	bne.n	8114f46 <udp_bind+0x32>
 8114f32:	4b38      	ldr	r3, [pc, #224]	; (8115014 <udp_bind+0x100>)
 8114f34:	f240 32b7 	movw	r2, #951	; 0x3b7
 8114f38:	4937      	ldr	r1, [pc, #220]	; (8115018 <udp_bind+0x104>)
 8114f3a:	4838      	ldr	r0, [pc, #224]	; (811501c <udp_bind+0x108>)
 8114f3c:	f004 f8d0 	bl	81190e0 <iprintf>
 8114f40:	f06f 030f 	mvn.w	r3, #15
 8114f44:	e060      	b.n	8115008 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8114f46:	2300      	movs	r3, #0
 8114f48:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8114f4a:	4b35      	ldr	r3, [pc, #212]	; (8115020 <udp_bind+0x10c>)
 8114f4c:	681b      	ldr	r3, [r3, #0]
 8114f4e:	617b      	str	r3, [r7, #20]
 8114f50:	e009      	b.n	8114f66 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8114f52:	68fa      	ldr	r2, [r7, #12]
 8114f54:	697b      	ldr	r3, [r7, #20]
 8114f56:	429a      	cmp	r2, r3
 8114f58:	d102      	bne.n	8114f60 <udp_bind+0x4c>
      rebind = 1;
 8114f5a:	2301      	movs	r3, #1
 8114f5c:	74fb      	strb	r3, [r7, #19]
      break;
 8114f5e:	e005      	b.n	8114f6c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8114f60:	697b      	ldr	r3, [r7, #20]
 8114f62:	68db      	ldr	r3, [r3, #12]
 8114f64:	617b      	str	r3, [r7, #20]
 8114f66:	697b      	ldr	r3, [r7, #20]
 8114f68:	2b00      	cmp	r3, #0
 8114f6a:	d1f2      	bne.n	8114f52 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8114f6c:	88fb      	ldrh	r3, [r7, #6]
 8114f6e:	2b00      	cmp	r3, #0
 8114f70:	d109      	bne.n	8114f86 <udp_bind+0x72>
    port = udp_new_port();
 8114f72:	f7ff fc35 	bl	81147e0 <udp_new_port>
 8114f76:	4603      	mov	r3, r0
 8114f78:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8114f7a:	88fb      	ldrh	r3, [r7, #6]
 8114f7c:	2b00      	cmp	r3, #0
 8114f7e:	d12c      	bne.n	8114fda <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8114f80:	f06f 0307 	mvn.w	r3, #7
 8114f84:	e040      	b.n	8115008 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8114f86:	4b26      	ldr	r3, [pc, #152]	; (8115020 <udp_bind+0x10c>)
 8114f88:	681b      	ldr	r3, [r3, #0]
 8114f8a:	617b      	str	r3, [r7, #20]
 8114f8c:	e022      	b.n	8114fd4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8114f8e:	68fa      	ldr	r2, [r7, #12]
 8114f90:	697b      	ldr	r3, [r7, #20]
 8114f92:	429a      	cmp	r2, r3
 8114f94:	d01b      	beq.n	8114fce <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8114f96:	697b      	ldr	r3, [r7, #20]
 8114f98:	8a5b      	ldrh	r3, [r3, #18]
 8114f9a:	88fa      	ldrh	r2, [r7, #6]
 8114f9c:	429a      	cmp	r2, r3
 8114f9e:	d116      	bne.n	8114fce <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8114fa0:	697b      	ldr	r3, [r7, #20]
 8114fa2:	681a      	ldr	r2, [r3, #0]
 8114fa4:	68bb      	ldr	r3, [r7, #8]
 8114fa6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8114fa8:	429a      	cmp	r2, r3
 8114faa:	d00d      	beq.n	8114fc8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8114fac:	68bb      	ldr	r3, [r7, #8]
 8114fae:	2b00      	cmp	r3, #0
 8114fb0:	d00a      	beq.n	8114fc8 <udp_bind+0xb4>
 8114fb2:	68bb      	ldr	r3, [r7, #8]
 8114fb4:	681b      	ldr	r3, [r3, #0]
 8114fb6:	2b00      	cmp	r3, #0
 8114fb8:	d006      	beq.n	8114fc8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8114fba:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8114fbc:	2b00      	cmp	r3, #0
 8114fbe:	d003      	beq.n	8114fc8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8114fc0:	697b      	ldr	r3, [r7, #20]
 8114fc2:	681b      	ldr	r3, [r3, #0]
 8114fc4:	2b00      	cmp	r3, #0
 8114fc6:	d102      	bne.n	8114fce <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8114fc8:	f06f 0307 	mvn.w	r3, #7
 8114fcc:	e01c      	b.n	8115008 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8114fce:	697b      	ldr	r3, [r7, #20]
 8114fd0:	68db      	ldr	r3, [r3, #12]
 8114fd2:	617b      	str	r3, [r7, #20]
 8114fd4:	697b      	ldr	r3, [r7, #20]
 8114fd6:	2b00      	cmp	r3, #0
 8114fd8:	d1d9      	bne.n	8114f8e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8114fda:	68bb      	ldr	r3, [r7, #8]
 8114fdc:	2b00      	cmp	r3, #0
 8114fde:	d002      	beq.n	8114fe6 <udp_bind+0xd2>
 8114fe0:	68bb      	ldr	r3, [r7, #8]
 8114fe2:	681b      	ldr	r3, [r3, #0]
 8114fe4:	e000      	b.n	8114fe8 <udp_bind+0xd4>
 8114fe6:	2300      	movs	r3, #0
 8114fe8:	68fa      	ldr	r2, [r7, #12]
 8114fea:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8114fec:	68fb      	ldr	r3, [r7, #12]
 8114fee:	88fa      	ldrh	r2, [r7, #6]
 8114ff0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8114ff2:	7cfb      	ldrb	r3, [r7, #19]
 8114ff4:	2b00      	cmp	r3, #0
 8114ff6:	d106      	bne.n	8115006 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8114ff8:	4b09      	ldr	r3, [pc, #36]	; (8115020 <udp_bind+0x10c>)
 8114ffa:	681a      	ldr	r2, [r3, #0]
 8114ffc:	68fb      	ldr	r3, [r7, #12]
 8114ffe:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8115000:	4a07      	ldr	r2, [pc, #28]	; (8115020 <udp_bind+0x10c>)
 8115002:	68fb      	ldr	r3, [r7, #12]
 8115004:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8115006:	2300      	movs	r3, #0
}
 8115008:	4618      	mov	r0, r3
 811500a:	3718      	adds	r7, #24
 811500c:	46bd      	mov	sp, r7
 811500e:	bd80      	pop	{r7, pc}
 8115010:	0811cf60 	.word	0x0811cf60
 8115014:	0811c804 	.word	0x0811c804
 8115018:	0811cb00 	.word	0x0811cb00
 811501c:	0811c88c 	.word	0x0811c88c
 8115020:	1000882c 	.word	0x1000882c

08115024 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8115024:	b580      	push	{r7, lr}
 8115026:	b086      	sub	sp, #24
 8115028:	af00      	add	r7, sp, #0
 811502a:	60f8      	str	r0, [r7, #12]
 811502c:	60b9      	str	r1, [r7, #8]
 811502e:	4613      	mov	r3, r2
 8115030:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8115032:	68fb      	ldr	r3, [r7, #12]
 8115034:	2b00      	cmp	r3, #0
 8115036:	d109      	bne.n	811504c <udp_connect+0x28>
 8115038:	4b2c      	ldr	r3, [pc, #176]	; (81150ec <udp_connect+0xc8>)
 811503a:	f240 4235 	movw	r2, #1077	; 0x435
 811503e:	492c      	ldr	r1, [pc, #176]	; (81150f0 <udp_connect+0xcc>)
 8115040:	482c      	ldr	r0, [pc, #176]	; (81150f4 <udp_connect+0xd0>)
 8115042:	f004 f84d 	bl	81190e0 <iprintf>
 8115046:	f06f 030f 	mvn.w	r3, #15
 811504a:	e04b      	b.n	81150e4 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 811504c:	68bb      	ldr	r3, [r7, #8]
 811504e:	2b00      	cmp	r3, #0
 8115050:	d109      	bne.n	8115066 <udp_connect+0x42>
 8115052:	4b26      	ldr	r3, [pc, #152]	; (81150ec <udp_connect+0xc8>)
 8115054:	f240 4236 	movw	r2, #1078	; 0x436
 8115058:	4927      	ldr	r1, [pc, #156]	; (81150f8 <udp_connect+0xd4>)
 811505a:	4826      	ldr	r0, [pc, #152]	; (81150f4 <udp_connect+0xd0>)
 811505c:	f004 f840 	bl	81190e0 <iprintf>
 8115060:	f06f 030f 	mvn.w	r3, #15
 8115064:	e03e      	b.n	81150e4 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8115066:	68fb      	ldr	r3, [r7, #12]
 8115068:	8a5b      	ldrh	r3, [r3, #18]
 811506a:	2b00      	cmp	r3, #0
 811506c:	d10f      	bne.n	811508e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 811506e:	68f9      	ldr	r1, [r7, #12]
 8115070:	68fb      	ldr	r3, [r7, #12]
 8115072:	8a5b      	ldrh	r3, [r3, #18]
 8115074:	461a      	mov	r2, r3
 8115076:	68f8      	ldr	r0, [r7, #12]
 8115078:	f7ff ff4c 	bl	8114f14 <udp_bind>
 811507c:	4603      	mov	r3, r0
 811507e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8115080:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8115084:	2b00      	cmp	r3, #0
 8115086:	d002      	beq.n	811508e <udp_connect+0x6a>
      return err;
 8115088:	f997 3013 	ldrsb.w	r3, [r7, #19]
 811508c:	e02a      	b.n	81150e4 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 811508e:	68bb      	ldr	r3, [r7, #8]
 8115090:	2b00      	cmp	r3, #0
 8115092:	d002      	beq.n	811509a <udp_connect+0x76>
 8115094:	68bb      	ldr	r3, [r7, #8]
 8115096:	681b      	ldr	r3, [r3, #0]
 8115098:	e000      	b.n	811509c <udp_connect+0x78>
 811509a:	2300      	movs	r3, #0
 811509c:	68fa      	ldr	r2, [r7, #12]
 811509e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 81150a0:	68fb      	ldr	r3, [r7, #12]
 81150a2:	88fa      	ldrh	r2, [r7, #6]
 81150a4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 81150a6:	68fb      	ldr	r3, [r7, #12]
 81150a8:	7c1b      	ldrb	r3, [r3, #16]
 81150aa:	f043 0304 	orr.w	r3, r3, #4
 81150ae:	b2da      	uxtb	r2, r3
 81150b0:	68fb      	ldr	r3, [r7, #12]
 81150b2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 81150b4:	4b11      	ldr	r3, [pc, #68]	; (81150fc <udp_connect+0xd8>)
 81150b6:	681b      	ldr	r3, [r3, #0]
 81150b8:	617b      	str	r3, [r7, #20]
 81150ba:	e008      	b.n	81150ce <udp_connect+0xaa>
    if (pcb == ipcb) {
 81150bc:	68fa      	ldr	r2, [r7, #12]
 81150be:	697b      	ldr	r3, [r7, #20]
 81150c0:	429a      	cmp	r2, r3
 81150c2:	d101      	bne.n	81150c8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 81150c4:	2300      	movs	r3, #0
 81150c6:	e00d      	b.n	81150e4 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 81150c8:	697b      	ldr	r3, [r7, #20]
 81150ca:	68db      	ldr	r3, [r3, #12]
 81150cc:	617b      	str	r3, [r7, #20]
 81150ce:	697b      	ldr	r3, [r7, #20]
 81150d0:	2b00      	cmp	r3, #0
 81150d2:	d1f3      	bne.n	81150bc <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 81150d4:	4b09      	ldr	r3, [pc, #36]	; (81150fc <udp_connect+0xd8>)
 81150d6:	681a      	ldr	r2, [r3, #0]
 81150d8:	68fb      	ldr	r3, [r7, #12]
 81150da:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 81150dc:	4a07      	ldr	r2, [pc, #28]	; (81150fc <udp_connect+0xd8>)
 81150de:	68fb      	ldr	r3, [r7, #12]
 81150e0:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 81150e2:	2300      	movs	r3, #0
}
 81150e4:	4618      	mov	r0, r3
 81150e6:	3718      	adds	r7, #24
 81150e8:	46bd      	mov	sp, r7
 81150ea:	bd80      	pop	{r7, pc}
 81150ec:	0811c804 	.word	0x0811c804
 81150f0:	0811cb18 	.word	0x0811cb18
 81150f4:	0811c88c 	.word	0x0811c88c
 81150f8:	0811cb34 	.word	0x0811cb34
 81150fc:	1000882c 	.word	0x1000882c

08115100 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8115100:	b580      	push	{r7, lr}
 8115102:	b084      	sub	sp, #16
 8115104:	af00      	add	r7, sp, #0
 8115106:	60f8      	str	r0, [r7, #12]
 8115108:	60b9      	str	r1, [r7, #8]
 811510a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 811510c:	68fb      	ldr	r3, [r7, #12]
 811510e:	2b00      	cmp	r3, #0
 8115110:	d107      	bne.n	8115122 <udp_recv+0x22>
 8115112:	4b08      	ldr	r3, [pc, #32]	; (8115134 <udp_recv+0x34>)
 8115114:	f240 428a 	movw	r2, #1162	; 0x48a
 8115118:	4907      	ldr	r1, [pc, #28]	; (8115138 <udp_recv+0x38>)
 811511a:	4808      	ldr	r0, [pc, #32]	; (811513c <udp_recv+0x3c>)
 811511c:	f003 ffe0 	bl	81190e0 <iprintf>
 8115120:	e005      	b.n	811512e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8115122:	68fb      	ldr	r3, [r7, #12]
 8115124:	68ba      	ldr	r2, [r7, #8]
 8115126:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8115128:	68fb      	ldr	r3, [r7, #12]
 811512a:	687a      	ldr	r2, [r7, #4]
 811512c:	61da      	str	r2, [r3, #28]
}
 811512e:	3710      	adds	r7, #16
 8115130:	46bd      	mov	sp, r7
 8115132:	bd80      	pop	{r7, pc}
 8115134:	0811c804 	.word	0x0811c804
 8115138:	0811cb6c 	.word	0x0811cb6c
 811513c:	0811c88c 	.word	0x0811c88c

08115140 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8115140:	b580      	push	{r7, lr}
 8115142:	b082      	sub	sp, #8
 8115144:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8115146:	2000      	movs	r0, #0
 8115148:	f7fd fe72 	bl	8112e30 <memp_malloc>
 811514c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 811514e:	687b      	ldr	r3, [r7, #4]
 8115150:	2b00      	cmp	r3, #0
 8115152:	d007      	beq.n	8115164 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8115154:	2220      	movs	r2, #32
 8115156:	2100      	movs	r1, #0
 8115158:	6878      	ldr	r0, [r7, #4]
 811515a:	f003 faf4 	bl	8118746 <memset>
    pcb->ttl = UDP_TTL;
 811515e:	687b      	ldr	r3, [r7, #4]
 8115160:	22ff      	movs	r2, #255	; 0xff
 8115162:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8115164:	687b      	ldr	r3, [r7, #4]
}
 8115166:	4618      	mov	r0, r3
 8115168:	3708      	adds	r7, #8
 811516a:	46bd      	mov	sp, r7
 811516c:	bd80      	pop	{r7, pc}
	...

08115170 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8115170:	b480      	push	{r7}
 8115172:	b085      	sub	sp, #20
 8115174:	af00      	add	r7, sp, #0
 8115176:	6078      	str	r0, [r7, #4]
 8115178:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 811517a:	687b      	ldr	r3, [r7, #4]
 811517c:	2b00      	cmp	r3, #0
 811517e:	d01e      	beq.n	81151be <udp_netif_ip_addr_changed+0x4e>
 8115180:	687b      	ldr	r3, [r7, #4]
 8115182:	681b      	ldr	r3, [r3, #0]
 8115184:	2b00      	cmp	r3, #0
 8115186:	d01a      	beq.n	81151be <udp_netif_ip_addr_changed+0x4e>
 8115188:	683b      	ldr	r3, [r7, #0]
 811518a:	2b00      	cmp	r3, #0
 811518c:	d017      	beq.n	81151be <udp_netif_ip_addr_changed+0x4e>
 811518e:	683b      	ldr	r3, [r7, #0]
 8115190:	681b      	ldr	r3, [r3, #0]
 8115192:	2b00      	cmp	r3, #0
 8115194:	d013      	beq.n	81151be <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8115196:	4b0d      	ldr	r3, [pc, #52]	; (81151cc <udp_netif_ip_addr_changed+0x5c>)
 8115198:	681b      	ldr	r3, [r3, #0]
 811519a:	60fb      	str	r3, [r7, #12]
 811519c:	e00c      	b.n	81151b8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 811519e:	68fb      	ldr	r3, [r7, #12]
 81151a0:	681a      	ldr	r2, [r3, #0]
 81151a2:	687b      	ldr	r3, [r7, #4]
 81151a4:	681b      	ldr	r3, [r3, #0]
 81151a6:	429a      	cmp	r2, r3
 81151a8:	d103      	bne.n	81151b2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 81151aa:	683b      	ldr	r3, [r7, #0]
 81151ac:	681a      	ldr	r2, [r3, #0]
 81151ae:	68fb      	ldr	r3, [r7, #12]
 81151b0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 81151b2:	68fb      	ldr	r3, [r7, #12]
 81151b4:	68db      	ldr	r3, [r3, #12]
 81151b6:	60fb      	str	r3, [r7, #12]
 81151b8:	68fb      	ldr	r3, [r7, #12]
 81151ba:	2b00      	cmp	r3, #0
 81151bc:	d1ef      	bne.n	811519e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 81151be:	bf00      	nop
 81151c0:	3714      	adds	r7, #20
 81151c2:	46bd      	mov	sp, r7
 81151c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81151c8:	4770      	bx	lr
 81151ca:	bf00      	nop
 81151cc:	1000882c 	.word	0x1000882c

081151d0 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status 
  * @param  netif: the network interface
  * @retval None
  */
void ethernet_link_status_updated(struct netif *netif) 
{
 81151d0:	b580      	push	{r7, lr}
 81151d2:	b086      	sub	sp, #24
 81151d4:	af02      	add	r7, sp, #8
 81151d6:	6078      	str	r0, [r7, #4]
  if(!(netif_is_up(netif)))
 81151d8:	687b      	ldr	r3, [r7, #4]
 81151da:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81151de:	f003 0301 	and.w	r3, r3, #1
 81151e2:	2b00      	cmp	r3, #0
 81151e4:	d103      	bne.n	81151ee <ethernet_link_status_updated+0x1e>
  {
	  printf("ETH Link Down\n");
 81151e6:	480d      	ldr	r0, [pc, #52]	; (811521c <ethernet_link_status_updated+0x4c>)
 81151e8:	f004 f800 	bl	81191ec <puts>
	  int local_IP = netif->ip_addr.addr;
  //if ethernet link is up, turn off red led
	  printf("ETH Link up. IP: %d.%d.%d.%d\n",(local_IP & 0xff), ((local_IP >> 8) & 0xff), ((local_IP >> 16) & 0xff), (local_IP >> 24));

  }
}
 81151ec:	e011      	b.n	8115212 <ethernet_link_status_updated+0x42>
	  int local_IP = netif->ip_addr.addr;
 81151ee:	687b      	ldr	r3, [r7, #4]
 81151f0:	685b      	ldr	r3, [r3, #4]
 81151f2:	60fb      	str	r3, [r7, #12]
	  printf("ETH Link up. IP: %d.%d.%d.%d\n",(local_IP & 0xff), ((local_IP >> 8) & 0xff), ((local_IP >> 16) & 0xff), (local_IP >> 24));
 81151f4:	68fb      	ldr	r3, [r7, #12]
 81151f6:	b2d9      	uxtb	r1, r3
 81151f8:	68fb      	ldr	r3, [r7, #12]
 81151fa:	121b      	asrs	r3, r3, #8
 81151fc:	b2da      	uxtb	r2, r3
 81151fe:	68fb      	ldr	r3, [r7, #12]
 8115200:	141b      	asrs	r3, r3, #16
 8115202:	b2d8      	uxtb	r0, r3
 8115204:	68fb      	ldr	r3, [r7, #12]
 8115206:	161b      	asrs	r3, r3, #24
 8115208:	9300      	str	r3, [sp, #0]
 811520a:	4603      	mov	r3, r0
 811520c:	4804      	ldr	r0, [pc, #16]	; (8115220 <ethernet_link_status_updated+0x50>)
 811520e:	f003 ff67 	bl	81190e0 <iprintf>
}
 8115212:	bf00      	nop
 8115214:	3710      	adds	r7, #16
 8115216:	46bd      	mov	sp, r7
 8115218:	bd80      	pop	{r7, pc}
 811521a:	bf00      	nop
 811521c:	0811cb9c 	.word	0x0811cb9c
 8115220:	0811cbac 	.word	0x0811cbac

08115224 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8115224:	b580      	push	{r7, lr}
 8115226:	b08e      	sub	sp, #56	; 0x38
 8115228:	af00      	add	r7, sp, #0
 811522a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 811522c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8115230:	2200      	movs	r2, #0
 8115232:	601a      	str	r2, [r3, #0]
 8115234:	605a      	str	r2, [r3, #4]
 8115236:	609a      	str	r2, [r3, #8]
 8115238:	60da      	str	r2, [r3, #12]
 811523a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 811523c:	687b      	ldr	r3, [r7, #4]
 811523e:	681b      	ldr	r3, [r3, #0]
 8115240:	4a5d      	ldr	r2, [pc, #372]	; (81153b8 <HAL_ETH_MspInit+0x194>)
 8115242:	4293      	cmp	r3, r2
 8115244:	f040 80b3 	bne.w	81153ae <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8115248:	4b5c      	ldr	r3, [pc, #368]	; (81153bc <HAL_ETH_MspInit+0x198>)
 811524a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 811524e:	4a5b      	ldr	r2, [pc, #364]	; (81153bc <HAL_ETH_MspInit+0x198>)
 8115250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8115254:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8115258:	4b58      	ldr	r3, [pc, #352]	; (81153bc <HAL_ETH_MspInit+0x198>)
 811525a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 811525e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8115262:	623b      	str	r3, [r7, #32]
 8115264:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8115266:	4b55      	ldr	r3, [pc, #340]	; (81153bc <HAL_ETH_MspInit+0x198>)
 8115268:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 811526c:	4a53      	ldr	r2, [pc, #332]	; (81153bc <HAL_ETH_MspInit+0x198>)
 811526e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8115272:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8115276:	4b51      	ldr	r3, [pc, #324]	; (81153bc <HAL_ETH_MspInit+0x198>)
 8115278:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 811527c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8115280:	61fb      	str	r3, [r7, #28]
 8115282:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8115284:	4b4d      	ldr	r3, [pc, #308]	; (81153bc <HAL_ETH_MspInit+0x198>)
 8115286:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 811528a:	4a4c      	ldr	r2, [pc, #304]	; (81153bc <HAL_ETH_MspInit+0x198>)
 811528c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8115290:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8115294:	4b49      	ldr	r3, [pc, #292]	; (81153bc <HAL_ETH_MspInit+0x198>)
 8115296:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 811529a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 811529e:	61bb      	str	r3, [r7, #24]
 81152a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 81152a2:	4b46      	ldr	r3, [pc, #280]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81152a8:	4a44      	ldr	r2, [pc, #272]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152aa:	f043 0304 	orr.w	r3, r3, #4
 81152ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81152b2:	4b42      	ldr	r3, [pc, #264]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81152b8:	f003 0304 	and.w	r3, r3, #4
 81152bc:	617b      	str	r3, [r7, #20]
 81152be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81152c0:	4b3e      	ldr	r3, [pc, #248]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81152c6:	4a3d      	ldr	r2, [pc, #244]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152c8:	f043 0301 	orr.w	r3, r3, #1
 81152cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81152d0:	4b3a      	ldr	r3, [pc, #232]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81152d6:	f003 0301 	and.w	r3, r3, #1
 81152da:	613b      	str	r3, [r7, #16]
 81152dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81152de:	4b37      	ldr	r3, [pc, #220]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81152e4:	4a35      	ldr	r2, [pc, #212]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152e6:	f043 0302 	orr.w	r3, r3, #2
 81152ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81152ee:	4b33      	ldr	r3, [pc, #204]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81152f4:	f003 0302 	and.w	r3, r3, #2
 81152f8:	60fb      	str	r3, [r7, #12]
 81152fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 81152fc:	4b2f      	ldr	r3, [pc, #188]	; (81153bc <HAL_ETH_MspInit+0x198>)
 81152fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8115302:	4a2e      	ldr	r2, [pc, #184]	; (81153bc <HAL_ETH_MspInit+0x198>)
 8115304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8115308:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 811530c:	4b2b      	ldr	r3, [pc, #172]	; (81153bc <HAL_ETH_MspInit+0x198>)
 811530e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8115312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8115316:	60bb      	str	r3, [r7, #8]
 8115318:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 811531a:	2332      	movs	r3, #50	; 0x32
 811531c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 811531e:	2302      	movs	r3, #2
 8115320:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8115322:	2300      	movs	r3, #0
 8115324:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8115326:	2303      	movs	r3, #3
 8115328:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 811532a:	230b      	movs	r3, #11
 811532c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 811532e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8115332:	4619      	mov	r1, r3
 8115334:	4822      	ldr	r0, [pc, #136]	; (81153c0 <HAL_ETH_MspInit+0x19c>)
 8115336:	f7f1 fdad 	bl	8106e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 811533a:	2386      	movs	r3, #134	; 0x86
 811533c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 811533e:	2302      	movs	r3, #2
 8115340:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8115342:	2300      	movs	r3, #0
 8115344:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8115346:	2303      	movs	r3, #3
 8115348:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 811534a:	230b      	movs	r3, #11
 811534c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 811534e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8115352:	4619      	mov	r1, r3
 8115354:	481b      	ldr	r0, [pc, #108]	; (81153c4 <HAL_ETH_MspInit+0x1a0>)
 8115356:	f7f1 fd9d 	bl	8106e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 811535a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 811535e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8115360:	2302      	movs	r3, #2
 8115362:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8115364:	2300      	movs	r3, #0
 8115366:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8115368:	2303      	movs	r3, #3
 811536a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 811536c:	230b      	movs	r3, #11
 811536e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8115370:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8115374:	4619      	mov	r1, r3
 8115376:	4814      	ldr	r0, [pc, #80]	; (81153c8 <HAL_ETH_MspInit+0x1a4>)
 8115378:	f7f1 fd8c 	bl	8106e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 811537c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8115380:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8115382:	2302      	movs	r3, #2
 8115384:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8115386:	2300      	movs	r3, #0
 8115388:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 811538a:	2303      	movs	r3, #3
 811538c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 811538e:	230b      	movs	r3, #11
 8115390:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8115392:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8115396:	4619      	mov	r1, r3
 8115398:	480c      	ldr	r0, [pc, #48]	; (81153cc <HAL_ETH_MspInit+0x1a8>)
 811539a:	f7f1 fd7b 	bl	8106e94 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 811539e:	2200      	movs	r2, #0
 81153a0:	2105      	movs	r1, #5
 81153a2:	203d      	movs	r0, #61	; 0x3d
 81153a4:	f7ed fda4 	bl	8102ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 81153a8:	203d      	movs	r0, #61	; 0x3d
 81153aa:	f7ed fdbb 	bl	8102f24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 81153ae:	bf00      	nop
 81153b0:	3738      	adds	r7, #56	; 0x38
 81153b2:	46bd      	mov	sp, r7
 81153b4:	bd80      	pop	{r7, pc}
 81153b6:	bf00      	nop
 81153b8:	40028000 	.word	0x40028000
 81153bc:	58024400 	.word	0x58024400
 81153c0:	58020800 	.word	0x58020800
 81153c4:	58020000 	.word	0x58020000
 81153c8:	58020400 	.word	0x58020400
 81153cc:	58021800 	.word	0x58021800

081153d0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 81153d0:	b580      	push	{r7, lr}
 81153d2:	b082      	sub	sp, #8
 81153d4:	af00      	add	r7, sp, #0
 81153d6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 81153d8:	4b04      	ldr	r3, [pc, #16]	; (81153ec <HAL_ETH_RxCpltCallback+0x1c>)
 81153da:	681b      	ldr	r3, [r3, #0]
 81153dc:	4618      	mov	r0, r3
 81153de:	f7f8 f82f 	bl	810d440 <osSemaphoreRelease>
}
 81153e2:	bf00      	nop
 81153e4:	3708      	adds	r7, #8
 81153e6:	46bd      	mov	sp, r7
 81153e8:	bd80      	pop	{r7, pc}
 81153ea:	bf00      	nop
 81153ec:	1000595c 	.word	0x1000595c

081153f0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 81153f0:	b5b0      	push	{r4, r5, r7, lr}
 81153f2:	b0ac      	sub	sp, #176	; 0xb0
 81153f4:	af00      	add	r7, sp, #0
 81153f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 81153f8:	2300      	movs	r3, #0
 81153fa:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
  uint32_t idx = 0;
 81153fe:	2300      	movs	r3, #0
 8115400:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t duplex, speed = 0;
 8115404:	2300      	movs	r3, #0
 8115406:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 811540a:	4b91      	ldr	r3, [pc, #580]	; (8115650 <low_level_init+0x260>)
 811540c:	4a91      	ldr	r2, [pc, #580]	; (8115654 <low_level_init+0x264>)
 811540e:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8115410:	2300      	movs	r3, #0
 8115412:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 8115416:	2380      	movs	r3, #128	; 0x80
 8115418:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 811541c:	23e1      	movs	r3, #225	; 0xe1
 811541e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8115422:	2300      	movs	r3, #0
 8115424:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 8115428:	2300      	movs	r3, #0
 811542a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 811542e:	2300      	movs	r3, #0
 8115430:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 8115434:	4a86      	ldr	r2, [pc, #536]	; (8115650 <low_level_init+0x260>)
 8115436:	f107 0330 	add.w	r3, r7, #48	; 0x30
 811543a:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 811543c:	4b84      	ldr	r3, [pc, #528]	; (8115650 <low_level_init+0x260>)
 811543e:	2201      	movs	r2, #1
 8115440:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8115442:	4b83      	ldr	r3, [pc, #524]	; (8115650 <low_level_init+0x260>)
 8115444:	4a84      	ldr	r2, [pc, #528]	; (8115658 <low_level_init+0x268>)
 8115446:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8115448:	4b81      	ldr	r3, [pc, #516]	; (8115650 <low_level_init+0x260>)
 811544a:	4a84      	ldr	r2, [pc, #528]	; (811565c <low_level_init+0x26c>)
 811544c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 811544e:	4b80      	ldr	r3, [pc, #512]	; (8115650 <low_level_init+0x260>)
 8115450:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8115454:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8115456:	487e      	ldr	r0, [pc, #504]	; (8115650 <low_level_init+0x260>)
 8115458:	f7ef fe5c 	bl	8105114 <HAL_ETH_Init>
 811545c:	4603      	mov	r3, r0
 811545e:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8115462:	2234      	movs	r2, #52	; 0x34
 8115464:	2100      	movs	r1, #0
 8115466:	487e      	ldr	r0, [pc, #504]	; (8115660 <low_level_init+0x270>)
 8115468:	f003 f96d 	bl	8118746 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 811546c:	4b7c      	ldr	r3, [pc, #496]	; (8115660 <low_level_init+0x270>)
 811546e:	2221      	movs	r2, #33	; 0x21
 8115470:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8115472:	4b7b      	ldr	r3, [pc, #492]	; (8115660 <low_level_init+0x270>)
 8115474:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8115478:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 811547a:	4b79      	ldr	r3, [pc, #484]	; (8115660 <low_level_init+0x270>)
 811547c:	2200      	movs	r2, #0
 811547e:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8115480:	4878      	ldr	r0, [pc, #480]	; (8115664 <low_level_init+0x274>)
 8115482:	f7fd fc37 	bl	8112cf4 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8115486:	687b      	ldr	r3, [r7, #4]
 8115488:	2206      	movs	r2, #6
 811548a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 811548e:	4b70      	ldr	r3, [pc, #448]	; (8115650 <low_level_init+0x260>)
 8115490:	685b      	ldr	r3, [r3, #4]
 8115492:	781a      	ldrb	r2, [r3, #0]
 8115494:	687b      	ldr	r3, [r7, #4]
 8115496:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 811549a:	4b6d      	ldr	r3, [pc, #436]	; (8115650 <low_level_init+0x260>)
 811549c:	685b      	ldr	r3, [r3, #4]
 811549e:	785a      	ldrb	r2, [r3, #1]
 81154a0:	687b      	ldr	r3, [r7, #4]
 81154a2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 81154a6:	4b6a      	ldr	r3, [pc, #424]	; (8115650 <low_level_init+0x260>)
 81154a8:	685b      	ldr	r3, [r3, #4]
 81154aa:	789a      	ldrb	r2, [r3, #2]
 81154ac:	687b      	ldr	r3, [r7, #4]
 81154ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 81154b2:	4b67      	ldr	r3, [pc, #412]	; (8115650 <low_level_init+0x260>)
 81154b4:	685b      	ldr	r3, [r3, #4]
 81154b6:	78da      	ldrb	r2, [r3, #3]
 81154b8:	687b      	ldr	r3, [r7, #4]
 81154ba:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 81154be:	4b64      	ldr	r3, [pc, #400]	; (8115650 <low_level_init+0x260>)
 81154c0:	685b      	ldr	r3, [r3, #4]
 81154c2:	791a      	ldrb	r2, [r3, #4]
 81154c4:	687b      	ldr	r3, [r7, #4]
 81154c6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 81154ca:	4b61      	ldr	r3, [pc, #388]	; (8115650 <low_level_init+0x260>)
 81154cc:	685b      	ldr	r3, [r3, #4]
 81154ce:	795a      	ldrb	r2, [r3, #5]
 81154d0:	687b      	ldr	r3, [r7, #4]
 81154d2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 81154d6:	687b      	ldr	r3, [r7, #4]
 81154d8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 81154dc:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 81154de:	687b      	ldr	r3, [r7, #4]
 81154e0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81154e4:	f043 030a 	orr.w	r3, r3, #10
 81154e8:	b2da      	uxtb	r2, r3
 81154ea:	687b      	ldr	r3, [r7, #4]
 81154ec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 81154f0:	2300      	movs	r3, #0
 81154f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 81154f6:	e012      	b.n	811551e <low_level_init+0x12e>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 81154f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 81154fc:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8115500:	fb02 f303 	mul.w	r3, r2, r3
 8115504:	4a58      	ldr	r2, [pc, #352]	; (8115668 <low_level_init+0x278>)
 8115506:	441a      	add	r2, r3
 8115508:	2300      	movs	r3, #0
 811550a:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 811550e:	4850      	ldr	r0, [pc, #320]	; (8115650 <low_level_init+0x260>)
 8115510:	f7ef feda 	bl	81052c8 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8115514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8115518:	3301      	adds	r3, #1
 811551a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 811551e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8115522:	2b03      	cmp	r3, #3
 8115524:	d9e8      	bls.n	81154f8 <low_level_init+0x108>
  }

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 8115526:	2300      	movs	r3, #0
 8115528:	62bb      	str	r3, [r7, #40]	; 0x28
 811552a:	2300      	movs	r3, #0
 811552c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 811552e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8115532:	2101      	movs	r1, #1
 8115534:	4618      	mov	r0, r3
 8115536:	f7f7 ff03 	bl	810d340 <osSemaphoreCreate>
 811553a:	4603      	mov	r3, r0
 811553c:	4a4b      	ldr	r2, [pc, #300]	; (811566c <low_level_init+0x27c>)
 811553e:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8115540:	4b4b      	ldr	r3, [pc, #300]	; (8115670 <low_level_init+0x280>)
 8115542:	f107 040c 	add.w	r4, r7, #12
 8115546:	461d      	mov	r5, r3
 8115548:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 811554a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 811554c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8115550:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8115554:	f107 030c 	add.w	r3, r7, #12
 8115558:	6879      	ldr	r1, [r7, #4]
 811555a:	4618      	mov	r0, r3
 811555c:	f7f7 fdf3 	bl	810d146 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8115560:	4944      	ldr	r1, [pc, #272]	; (8115674 <low_level_init+0x284>)
 8115562:	4845      	ldr	r0, [pc, #276]	; (8115678 <low_level_init+0x288>)
 8115564:	f7eb fde0 	bl	8101128 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 8115568:	4843      	ldr	r0, [pc, #268]	; (8115678 <low_level_init+0x288>)
 811556a:	f7eb fe0f 	bl	810118c <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 811556e:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 8115572:	2b00      	cmp	r3, #0
 8115574:	d165      	bne.n	8115642 <low_level_init+0x252>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8115576:	4840      	ldr	r0, [pc, #256]	; (8115678 <low_level_init+0x288>)
 8115578:	f7eb feb0 	bl	81012dc <LAN8742_GetLinkState>
 811557c:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8115580:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8115584:	2b01      	cmp	r3, #1
 8115586:	dc06      	bgt.n	8115596 <low_level_init+0x1a6>
    {
      netif_set_link_down(netif);
 8115588:	6878      	ldr	r0, [r7, #4]
 811558a:	f7fd ff89 	bl	81134a0 <netif_set_link_down>
      netif_set_down(netif);
 811558e:	6878      	ldr	r0, [r7, #4]
 8115590:	f7fd ff20 	bl	81133d4 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8115594:	e057      	b.n	8115646 <low_level_init+0x256>
 8115596:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 811559a:	3b02      	subs	r3, #2
 811559c:	2b03      	cmp	r3, #3
 811559e:	d82b      	bhi.n	81155f8 <low_level_init+0x208>
 81155a0:	a201      	add	r2, pc, #4	; (adr r2, 81155a8 <low_level_init+0x1b8>)
 81155a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81155a6:	bf00      	nop
 81155a8:	081155b9 	.word	0x081155b9
 81155ac:	081155cb 	.word	0x081155cb
 81155b0:	081155db 	.word	0x081155db
 81155b4:	081155eb 	.word	0x081155eb
        duplex = ETH_FULLDUPLEX_MODE;
 81155b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 81155bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 81155c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 81155c4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 81155c8:	e01f      	b.n	811560a <low_level_init+0x21a>
        duplex = ETH_HALFDUPLEX_MODE;
 81155ca:	2300      	movs	r3, #0
 81155cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 81155d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 81155d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 81155d8:	e017      	b.n	811560a <low_level_init+0x21a>
        duplex = ETH_FULLDUPLEX_MODE;
 81155da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 81155de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 81155e2:	2300      	movs	r3, #0
 81155e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 81155e8:	e00f      	b.n	811560a <low_level_init+0x21a>
        duplex = ETH_HALFDUPLEX_MODE;
 81155ea:	2300      	movs	r3, #0
 81155ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 81155f0:	2300      	movs	r3, #0
 81155f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 81155f6:	e008      	b.n	811560a <low_level_init+0x21a>
        duplex = ETH_FULLDUPLEX_MODE;
 81155f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 81155fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 8115600:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8115604:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8115608:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 811560a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 811560e:	4619      	mov	r1, r3
 8115610:	480f      	ldr	r0, [pc, #60]	; (8115650 <low_level_init+0x260>)
 8115612:	f7f0 fc3f 	bl	8105e94 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8115616:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 811561a:	653b      	str	r3, [r7, #80]	; 0x50
    MACConf.Speed = speed;
 811561c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8115620:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8115622:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8115626:	4619      	mov	r1, r3
 8115628:	4809      	ldr	r0, [pc, #36]	; (8115650 <low_level_init+0x260>)
 811562a:	f7f0 fe07 	bl	810623c <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 811562e:	4808      	ldr	r0, [pc, #32]	; (8115650 <low_level_init+0x260>)
 8115630:	f7ef fe8b 	bl	810534a <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8115634:	6878      	ldr	r0, [r7, #4]
 8115636:	f7fd fe61 	bl	81132fc <netif_set_up>
    netif_set_link_up(netif);
 811563a:	6878      	ldr	r0, [r7, #4]
 811563c:	f7fd fefc 	bl	8113438 <netif_set_link_up>
}
 8115640:	e001      	b.n	8115646 <low_level_init+0x256>
    Error_Handler();
 8115642:	f001 ffcf 	bl	81175e4 <Error_Handler>
}
 8115646:	bf00      	nop
 8115648:	37b0      	adds	r7, #176	; 0xb0
 811564a:	46bd      	mov	sp, r7
 811564c:	bdb0      	pop	{r4, r5, r7, pc}
 811564e:	bf00      	nop
 8115650:	1000891c 	.word	0x1000891c
 8115654:	40028000 	.word	0x40028000
 8115658:	1000025c 	.word	0x1000025c
 811565c:	100001fc 	.word	0x100001fc
 8115660:	100089a4 	.word	0x100089a4
 8115664:	0811d01c 	.word	0x0811d01c
 8115668:	100002bc 	.word	0x100002bc
 811566c:	1000595c 	.word	0x1000595c
 8115670:	0811cbd4 	.word	0x0811cbd4
 8115674:	10000018 	.word	0x10000018
 8115678:	100088fc 	.word	0x100088fc

0811567c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 811567c:	b580      	push	{r7, lr}
 811567e:	b092      	sub	sp, #72	; 0x48
 8115680:	af00      	add	r7, sp, #0
 8115682:	6078      	str	r0, [r7, #4]
 8115684:	6039      	str	r1, [r7, #0]
  uint32_t i=0;
 8115686:	2300      	movs	r3, #0
 8115688:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q;
  err_t errval = ERR_OK;
 811568a:	2300      	movs	r3, #0
 811568c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8115690:	f107 030c 	add.w	r3, r7, #12
 8115694:	2230      	movs	r2, #48	; 0x30
 8115696:	2100      	movs	r1, #0
 8115698:	4618      	mov	r0, r3
 811569a:	f003 f854 	bl	8118746 <memset>

  for(q = p; q != NULL; q = q->next)
 811569e:	683b      	ldr	r3, [r7, #0]
 81156a0:	643b      	str	r3, [r7, #64]	; 0x40
 81156a2:	e049      	b.n	8115738 <low_level_output+0xbc>
  {
    if(i >= ETH_TX_DESC_CNT)
 81156a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81156a6:	2b03      	cmp	r3, #3
 81156a8:	d902      	bls.n	81156b0 <low_level_output+0x34>
      return ERR_IF;
 81156aa:	f06f 030b 	mvn.w	r3, #11
 81156ae:	e056      	b.n	811575e <low_level_output+0xe2>

    Txbuffer[i].buffer = q->payload;
 81156b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81156b2:	6859      	ldr	r1, [r3, #4]
 81156b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81156b6:	4613      	mov	r3, r2
 81156b8:	005b      	lsls	r3, r3, #1
 81156ba:	4413      	add	r3, r2
 81156bc:	009b      	lsls	r3, r3, #2
 81156be:	f107 0248 	add.w	r2, r7, #72	; 0x48
 81156c2:	4413      	add	r3, r2
 81156c4:	3b3c      	subs	r3, #60	; 0x3c
 81156c6:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 81156c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81156ca:	895b      	ldrh	r3, [r3, #10]
 81156cc:	4619      	mov	r1, r3
 81156ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81156d0:	4613      	mov	r3, r2
 81156d2:	005b      	lsls	r3, r3, #1
 81156d4:	4413      	add	r3, r2
 81156d6:	009b      	lsls	r3, r3, #2
 81156d8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 81156dc:	4413      	add	r3, r2
 81156de:	3b38      	subs	r3, #56	; 0x38
 81156e0:	6019      	str	r1, [r3, #0]

    if(i>0)
 81156e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81156e4:	2b00      	cmp	r3, #0
 81156e6:	d012      	beq.n	811570e <low_level_output+0x92>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 81156e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81156ea:	1e5a      	subs	r2, r3, #1
 81156ec:	f107 000c 	add.w	r0, r7, #12
 81156f0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81156f2:	460b      	mov	r3, r1
 81156f4:	005b      	lsls	r3, r3, #1
 81156f6:	440b      	add	r3, r1
 81156f8:	009b      	lsls	r3, r3, #2
 81156fa:	18c1      	adds	r1, r0, r3
 81156fc:	4613      	mov	r3, r2
 81156fe:	005b      	lsls	r3, r3, #1
 8115700:	4413      	add	r3, r2
 8115702:	009b      	lsls	r3, r3, #2
 8115704:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8115708:	4413      	add	r3, r2
 811570a:	3b34      	subs	r3, #52	; 0x34
 811570c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 811570e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8115710:	681b      	ldr	r3, [r3, #0]
 8115712:	2b00      	cmp	r3, #0
 8115714:	d10a      	bne.n	811572c <low_level_output+0xb0>
    {
      Txbuffer[i].next = NULL;
 8115716:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8115718:	4613      	mov	r3, r2
 811571a:	005b      	lsls	r3, r3, #1
 811571c:	4413      	add	r3, r2
 811571e:	009b      	lsls	r3, r3, #2
 8115720:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8115724:	4413      	add	r3, r2
 8115726:	3b34      	subs	r3, #52	; 0x34
 8115728:	2200      	movs	r2, #0
 811572a:	601a      	str	r2, [r3, #0]
    }

    i++;
 811572c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 811572e:	3301      	adds	r3, #1
 8115730:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 8115732:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8115734:	681b      	ldr	r3, [r3, #0]
 8115736:	643b      	str	r3, [r7, #64]	; 0x40
 8115738:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 811573a:	2b00      	cmp	r3, #0
 811573c:	d1b2      	bne.n	81156a4 <low_level_output+0x28>
  }

  TxConfig.Length =  p->tot_len;
 811573e:	683b      	ldr	r3, [r7, #0]
 8115740:	891b      	ldrh	r3, [r3, #8]
 8115742:	461a      	mov	r2, r3
 8115744:	4b08      	ldr	r3, [pc, #32]	; (8115768 <low_level_output+0xec>)
 8115746:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8115748:	4a07      	ldr	r2, [pc, #28]	; (8115768 <low_level_output+0xec>)
 811574a:	f107 030c 	add.w	r3, r7, #12
 811574e:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 8115750:	2214      	movs	r2, #20
 8115752:	4905      	ldr	r1, [pc, #20]	; (8115768 <low_level_output+0xec>)
 8115754:	4805      	ldr	r0, [pc, #20]	; (811576c <low_level_output+0xf0>)
 8115756:	f7ef fef6 	bl	8105546 <HAL_ETH_Transmit>

  return errval;
 811575a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 811575e:	4618      	mov	r0, r3
 8115760:	3748      	adds	r7, #72	; 0x48
 8115762:	46bd      	mov	sp, r7
 8115764:	bd80      	pop	{r7, pc}
 8115766:	bf00      	nop
 8115768:	100089a4 	.word	0x100089a4
 811576c:	1000891c 	.word	0x1000891c

08115770 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8115770:	b580      	push	{r7, lr}
 8115772:	b094      	sub	sp, #80	; 0x50
 8115774:	af02      	add	r7, sp, #8
 8115776:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8115778:	2300      	movs	r3, #0
 811577a:	647b      	str	r3, [r7, #68]	; 0x44
  ETH_BufferTypeDef RxBuff[ETH_RX_DESC_CNT];
  uint32_t framelength = 0, i = 0;
 811577c:	2300      	movs	r3, #0
 811577e:	60bb      	str	r3, [r7, #8]
 8115780:	2300      	movs	r3, #0
 8115782:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf_custom* custom_pbuf;

  memset(RxBuff, 0 , ETH_RX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8115784:	f107 030c 	add.w	r3, r7, #12
 8115788:	2230      	movs	r2, #48	; 0x30
 811578a:	2100      	movs	r1, #0
 811578c:	4618      	mov	r0, r3
 811578e:	f002 ffda 	bl	8118746 <memset>

  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 8115792:	2300      	movs	r3, #0
 8115794:	643b      	str	r3, [r7, #64]	; 0x40
 8115796:	e015      	b.n	81157c4 <low_level_input+0x54>
  {
    RxBuff[i].next=&RxBuff[i+1];
 8115798:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 811579a:	1c5a      	adds	r2, r3, #1
 811579c:	f107 010c 	add.w	r1, r7, #12
 81157a0:	4613      	mov	r3, r2
 81157a2:	005b      	lsls	r3, r3, #1
 81157a4:	4413      	add	r3, r2
 81157a6:	009b      	lsls	r3, r3, #2
 81157a8:	4419      	add	r1, r3
 81157aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 81157ac:	4613      	mov	r3, r2
 81157ae:	005b      	lsls	r3, r3, #1
 81157b0:	4413      	add	r3, r2
 81157b2:	009b      	lsls	r3, r3, #2
 81157b4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 81157b8:	4413      	add	r3, r2
 81157ba:	3b34      	subs	r3, #52	; 0x34
 81157bc:	6019      	str	r1, [r3, #0]
  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 81157be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81157c0:	3301      	adds	r3, #1
 81157c2:	643b      	str	r3, [r7, #64]	; 0x40
 81157c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81157c6:	2b02      	cmp	r3, #2
 81157c8:	d9e6      	bls.n	8115798 <low_level_input+0x28>
  }

  if (HAL_ETH_GetRxDataBuffer(&heth, RxBuff) == HAL_OK)
 81157ca:	f107 030c 	add.w	r3, r7, #12
 81157ce:	4619      	mov	r1, r3
 81157d0:	4815      	ldr	r0, [pc, #84]	; (8115828 <low_level_input+0xb8>)
 81157d2:	f7f0 f831 	bl	8105838 <HAL_ETH_GetRxDataBuffer>
 81157d6:	4603      	mov	r3, r0
 81157d8:	2b00      	cmp	r3, #0
 81157da:	d11f      	bne.n	811581c <low_level_input+0xac>
  {
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 81157dc:	f107 0308 	add.w	r3, r7, #8
 81157e0:	4619      	mov	r1, r3
 81157e2:	4811      	ldr	r0, [pc, #68]	; (8115828 <low_level_input+0xb8>)
 81157e4:	f7f0 f8c6 	bl	8105974 <HAL_ETH_GetRxDataLength>

    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 81157e8:	480f      	ldr	r0, [pc, #60]	; (8115828 <low_level_input+0xb8>)
 81157ea:	f7f0 f8f6 	bl	81059da <HAL_ETH_BuildRxDescriptors>
#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff->buffer, framelength);
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 81157ee:	480f      	ldr	r0, [pc, #60]	; (811582c <low_level_input+0xbc>)
 81157f0:	f7fd fafc 	bl	8112dec <memp_malloc_pool>
 81157f4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(custom_pbuf != NULL)
 81157f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81157f8:	2b00      	cmp	r3, #0
 81157fa:	d00f      	beq.n	811581c <low_level_input+0xac>
    {
      custom_pbuf->custom_free_function = pbuf_free_custom;
 81157fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81157fe:	4a0c      	ldr	r2, [pc, #48]	; (8115830 <low_level_input+0xc0>)
 8115800:	611a      	str	r2, [r3, #16]
      p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 8115802:	68bb      	ldr	r3, [r7, #8]
 8115804:	b299      	uxth	r1, r3
 8115806:	68fb      	ldr	r3, [r7, #12]
 8115808:	68ba      	ldr	r2, [r7, #8]
 811580a:	b292      	uxth	r2, r2
 811580c:	9201      	str	r2, [sp, #4]
 811580e:	9300      	str	r3, [sp, #0]
 8115810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8115812:	2241      	movs	r2, #65	; 0x41
 8115814:	2000      	movs	r0, #0
 8115816:	f7fe f80b 	bl	8113830 <pbuf_alloced_custom>
 811581a:	6478      	str	r0, [r7, #68]	; 0x44
    }
  }

  return p;
 811581c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 811581e:	4618      	mov	r0, r3
 8115820:	3748      	adds	r7, #72	; 0x48
 8115822:	46bd      	mov	sp, r7
 8115824:	bd80      	pop	{r7, pc}
 8115826:	bf00      	nop
 8115828:	1000891c 	.word	0x1000891c
 811582c:	0811d01c 	.word	0x0811d01c
 8115830:	081158e1 	.word	0x081158e1

08115834 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8115834:	b580      	push	{r7, lr}
 8115836:	b084      	sub	sp, #16
 8115838:	af00      	add	r7, sp, #0
 811583a:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 811583c:	687b      	ldr	r3, [r7, #4]
 811583e:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8115840:	4b0f      	ldr	r3, [pc, #60]	; (8115880 <ethernetif_input+0x4c>)
 8115842:	681b      	ldr	r3, [r3, #0]
 8115844:	f04f 31ff 	mov.w	r1, #4294967295
 8115848:	4618      	mov	r0, r3
 811584a:	f7f7 fdab 	bl	810d3a4 <osSemaphoreWait>
 811584e:	4603      	mov	r3, r0
 8115850:	2b00      	cmp	r3, #0
 8115852:	d1f5      	bne.n	8115840 <ethernetif_input+0xc>
    {
      do
      {
        p = low_level_input( netif );
 8115854:	68f8      	ldr	r0, [r7, #12]
 8115856:	f7ff ff8b 	bl	8115770 <low_level_input>
 811585a:	60b8      	str	r0, [r7, #8]
        if (p != NULL)
 811585c:	68bb      	ldr	r3, [r7, #8]
 811585e:	2b00      	cmp	r3, #0
 8115860:	d00a      	beq.n	8115878 <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 8115862:	68fb      	ldr	r3, [r7, #12]
 8115864:	691b      	ldr	r3, [r3, #16]
 8115866:	68f9      	ldr	r1, [r7, #12]
 8115868:	68b8      	ldr	r0, [r7, #8]
 811586a:	4798      	blx	r3
 811586c:	4603      	mov	r3, r0
 811586e:	2b00      	cmp	r3, #0
 8115870:	d002      	beq.n	8115878 <ethernetif_input+0x44>
          {
            pbuf_free(p);
 8115872:	68b8      	ldr	r0, [r7, #8]
 8115874:	f7fe f996 	bl	8113ba4 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8115878:	68bb      	ldr	r3, [r7, #8]
 811587a:	2b00      	cmp	r3, #0
 811587c:	d1ea      	bne.n	8115854 <ethernetif_input+0x20>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 811587e:	e7df      	b.n	8115840 <ethernetif_input+0xc>
 8115880:	1000595c 	.word	0x1000595c

08115884 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8115884:	b580      	push	{r7, lr}
 8115886:	b082      	sub	sp, #8
 8115888:	af00      	add	r7, sp, #0
 811588a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 811588c:	687b      	ldr	r3, [r7, #4]
 811588e:	2b00      	cmp	r3, #0
 8115890:	d106      	bne.n	81158a0 <ethernetif_init+0x1c>
 8115892:	4b0e      	ldr	r3, [pc, #56]	; (81158cc <ethernetif_init+0x48>)
 8115894:	f44f 7212 	mov.w	r2, #584	; 0x248
 8115898:	490d      	ldr	r1, [pc, #52]	; (81158d0 <ethernetif_init+0x4c>)
 811589a:	480e      	ldr	r0, [pc, #56]	; (81158d4 <ethernetif_init+0x50>)
 811589c:	f003 fc20 	bl	81190e0 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 81158a0:	687b      	ldr	r3, [r7, #4]
 81158a2:	2273      	movs	r2, #115	; 0x73
 81158a4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 81158a8:	687b      	ldr	r3, [r7, #4]
 81158aa:	2274      	movs	r2, #116	; 0x74
 81158ac:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 81158b0:	687b      	ldr	r3, [r7, #4]
 81158b2:	4a09      	ldr	r2, [pc, #36]	; (81158d8 <ethernetif_init+0x54>)
 81158b4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 81158b6:	687b      	ldr	r3, [r7, #4]
 81158b8:	4a08      	ldr	r2, [pc, #32]	; (81158dc <ethernetif_init+0x58>)
 81158ba:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 81158bc:	6878      	ldr	r0, [r7, #4]
 81158be:	f7ff fd97 	bl	81153f0 <low_level_init>

  return ERR_OK;
 81158c2:	2300      	movs	r3, #0
}
 81158c4:	4618      	mov	r0, r3
 81158c6:	3708      	adds	r7, #8
 81158c8:	46bd      	mov	sp, r7
 81158ca:	bd80      	pop	{r7, pc}
 81158cc:	0811cbf0 	.word	0x0811cbf0
 81158d0:	0811cc04 	.word	0x0811cc04
 81158d4:	0811cc14 	.word	0x0811cc14
 81158d8:	08110631 	.word	0x08110631
 81158dc:	0811567d 	.word	0x0811567d

081158e0 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 81158e0:	b580      	push	{r7, lr}
 81158e2:	b084      	sub	sp, #16
 81158e4:	af00      	add	r7, sp, #0
 81158e6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 81158e8:	687b      	ldr	r3, [r7, #4]
 81158ea:	60fb      	str	r3, [r7, #12]

  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 81158ec:	68f9      	ldr	r1, [r7, #12]
 81158ee:	4803      	ldr	r0, [pc, #12]	; (81158fc <pbuf_free_custom+0x1c>)
 81158f0:	f7fd faf0 	bl	8112ed4 <memp_free_pool>
}
 81158f4:	bf00      	nop
 81158f6:	3710      	adds	r7, #16
 81158f8:	46bd      	mov	sp, r7
 81158fa:	bd80      	pop	{r7, pc}
 81158fc:	0811d01c 	.word	0x0811d01c

08115900 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8115900:	b580      	push	{r7, lr}
 8115902:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8115904:	f7eb fde4 	bl	81014d0 <HAL_GetTick>
 8115908:	4603      	mov	r3, r0
}
 811590a:	4618      	mov	r0, r3
 811590c:	bd80      	pop	{r7, pc}
	...

08115910 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8115910:	b580      	push	{r7, lr}
 8115912:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8115914:	4802      	ldr	r0, [pc, #8]	; (8115920 <ETH_PHY_IO_Init+0x10>)
 8115916:	f7f0 fcab 	bl	8106270 <HAL_ETH_SetMDIOClockRange>

  return 0;
 811591a:	2300      	movs	r3, #0
}
 811591c:	4618      	mov	r0, r3
 811591e:	bd80      	pop	{r7, pc}
 8115920:	1000891c 	.word	0x1000891c

08115924 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8115924:	b480      	push	{r7}
 8115926:	af00      	add	r7, sp, #0
  return 0;
 8115928:	2300      	movs	r3, #0
}
 811592a:	4618      	mov	r0, r3
 811592c:	46bd      	mov	sp, r7
 811592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8115932:	4770      	bx	lr

08115934 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8115934:	b580      	push	{r7, lr}
 8115936:	b084      	sub	sp, #16
 8115938:	af00      	add	r7, sp, #0
 811593a:	60f8      	str	r0, [r7, #12]
 811593c:	60b9      	str	r1, [r7, #8]
 811593e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8115940:	687b      	ldr	r3, [r7, #4]
 8115942:	68ba      	ldr	r2, [r7, #8]
 8115944:	68f9      	ldr	r1, [r7, #12]
 8115946:	4807      	ldr	r0, [pc, #28]	; (8115964 <ETH_PHY_IO_ReadReg+0x30>)
 8115948:	f7f0 f9fc 	bl	8105d44 <HAL_ETH_ReadPHYRegister>
 811594c:	4603      	mov	r3, r0
 811594e:	2b00      	cmp	r3, #0
 8115950:	d002      	beq.n	8115958 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8115952:	f04f 33ff 	mov.w	r3, #4294967295
 8115956:	e000      	b.n	811595a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8115958:	2300      	movs	r3, #0
}
 811595a:	4618      	mov	r0, r3
 811595c:	3710      	adds	r7, #16
 811595e:	46bd      	mov	sp, r7
 8115960:	bd80      	pop	{r7, pc}
 8115962:	bf00      	nop
 8115964:	1000891c 	.word	0x1000891c

08115968 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8115968:	b580      	push	{r7, lr}
 811596a:	b084      	sub	sp, #16
 811596c:	af00      	add	r7, sp, #0
 811596e:	60f8      	str	r0, [r7, #12]
 8115970:	60b9      	str	r1, [r7, #8]
 8115972:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8115974:	687b      	ldr	r3, [r7, #4]
 8115976:	68ba      	ldr	r2, [r7, #8]
 8115978:	68f9      	ldr	r1, [r7, #12]
 811597a:	4807      	ldr	r0, [pc, #28]	; (8115998 <ETH_PHY_IO_WriteReg+0x30>)
 811597c:	f7f0 fa36 	bl	8105dec <HAL_ETH_WritePHYRegister>
 8115980:	4603      	mov	r3, r0
 8115982:	2b00      	cmp	r3, #0
 8115984:	d002      	beq.n	811598c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8115986:	f04f 33ff 	mov.w	r3, #4294967295
 811598a:	e000      	b.n	811598e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 811598c:	2300      	movs	r3, #0
}
 811598e:	4618      	mov	r0, r3
 8115990:	3710      	adds	r7, #16
 8115992:	46bd      	mov	sp, r7
 8115994:	bd80      	pop	{r7, pc}
 8115996:	bf00      	nop
 8115998:	1000891c 	.word	0x1000891c

0811599c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 811599c:	b580      	push	{r7, lr}
 811599e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 81159a0:	f7eb fd96 	bl	81014d0 <HAL_GetTick>
 81159a4:	4603      	mov	r3, r0
}
 81159a6:	4618      	mov	r0, r3
 81159a8:	bd80      	pop	{r7, pc}
	...

081159ac <ethernet_link_thread>:
  * @param  argument: netif
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 81159ac:	b580      	push	{r7, lr}
 81159ae:	b0a0      	sub	sp, #128	; 0x80
 81159b0:	af00      	add	r7, sp, #0
 81159b2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 81159b4:	2300      	movs	r3, #0
 81159b6:	67fb      	str	r3, [r7, #124]	; 0x7c
 81159b8:	2300      	movs	r3, #0
 81159ba:	67bb      	str	r3, [r7, #120]	; 0x78
 81159bc:	2300      	movs	r3, #0
 81159be:	677b      	str	r3, [r7, #116]	; 0x74

  struct netif *netif = (struct netif *) argument;
 81159c0:	687b      	ldr	r3, [r7, #4]
 81159c2:	673b      	str	r3, [r7, #112]	; 0x70

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 81159c4:	483a      	ldr	r0, [pc, #232]	; (8115ab0 <ethernet_link_thread+0x104>)
 81159c6:	f7eb fc89 	bl	81012dc <LAN8742_GetLinkState>
 81159ca:	66f8      	str	r0, [r7, #108]	; 0x6c

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 81159cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 81159ce:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81159d2:	089b      	lsrs	r3, r3, #2
 81159d4:	f003 0301 	and.w	r3, r3, #1
 81159d8:	b2db      	uxtb	r3, r3
 81159da:	2b00      	cmp	r3, #0
 81159dc:	d00c      	beq.n	81159f8 <ethernet_link_thread+0x4c>
 81159de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81159e0:	2b01      	cmp	r3, #1
 81159e2:	dc09      	bgt.n	81159f8 <ethernet_link_thread+0x4c>
  {
    HAL_ETH_Stop_IT(&heth);
 81159e4:	4833      	ldr	r0, [pc, #204]	; (8115ab4 <ethernet_link_thread+0x108>)
 81159e6:	f7ef fd35 	bl	8105454 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 81159ea:	6f38      	ldr	r0, [r7, #112]	; 0x70
 81159ec:	f7fd fcf2 	bl	81133d4 <netif_set_down>
    netif_set_link_down(netif);
 81159f0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 81159f2:	f7fd fd55 	bl	81134a0 <netif_set_link_down>
 81159f6:	e056      	b.n	8115aa6 <ethernet_link_thread+0xfa>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 81159f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 81159fa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 81159fe:	f003 0304 	and.w	r3, r3, #4
 8115a02:	2b00      	cmp	r3, #0
 8115a04:	d14f      	bne.n	8115aa6 <ethernet_link_thread+0xfa>
 8115a06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8115a08:	2b01      	cmp	r3, #1
 8115a0a:	dd4c      	ble.n	8115aa6 <ethernet_link_thread+0xfa>
 8115a0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8115a0e:	3b02      	subs	r3, #2
 8115a10:	2b03      	cmp	r3, #3
 8115a12:	d82b      	bhi.n	8115a6c <ethernet_link_thread+0xc0>
 8115a14:	a201      	add	r2, pc, #4	; (adr r2, 8115a1c <ethernet_link_thread+0x70>)
 8115a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8115a1a:	bf00      	nop
 8115a1c:	08115a2d 	.word	0x08115a2d
 8115a20:	08115a3f 	.word	0x08115a3f
 8115a24:	08115a4f 	.word	0x08115a4f
 8115a28:	08115a5f 	.word	0x08115a5f
  {
    switch (PHYLinkState)
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8115a2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8115a30:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 8115a32:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8115a36:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 8115a38:	2301      	movs	r3, #1
 8115a3a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 8115a3c:	e017      	b.n	8115a6e <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8115a3e:	2300      	movs	r3, #0
 8115a40:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 8115a42:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8115a46:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 8115a48:	2301      	movs	r3, #1
 8115a4a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 8115a4c:	e00f      	b.n	8115a6e <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8115a4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8115a52:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 8115a54:	2300      	movs	r3, #0
 8115a56:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 8115a58:	2301      	movs	r3, #1
 8115a5a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 8115a5c:	e007      	b.n	8115a6e <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8115a5e:	2300      	movs	r3, #0
 8115a60:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 8115a62:	2300      	movs	r3, #0
 8115a64:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 8115a66:	2301      	movs	r3, #1
 8115a68:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 8115a6a:	e000      	b.n	8115a6e <ethernet_link_thread+0xc2>
    default:
      break;
 8115a6c:	bf00      	nop
    }

    if(linkchanged)
 8115a6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8115a70:	2b00      	cmp	r3, #0
 8115a72:	d018      	beq.n	8115aa6 <ethernet_link_thread+0xfa>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8115a74:	f107 0308 	add.w	r3, r7, #8
 8115a78:	4619      	mov	r1, r3
 8115a7a:	480e      	ldr	r0, [pc, #56]	; (8115ab4 <ethernet_link_thread+0x108>)
 8115a7c:	f7f0 fa0a 	bl	8105e94 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8115a80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8115a82:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8115a84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8115a86:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8115a88:	f107 0308 	add.w	r3, r7, #8
 8115a8c:	4619      	mov	r1, r3
 8115a8e:	4809      	ldr	r0, [pc, #36]	; (8115ab4 <ethernet_link_thread+0x108>)
 8115a90:	f7f0 fbd4 	bl	810623c <HAL_ETH_SetMACConfig>

      HAL_ETH_Start_IT(&heth);
 8115a94:	4807      	ldr	r0, [pc, #28]	; (8115ab4 <ethernet_link_thread+0x108>)
 8115a96:	f7ef fc58 	bl	810534a <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8115a9a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8115a9c:	f7fd fc2e 	bl	81132fc <netif_set_up>
      netif_set_link_up(netif);
 8115aa0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8115aa2:	f7fd fcc9 	bl	8113438 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8115aa6:	2064      	movs	r0, #100	; 0x64
 8115aa8:	f7f7 fb99 	bl	810d1de <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8115aac:	e78a      	b.n	81159c4 <ethernet_link_thread+0x18>
 8115aae:	bf00      	nop
 8115ab0:	100088fc 	.word	0x100088fc
 8115ab4:	1000891c 	.word	0x1000891c

08115ab8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8115ab8:	b480      	push	{r7}
 8115aba:	b085      	sub	sp, #20
 8115abc:	af00      	add	r7, sp, #0
 8115abe:	60f8      	str	r0, [r7, #12]
 8115ac0:	60b9      	str	r1, [r7, #8]
 8115ac2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8115ac4:	68fb      	ldr	r3, [r7, #12]
 8115ac6:	4a07      	ldr	r2, [pc, #28]	; (8115ae4 <vApplicationGetIdleTaskMemory+0x2c>)
 8115ac8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8115aca:	68bb      	ldr	r3, [r7, #8]
 8115acc:	4a06      	ldr	r2, [pc, #24]	; (8115ae8 <vApplicationGetIdleTaskMemory+0x30>)
 8115ace:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8115ad0:	687b      	ldr	r3, [r7, #4]
 8115ad2:	2280      	movs	r2, #128	; 0x80
 8115ad4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8115ad6:	bf00      	nop
 8115ad8:	3714      	adds	r7, #20
 8115ada:	46bd      	mov	sp, r7
 8115adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8115ae0:	4770      	bx	lr
 8115ae2:	bf00      	nop
 8115ae4:	10005964 	.word	0x10005964
 8115ae8:	10005a18 	.word	0x10005a18

08115aec <hx711_lock>:
    delay--;
  }
}
//#############################################################################################
void hx711_lock(hx711_t *hx711)
{
 8115aec:	b580      	push	{r7, lr}
 8115aee:	b082      	sub	sp, #8
 8115af0:	af00      	add	r7, sp, #0
 8115af2:	6078      	str	r0, [r7, #4]
  while (hx711->lock)
 8115af4:	e002      	b.n	8115afc <hx711_lock+0x10>
    hx711_delay(1);
 8115af6:	2001      	movs	r0, #1
 8115af8:	f7f7 fb71 	bl	810d1de <osDelay>
  while (hx711->lock)
 8115afc:	687b      	ldr	r3, [r7, #4]
 8115afe:	7d1b      	ldrb	r3, [r3, #20]
 8115b00:	2b00      	cmp	r3, #0
 8115b02:	d1f8      	bne.n	8115af6 <hx711_lock+0xa>
  hx711->lock = 1;      
 8115b04:	687b      	ldr	r3, [r7, #4]
 8115b06:	2201      	movs	r2, #1
 8115b08:	751a      	strb	r2, [r3, #20]
}
 8115b0a:	bf00      	nop
 8115b0c:	3708      	adds	r7, #8
 8115b0e:	46bd      	mov	sp, r7
 8115b10:	bd80      	pop	{r7, pc}

08115b12 <hx711_unlock>:
//#############################################################################################
void hx711_unlock(hx711_t *hx711)
{
 8115b12:	b480      	push	{r7}
 8115b14:	b083      	sub	sp, #12
 8115b16:	af00      	add	r7, sp, #0
 8115b18:	6078      	str	r0, [r7, #4]
  hx711->lock = 0;
 8115b1a:	687b      	ldr	r3, [r7, #4]
 8115b1c:	2200      	movs	r2, #0
 8115b1e:	751a      	strb	r2, [r3, #20]
}
 8115b20:	bf00      	nop
 8115b22:	370c      	adds	r7, #12
 8115b24:	46bd      	mov	sp, r7
 8115b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8115b2a:	4770      	bx	lr

08115b2c <hx711_init>:
//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin)
{
 8115b2c:	b580      	push	{r7, lr}
 8115b2e:	b08a      	sub	sp, #40	; 0x28
 8115b30:	af00      	add	r7, sp, #0
 8115b32:	60f8      	str	r0, [r7, #12]
 8115b34:	60b9      	str	r1, [r7, #8]
 8115b36:	603b      	str	r3, [r7, #0]
 8115b38:	4613      	mov	r3, r2
 8115b3a:	80fb      	strh	r3, [r7, #6]
  hx711_lock(hx711);
 8115b3c:	68f8      	ldr	r0, [r7, #12]
 8115b3e:	f7ff ffd5 	bl	8115aec <hx711_lock>
  hx711->clk_gpio = clk_gpio;
 8115b42:	68fb      	ldr	r3, [r7, #12]
 8115b44:	68ba      	ldr	r2, [r7, #8]
 8115b46:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 8115b48:	68fb      	ldr	r3, [r7, #12]
 8115b4a:	88fa      	ldrh	r2, [r7, #6]
 8115b4c:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 8115b4e:	68fb      	ldr	r3, [r7, #12]
 8115b50:	683a      	ldr	r2, [r7, #0]
 8115b52:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 8115b54:	68fb      	ldr	r3, [r7, #12]
 8115b56:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8115b58:	815a      	strh	r2, [r3, #10]
  
  GPIO_InitTypeDef  gpio = {0};
 8115b5a:	f107 0314 	add.w	r3, r7, #20
 8115b5e:	2200      	movs	r2, #0
 8115b60:	601a      	str	r2, [r3, #0]
 8115b62:	605a      	str	r2, [r3, #4]
 8115b64:	609a      	str	r2, [r3, #8]
 8115b66:	60da      	str	r2, [r3, #12]
 8115b68:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8115b6a:	2301      	movs	r3, #1
 8115b6c:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 8115b6e:	2300      	movs	r3, #0
 8115b70:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8115b72:	2302      	movs	r3, #2
 8115b74:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 8115b76:	88fb      	ldrh	r3, [r7, #6]
 8115b78:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 8115b7a:	f107 0314 	add.w	r3, r7, #20
 8115b7e:	4619      	mov	r1, r3
 8115b80:	68b8      	ldr	r0, [r7, #8]
 8115b82:	f7f1 f987 	bl	8106e94 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 8115b86:	2300      	movs	r3, #0
 8115b88:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 8115b8a:	2301      	movs	r3, #1
 8115b8c:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8115b8e:	2302      	movs	r3, #2
 8115b90:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 8115b92:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8115b94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 8115b96:	f107 0314 	add.w	r3, r7, #20
 8115b9a:	4619      	mov	r1, r3
 8115b9c:	6838      	ldr	r0, [r7, #0]
 8115b9e:	f7f1 f979 	bl	8106e94 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);
 8115ba2:	68fb      	ldr	r3, [r7, #12]
 8115ba4:	6818      	ldr	r0, [r3, #0]
 8115ba6:	68fb      	ldr	r3, [r7, #12]
 8115ba8:	891b      	ldrh	r3, [r3, #8]
 8115baa:	2201      	movs	r2, #1
 8115bac:	4619      	mov	r1, r3
 8115bae:	f7f1 fb39 	bl	8107224 <HAL_GPIO_WritePin>
  hx711_delay(10);
 8115bb2:	200a      	movs	r0, #10
 8115bb4:	f7f7 fb13 	bl	810d1de <osDelay>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8115bb8:	68fb      	ldr	r3, [r7, #12]
 8115bba:	6818      	ldr	r0, [r3, #0]
 8115bbc:	68fb      	ldr	r3, [r7, #12]
 8115bbe:	891b      	ldrh	r3, [r3, #8]
 8115bc0:	2200      	movs	r2, #0
 8115bc2:	4619      	mov	r1, r3
 8115bc4:	f7f1 fb2e 	bl	8107224 <HAL_GPIO_WritePin>
  hx711_delay(10);
 8115bc8:	200a      	movs	r0, #10
 8115bca:	f7f7 fb08 	bl	810d1de <osDelay>

  hx711_value(hx711);
 8115bce:	68f8      	ldr	r0, [r7, #12]
 8115bd0:	f000 f807 	bl	8115be2 <hx711_value>

  hx711_unlock(hx711); 
 8115bd4:	68f8      	ldr	r0, [r7, #12]
 8115bd6:	f7ff ff9c 	bl	8115b12 <hx711_unlock>
}
 8115bda:	bf00      	nop
 8115bdc:	3728      	adds	r7, #40	; 0x28
 8115bde:	46bd      	mov	sp, r7
 8115be0:	bd80      	pop	{r7, pc}

08115be2 <hx711_value>:
//#############################################################################################
int32_t hx711_value(hx711_t *hx711)
{
 8115be2:	b580      	push	{r7, lr}
 8115be4:	b086      	sub	sp, #24
 8115be6:	af00      	add	r7, sp, #0
 8115be8:	6078      	str	r0, [r7, #4]
  uint32_t data = 0;
 8115bea:	2300      	movs	r3, #0
 8115bec:	617b      	str	r3, [r7, #20]
  uint32_t  startTime = HAL_GetTick();
 8115bee:	f7eb fc6f 	bl	81014d0 <HAL_GetTick>
 8115bf2:	60f8      	str	r0, [r7, #12]
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 8115bf4:	e00b      	b.n	8115c0e <hx711_value+0x2c>
  {
    hx711_delay(1);
 8115bf6:	2001      	movs	r0, #1
 8115bf8:	f7f7 faf1 	bl	810d1de <osDelay>
    if(HAL_GetTick() - startTime > 150)
 8115bfc:	f7eb fc68 	bl	81014d0 <HAL_GetTick>
 8115c00:	4602      	mov	r2, r0
 8115c02:	68fb      	ldr	r3, [r7, #12]
 8115c04:	1ad3      	subs	r3, r2, r3
 8115c06:	2b96      	cmp	r3, #150	; 0x96
 8115c08:	d901      	bls.n	8115c0e <hx711_value+0x2c>
      return 0;
 8115c0a:	2300      	movs	r3, #0
 8115c0c:	e059      	b.n	8115cc2 <hx711_value+0xe0>
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 8115c0e:	687b      	ldr	r3, [r7, #4]
 8115c10:	685a      	ldr	r2, [r3, #4]
 8115c12:	687b      	ldr	r3, [r7, #4]
 8115c14:	895b      	ldrh	r3, [r3, #10]
 8115c16:	4619      	mov	r1, r3
 8115c18:	4610      	mov	r0, r2
 8115c1a:	f7f1 faeb 	bl	81071f4 <HAL_GPIO_ReadPin>
 8115c1e:	4603      	mov	r3, r0
 8115c20:	2b01      	cmp	r3, #1
 8115c22:	d0e8      	beq.n	8115bf6 <hx711_value+0x14>
  }
  for(int8_t i=0; i<24 ; i++)
 8115c24:	2300      	movs	r3, #0
 8115c26:	74fb      	strb	r3, [r7, #19]
 8115c28:	e02c      	b.n	8115c84 <hx711_value+0xa2>
  {
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 8115c2a:	687b      	ldr	r3, [r7, #4]
 8115c2c:	6818      	ldr	r0, [r3, #0]
 8115c2e:	687b      	ldr	r3, [r7, #4]
 8115c30:	891b      	ldrh	r3, [r3, #8]
 8115c32:	2201      	movs	r2, #1
 8115c34:	4619      	mov	r1, r3
 8115c36:	f7f1 faf5 	bl	8107224 <HAL_GPIO_WritePin>
    delay_us(_HX711_DELAY_US_LOOP);
 8115c3a:	2004      	movs	r0, #4
 8115c3c:	f000 feb8 	bl	81169b0 <delay_us>
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8115c40:	687b      	ldr	r3, [r7, #4]
 8115c42:	6818      	ldr	r0, [r3, #0]
 8115c44:	687b      	ldr	r3, [r7, #4]
 8115c46:	891b      	ldrh	r3, [r3, #8]
 8115c48:	2200      	movs	r2, #0
 8115c4a:	4619      	mov	r1, r3
 8115c4c:	f7f1 faea 	bl	8107224 <HAL_GPIO_WritePin>
    delay_us(_HX711_DELAY_US_LOOP);
 8115c50:	2004      	movs	r0, #4
 8115c52:	f000 fead 	bl	81169b0 <delay_us>
    data = data << 1;    
 8115c56:	697b      	ldr	r3, [r7, #20]
 8115c58:	005b      	lsls	r3, r3, #1
 8115c5a:	617b      	str	r3, [r7, #20]
    if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 8115c5c:	687b      	ldr	r3, [r7, #4]
 8115c5e:	685a      	ldr	r2, [r3, #4]
 8115c60:	687b      	ldr	r3, [r7, #4]
 8115c62:	895b      	ldrh	r3, [r3, #10]
 8115c64:	4619      	mov	r1, r3
 8115c66:	4610      	mov	r0, r2
 8115c68:	f7f1 fac4 	bl	81071f4 <HAL_GPIO_ReadPin>
 8115c6c:	4603      	mov	r3, r0
 8115c6e:	2b01      	cmp	r3, #1
 8115c70:	d102      	bne.n	8115c78 <hx711_value+0x96>
      data ++;
 8115c72:	697b      	ldr	r3, [r7, #20]
 8115c74:	3301      	adds	r3, #1
 8115c76:	617b      	str	r3, [r7, #20]
  for(int8_t i=0; i<24 ; i++)
 8115c78:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8115c7c:	b2db      	uxtb	r3, r3
 8115c7e:	3301      	adds	r3, #1
 8115c80:	b2db      	uxtb	r3, r3
 8115c82:	74fb      	strb	r3, [r7, #19]
 8115c84:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8115c88:	2b17      	cmp	r3, #23
 8115c8a:	ddce      	ble.n	8115c2a <hx711_value+0x48>
    //this loop takes almost 200 us
  }
  data = data ^ 0x800000; 
 8115c8c:	697b      	ldr	r3, [r7, #20]
 8115c8e:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 8115c92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 8115c94:	687b      	ldr	r3, [r7, #4]
 8115c96:	6818      	ldr	r0, [r3, #0]
 8115c98:	687b      	ldr	r3, [r7, #4]
 8115c9a:	891b      	ldrh	r3, [r3, #8]
 8115c9c:	2201      	movs	r2, #1
 8115c9e:	4619      	mov	r1, r3
 8115ca0:	f7f1 fac0 	bl	8107224 <HAL_GPIO_WritePin>
  delay_us(_HX711_DELAY_US_LOOP);
 8115ca4:	2004      	movs	r0, #4
 8115ca6:	f000 fe83 	bl	81169b0 <delay_us>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8115caa:	687b      	ldr	r3, [r7, #4]
 8115cac:	6818      	ldr	r0, [r3, #0]
 8115cae:	687b      	ldr	r3, [r7, #4]
 8115cb0:	891b      	ldrh	r3, [r3, #8]
 8115cb2:	2200      	movs	r2, #0
 8115cb4:	4619      	mov	r1, r3
 8115cb6:	f7f1 fab5 	bl	8107224 <HAL_GPIO_WritePin>
  delay_us(_HX711_DELAY_US_LOOP);
 8115cba:	2004      	movs	r0, #4
 8115cbc:	f000 fe78 	bl	81169b0 <delay_us>


  return data;    
 8115cc0:	697b      	ldr	r3, [r7, #20]
}
 8115cc2:	4618      	mov	r0, r3
 8115cc4:	3718      	adds	r7, #24
 8115cc6:	46bd      	mov	sp, r7
 8115cc8:	bd80      	pop	{r7, pc}

08115cca <hx711_tare>:
  hx711_unlock(hx711);
  return answer;
}
//#############################################################################################
void hx711_tare(hx711_t *hx711, uint16_t sample)
{
 8115cca:	b5b0      	push	{r4, r5, r7, lr}
 8115ccc:	b086      	sub	sp, #24
 8115cce:	af00      	add	r7, sp, #0
 8115cd0:	6078      	str	r0, [r7, #4]
 8115cd2:	460b      	mov	r3, r1
 8115cd4:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 8115cd6:	6878      	ldr	r0, [r7, #4]
 8115cd8:	f7ff ff08 	bl	8115aec <hx711_lock>
  int64_t  ave = 0;
 8115cdc:	f04f 0200 	mov.w	r2, #0
 8115ce0:	f04f 0300 	mov.w	r3, #0
 8115ce4:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for(uint16_t i=0 ; i<sample ; i++)
 8115ce8:	2300      	movs	r3, #0
 8115cea:	81fb      	strh	r3, [r7, #14]
 8115cec:	e013      	b.n	8115d16 <hx711_tare+0x4c>
  {
    ave += hx711_value(hx711);
 8115cee:	6878      	ldr	r0, [r7, #4]
 8115cf0:	f7ff ff77 	bl	8115be2 <hx711_value>
 8115cf4:	4603      	mov	r3, r0
 8115cf6:	461a      	mov	r2, r3
 8115cf8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8115cfc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8115d00:	1884      	adds	r4, r0, r2
 8115d02:	eb41 0503 	adc.w	r5, r1, r3
 8115d06:	e9c7 4504 	strd	r4, r5, [r7, #16]
    hx711_delay(5);
 8115d0a:	2005      	movs	r0, #5
 8115d0c:	f7f7 fa67 	bl	810d1de <osDelay>
  for(uint16_t i=0 ; i<sample ; i++)
 8115d10:	89fb      	ldrh	r3, [r7, #14]
 8115d12:	3301      	adds	r3, #1
 8115d14:	81fb      	strh	r3, [r7, #14]
 8115d16:	89fa      	ldrh	r2, [r7, #14]
 8115d18:	887b      	ldrh	r3, [r7, #2]
 8115d1a:	429a      	cmp	r2, r3
 8115d1c:	d3e7      	bcc.n	8115cee <hx711_tare+0x24>
  }
  hx711->offset = (int32_t)(ave / sample);
 8115d1e:	887a      	ldrh	r2, [r7, #2]
 8115d20:	f04f 0300 	mov.w	r3, #0
 8115d24:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8115d28:	f7eb f816 	bl	8100d58 <__aeabi_ldivmod>
 8115d2c:	4602      	mov	r2, r0
 8115d2e:	460b      	mov	r3, r1
 8115d30:	687b      	ldr	r3, [r7, #4]
 8115d32:	60da      	str	r2, [r3, #12]
  hx711_unlock(hx711);
 8115d34:	6878      	ldr	r0, [r7, #4]
 8115d36:	f7ff feec 	bl	8115b12 <hx711_unlock>
}
 8115d3a:	bf00      	nop
 8115d3c:	3718      	adds	r7, #24
 8115d3e:	46bd      	mov	sp, r7
 8115d40:	bdb0      	pop	{r4, r5, r7, pc}

08115d42 <hx711_weight>:
  hx711->coef = (load_raw - noload_raw) / scale;  
  hx711_unlock(hx711);
}
//#############################################################################################
float hx711_weight(hx711_t *hx711, uint16_t sample)
{
 8115d42:	b5b0      	push	{r4, r5, r7, lr}
 8115d44:	b088      	sub	sp, #32
 8115d46:	af00      	add	r7, sp, #0
 8115d48:	6078      	str	r0, [r7, #4]
 8115d4a:	460b      	mov	r3, r1
 8115d4c:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 8115d4e:	6878      	ldr	r0, [r7, #4]
 8115d50:	f7ff fecc 	bl	8115aec <hx711_lock>
  int64_t  ave = 0;
 8115d54:	f04f 0200 	mov.w	r2, #0
 8115d58:	f04f 0300 	mov.w	r3, #0
 8115d5c:	e9c7 2306 	strd	r2, r3, [r7, #24]
  for(uint16_t i=0 ; i<sample ; i++)
 8115d60:	2300      	movs	r3, #0
 8115d62:	82fb      	strh	r3, [r7, #22]
 8115d64:	e013      	b.n	8115d8e <hx711_weight+0x4c>
  {
    ave += hx711_value(hx711);
 8115d66:	6878      	ldr	r0, [r7, #4]
 8115d68:	f7ff ff3b 	bl	8115be2 <hx711_value>
 8115d6c:	4603      	mov	r3, r0
 8115d6e:	461a      	mov	r2, r3
 8115d70:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8115d74:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8115d78:	1884      	adds	r4, r0, r2
 8115d7a:	eb41 0503 	adc.w	r5, r1, r3
 8115d7e:	e9c7 4506 	strd	r4, r5, [r7, #24]
    hx711_delay(1);
 8115d82:	2001      	movs	r0, #1
 8115d84:	f7f7 fa2b 	bl	810d1de <osDelay>
  for(uint16_t i=0 ; i<sample ; i++)
 8115d88:	8afb      	ldrh	r3, [r7, #22]
 8115d8a:	3301      	adds	r3, #1
 8115d8c:	82fb      	strh	r3, [r7, #22]
 8115d8e:	8afa      	ldrh	r2, [r7, #22]
 8115d90:	887b      	ldrh	r3, [r7, #2]
 8115d92:	429a      	cmp	r2, r3
 8115d94:	d3e7      	bcc.n	8115d66 <hx711_weight+0x24>
  }

  int32_t data = (int32_t)(ave / sample);
 8115d96:	887a      	ldrh	r2, [r7, #2]
 8115d98:	f04f 0300 	mov.w	r3, #0
 8115d9c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8115da0:	f7ea ffda 	bl	8100d58 <__aeabi_ldivmod>
 8115da4:	4602      	mov	r2, r0
 8115da6:	460b      	mov	r3, r1
 8115da8:	4613      	mov	r3, r2
 8115daa:	613b      	str	r3, [r7, #16]
  float answer =  (data - hx711->offset) / hx711->coef;
 8115dac:	687b      	ldr	r3, [r7, #4]
 8115dae:	68db      	ldr	r3, [r3, #12]
 8115db0:	693a      	ldr	r2, [r7, #16]
 8115db2:	1ad3      	subs	r3, r2, r3
 8115db4:	ee07 3a90 	vmov	s15, r3
 8115db8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8115dbc:	687b      	ldr	r3, [r7, #4]
 8115dbe:	ed93 7a04 	vldr	s14, [r3, #16]
 8115dc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8115dc6:	edc7 7a03 	vstr	s15, [r7, #12]
  hx711_unlock(hx711);
 8115dca:	6878      	ldr	r0, [r7, #4]
 8115dcc:	f7ff fea1 	bl	8115b12 <hx711_unlock>
  return answer;
 8115dd0:	68fb      	ldr	r3, [r7, #12]
 8115dd2:	ee07 3a90 	vmov	s15, r3
}
 8115dd6:	eeb0 0a67 	vmov.f32	s0, s15
 8115dda:	3720      	adds	r7, #32
 8115ddc:	46bd      	mov	sp, r7
 8115dde:	bdb0      	pop	{r4, r5, r7, pc}

08115de0 <hx711_coef_set>:
//#############################################################################################
void hx711_coef_set(hx711_t *hx711, float coef)
{
 8115de0:	b480      	push	{r7}
 8115de2:	b083      	sub	sp, #12
 8115de4:	af00      	add	r7, sp, #0
 8115de6:	6078      	str	r0, [r7, #4]
 8115de8:	ed87 0a00 	vstr	s0, [r7]
  hx711->coef = coef;  
 8115dec:	687b      	ldr	r3, [r7, #4]
 8115dee:	683a      	ldr	r2, [r7, #0]
 8115df0:	611a      	str	r2, [r3, #16]
}
 8115df2:	bf00      	nop
 8115df4:	370c      	adds	r7, #12
 8115df6:	46bd      	mov	sp, r7
 8115df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8115dfc:	4770      	bx	lr
	...

08115e00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8115e00:	b5b0      	push	{r4, r5, r7, lr}
 8115e02:	b0a6      	sub	sp, #152	; 0x98
 8115e04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */

	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8115e06:	4b69      	ldr	r3, [pc, #420]	; (8115fac <main+0x1ac>)
 8115e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8115e0c:	4a67      	ldr	r2, [pc, #412]	; (8115fac <main+0x1ac>)
 8115e0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8115e12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8115e16:	4b65      	ldr	r3, [pc, #404]	; (8115fac <main+0x1ac>)
 8115e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8115e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8115e20:	603b      	str	r3, [r7, #0]
 8115e22:	683b      	ldr	r3, [r7, #0]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8115e24:	2001      	movs	r0, #1
 8115e26:	f7f1 fa47 	bl	81072b8 <HAL_HSEM_ActivateNotification>
	/*
	 Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
	 perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 8115e2a:	f7f1 fdd3 	bl	81079d4 <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE,
 8115e2e:	2201      	movs	r2, #1
 8115e30:	2102      	movs	r1, #2
 8115e32:	2000      	movs	r0, #0
 8115e34:	f7f1 fd54 	bl	81078e0 <HAL_PWREx_EnterSTOPMode>
	PWR_D2_DOMAIN);
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8115e38:	4b5d      	ldr	r3, [pc, #372]	; (8115fb0 <main+0x1b0>)
 8115e3a:	681b      	ldr	r3, [r3, #0]
 8115e3c:	091b      	lsrs	r3, r3, #4
 8115e3e:	f003 030f 	and.w	r3, r3, #15
 8115e42:	2b07      	cmp	r3, #7
 8115e44:	d108      	bne.n	8115e58 <main+0x58>
 8115e46:	4b5b      	ldr	r3, [pc, #364]	; (8115fb4 <main+0x1b4>)
 8115e48:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8115e4c:	4a59      	ldr	r2, [pc, #356]	; (8115fb4 <main+0x1b4>)
 8115e4e:	f043 0301 	orr.w	r3, r3, #1
 8115e52:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8115e56:	e007      	b.n	8115e68 <main+0x68>
 8115e58:	4b56      	ldr	r3, [pc, #344]	; (8115fb4 <main+0x1b4>)
 8115e5a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8115e5e:	4a55      	ldr	r2, [pc, #340]	; (8115fb4 <main+0x1b4>)
 8115e60:	f043 0301 	orr.w	r3, r3, #1
 8115e64:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8115e68:	f7eb fac0 	bl	81013ec <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8115e6c:	f000 fc28 	bl	81166c0 <MX_GPIO_Init>
  MX_TIM8_Init();
 8115e70:	f000 fa4a 	bl	8116308 <MX_TIM8_Init>
  MX_TIM15_Init();
 8115e74:	f000 fb1a 	bl	81164ac <MX_TIM15_Init>
  MX_TIM16_Init();
 8115e78:	f000 fb6a 	bl	8116550 <MX_TIM16_Init>
  MX_ADC1_Init();
 8115e7c:	f000 f8bc 	bl	8115ff8 <MX_ADC1_Init>
  MX_DMA_Init();
 8115e80:	f000 fbfe 	bl	8116680 <MX_DMA_Init>
  MX_LPTIM1_Init();
 8115e84:	f000 f9aa 	bl	81161dc <MX_LPTIM1_Init>
  MX_LPTIM2_Init();
 8115e88:	f000 f9dc 	bl	8116244 <MX_LPTIM2_Init>
  MX_OPAMP2_Init();
 8115e8c:	f000 fa0e 	bl	81162ac <MX_OPAMP2_Init>
  /* USER CODE BEGIN 2 */

	MX_USART3_UART_Init(); //init uart3 also on CM4
 8115e90:	f000 fbaa 	bl	81165e8 <MX_USART3_UART_Init>

	RetargetInit(&huart3);
 8115e94:	4848      	ldr	r0, [pc, #288]	; (8115fb8 <main+0x1b8>)
 8115e96:	f001 fbaf 	bl	81175f8 <RetargetInit>

	while (HAL_HSEM_IsSemTaken(HSEM_ID_0) == 0) {
 8115e9a:	e002      	b.n	8115ea2 <main+0xa2>
		HAL_Delay(100);
 8115e9c:	2064      	movs	r0, #100	; 0x64
 8115e9e:	f7eb fb23 	bl	81014e8 <HAL_Delay>
	while (HAL_HSEM_IsSemTaken(HSEM_ID_0) == 0) {
 8115ea2:	2000      	movs	r0, #0
 8115ea4:	f7f1 f9f2 	bl	810728c <HAL_HSEM_IsSemTaken>
 8115ea8:	4603      	mov	r3, r0
 8115eaa:	2b00      	cmp	r3, #0
 8115eac:	d0f6      	beq.n	8115e9c <main+0x9c>
	}

	printf("GSCS-002 CM4 Started\n");
 8115eae:	4843      	ldr	r0, [pc, #268]	; (8115fbc <main+0x1bc>)
 8115eb0:	f003 f99c 	bl	81191ec <puts>

	// Calibrate The ADC On Power-Up For Better Accuracy
	printf("GSCS-002 CM4 - Starting ADC1 calibration\n");
 8115eb4:	4842      	ldr	r0, [pc, #264]	; (8115fc0 <main+0x1c0>)
 8115eb6:	f003 f999 	bl	81191ec <puts>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 8115eba:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8115ebe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8115ec2:	4840      	ldr	r0, [pc, #256]	; (8115fc4 <main+0x1c4>)
 8115ec4:	f7ec fe16 	bl	8102af4 <HAL_ADCEx_Calibration_Start>
	ADC_SINGLE_ENDED);

	printf("GSCS-002 CM4 - ADC1 calibration done\n");
 8115ec8:	483f      	ldr	r0, [pc, #252]	; (8115fc8 <main+0x1c8>)
 8115eca:	f003 f98f 	bl	81191ec <puts>
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of InitSemaphore */
  osSemaphoreDef(InitSemaphore);
 8115ece:	2300      	movs	r3, #0
 8115ed0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8115ed4:	2300      	movs	r3, #0
 8115ed6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  InitSemaphoreHandle = osSemaphoreCreate(osSemaphore(InitSemaphore), 1);
 8115eda:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8115ede:	2101      	movs	r1, #1
 8115ee0:	4618      	mov	r0, r3
 8115ee2:	f7f7 fa2d 	bl	810d340 <osSemaphoreCreate>
 8115ee6:	4603      	mov	r3, r0
 8115ee8:	4a38      	ldr	r2, [pc, #224]	; (8115fcc <main+0x1cc>)
 8115eea:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8115eec:	4b38      	ldr	r3, [pc, #224]	; (8115fd0 <main+0x1d0>)
 8115eee:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8115ef2:	461d      	mov	r5, r3
 8115ef4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8115ef6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8115ef8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8115efc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8115f00:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8115f04:	2100      	movs	r1, #0
 8115f06:	4618      	mov	r0, r3
 8115f08:	f7f7 f91d 	bl	810d146 <osThreadCreate>
 8115f0c:	4603      	mov	r3, r0
 8115f0e:	4a31      	ldr	r2, [pc, #196]	; (8115fd4 <main+0x1d4>)
 8115f10:	6013      	str	r3, [r2, #0]

  /* definition and creation of Sens_Acq_Task */
  osThreadDef(Sens_Acq_Task, StartSens_Acq_Task, osPriorityIdle, 0, 256);
 8115f12:	4b31      	ldr	r3, [pc, #196]	; (8115fd8 <main+0x1d8>)
 8115f14:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8115f18:	461d      	mov	r5, r3
 8115f1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8115f1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8115f1e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8115f22:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Sens_Acq_TaskHandle = osThreadCreate(osThread(Sens_Acq_Task), NULL);
 8115f26:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8115f2a:	2100      	movs	r1, #0
 8115f2c:	4618      	mov	r0, r3
 8115f2e:	f7f7 f90a 	bl	810d146 <osThreadCreate>
 8115f32:	4603      	mov	r3, r0
 8115f34:	4a29      	ldr	r2, [pc, #164]	; (8115fdc <main+0x1dc>)
 8115f36:	6013      	str	r3, [r2, #0]

  /* definition and creation of CommandRX_Task */
  osThreadDef(CommandRX_Task, Start_CommandRX_Task, osPriorityIdle, 0, 512);
 8115f38:	4b29      	ldr	r3, [pc, #164]	; (8115fe0 <main+0x1e0>)
 8115f3a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8115f3e:	461d      	mov	r5, r3
 8115f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8115f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8115f44:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8115f48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CommandRX_TaskHandle = osThreadCreate(osThread(CommandRX_Task), NULL);
 8115f4c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8115f50:	2100      	movs	r1, #0
 8115f52:	4618      	mov	r0, r3
 8115f54:	f7f7 f8f7 	bl	810d146 <osThreadCreate>
 8115f58:	4603      	mov	r3, r0
 8115f5a:	4a22      	ldr	r2, [pc, #136]	; (8115fe4 <main+0x1e4>)
 8115f5c:	6013      	str	r3, [r2, #0]

  /* definition and creation of TelemetryTX_Tas */
  osThreadDef(TelemetryTX_Tas, Start_TelemetryTX_Task, osPriorityIdle, 0, 256);
 8115f5e:	4b22      	ldr	r3, [pc, #136]	; (8115fe8 <main+0x1e8>)
 8115f60:	f107 0420 	add.w	r4, r7, #32
 8115f64:	461d      	mov	r5, r3
 8115f66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8115f68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8115f6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8115f6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TelemetryTX_TasHandle = osThreadCreate(osThread(TelemetryTX_Tas), NULL);
 8115f72:	f107 0320 	add.w	r3, r7, #32
 8115f76:	2100      	movs	r1, #0
 8115f78:	4618      	mov	r0, r3
 8115f7a:	f7f7 f8e4 	bl	810d146 <osThreadCreate>
 8115f7e:	4603      	mov	r3, r0
 8115f80:	4a1a      	ldr	r2, [pc, #104]	; (8115fec <main+0x1ec>)
 8115f82:	6013      	str	r3, [r2, #0]

  /* definition and creation of ActuatorsContro */
  osThreadDef(ActuatorsContro, Start_ActuatorsControl_Task, osPriorityIdle, 0, 128);
 8115f84:	4b1a      	ldr	r3, [pc, #104]	; (8115ff0 <main+0x1f0>)
 8115f86:	1d3c      	adds	r4, r7, #4
 8115f88:	461d      	mov	r5, r3
 8115f8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8115f8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8115f8e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8115f92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ActuatorsControHandle = osThreadCreate(osThread(ActuatorsContro), NULL);
 8115f96:	1d3b      	adds	r3, r7, #4
 8115f98:	2100      	movs	r1, #0
 8115f9a:	4618      	mov	r0, r3
 8115f9c:	f7f7 f8d3 	bl	810d146 <osThreadCreate>
 8115fa0:	4603      	mov	r3, r0
 8115fa2:	4a14      	ldr	r2, [pc, #80]	; (8115ff4 <main+0x1f4>)
 8115fa4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8115fa6:	f7f7 f8b7 	bl	810d118 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8115faa:	e7fe      	b.n	8115faa <main+0x1aa>
 8115fac:	58024400 	.word	0x58024400
 8115fb0:	e000ed00 	.word	0xe000ed00
 8115fb4:	58026400 	.word	0x58026400
 8115fb8:	10008acc 	.word	0x10008acc
 8115fbc:	0811cc90 	.word	0x0811cc90
 8115fc0:	0811cca8 	.word	0x0811cca8
 8115fc4:	10008bcc 	.word	0x10008bcc
 8115fc8:	0811ccd4 	.word	0x0811ccd4
 8115fcc:	10008bac 	.word	0x10008bac
 8115fd0:	0811ccfc 	.word	0x0811ccfc
 8115fd4:	10008a44 	.word	0x10008a44
 8115fd8:	0811cd18 	.word	0x0811cd18
 8115fdc:	10008a3c 	.word	0x10008a3c
 8115fe0:	0811cd34 	.word	0x0811cd34
 8115fe4:	10008a40 	.word	0x10008a40
 8115fe8:	0811cd50 	.word	0x0811cd50
 8115fec:	10008d98 	.word	0x10008d98
 8115ff0:	0811cd6c 	.word	0x0811cd6c
 8115ff4:	10008d18 	.word	0x10008d18

08115ff8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8115ff8:	b580      	push	{r7, lr}
 8115ffa:	b08a      	sub	sp, #40	; 0x28
 8115ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8115ffe:	f107 031c 	add.w	r3, r7, #28
 8116002:	2200      	movs	r2, #0
 8116004:	601a      	str	r2, [r3, #0]
 8116006:	605a      	str	r2, [r3, #4]
 8116008:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 811600a:	463b      	mov	r3, r7
 811600c:	2200      	movs	r2, #0
 811600e:	601a      	str	r2, [r3, #0]
 8116010:	605a      	str	r2, [r3, #4]
 8116012:	609a      	str	r2, [r3, #8]
 8116014:	60da      	str	r2, [r3, #12]
 8116016:	611a      	str	r2, [r3, #16]
 8116018:	615a      	str	r2, [r3, #20]
 811601a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 811601c:	4b65      	ldr	r3, [pc, #404]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811601e:	4a66      	ldr	r2, [pc, #408]	; (81161b8 <MX_ADC1_Init+0x1c0>)
 8116020:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8116022:	4b64      	ldr	r3, [pc, #400]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116024:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8116028:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 811602a:	4b62      	ldr	r3, [pc, #392]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811602c:	2200      	movs	r2, #0
 811602e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8116030:	4b60      	ldr	r3, [pc, #384]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116032:	2201      	movs	r2, #1
 8116034:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8116036:	4b5f      	ldr	r3, [pc, #380]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116038:	2204      	movs	r2, #4
 811603a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 811603c:	4b5d      	ldr	r3, [pc, #372]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811603e:	2200      	movs	r2, #0
 8116040:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8116042:	4b5c      	ldr	r3, [pc, #368]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116044:	2201      	movs	r2, #1
 8116046:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 8;
 8116048:	4b5a      	ldr	r3, [pc, #360]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811604a:	2208      	movs	r2, #8
 811604c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 811604e:	4b59      	ldr	r3, [pc, #356]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116050:	2200      	movs	r2, #0
 8116052:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8116054:	4b57      	ldr	r3, [pc, #348]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116056:	2200      	movs	r2, #0
 8116058:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 811605a:	4b56      	ldr	r3, [pc, #344]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811605c:	2200      	movs	r2, #0
 811605e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8116060:	4b54      	ldr	r3, [pc, #336]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116062:	2203      	movs	r2, #3
 8116064:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8116066:	4b53      	ldr	r3, [pc, #332]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116068:	2200      	movs	r2, #0
 811606a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 811606c:	4b51      	ldr	r3, [pc, #324]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811606e:	2200      	movs	r2, #0
 8116070:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8116072:	4b50      	ldr	r3, [pc, #320]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116074:	2200      	movs	r2, #0
 8116076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 811607a:	484e      	ldr	r0, [pc, #312]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811607c:	f7eb fc86 	bl	810198c <HAL_ADC_Init>
 8116080:	4603      	mov	r3, r0
 8116082:	2b00      	cmp	r3, #0
 8116084:	d001      	beq.n	811608a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8116086:	f001 faad 	bl	81175e4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 811608a:	2300      	movs	r3, #0
 811608c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 811608e:	f107 031c 	add.w	r3, r7, #28
 8116092:	4619      	mov	r1, r3
 8116094:	4847      	ldr	r0, [pc, #284]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116096:	f7ec fd91 	bl	8102bbc <HAL_ADCEx_MultiModeConfigChannel>
 811609a:	4603      	mov	r3, r0
 811609c:	2b00      	cmp	r3, #0
 811609e:	d001      	beq.n	81160a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 81160a0:	f001 faa0 	bl	81175e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 81160a4:	4b45      	ldr	r3, [pc, #276]	; (81161bc <MX_ADC1_Init+0x1c4>)
 81160a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 81160a8:	2306      	movs	r3, #6
 81160aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 81160ac:	2306      	movs	r3, #6
 81160ae:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 81160b0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 81160b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 81160b6:	2304      	movs	r3, #4
 81160b8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 81160ba:	2300      	movs	r3, #0
 81160bc:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 81160be:	2300      	movs	r3, #0
 81160c0:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81160c2:	463b      	mov	r3, r7
 81160c4:	4619      	mov	r1, r3
 81160c6:	483b      	ldr	r0, [pc, #236]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 81160c8:	f7eb fee2 	bl	8101e90 <HAL_ADC_ConfigChannel>
 81160cc:	4603      	mov	r3, r0
 81160ce:	2b00      	cmp	r3, #0
 81160d0:	d001      	beq.n	81160d6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 81160d2:	f001 fa87 	bl	81175e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 81160d6:	4b3a      	ldr	r3, [pc, #232]	; (81161c0 <MX_ADC1_Init+0x1c8>)
 81160d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 81160da:	230c      	movs	r3, #12
 81160dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81160de:	463b      	mov	r3, r7
 81160e0:	4619      	mov	r1, r3
 81160e2:	4834      	ldr	r0, [pc, #208]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 81160e4:	f7eb fed4 	bl	8101e90 <HAL_ADC_ConfigChannel>
 81160e8:	4603      	mov	r3, r0
 81160ea:	2b00      	cmp	r3, #0
 81160ec:	d001      	beq.n	81160f2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 81160ee:	f001 fa79 	bl	81175e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 81160f2:	4b34      	ldr	r3, [pc, #208]	; (81161c4 <MX_ADC1_Init+0x1cc>)
 81160f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 81160f6:	2312      	movs	r3, #18
 81160f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81160fa:	463b      	mov	r3, r7
 81160fc:	4619      	mov	r1, r3
 81160fe:	482d      	ldr	r0, [pc, #180]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 8116100:	f7eb fec6 	bl	8101e90 <HAL_ADC_ConfigChannel>
 8116104:	4603      	mov	r3, r0
 8116106:	2b00      	cmp	r3, #0
 8116108:	d001      	beq.n	811610e <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 811610a:	f001 fa6b 	bl	81175e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 811610e:	4b2e      	ldr	r3, [pc, #184]	; (81161c8 <MX_ADC1_Init+0x1d0>)
 8116110:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8116112:	2318      	movs	r3, #24
 8116114:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8116116:	463b      	mov	r3, r7
 8116118:	4619      	mov	r1, r3
 811611a:	4826      	ldr	r0, [pc, #152]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811611c:	f7eb feb8 	bl	8101e90 <HAL_ADC_ConfigChannel>
 8116120:	4603      	mov	r3, r0
 8116122:	2b00      	cmp	r3, #0
 8116124:	d001      	beq.n	811612a <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8116126:	f001 fa5d 	bl	81175e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 811612a:	4b28      	ldr	r3, [pc, #160]	; (81161cc <MX_ADC1_Init+0x1d4>)
 811612c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 811612e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8116132:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8116134:	463b      	mov	r3, r7
 8116136:	4619      	mov	r1, r3
 8116138:	481e      	ldr	r0, [pc, #120]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811613a:	f7eb fea9 	bl	8101e90 <HAL_ADC_ConfigChannel>
 811613e:	4603      	mov	r3, r0
 8116140:	2b00      	cmp	r3, #0
 8116142:	d001      	beq.n	8116148 <MX_ADC1_Init+0x150>
  {
    Error_Handler();
 8116144:	f001 fa4e 	bl	81175e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8116148:	4b21      	ldr	r3, [pc, #132]	; (81161d0 <MX_ADC1_Init+0x1d8>)
 811614a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 811614c:	f44f 7383 	mov.w	r3, #262	; 0x106
 8116150:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8116152:	2301      	movs	r3, #1
 8116154:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8116156:	463b      	mov	r3, r7
 8116158:	4619      	mov	r1, r3
 811615a:	4816      	ldr	r0, [pc, #88]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811615c:	f7eb fe98 	bl	8101e90 <HAL_ADC_ConfigChannel>
 8116160:	4603      	mov	r3, r0
 8116162:	2b00      	cmp	r3, #0
 8116164:	d001      	beq.n	811616a <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8116166:	f001 fa3d 	bl	81175e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 811616a:	4b1a      	ldr	r3, [pc, #104]	; (81161d4 <MX_ADC1_Init+0x1dc>)
 811616c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 811616e:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8116172:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8116174:	2306      	movs	r3, #6
 8116176:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8116178:	463b      	mov	r3, r7
 811617a:	4619      	mov	r1, r3
 811617c:	480d      	ldr	r0, [pc, #52]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811617e:	f7eb fe87 	bl	8101e90 <HAL_ADC_ConfigChannel>
 8116182:	4603      	mov	r3, r0
 8116184:	2b00      	cmp	r3, #0
 8116186:	d001      	beq.n	811618c <MX_ADC1_Init+0x194>
  {
    Error_Handler();
 8116188:	f001 fa2c 	bl	81175e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 811618c:	4b12      	ldr	r3, [pc, #72]	; (81161d8 <MX_ADC1_Init+0x1e0>)
 811618e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8116190:	f44f 7389 	mov.w	r3, #274	; 0x112
 8116194:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8116196:	463b      	mov	r3, r7
 8116198:	4619      	mov	r1, r3
 811619a:	4806      	ldr	r0, [pc, #24]	; (81161b4 <MX_ADC1_Init+0x1bc>)
 811619c:	f7eb fe78 	bl	8101e90 <HAL_ADC_ConfigChannel>
 81161a0:	4603      	mov	r3, r0
 81161a2:	2b00      	cmp	r3, #0
 81161a4:	d001      	beq.n	81161aa <MX_ADC1_Init+0x1b2>
  {
    Error_Handler();
 81161a6:	f001 fa1d 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 81161aa:	bf00      	nop
 81161ac:	3728      	adds	r7, #40	; 0x28
 81161ae:	46bd      	mov	sp, r7
 81161b0:	bd80      	pop	{r7, pc}
 81161b2:	bf00      	nop
 81161b4:	10008bcc 	.word	0x10008bcc
 81161b8:	40022000 	.word	0x40022000
 81161bc:	08600004 	.word	0x08600004
 81161c0:	0c900008 	.word	0x0c900008
 81161c4:	14f00020 	.word	0x14f00020
 81161c8:	2a000400 	.word	0x2a000400
 81161cc:	3ef08000 	.word	0x3ef08000
 81161d0:	43210000 	.word	0x43210000
 81161d4:	4b840000 	.word	0x4b840000
 81161d8:	4fb80000 	.word	0x4fb80000

081161dc <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 81161dc:	b580      	push	{r7, lr}
 81161de:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 81161e0:	4b16      	ldr	r3, [pc, #88]	; (811623c <MX_LPTIM1_Init+0x60>)
 81161e2:	4a17      	ldr	r2, [pc, #92]	; (8116240 <MX_LPTIM1_Init+0x64>)
 81161e4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 81161e6:	4b15      	ldr	r3, [pc, #84]	; (811623c <MX_LPTIM1_Init+0x60>)
 81161e8:	2200      	movs	r2, #0
 81161ea:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 81161ec:	4b13      	ldr	r3, [pc, #76]	; (811623c <MX_LPTIM1_Init+0x60>)
 81161ee:	2200      	movs	r2, #0
 81161f0:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 81161f2:	4b12      	ldr	r3, [pc, #72]	; (811623c <MX_LPTIM1_Init+0x60>)
 81161f4:	2200      	movs	r2, #0
 81161f6:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 81161f8:	4b10      	ldr	r3, [pc, #64]	; (811623c <MX_LPTIM1_Init+0x60>)
 81161fa:	2200      	movs	r2, #0
 81161fc:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 81161fe:	4b0f      	ldr	r3, [pc, #60]	; (811623c <MX_LPTIM1_Init+0x60>)
 8116200:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8116204:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8116206:	4b0d      	ldr	r3, [pc, #52]	; (811623c <MX_LPTIM1_Init+0x60>)
 8116208:	2200      	movs	r2, #0
 811620a:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 811620c:	4b0b      	ldr	r3, [pc, #44]	; (811623c <MX_LPTIM1_Init+0x60>)
 811620e:	2200      	movs	r2, #0
 8116210:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8116212:	4b0a      	ldr	r3, [pc, #40]	; (811623c <MX_LPTIM1_Init+0x60>)
 8116214:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8116218:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 811621a:	4b08      	ldr	r3, [pc, #32]	; (811623c <MX_LPTIM1_Init+0x60>)
 811621c:	2200      	movs	r2, #0
 811621e:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8116220:	4b06      	ldr	r3, [pc, #24]	; (811623c <MX_LPTIM1_Init+0x60>)
 8116222:	2200      	movs	r2, #0
 8116224:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8116226:	4805      	ldr	r0, [pc, #20]	; (811623c <MX_LPTIM1_Init+0x60>)
 8116228:	f7f1 f858 	bl	81072dc <HAL_LPTIM_Init>
 811622c:	4603      	mov	r3, r0
 811622e:	2b00      	cmp	r3, #0
 8116230:	d001      	beq.n	8116236 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8116232:	f001 f9d7 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8116236:	bf00      	nop
 8116238:	bd80      	pop	{r7, pc}
 811623a:	bf00      	nop
 811623c:	10008c68 	.word	0x10008c68
 8116240:	40002400 	.word	0x40002400

08116244 <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 8116244:	b580      	push	{r7, lr}
 8116246:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 8116248:	4b16      	ldr	r3, [pc, #88]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 811624a:	4a17      	ldr	r2, [pc, #92]	; (81162a8 <MX_LPTIM2_Init+0x64>)
 811624c:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 811624e:	4b15      	ldr	r3, [pc, #84]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 8116250:	2200      	movs	r2, #0
 8116252:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8116254:	4b13      	ldr	r3, [pc, #76]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 8116256:	2200      	movs	r2, #0
 8116258:	609a      	str	r2, [r3, #8]
  hlptim2.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 811625a:	4b12      	ldr	r3, [pc, #72]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 811625c:	2200      	movs	r2, #0
 811625e:	60da      	str	r2, [r3, #12]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8116260:	4b10      	ldr	r3, [pc, #64]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 8116262:	2200      	movs	r2, #0
 8116264:	611a      	str	r2, [r3, #16]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8116266:	4b0f      	ldr	r3, [pc, #60]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 8116268:	f64f 72ff 	movw	r2, #65535	; 0xffff
 811626c:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 811626e:	4b0d      	ldr	r3, [pc, #52]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 8116270:	2200      	movs	r2, #0
 8116272:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8116274:	4b0b      	ldr	r3, [pc, #44]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 8116276:	2200      	movs	r2, #0
 8116278:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 811627a:	4b0a      	ldr	r3, [pc, #40]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 811627c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8116280:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8116282:	4b08      	ldr	r3, [pc, #32]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 8116284:	2200      	movs	r2, #0
 8116286:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8116288:	4b06      	ldr	r3, [pc, #24]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 811628a:	2200      	movs	r2, #0
 811628c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 811628e:	4805      	ldr	r0, [pc, #20]	; (81162a4 <MX_LPTIM2_Init+0x60>)
 8116290:	f7f1 f824 	bl	81072dc <HAL_LPTIM_Init>
 8116294:	4603      	mov	r3, r0
 8116296:	2b00      	cmp	r3, #0
 8116298:	d001      	beq.n	811629e <MX_LPTIM2_Init+0x5a>
  {
    Error_Handler();
 811629a:	f001 f9a3 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 811629e:	bf00      	nop
 81162a0:	bd80      	pop	{r7, pc}
 81162a2:	bf00      	nop
 81162a4:	10008c30 	.word	0x10008c30
 81162a8:	58002400 	.word	0x58002400

081162ac <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 81162ac:	b580      	push	{r7, lr}
 81162ae:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 81162b0:	4b13      	ldr	r3, [pc, #76]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162b2:	4a14      	ldr	r2, [pc, #80]	; (8116304 <MX_OPAMP2_Init+0x58>)
 81162b4:	601a      	str	r2, [r3, #0]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 81162b6:	4b12      	ldr	r3, [pc, #72]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162b8:	2240      	movs	r2, #64	; 0x40
 81162ba:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 81162bc:	4b10      	ldr	r3, [pc, #64]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162be:	2200      	movs	r2, #0
 81162c0:	611a      	str	r2, [r3, #16]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 81162c2:	4b0f      	ldr	r3, [pc, #60]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162c4:	2200      	movs	r2, #0
 81162c6:	605a      	str	r2, [r3, #4]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 81162c8:	4b0d      	ldr	r3, [pc, #52]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162ca:	2200      	movs	r2, #0
 81162cc:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 81162ce:	4b0c      	ldr	r3, [pc, #48]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162d0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 81162d4:	615a      	str	r2, [r3, #20]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 81162d6:	4b0a      	ldr	r3, [pc, #40]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162d8:	2200      	movs	r2, #0
 81162da:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 81162dc:	4808      	ldr	r0, [pc, #32]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162de:	f7f1 fa03 	bl	81076e8 <HAL_OPAMP_Init>
 81162e2:	4603      	mov	r3, r0
 81162e4:	2b00      	cmp	r3, #0
 81162e6:	d001      	beq.n	81162ec <MX_OPAMP2_Init+0x40>
  {
    Error_Handler();
 81162e8:	f001 f97c 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  if (HAL_OPAMP_Start(&hopamp2) != HAL_OK)
 81162ec:	4804      	ldr	r0, [pc, #16]	; (8116300 <MX_OPAMP2_Init+0x54>)
 81162ee:	f7f1 fac6 	bl	810787e <HAL_OPAMP_Start>
 81162f2:	4603      	mov	r3, r0
 81162f4:	2b00      	cmp	r3, #0
 81162f6:	d001      	beq.n	81162fc <MX_OPAMP2_Init+0x50>
  {
    Error_Handler();
 81162f8:	f001 f974 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE END OPAMP2_Init 2 */

}
 81162fc:	bf00      	nop
 81162fe:	bd80      	pop	{r7, pc}
 8116300:	10008a48 	.word	0x10008a48
 8116304:	40009010 	.word	0x40009010

08116308 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8116308:	b580      	push	{r7, lr}
 811630a:	b09a      	sub	sp, #104	; 0x68
 811630c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 811630e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8116312:	2200      	movs	r2, #0
 8116314:	601a      	str	r2, [r3, #0]
 8116316:	605a      	str	r2, [r3, #4]
 8116318:	609a      	str	r2, [r3, #8]
 811631a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 811631c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8116320:	2200      	movs	r2, #0
 8116322:	601a      	str	r2, [r3, #0]
 8116324:	605a      	str	r2, [r3, #4]
 8116326:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8116328:	f107 0330 	add.w	r3, r7, #48	; 0x30
 811632c:	2200      	movs	r2, #0
 811632e:	601a      	str	r2, [r3, #0]
 8116330:	605a      	str	r2, [r3, #4]
 8116332:	609a      	str	r2, [r3, #8]
 8116334:	60da      	str	r2, [r3, #12]
 8116336:	611a      	str	r2, [r3, #16]
 8116338:	615a      	str	r2, [r3, #20]
 811633a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 811633c:	1d3b      	adds	r3, r7, #4
 811633e:	222c      	movs	r2, #44	; 0x2c
 8116340:	2100      	movs	r1, #0
 8116342:	4618      	mov	r0, r3
 8116344:	f002 f9ff 	bl	8118746 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8116348:	4b56      	ldr	r3, [pc, #344]	; (81164a4 <MX_TIM8_Init+0x19c>)
 811634a:	4a57      	ldr	r2, [pc, #348]	; (81164a8 <MX_TIM8_Init+0x1a0>)
 811634c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 200;
 811634e:	4b55      	ldr	r3, [pc, #340]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116350:	22c8      	movs	r2, #200	; 0xc8
 8116352:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8116354:	4b53      	ldr	r3, [pc, #332]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116356:	2200      	movs	r2, #0
 8116358:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 811635a:	4b52      	ldr	r3, [pc, #328]	; (81164a4 <MX_TIM8_Init+0x19c>)
 811635c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8116360:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8116362:	4b50      	ldr	r3, [pc, #320]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116364:	2200      	movs	r2, #0
 8116366:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8116368:	4b4e      	ldr	r3, [pc, #312]	; (81164a4 <MX_TIM8_Init+0x19c>)
 811636a:	2200      	movs	r2, #0
 811636c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 811636e:	4b4d      	ldr	r3, [pc, #308]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116370:	2200      	movs	r2, #0
 8116372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8116374:	484b      	ldr	r0, [pc, #300]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116376:	f7f3 fedb 	bl	810a130 <HAL_TIM_Base_Init>
 811637a:	4603      	mov	r3, r0
 811637c:	2b00      	cmp	r3, #0
 811637e:	d001      	beq.n	8116384 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8116380:	f001 f930 	bl	81175e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8116384:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8116388:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 811638a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 811638e:	4619      	mov	r1, r3
 8116390:	4844      	ldr	r0, [pc, #272]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116392:	f7f4 fcef 	bl	810ad74 <HAL_TIM_ConfigClockSource>
 8116396:	4603      	mov	r3, r0
 8116398:	2b00      	cmp	r3, #0
 811639a:	d001      	beq.n	81163a0 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 811639c:	f001 f922 	bl	81175e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 81163a0:	4840      	ldr	r0, [pc, #256]	; (81164a4 <MX_TIM8_Init+0x19c>)
 81163a2:	f7f4 f805 	bl	810a3b0 <HAL_TIM_PWM_Init>
 81163a6:	4603      	mov	r3, r0
 81163a8:	2b00      	cmp	r3, #0
 81163aa:	d001      	beq.n	81163b0 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 81163ac:	f001 f91a 	bl	81175e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 81163b0:	2300      	movs	r3, #0
 81163b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 81163b4:	2300      	movs	r3, #0
 81163b6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81163b8:	2300      	movs	r3, #0
 81163ba:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 81163bc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 81163c0:	4619      	mov	r1, r3
 81163c2:	4838      	ldr	r0, [pc, #224]	; (81164a4 <MX_TIM8_Init+0x19c>)
 81163c4:	f7f5 fb82 	bl	810bacc <HAL_TIMEx_MasterConfigSynchronization>
 81163c8:	4603      	mov	r3, r0
 81163ca:	2b00      	cmp	r3, #0
 81163cc:	d001      	beq.n	81163d2 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 81163ce:	f001 f909 	bl	81175e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 81163d2:	2360      	movs	r3, #96	; 0x60
 81163d4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 500;
 81163d6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 81163da:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81163dc:	2300      	movs	r3, #0
 81163de:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 81163e0:	2300      	movs	r3, #0
 81163e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 81163e4:	2300      	movs	r3, #0
 81163e6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 81163e8:	2300      	movs	r3, #0
 81163ea:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 81163ec:	2300      	movs	r3, #0
 81163ee:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81163f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 81163f4:	2200      	movs	r2, #0
 81163f6:	4619      	mov	r1, r3
 81163f8:	482a      	ldr	r0, [pc, #168]	; (81164a4 <MX_TIM8_Init+0x19c>)
 81163fa:	f7f4 fba7 	bl	810ab4c <HAL_TIM_PWM_ConfigChannel>
 81163fe:	4603      	mov	r3, r0
 8116400:	2b00      	cmp	r3, #0
 8116402:	d001      	beq.n	8116408 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8116404:	f001 f8ee 	bl	81175e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8116408:	f107 0330 	add.w	r3, r7, #48	; 0x30
 811640c:	2204      	movs	r2, #4
 811640e:	4619      	mov	r1, r3
 8116410:	4824      	ldr	r0, [pc, #144]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116412:	f7f4 fb9b 	bl	810ab4c <HAL_TIM_PWM_ConfigChannel>
 8116416:	4603      	mov	r3, r0
 8116418:	2b00      	cmp	r3, #0
 811641a:	d001      	beq.n	8116420 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 811641c:	f001 f8e2 	bl	81175e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8116420:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8116424:	2208      	movs	r2, #8
 8116426:	4619      	mov	r1, r3
 8116428:	481e      	ldr	r0, [pc, #120]	; (81164a4 <MX_TIM8_Init+0x19c>)
 811642a:	f7f4 fb8f 	bl	810ab4c <HAL_TIM_PWM_ConfigChannel>
 811642e:	4603      	mov	r3, r0
 8116430:	2b00      	cmp	r3, #0
 8116432:	d001      	beq.n	8116438 <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 8116434:	f001 f8d6 	bl	81175e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8116438:	f107 0330 	add.w	r3, r7, #48	; 0x30
 811643c:	220c      	movs	r2, #12
 811643e:	4619      	mov	r1, r3
 8116440:	4818      	ldr	r0, [pc, #96]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116442:	f7f4 fb83 	bl	810ab4c <HAL_TIM_PWM_ConfigChannel>
 8116446:	4603      	mov	r3, r0
 8116448:	2b00      	cmp	r3, #0
 811644a:	d001      	beq.n	8116450 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 811644c:	f001 f8ca 	bl	81175e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8116450:	2300      	movs	r3, #0
 8116452:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8116454:	2300      	movs	r3, #0
 8116456:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8116458:	2300      	movs	r3, #0
 811645a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 811645c:	2300      	movs	r3, #0
 811645e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8116460:	2300      	movs	r3, #0
 8116462:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8116464:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8116468:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 811646a:	2300      	movs	r3, #0
 811646c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 811646e:	2300      	movs	r3, #0
 8116470:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8116472:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8116476:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8116478:	2300      	movs	r3, #0
 811647a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 811647c:	2300      	movs	r3, #0
 811647e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8116480:	1d3b      	adds	r3, r7, #4
 8116482:	4619      	mov	r1, r3
 8116484:	4807      	ldr	r0, [pc, #28]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116486:	f7f5 fbaf 	bl	810bbe8 <HAL_TIMEx_ConfigBreakDeadTime>
 811648a:	4603      	mov	r3, r0
 811648c:	2b00      	cmp	r3, #0
 811648e:	d001      	beq.n	8116494 <MX_TIM8_Init+0x18c>
  {
    Error_Handler();
 8116490:	f001 f8a8 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8116494:	4803      	ldr	r0, [pc, #12]	; (81164a4 <MX_TIM8_Init+0x19c>)
 8116496:	f001 fe83 	bl	81181a0 <HAL_TIM_MspPostInit>

}
 811649a:	bf00      	nop
 811649c:	3768      	adds	r7, #104	; 0x68
 811649e:	46bd      	mov	sp, r7
 81164a0:	bd80      	pop	{r7, pc}
 81164a2:	bf00      	nop
 81164a4:	10008a7c 	.word	0x10008a7c
 81164a8:	40010400 	.word	0x40010400

081164ac <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 81164ac:	b580      	push	{r7, lr}
 81164ae:	b088      	sub	sp, #32
 81164b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 81164b2:	f107 0310 	add.w	r3, r7, #16
 81164b6:	2200      	movs	r2, #0
 81164b8:	601a      	str	r2, [r3, #0]
 81164ba:	605a      	str	r2, [r3, #4]
 81164bc:	609a      	str	r2, [r3, #8]
 81164be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81164c0:	1d3b      	adds	r3, r7, #4
 81164c2:	2200      	movs	r2, #0
 81164c4:	601a      	str	r2, [r3, #0]
 81164c6:	605a      	str	r2, [r3, #4]
 81164c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 81164ca:	4b1f      	ldr	r3, [pc, #124]	; (8116548 <MX_TIM15_Init+0x9c>)
 81164cc:	4a1f      	ldr	r2, [pc, #124]	; (811654c <MX_TIM15_Init+0xa0>)
 81164ce:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 200 - 1;
 81164d0:	4b1d      	ldr	r3, [pc, #116]	; (8116548 <MX_TIM15_Init+0x9c>)
 81164d2:	22c7      	movs	r2, #199	; 0xc7
 81164d4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 81164d6:	4b1c      	ldr	r3, [pc, #112]	; (8116548 <MX_TIM15_Init+0x9c>)
 81164d8:	2200      	movs	r2, #0
 81164da:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535 - 1;
 81164dc:	4b1a      	ldr	r3, [pc, #104]	; (8116548 <MX_TIM15_Init+0x9c>)
 81164de:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 81164e2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81164e4:	4b18      	ldr	r3, [pc, #96]	; (8116548 <MX_TIM15_Init+0x9c>)
 81164e6:	2200      	movs	r2, #0
 81164e8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 81164ea:	4b17      	ldr	r3, [pc, #92]	; (8116548 <MX_TIM15_Init+0x9c>)
 81164ec:	2200      	movs	r2, #0
 81164ee:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81164f0:	4b15      	ldr	r3, [pc, #84]	; (8116548 <MX_TIM15_Init+0x9c>)
 81164f2:	2200      	movs	r2, #0
 81164f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 81164f6:	4814      	ldr	r0, [pc, #80]	; (8116548 <MX_TIM15_Init+0x9c>)
 81164f8:	f7f3 fe1a 	bl	810a130 <HAL_TIM_Base_Init>
 81164fc:	4603      	mov	r3, r0
 81164fe:	2b00      	cmp	r3, #0
 8116500:	d001      	beq.n	8116506 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8116502:	f001 f86f 	bl	81175e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8116506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 811650a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 811650c:	f107 0310 	add.w	r3, r7, #16
 8116510:	4619      	mov	r1, r3
 8116512:	480d      	ldr	r0, [pc, #52]	; (8116548 <MX_TIM15_Init+0x9c>)
 8116514:	f7f4 fc2e 	bl	810ad74 <HAL_TIM_ConfigClockSource>
 8116518:	4603      	mov	r3, r0
 811651a:	2b00      	cmp	r3, #0
 811651c:	d001      	beq.n	8116522 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 811651e:	f001 f861 	bl	81175e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8116522:	2300      	movs	r3, #0
 8116524:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8116526:	2300      	movs	r3, #0
 8116528:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 811652a:	1d3b      	adds	r3, r7, #4
 811652c:	4619      	mov	r1, r3
 811652e:	4806      	ldr	r0, [pc, #24]	; (8116548 <MX_TIM15_Init+0x9c>)
 8116530:	f7f5 facc 	bl	810bacc <HAL_TIMEx_MasterConfigSynchronization>
 8116534:	4603      	mov	r3, r0
 8116536:	2b00      	cmp	r3, #0
 8116538:	d001      	beq.n	811653e <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 811653a:	f001 f853 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 811653e:	bf00      	nop
 8116540:	3720      	adds	r7, #32
 8116542:	46bd      	mov	sp, r7
 8116544:	bd80      	pop	{r7, pc}
 8116546:	bf00      	nop
 8116548:	10008b5c 	.word	0x10008b5c
 811654c:	40014000 	.word	0x40014000

08116550 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8116550:	b580      	push	{r7, lr}
 8116552:	b084      	sub	sp, #16
 8116554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8116556:	463b      	mov	r3, r7
 8116558:	2200      	movs	r2, #0
 811655a:	601a      	str	r2, [r3, #0]
 811655c:	605a      	str	r2, [r3, #4]
 811655e:	609a      	str	r2, [r3, #8]
 8116560:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8116562:	4b1f      	ldr	r3, [pc, #124]	; (81165e0 <MX_TIM16_Init+0x90>)
 8116564:	4a1f      	ldr	r2, [pc, #124]	; (81165e4 <MX_TIM16_Init+0x94>)
 8116566:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 20000 - 1;
 8116568:	4b1d      	ldr	r3, [pc, #116]	; (81165e0 <MX_TIM16_Init+0x90>)
 811656a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 811656e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8116570:	4b1b      	ldr	r3, [pc, #108]	; (81165e0 <MX_TIM16_Init+0x90>)
 8116572:	2200      	movs	r2, #0
 8116574:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535 - 1;
 8116576:	4b1a      	ldr	r3, [pc, #104]	; (81165e0 <MX_TIM16_Init+0x90>)
 8116578:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 811657c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 811657e:	4b18      	ldr	r3, [pc, #96]	; (81165e0 <MX_TIM16_Init+0x90>)
 8116580:	2200      	movs	r2, #0
 8116582:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8116584:	4b16      	ldr	r3, [pc, #88]	; (81165e0 <MX_TIM16_Init+0x90>)
 8116586:	2200      	movs	r2, #0
 8116588:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 811658a:	4b15      	ldr	r3, [pc, #84]	; (81165e0 <MX_TIM16_Init+0x90>)
 811658c:	2200      	movs	r2, #0
 811658e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8116590:	4813      	ldr	r0, [pc, #76]	; (81165e0 <MX_TIM16_Init+0x90>)
 8116592:	f7f3 fdcd 	bl	810a130 <HAL_TIM_Base_Init>
 8116596:	4603      	mov	r3, r0
 8116598:	2b00      	cmp	r3, #0
 811659a:	d001      	beq.n	81165a0 <MX_TIM16_Init+0x50>
  {
    Error_Handler();
 811659c:	f001 f822 	bl	81175e4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim16) != HAL_OK)
 81165a0:	480f      	ldr	r0, [pc, #60]	; (81165e0 <MX_TIM16_Init+0x90>)
 81165a2:	f7f3 ff66 	bl	810a472 <HAL_TIM_IC_Init>
 81165a6:	4603      	mov	r3, r0
 81165a8:	2b00      	cmp	r3, #0
 81165aa:	d001      	beq.n	81165b0 <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 81165ac:	f001 f81a 	bl	81175e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 81165b0:	2300      	movs	r3, #0
 81165b2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 81165b4:	2301      	movs	r3, #1
 81165b6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 81165b8:	2300      	movs	r3, #0
 81165ba:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 81165bc:	2300      	movs	r3, #0
 81165be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim16, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 81165c0:	463b      	mov	r3, r7
 81165c2:	2200      	movs	r2, #0
 81165c4:	4619      	mov	r1, r3
 81165c6:	4806      	ldr	r0, [pc, #24]	; (81165e0 <MX_TIM16_Init+0x90>)
 81165c8:	f7f4 fa23 	bl	810aa12 <HAL_TIM_IC_ConfigChannel>
 81165cc:	4603      	mov	r3, r0
 81165ce:	2b00      	cmp	r3, #0
 81165d0:	d001      	beq.n	81165d6 <MX_TIM16_Init+0x86>
  {
    Error_Handler();
 81165d2:	f001 f807 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 81165d6:	bf00      	nop
 81165d8:	3710      	adds	r7, #16
 81165da:	46bd      	mov	sp, r7
 81165dc:	bd80      	pop	{r7, pc}
 81165de:	bf00      	nop
 81165e0:	10008d48 	.word	0x10008d48
 81165e4:	40014400 	.word	0x40014400

081165e8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 81165e8:	b580      	push	{r7, lr}
 81165ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 81165ec:	4b22      	ldr	r3, [pc, #136]	; (8116678 <MX_USART3_UART_Init+0x90>)
 81165ee:	4a23      	ldr	r2, [pc, #140]	; (811667c <MX_USART3_UART_Init+0x94>)
 81165f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 81165f2:	4b21      	ldr	r3, [pc, #132]	; (8116678 <MX_USART3_UART_Init+0x90>)
 81165f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 81165f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 81165fa:	4b1f      	ldr	r3, [pc, #124]	; (8116678 <MX_USART3_UART_Init+0x90>)
 81165fc:	2200      	movs	r2, #0
 81165fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8116600:	4b1d      	ldr	r3, [pc, #116]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116602:	2200      	movs	r2, #0
 8116604:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8116606:	4b1c      	ldr	r3, [pc, #112]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116608:	2200      	movs	r2, #0
 811660a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 811660c:	4b1a      	ldr	r3, [pc, #104]	; (8116678 <MX_USART3_UART_Init+0x90>)
 811660e:	220c      	movs	r2, #12
 8116610:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8116612:	4b19      	ldr	r3, [pc, #100]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116614:	2200      	movs	r2, #0
 8116616:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8116618:	4b17      	ldr	r3, [pc, #92]	; (8116678 <MX_USART3_UART_Init+0x90>)
 811661a:	2200      	movs	r2, #0
 811661c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 811661e:	4b16      	ldr	r3, [pc, #88]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116620:	2200      	movs	r2, #0
 8116622:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8116624:	4b14      	ldr	r3, [pc, #80]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116626:	2200      	movs	r2, #0
 8116628:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 811662a:	4b13      	ldr	r3, [pc, #76]	; (8116678 <MX_USART3_UART_Init+0x90>)
 811662c:	2200      	movs	r2, #0
 811662e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8116630:	4811      	ldr	r0, [pc, #68]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116632:	f7f5 fb75 	bl	810bd20 <HAL_UART_Init>
 8116636:	4603      	mov	r3, r0
 8116638:	2b00      	cmp	r3, #0
 811663a:	d001      	beq.n	8116640 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 811663c:	f000 ffd2 	bl	81175e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8116640:	2100      	movs	r1, #0
 8116642:	480d      	ldr	r0, [pc, #52]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116644:	f7f6 fc74 	bl	810cf30 <HAL_UARTEx_SetTxFifoThreshold>
 8116648:	4603      	mov	r3, r0
 811664a:	2b00      	cmp	r3, #0
 811664c:	d001      	beq.n	8116652 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 811664e:	f000 ffc9 	bl	81175e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8116652:	2100      	movs	r1, #0
 8116654:	4808      	ldr	r0, [pc, #32]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116656:	f7f6 fca9 	bl	810cfac <HAL_UARTEx_SetRxFifoThreshold>
 811665a:	4603      	mov	r3, r0
 811665c:	2b00      	cmp	r3, #0
 811665e:	d001      	beq.n	8116664 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8116660:	f000 ffc0 	bl	81175e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8116664:	4804      	ldr	r0, [pc, #16]	; (8116678 <MX_USART3_UART_Init+0x90>)
 8116666:	f7f6 fc2a 	bl	810cebe <HAL_UARTEx_DisableFifoMode>
 811666a:	4603      	mov	r3, r0
 811666c:	2b00      	cmp	r3, #0
 811666e:	d001      	beq.n	8116674 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8116670:	f000 ffb8 	bl	81175e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8116674:	bf00      	nop
 8116676:	bd80      	pop	{r7, pc}
 8116678:	10008acc 	.word	0x10008acc
 811667c:	40004800 	.word	0x40004800

08116680 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8116680:	b580      	push	{r7, lr}
 8116682:	b082      	sub	sp, #8
 8116684:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8116686:	4b0d      	ldr	r3, [pc, #52]	; (81166bc <MX_DMA_Init+0x3c>)
 8116688:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 811668c:	4a0b      	ldr	r2, [pc, #44]	; (81166bc <MX_DMA_Init+0x3c>)
 811668e:	f043 0302 	orr.w	r3, r3, #2
 8116692:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8116696:	4b09      	ldr	r3, [pc, #36]	; (81166bc <MX_DMA_Init+0x3c>)
 8116698:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 811669c:	f003 0302 	and.w	r3, r3, #2
 81166a0:	607b      	str	r3, [r7, #4]
 81166a2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 81166a4:	2200      	movs	r2, #0
 81166a6:	2105      	movs	r1, #5
 81166a8:	2038      	movs	r0, #56	; 0x38
 81166aa:	f7ec fc21 	bl	8102ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 81166ae:	2038      	movs	r0, #56	; 0x38
 81166b0:	f7ec fc38 	bl	8102f24 <HAL_NVIC_EnableIRQ>

}
 81166b4:	bf00      	nop
 81166b6:	3708      	adds	r7, #8
 81166b8:	46bd      	mov	sp, r7
 81166ba:	bd80      	pop	{r7, pc}
 81166bc:	58024400 	.word	0x58024400

081166c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81166c0:	b580      	push	{r7, lr}
 81166c2:	b08c      	sub	sp, #48	; 0x30
 81166c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81166c6:	f107 031c 	add.w	r3, r7, #28
 81166ca:	2200      	movs	r2, #0
 81166cc:	601a      	str	r2, [r3, #0]
 81166ce:	605a      	str	r2, [r3, #4]
 81166d0:	609a      	str	r2, [r3, #8]
 81166d2:	60da      	str	r2, [r3, #12]
 81166d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81166d6:	4b86      	ldr	r3, [pc, #536]	; (81168f0 <MX_GPIO_Init+0x230>)
 81166d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81166dc:	4a84      	ldr	r2, [pc, #528]	; (81168f0 <MX_GPIO_Init+0x230>)
 81166de:	f043 0310 	orr.w	r3, r3, #16
 81166e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81166e6:	4b82      	ldr	r3, [pc, #520]	; (81168f0 <MX_GPIO_Init+0x230>)
 81166e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81166ec:	f003 0310 	and.w	r3, r3, #16
 81166f0:	61bb      	str	r3, [r7, #24]
 81166f2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 81166f4:	4b7e      	ldr	r3, [pc, #504]	; (81168f0 <MX_GPIO_Init+0x230>)
 81166f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81166fa:	4a7d      	ldr	r2, [pc, #500]	; (81168f0 <MX_GPIO_Init+0x230>)
 81166fc:	f043 0320 	orr.w	r3, r3, #32
 8116700:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8116704:	4b7a      	ldr	r3, [pc, #488]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 811670a:	f003 0320 	and.w	r3, r3, #32
 811670e:	617b      	str	r3, [r7, #20]
 8116710:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8116712:	4b77      	ldr	r3, [pc, #476]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116714:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116718:	4a75      	ldr	r2, [pc, #468]	; (81168f0 <MX_GPIO_Init+0x230>)
 811671a:	f043 0304 	orr.w	r3, r3, #4
 811671e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8116722:	4b73      	ldr	r3, [pc, #460]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116728:	f003 0304 	and.w	r3, r3, #4
 811672c:	613b      	str	r3, [r7, #16]
 811672e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8116730:	4b6f      	ldr	r3, [pc, #444]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116736:	4a6e      	ldr	r2, [pc, #440]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116738:	f043 0301 	orr.w	r3, r3, #1
 811673c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8116740:	4b6b      	ldr	r3, [pc, #428]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116746:	f003 0301 	and.w	r3, r3, #1
 811674a:	60fb      	str	r3, [r7, #12]
 811674c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 811674e:	4b68      	ldr	r3, [pc, #416]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116754:	4a66      	ldr	r2, [pc, #408]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116756:	f043 0302 	orr.w	r3, r3, #2
 811675a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 811675e:	4b64      	ldr	r3, [pc, #400]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116764:	f003 0302 	and.w	r3, r3, #2
 8116768:	60bb      	str	r3, [r7, #8]
 811676a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 811676c:	4b60      	ldr	r3, [pc, #384]	; (81168f0 <MX_GPIO_Init+0x230>)
 811676e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116772:	4a5f      	ldr	r2, [pc, #380]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116774:	f043 0308 	orr.w	r3, r3, #8
 8116778:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 811677c:	4b5c      	ldr	r3, [pc, #368]	; (81168f0 <MX_GPIO_Init+0x230>)
 811677e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116782:	f003 0308 	and.w	r3, r3, #8
 8116786:	607b      	str	r3, [r7, #4]
 8116788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 811678a:	4b59      	ldr	r3, [pc, #356]	; (81168f0 <MX_GPIO_Init+0x230>)
 811678c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8116790:	4a57      	ldr	r2, [pc, #348]	; (81168f0 <MX_GPIO_Init+0x230>)
 8116792:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8116796:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 811679a:	4b55      	ldr	r3, [pc, #340]	; (81168f0 <MX_GPIO_Init+0x230>)
 811679c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81167a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81167a4:	603b      	str	r3, [r7, #0]
 81167a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_1_Pin|LOW_SIDE_SW_2_Pin, GPIO_PIN_RESET);
 81167a8:	2200      	movs	r2, #0
 81167aa:	2130      	movs	r1, #48	; 0x30
 81167ac:	4851      	ldr	r0, [pc, #324]	; (81168f4 <MX_GPIO_Init+0x234>)
 81167ae:	f7f0 fd39 	bl	8107224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LOW_SIDE_SW_4_GPIO_Port, LOW_SIDE_SW_4_Pin, GPIO_PIN_RESET);
 81167b2:	2200      	movs	r2, #0
 81167b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 81167b8:	484f      	ldr	r0, [pc, #316]	; (81168f8 <MX_GPIO_Init+0x238>)
 81167ba:	f7f0 fd33 	bl	8107224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LC4_CK_Pin|LD3_Pin, GPIO_PIN_RESET);
 81167be:	2200      	movs	r2, #0
 81167c0:	f245 0101 	movw	r1, #20481	; 0x5001
 81167c4:	484d      	ldr	r0, [pc, #308]	; (81168fc <MX_GPIO_Init+0x23c>)
 81167c6:	f7f0 fd2d 	bl	8107224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LC3_CK_GPIO_Port, LC3_CK_Pin, GPIO_PIN_RESET);
 81167ca:	2200      	movs	r2, #0
 81167cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81167d0:	484b      	ldr	r0, [pc, #300]	; (8116900 <MX_GPIO_Init+0x240>)
 81167d2:	f7f0 fd27 	bl	8107224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LC1_CK_GPIO_Port, LC1_CK_Pin, GPIO_PIN_RESET);
 81167d6:	2200      	movs	r2, #0
 81167d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 81167dc:	4849      	ldr	r0, [pc, #292]	; (8116904 <MX_GPIO_Init+0x244>)
 81167de:	f7f0 fd21 	bl	8107224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IGN_OUT_Pin|LOW_SIDE_SW_3_Pin|LC2_CK_Pin, GPIO_PIN_RESET);
 81167e2:	2200      	movs	r2, #0
 81167e4:	2107      	movs	r1, #7
 81167e6:	4848      	ldr	r0, [pc, #288]	; (8116908 <MX_GPIO_Init+0x248>)
 81167e8:	f7f0 fd1c 	bl	8107224 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LOW_SIDE_SW_1_Pin LOW_SIDE_SW_2_Pin */
  GPIO_InitStruct.Pin = LOW_SIDE_SW_1_Pin|LOW_SIDE_SW_2_Pin;
 81167ec:	2330      	movs	r3, #48	; 0x30
 81167ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81167f0:	2301      	movs	r3, #1
 81167f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81167f4:	2300      	movs	r3, #0
 81167f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81167f8:	2300      	movs	r3, #0
 81167fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81167fc:	f107 031c 	add.w	r3, r7, #28
 8116800:	4619      	mov	r1, r3
 8116802:	483c      	ldr	r0, [pc, #240]	; (81168f4 <MX_GPIO_Init+0x234>)
 8116804:	f7f0 fb46 	bl	8106e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LC2_DIN_Pin */
  GPIO_InitStruct.Pin = LC2_DIN_Pin;
 8116808:	2380      	movs	r3, #128	; 0x80
 811680a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 811680c:	2300      	movs	r3, #0
 811680e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8116810:	2300      	movs	r3, #0
 8116812:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LC2_DIN_GPIO_Port, &GPIO_InitStruct);
 8116814:	f107 031c 	add.w	r3, r7, #28
 8116818:	4619      	mov	r1, r3
 811681a:	4837      	ldr	r0, [pc, #220]	; (81168f8 <MX_GPIO_Init+0x238>)
 811681c:	f7f0 fb3a 	bl	8106e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LOW_SIDE_SW_4_Pin */
  GPIO_InitStruct.Pin = LOW_SIDE_SW_4_Pin;
 8116820:	f44f 7380 	mov.w	r3, #256	; 0x100
 8116824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8116826:	2301      	movs	r3, #1
 8116828:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 811682a:	2300      	movs	r3, #0
 811682c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 811682e:	2300      	movs	r3, #0
 8116830:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LOW_SIDE_SW_4_GPIO_Port, &GPIO_InitStruct);
 8116832:	f107 031c 	add.w	r3, r7, #28
 8116836:	4619      	mov	r1, r3
 8116838:	482f      	ldr	r0, [pc, #188]	; (81168f8 <MX_GPIO_Init+0x238>)
 811683a:	f7f0 fb2b 	bl	8106e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LC4_CK_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LC4_CK_Pin|LD3_Pin;
 811683e:	f245 0301 	movw	r3, #20481	; 0x5001
 8116842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8116844:	2301      	movs	r3, #1
 8116846:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8116848:	2300      	movs	r3, #0
 811684a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 811684c:	2300      	movs	r3, #0
 811684e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8116850:	f107 031c 	add.w	r3, r7, #28
 8116854:	4619      	mov	r1, r3
 8116856:	4829      	ldr	r0, [pc, #164]	; (81168fc <MX_GPIO_Init+0x23c>)
 8116858:	f7f0 fb1c 	bl	8106e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LC4_DIN_Pin LC3_DIN_Pin */
  GPIO_InitStruct.Pin = LC4_DIN_Pin|LC3_DIN_Pin;
 811685c:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8116860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8116862:	2300      	movs	r3, #0
 8116864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8116866:	2300      	movs	r3, #0
 8116868:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 811686a:	f107 031c 	add.w	r3, r7, #28
 811686e:	4619      	mov	r1, r3
 8116870:	4822      	ldr	r0, [pc, #136]	; (81168fc <MX_GPIO_Init+0x23c>)
 8116872:	f7f0 fb0f 	bl	8106e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LC3_CK_Pin */
  GPIO_InitStruct.Pin = LC3_CK_Pin;
 8116876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 811687a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 811687c:	2301      	movs	r3, #1
 811687e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8116880:	2300      	movs	r3, #0
 8116882:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8116884:	2300      	movs	r3, #0
 8116886:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LC3_CK_GPIO_Port, &GPIO_InitStruct);
 8116888:	f107 031c 	add.w	r3, r7, #28
 811688c:	4619      	mov	r1, r3
 811688e:	481c      	ldr	r0, [pc, #112]	; (8116900 <MX_GPIO_Init+0x240>)
 8116890:	f7f0 fb00 	bl	8106e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LC1_CK_Pin */
  GPIO_InitStruct.Pin = LC1_CK_Pin;
 8116894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8116898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 811689a:	2301      	movs	r3, #1
 811689c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 811689e:	2300      	movs	r3, #0
 81168a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81168a2:	2300      	movs	r3, #0
 81168a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LC1_CK_GPIO_Port, &GPIO_InitStruct);
 81168a6:	f107 031c 	add.w	r3, r7, #28
 81168aa:	4619      	mov	r1, r3
 81168ac:	4815      	ldr	r0, [pc, #84]	; (8116904 <MX_GPIO_Init+0x244>)
 81168ae:	f7f0 faf1 	bl	8106e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LC1_DIN_Pin */
  GPIO_InitStruct.Pin = LC1_DIN_Pin;
 81168b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81168b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 81168b8:	2300      	movs	r3, #0
 81168ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81168bc:	2300      	movs	r3, #0
 81168be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LC1_DIN_GPIO_Port, &GPIO_InitStruct);
 81168c0:	f107 031c 	add.w	r3, r7, #28
 81168c4:	4619      	mov	r1, r3
 81168c6:	480f      	ldr	r0, [pc, #60]	; (8116904 <MX_GPIO_Init+0x244>)
 81168c8:	f7f0 fae4 	bl	8106e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : IGN_OUT_Pin LOW_SIDE_SW_3_Pin LC2_CK_Pin */
  GPIO_InitStruct.Pin = IGN_OUT_Pin|LOW_SIDE_SW_3_Pin|LC2_CK_Pin;
 81168cc:	2307      	movs	r3, #7
 81168ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81168d0:	2301      	movs	r3, #1
 81168d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81168d4:	2300      	movs	r3, #0
 81168d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81168d8:	2300      	movs	r3, #0
 81168da:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81168dc:	f107 031c 	add.w	r3, r7, #28
 81168e0:	4619      	mov	r1, r3
 81168e2:	4809      	ldr	r0, [pc, #36]	; (8116908 <MX_GPIO_Init+0x248>)
 81168e4:	f7f0 fad6 	bl	8106e94 <HAL_GPIO_Init>

}
 81168e8:	bf00      	nop
 81168ea:	3730      	adds	r7, #48	; 0x30
 81168ec:	46bd      	mov	sp, r7
 81168ee:	bd80      	pop	{r7, pc}
 81168f0:	58024400 	.word	0x58024400
 81168f4:	58021000 	.word	0x58021000
 81168f8:	58021400 	.word	0x58021400
 81168fc:	58020400 	.word	0x58020400
 8116900:	58020000 	.word	0x58020000
 8116904:	58020800 	.word	0x58020800
 8116908:	58020c00 	.word	0x58020c00

0811690c <Netif_Config>:

/* USER CODE BEGIN 4 */
void Netif_Config(void) {
 811690c:	b5b0      	push	{r4, r5, r7, lr}
 811690e:	b08c      	sub	sp, #48	; 0x30
 8116910:	af04      	add	r7, sp, #16

	/* Create tcp_ip stack thread */
	tcpip_init(NULL, NULL);
 8116912:	2100      	movs	r1, #0
 8116914:	2000      	movs	r0, #0
 8116916:	f7fd fdad 	bl	8114474 <tcpip_init>

	IP_ADDR4(&ipaddr, 192, 168, 1, 104); //GNC Board IP
 811691a:	4b1a      	ldr	r3, [pc, #104]	; (8116984 <Netif_Config+0x78>)
 811691c:	4a1a      	ldr	r2, [pc, #104]	; (8116988 <Netif_Config+0x7c>)
 811691e:	601a      	str	r2, [r3, #0]
	IP_ADDR4(&netmask, 255, 255, 255, 0);
 8116920:	4b1a      	ldr	r3, [pc, #104]	; (811698c <Netif_Config+0x80>)
 8116922:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8116926:	601a      	str	r2, [r3, #0]
	IP_ADDR4(&gw, 192, 168, 1, 1);
 8116928:	4b19      	ldr	r3, [pc, #100]	; (8116990 <Netif_Config+0x84>)
 811692a:	4a1a      	ldr	r2, [pc, #104]	; (8116994 <Netif_Config+0x88>)
 811692c:	601a      	str	r2, [r3, #0]
	/* add the network interface */
	netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init,
 811692e:	4b1a      	ldr	r3, [pc, #104]	; (8116998 <Netif_Config+0x8c>)
 8116930:	9302      	str	r3, [sp, #8]
 8116932:	4b1a      	ldr	r3, [pc, #104]	; (811699c <Netif_Config+0x90>)
 8116934:	9301      	str	r3, [sp, #4]
 8116936:	2300      	movs	r3, #0
 8116938:	9300      	str	r3, [sp, #0]
 811693a:	4b15      	ldr	r3, [pc, #84]	; (8116990 <Netif_Config+0x84>)
 811693c:	4a13      	ldr	r2, [pc, #76]	; (811698c <Netif_Config+0x80>)
 811693e:	4911      	ldr	r1, [pc, #68]	; (8116984 <Netif_Config+0x78>)
 8116940:	4817      	ldr	r0, [pc, #92]	; (81169a0 <Netif_Config+0x94>)
 8116942:	f7fc fb1d 	bl	8112f80 <netif_add>
			&ethernet_input);

	/*  Registers the default network interface. */
	netif_set_default(&gnetif);
 8116946:	4816      	ldr	r0, [pc, #88]	; (81169a0 <Netif_Config+0x94>)
 8116948:	f7fc fcc8 	bl	81132dc <netif_set_default>

	printf("GSCS-002 CM4 - Network Interface Configured\n");
 811694c:	4815      	ldr	r0, [pc, #84]	; (81169a4 <Netif_Config+0x98>)
 811694e:	f002 fc4d 	bl	81191ec <puts>

	ethernet_link_status_updated(&gnetif);
 8116952:	4813      	ldr	r0, [pc, #76]	; (81169a0 <Netif_Config+0x94>)
 8116954:	f7fe fc3c 	bl	81151d0 <ethernet_link_status_updated>

#if LWIP_NETIF_LINK_CALLBACK
	netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8116958:	4913      	ldr	r1, [pc, #76]	; (81169a8 <Netif_Config+0x9c>)
 811695a:	4811      	ldr	r0, [pc, #68]	; (81169a0 <Netif_Config+0x94>)
 811695c:	f7fc fdd0 	bl	8113500 <netif_set_link_callback>

	osThreadDef(EthLink, ethernet_link_thread, osPriorityNormal, 0,
 8116960:	4b12      	ldr	r3, [pc, #72]	; (81169ac <Netif_Config+0xa0>)
 8116962:	1d3c      	adds	r4, r7, #4
 8116964:	461d      	mov	r5, r3
 8116966:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8116968:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 811696a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 811696e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			configMINIMAL_STACK_SIZE *2);
	osThreadCreate(osThread(EthLink), &gnetif);
 8116972:	1d3b      	adds	r3, r7, #4
 8116974:	490a      	ldr	r1, [pc, #40]	; (81169a0 <Netif_Config+0x94>)
 8116976:	4618      	mov	r0, r3
 8116978:	f7f6 fbe5 	bl	810d146 <osThreadCreate>
#endif

}
 811697c:	bf00      	nop
 811697e:	3720      	adds	r7, #32
 8116980:	46bd      	mov	sp, r7
 8116982:	bdb0      	pop	{r4, r5, r7, pc}
 8116984:	10008a10 	.word	0x10008a10
 8116988:	6801a8c0 	.word	0x6801a8c0
 811698c:	10008a1c 	.word	0x10008a1c
 8116990:	10008a20 	.word	0x10008a20
 8116994:	0101a8c0 	.word	0x0101a8c0
 8116998:	08110c31 	.word	0x08110c31
 811699c:	08115885 	.word	0x08115885
 81169a0:	100089dc 	.word	0x100089dc
 81169a4:	0811cd88 	.word	0x0811cd88
 81169a8:	081151d1 	.word	0x081151d1
 81169ac:	0811cdb4 	.word	0x0811cdb4

081169b0 <delay_us>:

// UDP functions over lwIP


void delay_us(uint16_t us) {
 81169b0:	b480      	push	{r7}
 81169b2:	b083      	sub	sp, #12
 81169b4:	af00      	add	r7, sp, #0
 81169b6:	4603      	mov	r3, r0
 81169b8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim15, 0);  // set the counter value a 0
 81169ba:	4b09      	ldr	r3, [pc, #36]	; (81169e0 <delay_us+0x30>)
 81169bc:	681b      	ldr	r3, [r3, #0]
 81169be:	2200      	movs	r2, #0
 81169c0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim15) < us)
 81169c2:	bf00      	nop
 81169c4:	4b06      	ldr	r3, [pc, #24]	; (81169e0 <delay_us+0x30>)
 81169c6:	681b      	ldr	r3, [r3, #0]
 81169c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81169ca:	88fb      	ldrh	r3, [r7, #6]
 81169cc:	429a      	cmp	r2, r3
 81169ce:	d3f9      	bcc.n	81169c4 <delay_us+0x14>
		;  // wait for the counter to reach the us input in the parameter
}
 81169d0:	bf00      	nop
 81169d2:	bf00      	nop
 81169d4:	370c      	adds	r7, #12
 81169d6:	46bd      	mov	sp, r7
 81169d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81169dc:	4770      	bx	lr
 81169de:	bf00      	nop
 81169e0:	10008b5c 	.word	0x10008b5c

081169e4 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 81169e4:	b480      	push	{r7}
 81169e6:	b083      	sub	sp, #12
 81169e8:	af00      	add	r7, sp, #0
 81169ea:	6078      	str	r0, [r7, #4]

}
 81169ec:	bf00      	nop
 81169ee:	370c      	adds	r7, #12
 81169f0:	46bd      	mov	sp, r7
 81169f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81169f6:	4770      	bx	lr

081169f8 <init_loadcells>:

void init_loadcells() {
 81169f8:	b580      	push	{r7, lr}
 81169fa:	b082      	sub	sp, #8
 81169fc:	af02      	add	r7, sp, #8
	hx711_init(&LOAD_CELL1, LC1_CK_GPIO_Port, LC1_CK_Pin, LC1_DIN_GPIO_Port, LC1_DIN_Pin);
 81169fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8116a02:	9300      	str	r3, [sp, #0]
 8116a04:	4b24      	ldr	r3, [pc, #144]	; (8116a98 <init_loadcells+0xa0>)
 8116a06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8116a0a:	4923      	ldr	r1, [pc, #140]	; (8116a98 <init_loadcells+0xa0>)
 8116a0c:	4823      	ldr	r0, [pc, #140]	; (8116a9c <init_loadcells+0xa4>)
 8116a0e:	f7ff f88d 	bl	8115b2c <hx711_init>
	hx711_init(&LOAD_CELL2, LC2_CK_GPIO_Port, LC2_CK_Pin, LC2_DIN_GPIO_Port, LC2_DIN_Pin);
 8116a12:	2380      	movs	r3, #128	; 0x80
 8116a14:	9300      	str	r3, [sp, #0]
 8116a16:	4b22      	ldr	r3, [pc, #136]	; (8116aa0 <init_loadcells+0xa8>)
 8116a18:	2204      	movs	r2, #4
 8116a1a:	4922      	ldr	r1, [pc, #136]	; (8116aa4 <init_loadcells+0xac>)
 8116a1c:	4822      	ldr	r0, [pc, #136]	; (8116aa8 <init_loadcells+0xb0>)
 8116a1e:	f7ff f885 	bl	8115b2c <hx711_init>
	hx711_init(&LOAD_CELL3, LC3_CK_GPIO_Port, LC3_CK_Pin, LC3_DIN_GPIO_Port, LC3_DIN_Pin);
 8116a22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8116a26:	9300      	str	r3, [sp, #0]
 8116a28:	4b20      	ldr	r3, [pc, #128]	; (8116aac <init_loadcells+0xb4>)
 8116a2a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8116a2e:	4920      	ldr	r1, [pc, #128]	; (8116ab0 <init_loadcells+0xb8>)
 8116a30:	4820      	ldr	r0, [pc, #128]	; (8116ab4 <init_loadcells+0xbc>)
 8116a32:	f7ff f87b 	bl	8115b2c <hx711_init>
	hx711_init(&LOAD_CELL4, LC4_CK_GPIO_Port, LC4_CK_Pin, LC4_DIN_GPIO_Port, LC4_DIN_Pin);
 8116a36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8116a3a:	9300      	str	r3, [sp, #0]
 8116a3c:	4b1b      	ldr	r3, [pc, #108]	; (8116aac <init_loadcells+0xb4>)
 8116a3e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8116a42:	491a      	ldr	r1, [pc, #104]	; (8116aac <init_loadcells+0xb4>)
 8116a44:	481c      	ldr	r0, [pc, #112]	; (8116ab8 <init_loadcells+0xc0>)
 8116a46:	f7ff f871 	bl	8115b2c <hx711_init>


	hx711_coef_set(&LOAD_CELL1, -45); // LC1
 8116a4a:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8116abc <init_loadcells+0xc4>
 8116a4e:	4813      	ldr	r0, [pc, #76]	; (8116a9c <init_loadcells+0xa4>)
 8116a50:	f7ff f9c6 	bl	8115de0 <hx711_coef_set>
	hx711_coef_set(&LOAD_CELL2, -44.5 ); // set calibration coefficent
 8116a54:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8116ac0 <init_loadcells+0xc8>
 8116a58:	4813      	ldr	r0, [pc, #76]	; (8116aa8 <init_loadcells+0xb0>)
 8116a5a:	f7ff f9c1 	bl	8115de0 <hx711_coef_set>
	hx711_coef_set(&LOAD_CELL3, -44.5); // set calibration coefficent
 8116a5e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8116ac0 <init_loadcells+0xc8>
 8116a62:	4814      	ldr	r0, [pc, #80]	; (8116ab4 <init_loadcells+0xbc>)
 8116a64:	f7ff f9bc 	bl	8115de0 <hx711_coef_set>
	hx711_coef_set(&LOAD_CELL4, -44.5); // set calibration coefficent
 8116a68:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8116ac0 <init_loadcells+0xc8>
 8116a6c:	4812      	ldr	r0, [pc, #72]	; (8116ab8 <init_loadcells+0xc0>)
 8116a6e:	f7ff f9b7 	bl	8115de0 <hx711_coef_set>

	hx711_tare(&LOAD_CELL1, 10); //read offset
 8116a72:	210a      	movs	r1, #10
 8116a74:	4809      	ldr	r0, [pc, #36]	; (8116a9c <init_loadcells+0xa4>)
 8116a76:	f7ff f928 	bl	8115cca <hx711_tare>
	hx711_tare(&LOAD_CELL2, 10); //read offset
 8116a7a:	210a      	movs	r1, #10
 8116a7c:	480a      	ldr	r0, [pc, #40]	; (8116aa8 <init_loadcells+0xb0>)
 8116a7e:	f7ff f924 	bl	8115cca <hx711_tare>
	hx711_tare(&LOAD_CELL3, 10); //read offset
 8116a82:	210a      	movs	r1, #10
 8116a84:	480b      	ldr	r0, [pc, #44]	; (8116ab4 <init_loadcells+0xbc>)
 8116a86:	f7ff f920 	bl	8115cca <hx711_tare>
	hx711_tare(&LOAD_CELL4, 10); //read offset
 8116a8a:	210a      	movs	r1, #10
 8116a8c:	480a      	ldr	r0, [pc, #40]	; (8116ab8 <init_loadcells+0xc0>)
 8116a8e:	f7ff f91c 	bl	8115cca <hx711_tare>
}
 8116a92:	bf00      	nop
 8116a94:	46bd      	mov	sp, r7
 8116a96:	bd80      	pop	{r7, pc}
 8116a98:	58020800 	.word	0x58020800
 8116a9c:	10008a24 	.word	0x10008a24
 8116aa0:	58021400 	.word	0x58021400
 8116aa4:	58020c00 	.word	0x58020c00
 8116aa8:	10008d1c 	.word	0x10008d1c
 8116aac:	58020400 	.word	0x58020400
 8116ab0:	58020000 	.word	0x58020000
 8116ab4:	10008d9c 	.word	0x10008d9c
 8116ab8:	10008bb0 	.word	0x10008bb0
 8116abc:	c2340000 	.word	0xc2340000
 8116ac0:	c2320000 	.word	0xc2320000
 8116ac4:	00000000 	.word	0x00000000

08116ac8 <compute_flow>:

void compute_flow() {
 8116ac8:	b5b0      	push	{r4, r5, r7, lr}
 8116aca:	b082      	sub	sp, #8
 8116acc:	af02      	add	r7, sp, #8

	prev_cnt1 = cnt1;
 8116ace:	4b4e      	ldr	r3, [pc, #312]	; (8116c08 <compute_flow+0x140>)
 8116ad0:	681b      	ldr	r3, [r3, #0]
 8116ad2:	4a4e      	ldr	r2, [pc, #312]	; (8116c0c <compute_flow+0x144>)
 8116ad4:	6013      	str	r3, [r2, #0]
	prev_cnt2 = cnt2;
 8116ad6:	4b4e      	ldr	r3, [pc, #312]	; (8116c10 <compute_flow+0x148>)
 8116ad8:	681b      	ldr	r3, [r3, #0]
 8116ada:	4a4e      	ldr	r2, [pc, #312]	; (8116c14 <compute_flow+0x14c>)
 8116adc:	6013      	str	r3, [r2, #0]

	cnt1 = LPTIM1->CNT; //
 8116ade:	4b4e      	ldr	r3, [pc, #312]	; (8116c18 <compute_flow+0x150>)
 8116ae0:	69db      	ldr	r3, [r3, #28]
 8116ae2:	461a      	mov	r2, r3
 8116ae4:	4b48      	ldr	r3, [pc, #288]	; (8116c08 <compute_flow+0x140>)
 8116ae6:	601a      	str	r2, [r3, #0]

	cnt2 = LPTIM2->CNT; //kerosene flow meter timer input
 8116ae8:	4b4c      	ldr	r3, [pc, #304]	; (8116c1c <compute_flow+0x154>)
 8116aea:	69db      	ldr	r3, [r3, #28]
 8116aec:	461a      	mov	r2, r3
 8116aee:	4b48      	ldr	r3, [pc, #288]	; (8116c10 <compute_flow+0x148>)
 8116af0:	601a      	str	r2, [r3, #0]

	//2.5mL/P

	dcnt1 = cnt1 - prev_cnt1;
 8116af2:	4b45      	ldr	r3, [pc, #276]	; (8116c08 <compute_flow+0x140>)
 8116af4:	681a      	ldr	r2, [r3, #0]
 8116af6:	4b45      	ldr	r3, [pc, #276]	; (8116c0c <compute_flow+0x144>)
 8116af8:	681b      	ldr	r3, [r3, #0]
 8116afa:	1ad3      	subs	r3, r2, r3
 8116afc:	4a48      	ldr	r2, [pc, #288]	; (8116c20 <compute_flow+0x158>)
 8116afe:	6013      	str	r3, [r2, #0]
	dcnt2 = cnt2 - prev_cnt2;
 8116b00:	4b43      	ldr	r3, [pc, #268]	; (8116c10 <compute_flow+0x148>)
 8116b02:	681a      	ldr	r2, [r3, #0]
 8116b04:	4b43      	ldr	r3, [pc, #268]	; (8116c14 <compute_flow+0x14c>)
 8116b06:	681b      	ldr	r3, [r3, #0]
 8116b08:	1ad3      	subs	r3, r2, r3
 8116b0a:	4a46      	ldr	r2, [pc, #280]	; (8116c24 <compute_flow+0x15c>)
 8116b0c:	6013      	str	r3, [r2, #0]

	totalcnt1 += dcnt1;
 8116b0e:	4b46      	ldr	r3, [pc, #280]	; (8116c28 <compute_flow+0x160>)
 8116b10:	681a      	ldr	r2, [r3, #0]
 8116b12:	4b43      	ldr	r3, [pc, #268]	; (8116c20 <compute_flow+0x158>)
 8116b14:	681b      	ldr	r3, [r3, #0]
 8116b16:	4413      	add	r3, r2
 8116b18:	4a43      	ldr	r2, [pc, #268]	; (8116c28 <compute_flow+0x160>)
 8116b1a:	6013      	str	r3, [r2, #0]
	totalcnt2 += dcnt2;
 8116b1c:	4b43      	ldr	r3, [pc, #268]	; (8116c2c <compute_flow+0x164>)
 8116b1e:	681a      	ldr	r2, [r3, #0]
 8116b20:	4b40      	ldr	r3, [pc, #256]	; (8116c24 <compute_flow+0x15c>)
 8116b22:	681b      	ldr	r3, [r3, #0]
 8116b24:	4413      	add	r3, r2
 8116b26:	4a41      	ldr	r2, [pc, #260]	; (8116c2c <compute_flow+0x164>)
 8116b28:	6013      	str	r3, [r2, #0]

	prev_totalvolume1 = totalvolume1;
 8116b2a:	4b41      	ldr	r3, [pc, #260]	; (8116c30 <compute_flow+0x168>)
 8116b2c:	681b      	ldr	r3, [r3, #0]
 8116b2e:	4a41      	ldr	r2, [pc, #260]	; (8116c34 <compute_flow+0x16c>)
 8116b30:	6013      	str	r3, [r2, #0]
	prev_totalvolume2 = totalvolume2;
 8116b32:	4b41      	ldr	r3, [pc, #260]	; (8116c38 <compute_flow+0x170>)
 8116b34:	681b      	ldr	r3, [r3, #0]
 8116b36:	4a41      	ldr	r2, [pc, #260]	; (8116c3c <compute_flow+0x174>)
 8116b38:	6013      	str	r3, [r2, #0]


	totalvolume1 = ((totalcnt1 *(1/324.71))); //in Liters (LOX)
 8116b3a:	4b3b      	ldr	r3, [pc, #236]	; (8116c28 <compute_flow+0x160>)
 8116b3c:	681b      	ldr	r3, [r3, #0]
 8116b3e:	4618      	mov	r0, r3
 8116b40:	f7e9 fd78 	bl	8100634 <__aeabi_i2d>
 8116b44:	a32c      	add	r3, pc, #176	; (adr r3, 8116bf8 <compute_flow+0x130>)
 8116b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116b4a:	f7e9 fddd 	bl	8100708 <__aeabi_dmul>
 8116b4e:	4602      	mov	r2, r0
 8116b50:	460b      	mov	r3, r1
 8116b52:	4610      	mov	r0, r2
 8116b54:	4619      	mov	r1, r3
 8116b56:	f7ea f8af 	bl	8100cb8 <__aeabi_d2f>
 8116b5a:	4603      	mov	r3, r0
 8116b5c:	4a34      	ldr	r2, [pc, #208]	; (8116c30 <compute_flow+0x168>)
 8116b5e:	6013      	str	r3, [r2, #0]

	totalvolume2 = ((totalcnt2*(1/800.111))); //in Liters (KEROSENE)
 8116b60:	4b32      	ldr	r3, [pc, #200]	; (8116c2c <compute_flow+0x164>)
 8116b62:	681b      	ldr	r3, [r3, #0]
 8116b64:	4618      	mov	r0, r3
 8116b66:	f7e9 fd65 	bl	8100634 <__aeabi_i2d>
 8116b6a:	a325      	add	r3, pc, #148	; (adr r3, 8116c00 <compute_flow+0x138>)
 8116b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116b70:	f7e9 fdca 	bl	8100708 <__aeabi_dmul>
 8116b74:	4602      	mov	r2, r0
 8116b76:	460b      	mov	r3, r1
 8116b78:	4610      	mov	r0, r2
 8116b7a:	4619      	mov	r1, r3
 8116b7c:	f7ea f89c 	bl	8100cb8 <__aeabi_d2f>
 8116b80:	4603      	mov	r3, r0
 8116b82:	4a2d      	ldr	r2, [pc, #180]	; (8116c38 <compute_flow+0x170>)
 8116b84:	6013      	str	r3, [r2, #0]


	vol_flow1 = (totalvolume1 - prev_totalvolume1)*(1000.0/SAMPLE_TIME);
 8116b86:	4b2a      	ldr	r3, [pc, #168]	; (8116c30 <compute_flow+0x168>)
 8116b88:	ed93 7a00 	vldr	s14, [r3]
 8116b8c:	4b29      	ldr	r3, [pc, #164]	; (8116c34 <compute_flow+0x16c>)
 8116b8e:	edd3 7a00 	vldr	s15, [r3]
 8116b92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8116b96:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8116c40 <compute_flow+0x178>
 8116b9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8116b9e:	4b29      	ldr	r3, [pc, #164]	; (8116c44 <compute_flow+0x17c>)
 8116ba0:	edc3 7a00 	vstr	s15, [r3]

	vol_flow2 = (totalvolume2 - prev_totalvolume2)*(1000.0/SAMPLE_TIME);
 8116ba4:	4b24      	ldr	r3, [pc, #144]	; (8116c38 <compute_flow+0x170>)
 8116ba6:	ed93 7a00 	vldr	s14, [r3]
 8116baa:	4b24      	ldr	r3, [pc, #144]	; (8116c3c <compute_flow+0x174>)
 8116bac:	edd3 7a00 	vldr	s15, [r3]
 8116bb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8116bb4:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8116c40 <compute_flow+0x178>
 8116bb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8116bbc:	4b22      	ldr	r3, [pc, #136]	; (8116c48 <compute_flow+0x180>)
 8116bbe:	edc3 7a00 	vstr	s15, [r3]


	printf("%.3f Liters - %.3f L/s \N",totalvolume1,vol_flow1);
 8116bc2:	4b1b      	ldr	r3, [pc, #108]	; (8116c30 <compute_flow+0x168>)
 8116bc4:	681b      	ldr	r3, [r3, #0]
 8116bc6:	4618      	mov	r0, r3
 8116bc8:	f7e9 fd46 	bl	8100658 <__aeabi_f2d>
 8116bcc:	4604      	mov	r4, r0
 8116bce:	460d      	mov	r5, r1
 8116bd0:	4b1c      	ldr	r3, [pc, #112]	; (8116c44 <compute_flow+0x17c>)
 8116bd2:	681b      	ldr	r3, [r3, #0]
 8116bd4:	4618      	mov	r0, r3
 8116bd6:	f7e9 fd3f 	bl	8100658 <__aeabi_f2d>
 8116bda:	4602      	mov	r2, r0
 8116bdc:	460b      	mov	r3, r1
 8116bde:	e9cd 2300 	strd	r2, r3, [sp]
 8116be2:	4622      	mov	r2, r4
 8116be4:	462b      	mov	r3, r5
 8116be6:	4819      	ldr	r0, [pc, #100]	; (8116c4c <compute_flow+0x184>)
 8116be8:	f002 fa7a 	bl	81190e0 <iprintf>

}
 8116bec:	bf00      	nop
 8116bee:	46bd      	mov	sp, r7
 8116bf0:	bdb0      	pop	{r4, r5, r7, pc}
 8116bf2:	bf00      	nop
 8116bf4:	f3af 8000 	nop.w
 8116bf8:	d3cd72b5 	.word	0xd3cd72b5
 8116bfc:	3f693a89 	.word	0x3f693a89
 8116c00:	14282980 	.word	0x14282980
 8116c04:	3f547a27 	.word	0x3f547a27
 8116c08:	10005c1c 	.word	0x10005c1c
 8116c0c:	10005c20 	.word	0x10005c20
 8116c10:	10008ac8 	.word	0x10008ac8
 8116c14:	10008bc8 	.word	0x10008bc8
 8116c18:	40002400 	.word	0x40002400
 8116c1c:	58002400 	.word	0x58002400
 8116c20:	10005c24 	.word	0x10005c24
 8116c24:	10005c2c 	.word	0x10005c2c
 8116c28:	10005c28 	.word	0x10005c28
 8116c2c:	10005c30 	.word	0x10005c30
 8116c30:	10005c34 	.word	0x10005c34
 8116c34:	10005c44 	.word	0x10005c44
 8116c38:	10005c38 	.word	0x10005c38
 8116c3c:	10005c48 	.word	0x10005c48
 8116c40:	42c80000 	.word	0x42c80000
 8116c44:	10005c3c 	.word	0x10005c3c
 8116c48:	10005c40 	.word	0x10005c40
 8116c4c:	0811cdd0 	.word	0x0811cdd0

08116c50 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8116c50:	b580      	push	{r7, lr}
 8116c52:	b084      	sub	sp, #16
 8116c54:	af00      	add	r7, sp, #0
 8116c56:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8116c58:	687b      	ldr	r3, [r7, #4]
 8116c5a:	7f1b      	ldrb	r3, [r3, #28]
 8116c5c:	2b01      	cmp	r3, #1
 8116c5e:	d147      	bne.n	8116cf0 <HAL_TIM_IC_CaptureCallback+0xa0>
	{
		if (Is_First_Captured==0) // if the first rising edge is not captured
 8116c60:	4b25      	ldr	r3, [pc, #148]	; (8116cf8 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8116c62:	681b      	ldr	r3, [r3, #0]
 8116c64:	2b00      	cmp	r3, #0
 8116c66:	d10a      	bne.n	8116c7e <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8116c68:	2100      	movs	r1, #0
 8116c6a:	6878      	ldr	r0, [r7, #4]
 8116c6c:	f7f4 f97a 	bl	810af64 <HAL_TIM_ReadCapturedValue>
 8116c70:	4603      	mov	r3, r0
 8116c72:	4a22      	ldr	r2, [pc, #136]	; (8116cfc <HAL_TIM_IC_CaptureCallback+0xac>)
 8116c74:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8116c76:	4b20      	ldr	r3, [pc, #128]	; (8116cf8 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8116c78:	2201      	movs	r2, #1
 8116c7a:	601a      	str	r2, [r3, #0]

			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 8116c7c:	e038      	b.n	8116cf0 <HAL_TIM_IC_CaptureCallback+0xa0>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8116c7e:	2100      	movs	r1, #0
 8116c80:	6878      	ldr	r0, [r7, #4]
 8116c82:	f7f4 f96f 	bl	810af64 <HAL_TIM_ReadCapturedValue>
 8116c86:	4603      	mov	r3, r0
 8116c88:	4a1d      	ldr	r2, [pc, #116]	; (8116d00 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8116c8a:	6013      	str	r3, [r2, #0]
			if (IC_Val2 > IC_Val1)
 8116c8c:	4b1c      	ldr	r3, [pc, #112]	; (8116d00 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8116c8e:	681a      	ldr	r2, [r3, #0]
 8116c90:	4b1a      	ldr	r3, [pc, #104]	; (8116cfc <HAL_TIM_IC_CaptureCallback+0xac>)
 8116c92:	681b      	ldr	r3, [r3, #0]
 8116c94:	429a      	cmp	r2, r3
 8116c96:	d907      	bls.n	8116ca8 <HAL_TIM_IC_CaptureCallback+0x58>
				Difference = IC_Val2-IC_Val1;
 8116c98:	4b19      	ldr	r3, [pc, #100]	; (8116d00 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8116c9a:	681a      	ldr	r2, [r3, #0]
 8116c9c:	4b17      	ldr	r3, [pc, #92]	; (8116cfc <HAL_TIM_IC_CaptureCallback+0xac>)
 8116c9e:	681b      	ldr	r3, [r3, #0]
 8116ca0:	1ad3      	subs	r3, r2, r3
 8116ca2:	4a18      	ldr	r2, [pc, #96]	; (8116d04 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8116ca4:	6013      	str	r3, [r2, #0]
 8116ca6:	e00d      	b.n	8116cc4 <HAL_TIM_IC_CaptureCallback+0x74>
			else if (IC_Val1 > IC_Val2)
 8116ca8:	4b14      	ldr	r3, [pc, #80]	; (8116cfc <HAL_TIM_IC_CaptureCallback+0xac>)
 8116caa:	681a      	ldr	r2, [r3, #0]
 8116cac:	4b14      	ldr	r3, [pc, #80]	; (8116d00 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8116cae:	681b      	ldr	r3, [r3, #0]
 8116cb0:	429a      	cmp	r2, r3
 8116cb2:	d907      	bls.n	8116cc4 <HAL_TIM_IC_CaptureCallback+0x74>
				Difference = (0xffffffff - IC_Val1) + IC_Val2;
 8116cb4:	4b12      	ldr	r3, [pc, #72]	; (8116d00 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8116cb6:	681a      	ldr	r2, [r3, #0]
 8116cb8:	4b10      	ldr	r3, [pc, #64]	; (8116cfc <HAL_TIM_IC_CaptureCallback+0xac>)
 8116cba:	681b      	ldr	r3, [r3, #0]
 8116cbc:	1ad3      	subs	r3, r2, r3
 8116cbe:	3b01      	subs	r3, #1
 8116cc0:	4a10      	ldr	r2, [pc, #64]	; (8116d04 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8116cc2:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALER);
 8116cc4:	4b10      	ldr	r3, [pc, #64]	; (8116d08 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8116cc6:	60fb      	str	r3, [r7, #12]
			frequency = refClock/Difference;
 8116cc8:	4b0e      	ldr	r3, [pc, #56]	; (8116d04 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8116cca:	681b      	ldr	r3, [r3, #0]
 8116ccc:	ee07 3a90 	vmov	s15, r3
 8116cd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8116cd4:	edd7 6a03 	vldr	s13, [r7, #12]
 8116cd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8116cdc:	4b0b      	ldr	r3, [pc, #44]	; (8116d0c <HAL_TIM_IC_CaptureCallback+0xbc>)
 8116cde:	edc3 7a00 	vstr	s15, [r3]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8116ce2:	687b      	ldr	r3, [r7, #4]
 8116ce4:	681b      	ldr	r3, [r3, #0]
 8116ce6:	2200      	movs	r2, #0
 8116ce8:	625a      	str	r2, [r3, #36]	; 0x24
			Is_First_Captured = 0; // set it back to false
 8116cea:	4b03      	ldr	r3, [pc, #12]	; (8116cf8 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8116cec:	2200      	movs	r2, #0
 8116cee:	601a      	str	r2, [r3, #0]
}
 8116cf0:	bf00      	nop
 8116cf2:	3710      	adds	r7, #16
 8116cf4:	46bd      	mov	sp, r7
 8116cf6:	bd80      	pop	{r7, pc}
 8116cf8:	10005c58 	.word	0x10005c58
 8116cfc:	10005c4c 	.word	0x10005c4c
 8116d00:	10005c50 	.word	0x10005c50
 8116d04:	10005c54 	.word	0x10005c54
 8116d08:	461c4000 	.word	0x461c4000
 8116d0c:	10005c5c 	.word	0x10005c5c

08116d10 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8116d10:	b580      	push	{r7, lr}
 8116d12:	b082      	sub	sp, #8
 8116d14:	af00      	add	r7, sp, #0
 8116d16:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  /* USER CODE BEGIN 5 */
	printf("\nGSCS_002 CM4 - Main Task Started\n");
 8116d18:	4805      	ldr	r0, [pc, #20]	; (8116d30 <StartDefaultTask+0x20>)
 8116d1a:	f002 fa67 	bl	81191ec <puts>

	/* Infinite loop */

	Netif_Config();
 8116d1e:	f7ff fdf5 	bl	811690c <Netif_Config>

	udpClient_connect();
 8116d22:	f000 fd91 	bl	8117848 <udpClient_connect>

	//other tASK SHOULD WAIT THIS POINT, relase the semaphore

	/* Infinite loop */
	for (;;) {
		osDelay(100);
 8116d26:	2064      	movs	r0, #100	; 0x64
 8116d28:	f7f6 fa59 	bl	810d1de <osDelay>
 8116d2c:	e7fb      	b.n	8116d26 <StartDefaultTask+0x16>
 8116d2e:	bf00      	nop
 8116d30:	0811cdec 	.word	0x0811cdec
 8116d34:	00000000 	.word	0x00000000

08116d38 <StartSens_Acq_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSens_Acq_Task */
void StartSens_Acq_Task(void const * argument)
{
 8116d38:	b580      	push	{r7, lr}
 8116d3a:	b082      	sub	sp, #8
 8116d3c:	af00      	add	r7, sp, #0
 8116d3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSens_Acq_Task */

	osDelay(500); //Thermocouple Power-up Time 200 ms, HX711 400 ms
 8116d40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8116d44:	f7f6 fa4b 	bl	810d1de <osDelay>

	printf("\nDAQ Task Started\n");
 8116d48:	4897      	ldr	r0, [pc, #604]	; (8116fa8 <StartSens_Acq_Task+0x270>)
 8116d4a:	f002 fa4f 	bl	81191ec <puts>

	HAL_TIM_Base_Start(&htim15); //timer used for us delay
 8116d4e:	4897      	ldr	r0, [pc, #604]	; (8116fac <StartSens_Acq_Task+0x274>)
 8116d50:	f7f3 fa46 	bl	810a1e0 <HAL_TIM_Base_Start>

	HAL_TIM_IC_Start_IT(&htim16, TIM_CHANNEL_1);
 8116d54:	2100      	movs	r1, #0
 8116d56:	4896      	ldr	r0, [pc, #600]	; (8116fb0 <StartSens_Acq_Task+0x278>)
 8116d58:	f7f3 fbec 	bl	810a534 <HAL_TIM_IC_Start_IT>


	if(HAL_LPTIM_Counter_Start(&hlptim1,0XFFFF) != HAL_OK) printf("Error Starting LPTIM1\n");
 8116d5c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8116d60:	4894      	ldr	r0, [pc, #592]	; (8116fb4 <StartSens_Acq_Task+0x27c>)
 8116d62:	f7f0 fb6b 	bl	810743c <HAL_LPTIM_Counter_Start>
 8116d66:	4603      	mov	r3, r0
 8116d68:	2b00      	cmp	r3, #0
 8116d6a:	d002      	beq.n	8116d72 <StartSens_Acq_Task+0x3a>
 8116d6c:	4892      	ldr	r0, [pc, #584]	; (8116fb8 <StartSens_Acq_Task+0x280>)
 8116d6e:	f002 fa3d 	bl	81191ec <puts>
	if(HAL_LPTIM_Counter_Start(&hlptim2,0XFFFF) != HAL_OK) printf("Error Starting LPTIM2\n");
 8116d72:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8116d76:	4891      	ldr	r0, [pc, #580]	; (8116fbc <StartSens_Acq_Task+0x284>)
 8116d78:	f7f0 fb60 	bl	810743c <HAL_LPTIM_Counter_Start>
 8116d7c:	4603      	mov	r3, r0
 8116d7e:	2b00      	cmp	r3, #0
 8116d80:	d002      	beq.n	8116d88 <StartSens_Acq_Task+0x50>
 8116d82:	488f      	ldr	r0, [pc, #572]	; (8116fc0 <StartSens_Acq_Task+0x288>)
 8116d84:	f002 fa32 	bl	81191ec <puts>

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_ConvertedData,ADC_CONVERTED_DATA_BUFFER_SIZE) != HAL_OK) {
 8116d88:	2208      	movs	r2, #8
 8116d8a:	498e      	ldr	r1, [pc, #568]	; (8116fc4 <StartSens_Acq_Task+0x28c>)
 8116d8c:	488e      	ldr	r0, [pc, #568]	; (8116fc8 <StartSens_Acq_Task+0x290>)
 8116d8e:	f7ea ff9d 	bl	8101ccc <HAL_ADC_Start_DMA>
 8116d92:	4603      	mov	r3, r0
 8116d94:	2b00      	cmp	r3, #0
 8116d96:	d004      	beq.n	8116da2 <StartSens_Acq_Task+0x6a>
		printf("GSCS-002 CM4 - ADC1 DMA error\n");
 8116d98:	488c      	ldr	r0, [pc, #560]	; (8116fcc <StartSens_Acq_Task+0x294>)
 8116d9a:	f002 fa27 	bl	81191ec <puts>
		Error_Handler();
 8116d9e:	f000 fc21 	bl	81175e4 <Error_Handler>
		}


	init_loadcells();
 8116da2:	f7ff fe29 	bl	81169f8 <init_loadcells>

	/* Infinite loop */
	for (;;) {

		osDelay(SAMPLE_TIME);
 8116da6:	200a      	movs	r0, #10
 8116da8:	f7f6 fa19 	bl	810d1de <osDelay>

		thrust[0] = hx711_weight(&LOAD_CELL1,1);
 8116dac:	2101      	movs	r1, #1
 8116dae:	4888      	ldr	r0, [pc, #544]	; (8116fd0 <StartSens_Acq_Task+0x298>)
 8116db0:	f7fe ffc7 	bl	8115d42 <hx711_weight>
 8116db4:	eef0 7a40 	vmov.f32	s15, s0
 8116db8:	4b86      	ldr	r3, [pc, #536]	; (8116fd4 <StartSens_Acq_Task+0x29c>)
 8116dba:	edc3 7a00 	vstr	s15, [r3]
		thrust[1] = hx711_weight(&LOAD_CELL2,1);
 8116dbe:	2101      	movs	r1, #1
 8116dc0:	4885      	ldr	r0, [pc, #532]	; (8116fd8 <StartSens_Acq_Task+0x2a0>)
 8116dc2:	f7fe ffbe 	bl	8115d42 <hx711_weight>
 8116dc6:	eef0 7a40 	vmov.f32	s15, s0
 8116dca:	4b82      	ldr	r3, [pc, #520]	; (8116fd4 <StartSens_Acq_Task+0x29c>)
 8116dcc:	edc3 7a01 	vstr	s15, [r3, #4]
		thrust[2] = hx711_weight(&LOAD_CELL3,1);
 8116dd0:	2101      	movs	r1, #1
 8116dd2:	4882      	ldr	r0, [pc, #520]	; (8116fdc <StartSens_Acq_Task+0x2a4>)
 8116dd4:	f7fe ffb5 	bl	8115d42 <hx711_weight>
 8116dd8:	eef0 7a40 	vmov.f32	s15, s0
 8116ddc:	4b7d      	ldr	r3, [pc, #500]	; (8116fd4 <StartSens_Acq_Task+0x29c>)
 8116dde:	edc3 7a02 	vstr	s15, [r3, #8]
		thrust[3] = hx711_weight(&LOAD_CELL4,1);
 8116de2:	2101      	movs	r1, #1
 8116de4:	487e      	ldr	r0, [pc, #504]	; (8116fe0 <StartSens_Acq_Task+0x2a8>)
 8116de6:	f7fe ffac 	bl	8115d42 <hx711_weight>
 8116dea:	eef0 7a40 	vmov.f32	s15, s0
 8116dee:	4b79      	ldr	r3, [pc, #484]	; (8116fd4 <StartSens_Acq_Task+0x29c>)
 8116df0:	edc3 7a03 	vstr	s15, [r3, #12]

		total_thrust = thrust[0]+thrust[1]+thrust[2]+thrust[3];
 8116df4:	4b77      	ldr	r3, [pc, #476]	; (8116fd4 <StartSens_Acq_Task+0x29c>)
 8116df6:	ed93 7a00 	vldr	s14, [r3]
 8116dfa:	4b76      	ldr	r3, [pc, #472]	; (8116fd4 <StartSens_Acq_Task+0x29c>)
 8116dfc:	edd3 7a01 	vldr	s15, [r3, #4]
 8116e00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8116e04:	4b73      	ldr	r3, [pc, #460]	; (8116fd4 <StartSens_Acq_Task+0x29c>)
 8116e06:	edd3 7a02 	vldr	s15, [r3, #8]
 8116e0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8116e0e:	4b71      	ldr	r3, [pc, #452]	; (8116fd4 <StartSens_Acq_Task+0x29c>)
 8116e10:	edd3 7a03 	vldr	s15, [r3, #12]
 8116e14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8116e18:	4b72      	ldr	r3, [pc, #456]	; (8116fe4 <StartSens_Acq_Task+0x2ac>)
 8116e1a:	edc3 7a00 	vstr	s15, [r3]

		compute_flow();
 8116e1e:	f7ff fe53 	bl	8116ac8 <compute_flow>

		pressure_LOX = (((ADC_ConvertedData[2]*(3.3/65535))/165.0) - 0.004)*PRESS_LOX_SENSITIVIY;
 8116e22:	4b68      	ldr	r3, [pc, #416]	; (8116fc4 <StartSens_Acq_Task+0x28c>)
 8116e24:	889b      	ldrh	r3, [r3, #4]
 8116e26:	4618      	mov	r0, r3
 8116e28:	f7e9 fc04 	bl	8100634 <__aeabi_i2d>
 8116e2c:	a354      	add	r3, pc, #336	; (adr r3, 8116f80 <StartSens_Acq_Task+0x248>)
 8116e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116e32:	f7e9 fc69 	bl	8100708 <__aeabi_dmul>
 8116e36:	4602      	mov	r2, r0
 8116e38:	460b      	mov	r3, r1
 8116e3a:	4610      	mov	r0, r2
 8116e3c:	4619      	mov	r1, r3
 8116e3e:	a352      	add	r3, pc, #328	; (adr r3, 8116f88 <StartSens_Acq_Task+0x250>)
 8116e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116e44:	f7e9 fd8a 	bl	810095c <__aeabi_ddiv>
 8116e48:	4602      	mov	r2, r0
 8116e4a:	460b      	mov	r3, r1
 8116e4c:	4610      	mov	r0, r2
 8116e4e:	4619      	mov	r1, r3
 8116e50:	a34f      	add	r3, pc, #316	; (adr r3, 8116f90 <StartSens_Acq_Task+0x258>)
 8116e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116e56:	f7e9 fa9f 	bl	8100398 <__aeabi_dsub>
 8116e5a:	4602      	mov	r2, r0
 8116e5c:	460b      	mov	r3, r1
 8116e5e:	4610      	mov	r0, r2
 8116e60:	4619      	mov	r1, r3
 8116e62:	a34d      	add	r3, pc, #308	; (adr r3, 8116f98 <StartSens_Acq_Task+0x260>)
 8116e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116e68:	f7e9 fc4e 	bl	8100708 <__aeabi_dmul>
 8116e6c:	4602      	mov	r2, r0
 8116e6e:	460b      	mov	r3, r1
 8116e70:	4610      	mov	r0, r2
 8116e72:	4619      	mov	r1, r3
 8116e74:	f7e9 ff20 	bl	8100cb8 <__aeabi_d2f>
 8116e78:	4603      	mov	r3, r0
 8116e7a:	4a5b      	ldr	r2, [pc, #364]	; (8116fe8 <StartSens_Acq_Task+0x2b0>)
 8116e7c:	6013      	str	r3, [r2, #0]

		pressure_KERO = (((ADC_ConvertedData[4]*(3.3/65535))/165.0) - 0.004)*PRESS_KERO_SENSITIVITY;
 8116e7e:	4b51      	ldr	r3, [pc, #324]	; (8116fc4 <StartSens_Acq_Task+0x28c>)
 8116e80:	891b      	ldrh	r3, [r3, #8]
 8116e82:	4618      	mov	r0, r3
 8116e84:	f7e9 fbd6 	bl	8100634 <__aeabi_i2d>
 8116e88:	a33d      	add	r3, pc, #244	; (adr r3, 8116f80 <StartSens_Acq_Task+0x248>)
 8116e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116e8e:	f7e9 fc3b 	bl	8100708 <__aeabi_dmul>
 8116e92:	4602      	mov	r2, r0
 8116e94:	460b      	mov	r3, r1
 8116e96:	4610      	mov	r0, r2
 8116e98:	4619      	mov	r1, r3
 8116e9a:	a33b      	add	r3, pc, #236	; (adr r3, 8116f88 <StartSens_Acq_Task+0x250>)
 8116e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116ea0:	f7e9 fd5c 	bl	810095c <__aeabi_ddiv>
 8116ea4:	4602      	mov	r2, r0
 8116ea6:	460b      	mov	r3, r1
 8116ea8:	4610      	mov	r0, r2
 8116eaa:	4619      	mov	r1, r3
 8116eac:	a338      	add	r3, pc, #224	; (adr r3, 8116f90 <StartSens_Acq_Task+0x258>)
 8116eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116eb2:	f7e9 fa71 	bl	8100398 <__aeabi_dsub>
 8116eb6:	4602      	mov	r2, r0
 8116eb8:	460b      	mov	r3, r1
 8116eba:	4610      	mov	r0, r2
 8116ebc:	4619      	mov	r1, r3
 8116ebe:	a336      	add	r3, pc, #216	; (adr r3, 8116f98 <StartSens_Acq_Task+0x260>)
 8116ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116ec4:	f7e9 fc20 	bl	8100708 <__aeabi_dmul>
 8116ec8:	4602      	mov	r2, r0
 8116eca:	460b      	mov	r3, r1
 8116ecc:	4610      	mov	r0, r2
 8116ece:	4619      	mov	r1, r3
 8116ed0:	f7e9 fef2 	bl	8100cb8 <__aeabi_d2f>
 8116ed4:	4603      	mov	r3, r0
 8116ed6:	4a45      	ldr	r2, [pc, #276]	; (8116fec <StartSens_Acq_Task+0x2b4>)
 8116ed8:	6013      	str	r3, [r2, #0]

		pressure_CHAMBER = (ADC_ConvertedData[0]*(3.3/65535))/165.0;
 8116eda:	4b3a      	ldr	r3, [pc, #232]	; (8116fc4 <StartSens_Acq_Task+0x28c>)
 8116edc:	881b      	ldrh	r3, [r3, #0]
 8116ede:	4618      	mov	r0, r3
 8116ee0:	f7e9 fba8 	bl	8100634 <__aeabi_i2d>
 8116ee4:	a326      	add	r3, pc, #152	; (adr r3, 8116f80 <StartSens_Acq_Task+0x248>)
 8116ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116eea:	f7e9 fc0d 	bl	8100708 <__aeabi_dmul>
 8116eee:	4602      	mov	r2, r0
 8116ef0:	460b      	mov	r3, r1
 8116ef2:	4610      	mov	r0, r2
 8116ef4:	4619      	mov	r1, r3
 8116ef6:	a324      	add	r3, pc, #144	; (adr r3, 8116f88 <StartSens_Acq_Task+0x250>)
 8116ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116efc:	f7e9 fd2e 	bl	810095c <__aeabi_ddiv>
 8116f00:	4602      	mov	r2, r0
 8116f02:	460b      	mov	r3, r1
 8116f04:	4610      	mov	r0, r2
 8116f06:	4619      	mov	r1, r3
 8116f08:	f7e9 fed6 	bl	8100cb8 <__aeabi_d2f>
 8116f0c:	4603      	mov	r3, r0
 8116f0e:	4a38      	ldr	r2, [pc, #224]	; (8116ff0 <StartSens_Acq_Task+0x2b8>)
 8116f10:	6013      	str	r3, [r2, #0]

		//LOX_FLOW = ADC_ConvertedData[5]*(3.3/65535);

		Ign_curr = ((ADC_ConvertedData[3]*(3.3/65535))/400)*21000;// (Vadc/Rsense)*Kis
 8116f12:	4b2c      	ldr	r3, [pc, #176]	; (8116fc4 <StartSens_Acq_Task+0x28c>)
 8116f14:	88db      	ldrh	r3, [r3, #6]
 8116f16:	4618      	mov	r0, r3
 8116f18:	f7e9 fb8c 	bl	8100634 <__aeabi_i2d>
 8116f1c:	a318      	add	r3, pc, #96	; (adr r3, 8116f80 <StartSens_Acq_Task+0x248>)
 8116f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116f22:	f7e9 fbf1 	bl	8100708 <__aeabi_dmul>
 8116f26:	4602      	mov	r2, r0
 8116f28:	460b      	mov	r3, r1
 8116f2a:	4610      	mov	r0, r2
 8116f2c:	4619      	mov	r1, r3
 8116f2e:	f04f 0200 	mov.w	r2, #0
 8116f32:	4b30      	ldr	r3, [pc, #192]	; (8116ff4 <StartSens_Acq_Task+0x2bc>)
 8116f34:	f7e9 fd12 	bl	810095c <__aeabi_ddiv>
 8116f38:	4602      	mov	r2, r0
 8116f3a:	460b      	mov	r3, r1
 8116f3c:	4610      	mov	r0, r2
 8116f3e:	4619      	mov	r1, r3
 8116f40:	a317      	add	r3, pc, #92	; (adr r3, 8116fa0 <StartSens_Acq_Task+0x268>)
 8116f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8116f46:	f7e9 fbdf 	bl	8100708 <__aeabi_dmul>
 8116f4a:	4602      	mov	r2, r0
 8116f4c:	460b      	mov	r3, r1
 8116f4e:	4610      	mov	r0, r2
 8116f50:	4619      	mov	r1, r3
 8116f52:	f7e9 feb1 	bl	8100cb8 <__aeabi_d2f>
 8116f56:	4603      	mov	r3, r0
 8116f58:	4a27      	ldr	r2, [pc, #156]	; (8116ff8 <StartSens_Acq_Task+0x2c0>)
 8116f5a:	6013      	str	r3, [r2, #0]

		Valve1_Status = HAL_GPIO_ReadPin(GPIOE,LOW_SIDE_SW_2_Pin);
 8116f5c:	2120      	movs	r1, #32
 8116f5e:	4827      	ldr	r0, [pc, #156]	; (8116ffc <StartSens_Acq_Task+0x2c4>)
 8116f60:	f7f0 f948 	bl	81071f4 <HAL_GPIO_ReadPin>
 8116f64:	4603      	mov	r3, r0
 8116f66:	461a      	mov	r2, r3
 8116f68:	4b25      	ldr	r3, [pc, #148]	; (8117000 <StartSens_Acq_Task+0x2c8>)
 8116f6a:	601a      	str	r2, [r3, #0]
		Valve2_Status = HAL_GPIO_ReadPin(GPIOE,LOW_SIDE_SW_1_Pin);
 8116f6c:	2110      	movs	r1, #16
 8116f6e:	4823      	ldr	r0, [pc, #140]	; (8116ffc <StartSens_Acq_Task+0x2c4>)
 8116f70:	f7f0 f940 	bl	81071f4 <HAL_GPIO_ReadPin>
 8116f74:	4603      	mov	r3, r0
 8116f76:	461a      	mov	r2, r3
 8116f78:	4b22      	ldr	r3, [pc, #136]	; (8117004 <StartSens_Acq_Task+0x2cc>)
 8116f7a:	601a      	str	r2, [r3, #0]
		osDelay(SAMPLE_TIME);
 8116f7c:	e713      	b.n	8116da6 <StartSens_Acq_Task+0x6e>
 8116f7e:	bf00      	nop
 8116f80:	cce7334d 	.word	0xcce7334d
 8116f84:	3f0a6680 	.word	0x3f0a6680
 8116f88:	00000000 	.word	0x00000000
 8116f8c:	4064a000 	.word	0x4064a000
 8116f90:	d2f1a9fc 	.word	0xd2f1a9fc
 8116f94:	3f70624d 	.word	0x3f70624d
 8116f98:	00000000 	.word	0x00000000
 8116f9c:	40ad4c00 	.word	0x40ad4c00
 8116fa0:	00000000 	.word	0x00000000
 8116fa4:	40d48200 	.word	0x40d48200
 8116fa8:	0811ce10 	.word	0x0811ce10
 8116fac:	10008b5c 	.word	0x10008b5c
 8116fb0:	10008d48 	.word	0x10008d48
 8116fb4:	10008c68 	.word	0x10008c68
 8116fb8:	0811ce24 	.word	0x0811ce24
 8116fbc:	10008c30 	.word	0x10008c30
 8116fc0:	0811ce3c 	.word	0x0811ce3c
 8116fc4:	10005c60 	.word	0x10005c60
 8116fc8:	10008bcc 	.word	0x10008bcc
 8116fcc:	0811ce54 	.word	0x0811ce54
 8116fd0:	10008a24 	.word	0x10008a24
 8116fd4:	10008d34 	.word	0x10008d34
 8116fd8:	10008d1c 	.word	0x10008d1c
 8116fdc:	10008d9c 	.word	0x10008d9c
 8116fe0:	10008bb0 	.word	0x10008bb0
 8116fe4:	10008d44 	.word	0x10008d44
 8116fe8:	10005c70 	.word	0x10005c70
 8116fec:	10005c74 	.word	0x10005c74
 8116ff0:	10005c78 	.word	0x10005c78
 8116ff4:	40790000 	.word	0x40790000
 8116ff8:	10005c18 	.word	0x10005c18
 8116ffc:	58021000 	.word	0x58021000
 8117000:	10008ba8 	.word	0x10008ba8
 8117004:	10008d94 	.word	0x10008d94

08117008 <Start_CommandRX_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_CommandRX_Task */
void Start_CommandRX_Task(void const * argument)
{
 8117008:	b580      	push	{r7, lr}
 811700a:	b082      	sub	sp, #8
 811700c:	af00      	add	r7, sp, #0
 811700e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_CommandRX_Task */


	//Before entering the loop the ground station must be initialized and sent a udp initialization command
	/* Infinite loop */
	osDelay(5000);
 8117010:	f241 3088 	movw	r0, #5000	; 0x1388
 8117014:	f7f6 f8e3 	bl	810d1de <osDelay>
	printf("\nTC Task Started\n");
 8117018:	4806      	ldr	r0, [pc, #24]	; (8117034 <Start_CommandRX_Task+0x2c>)
 811701a:	f002 f8e7 	bl	81191ec <puts>


	for (;;) {
		osDelay(100);
 811701e:	2064      	movs	r0, #100	; 0x64
 8117020:	f7f6 f8dd 	bl	810d1de <osDelay>

		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8117024:	2101      	movs	r1, #1
 8117026:	4804      	ldr	r0, [pc, #16]	; (8117038 <Start_CommandRX_Task+0x30>)
 8117028:	f7f0 f915 	bl	8107256 <HAL_GPIO_TogglePin>

		unpack_SPP_TC();
 811702c:	f000 fc5a 	bl	81178e4 <unpack_SPP_TC>
		osDelay(100);
 8117030:	e7f5      	b.n	811701e <Start_CommandRX_Task+0x16>
 8117032:	bf00      	nop
 8117034:	0811ce74 	.word	0x0811ce74
 8117038:	58020400 	.word	0x58020400

0811703c <Start_TelemetryTX_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_TelemetryTX_Task */
void Start_TelemetryTX_Task(void const * argument)
{
 811703c:	b5b0      	push	{r4, r5, r7, lr}
 811703e:	b0ba      	sub	sp, #232	; 0xe8
 8117040:	af10      	add	r7, sp, #64	; 0x40
 8117042:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_TelemetryTX_Task */
	/* Infinite loop */
	printf("\nTM Task Started\n"); //should start after DAQ task
 8117044:	48b2      	ldr	r0, [pc, #712]	; (8117310 <Start_TelemetryTX_Task+0x2d4>)
 8117046:	f002 f8d1 	bl	81191ec <puts>

	primaryHdr TM_hdr;
	space_packet TM_pkt;

	//define SPP Packet Header structure
	TM_hdr.APID = 5; //application id
 811704a:	2305      	movs	r3, #5
 811704c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	TM_hdr.pkt_ver = 0;
 8117050:	2300      	movs	r3, #0
 8117052:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	TM_hdr.secHdrFlag = 0;
 8117056:	2300      	movs	r3, #0
 8117058:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	TM_hdr.type = 0;
 811705c:	2300      	movs	r3, #0
 811705e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	TM_hdr.data_len = SPP_BYTE_DATA; //bytes in sec. header + data minus one (0 + 6) - 1
 8117062:	2334      	movs	r3, #52	; 0x34
 8117064:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	TM_hdr.seqFlag = 3;
 8117068:	2303      	movs	r3, #3
 811706a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    //put the header into the packet
	TM_pkt.pHdr = TM_hdr;
 811706e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8117072:	f107 0588 	add.w	r5, r7, #136	; 0x88
 8117076:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8117078:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 811707a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 811707e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	unsigned int ccsds_counter = 0;
 8117082:	2300      	movs	r3, #0
 8117084:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	myfloat SPP_PS_CHAMBER;


	for (;;) {

		SPP_IGN_curr.f = Ign_curr;
 8117088:	4ba2      	ldr	r3, [pc, #648]	; (8117314 <Start_TelemetryTX_Task+0x2d8>)
 811708a:	681b      	ldr	r3, [r3, #0]
 811708c:	637b      	str	r3, [r7, #52]	; 0x34

		SPP_Thrust1.f = thrust[0];
 811708e:	4ba2      	ldr	r3, [pc, #648]	; (8117318 <Start_TelemetryTX_Task+0x2dc>)
 8117090:	681b      	ldr	r3, [r3, #0]
 8117092:	633b      	str	r3, [r7, #48]	; 0x30
		SPP_Thrust2.f = thrust[1];
 8117094:	4ba0      	ldr	r3, [pc, #640]	; (8117318 <Start_TelemetryTX_Task+0x2dc>)
 8117096:	685b      	ldr	r3, [r3, #4]
 8117098:	62fb      	str	r3, [r7, #44]	; 0x2c
		SPP_Thrust3.f = thrust[2];
 811709a:	4b9f      	ldr	r3, [pc, #636]	; (8117318 <Start_TelemetryTX_Task+0x2dc>)
 811709c:	689b      	ldr	r3, [r3, #8]
 811709e:	62bb      	str	r3, [r7, #40]	; 0x28
		SPP_Thrust4.f = thrust[3];
 81170a0:	4b9d      	ldr	r3, [pc, #628]	; (8117318 <Start_TelemetryTX_Task+0x2dc>)
 81170a2:	68db      	ldr	r3, [r3, #12]
 81170a4:	627b      	str	r3, [r7, #36]	; 0x24

		SPP_ThrustTOT.f = total_thrust;
 81170a6:	4b9d      	ldr	r3, [pc, #628]	; (811731c <Start_TelemetryTX_Task+0x2e0>)
 81170a8:	681b      	ldr	r3, [r3, #0]
 81170aa:	623b      	str	r3, [r7, #32]

		SPP_MF1.f = vol_flow1;
 81170ac:	4b9c      	ldr	r3, [pc, #624]	; (8117320 <Start_TelemetryTX_Task+0x2e4>)
 81170ae:	681b      	ldr	r3, [r3, #0]
 81170b0:	61fb      	str	r3, [r7, #28]
		SPP_MF2.f = vol_flow2;
 81170b2:	4b9c      	ldr	r3, [pc, #624]	; (8117324 <Start_TelemetryTX_Task+0x2e8>)
 81170b4:	681b      	ldr	r3, [r3, #0]
 81170b6:	61bb      	str	r3, [r7, #24]

		SPP_PS_KERO.f = pressure_KERO;
 81170b8:	4b9b      	ldr	r3, [pc, #620]	; (8117328 <Start_TelemetryTX_Task+0x2ec>)
 81170ba:	681b      	ldr	r3, [r3, #0]
 81170bc:	617b      	str	r3, [r7, #20]
		SPP_PS_LOX.f = pressure_LOX;
 81170be:	4b9b      	ldr	r3, [pc, #620]	; (811732c <Start_TelemetryTX_Task+0x2f0>)
 81170c0:	681b      	ldr	r3, [r3, #0]
 81170c2:	613b      	str	r3, [r7, #16]
		SPP_PS_CHAMBER.f = pressure_CHAMBER;
 81170c4:	4b9a      	ldr	r3, [pc, #616]	; (8117330 <Start_TelemetryTX_Task+0x2f4>)
 81170c6:	681b      	ldr	r3, [r3, #0]
 81170c8:	60fb      	str	r3, [r7, #12]

		TM_pkt.data[0] = (SPP_IGN_curr.raw.sign << 7)| (SPP_IGN_curr.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 81170ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 81170ce:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 81170d2:	b2db      	uxtb	r3, r3
 81170d4:	01db      	lsls	r3, r3, #7
 81170d6:	b25a      	sxtb	r2, r3
 81170d8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 81170da:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 81170de:	b2db      	uxtb	r3, r3
 81170e0:	085b      	lsrs	r3, r3, #1
 81170e2:	b2db      	uxtb	r3, r3
 81170e4:	b25b      	sxtb	r3, r3
 81170e6:	4313      	orrs	r3, r2
 81170e8:	b25b      	sxtb	r3, r3
 81170ea:	b2db      	uxtb	r3, r3
 81170ec:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
		TM_pkt.data[1] = (SPP_IGN_curr.raw.exponent << 7)	| (SPP_IGN_curr.raw.mantissa >> 16);
 81170f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 81170f2:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 81170f6:	b2db      	uxtb	r3, r3
 81170f8:	01db      	lsls	r3, r3, #7
 81170fa:	b25a      	sxtb	r2, r3
 81170fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81170fe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117102:	141b      	asrs	r3, r3, #16
 8117104:	b25b      	sxtb	r3, r3
 8117106:	4313      	orrs	r3, r2
 8117108:	b25b      	sxtb	r3, r3
 811710a:	b2db      	uxtb	r3, r3
 811710c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
		TM_pkt.data[2] = (SPP_IGN_curr.raw.mantissa >> 8);
 8117110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8117112:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117116:	121b      	asrs	r3, r3, #8
 8117118:	b2db      	uxtb	r3, r3
 811711a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
		TM_pkt.data[3] = (SPP_IGN_curr.raw.mantissa);
 811711e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8117120:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117124:	b2db      	uxtb	r3, r3
 8117126:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		TM_pkt.data[4] = (SPP_Thrust1.raw.sign << 7)| (SPP_Thrust1.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 811712a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 811712e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8117132:	b2db      	uxtb	r3, r3
 8117134:	01db      	lsls	r3, r3, #7
 8117136:	b25a      	sxtb	r2, r3
 8117138:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 811713a:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 811713e:	b2db      	uxtb	r3, r3
 8117140:	085b      	lsrs	r3, r3, #1
 8117142:	b2db      	uxtb	r3, r3
 8117144:	b25b      	sxtb	r3, r3
 8117146:	4313      	orrs	r3, r2
 8117148:	b25b      	sxtb	r3, r3
 811714a:	b2db      	uxtb	r3, r3
 811714c:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
		TM_pkt.data[5] = (SPP_Thrust1.raw.exponent << 7)	| (SPP_Thrust1.raw.mantissa >> 16);
 8117150:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8117152:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8117156:	b2db      	uxtb	r3, r3
 8117158:	01db      	lsls	r3, r3, #7
 811715a:	b25a      	sxtb	r2, r3
 811715c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 811715e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117162:	141b      	asrs	r3, r3, #16
 8117164:	b25b      	sxtb	r3, r3
 8117166:	4313      	orrs	r3, r2
 8117168:	b25b      	sxtb	r3, r3
 811716a:	b2db      	uxtb	r3, r3
 811716c:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
		TM_pkt.data[6] = (SPP_Thrust1.raw.mantissa >> 8);
 8117170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8117172:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117176:	121b      	asrs	r3, r3, #8
 8117178:	b2db      	uxtb	r3, r3
 811717a:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
		TM_pkt.data[7] = (SPP_Thrust1.raw.mantissa);
 811717e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8117180:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117184:	b2db      	uxtb	r3, r3
 8117186:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

		TM_pkt.data[8] = (SPP_Thrust2.raw.sign << 7)| (SPP_Thrust2.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 811718a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 811718e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8117192:	b2db      	uxtb	r3, r3
 8117194:	01db      	lsls	r3, r3, #7
 8117196:	b25a      	sxtb	r2, r3
 8117198:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 811719a:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 811719e:	b2db      	uxtb	r3, r3
 81171a0:	085b      	lsrs	r3, r3, #1
 81171a2:	b2db      	uxtb	r3, r3
 81171a4:	b25b      	sxtb	r3, r3
 81171a6:	4313      	orrs	r3, r2
 81171a8:	b25b      	sxtb	r3, r3
 81171aa:	b2db      	uxtb	r3, r3
 81171ac:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
		TM_pkt.data[9] = (SPP_Thrust2.raw.exponent << 7)	| (SPP_Thrust2.raw.mantissa >> 16);
 81171b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81171b2:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 81171b6:	b2db      	uxtb	r3, r3
 81171b8:	01db      	lsls	r3, r3, #7
 81171ba:	b25a      	sxtb	r2, r3
 81171bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81171be:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81171c2:	141b      	asrs	r3, r3, #16
 81171c4:	b25b      	sxtb	r3, r3
 81171c6:	4313      	orrs	r3, r2
 81171c8:	b25b      	sxtb	r3, r3
 81171ca:	b2db      	uxtb	r3, r3
 81171cc:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
		TM_pkt.data[10] = (SPP_Thrust2.raw.mantissa >> 8);
 81171d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81171d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81171d6:	121b      	asrs	r3, r3, #8
 81171d8:	b2db      	uxtb	r3, r3
 81171da:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		TM_pkt.data[11] = (SPP_Thrust2.raw.mantissa);
 81171de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81171e0:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81171e4:	b2db      	uxtb	r3, r3
 81171e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		TM_pkt.data[12] = (SPP_Thrust3.raw.sign << 7)| (SPP_Thrust3.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 81171ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 81171ee:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 81171f2:	b2db      	uxtb	r3, r3
 81171f4:	01db      	lsls	r3, r3, #7
 81171f6:	b25a      	sxtb	r2, r3
 81171f8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 81171fa:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 81171fe:	b2db      	uxtb	r3, r3
 8117200:	085b      	lsrs	r3, r3, #1
 8117202:	b2db      	uxtb	r3, r3
 8117204:	b25b      	sxtb	r3, r3
 8117206:	4313      	orrs	r3, r2
 8117208:	b25b      	sxtb	r3, r3
 811720a:	b2db      	uxtb	r3, r3
 811720c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		TM_pkt.data[13] = (SPP_Thrust3.raw.exponent << 7)	| (SPP_Thrust3.raw.mantissa >> 16);
 8117210:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8117212:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8117216:	b2db      	uxtb	r3, r3
 8117218:	01db      	lsls	r3, r3, #7
 811721a:	b25a      	sxtb	r2, r3
 811721c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 811721e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117222:	141b      	asrs	r3, r3, #16
 8117224:	b25b      	sxtb	r3, r3
 8117226:	4313      	orrs	r3, r2
 8117228:	b25b      	sxtb	r3, r3
 811722a:	b2db      	uxtb	r3, r3
 811722c:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
		TM_pkt.data[14] = (SPP_Thrust3.raw.mantissa >> 8);
 8117230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8117232:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117236:	121b      	asrs	r3, r3, #8
 8117238:	b2db      	uxtb	r3, r3
 811723a:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
		TM_pkt.data[15] = (SPP_Thrust3.raw.mantissa);
 811723e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8117240:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117244:	b2db      	uxtb	r3, r3
 8117246:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

		TM_pkt.data[16] = (SPP_Thrust4.raw.sign << 7)| (SPP_Thrust4.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 811724a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 811724e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8117252:	b2db      	uxtb	r3, r3
 8117254:	01db      	lsls	r3, r3, #7
 8117256:	b25a      	sxtb	r2, r3
 8117258:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 811725a:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 811725e:	b2db      	uxtb	r3, r3
 8117260:	085b      	lsrs	r3, r3, #1
 8117262:	b2db      	uxtb	r3, r3
 8117264:	b25b      	sxtb	r3, r3
 8117266:	4313      	orrs	r3, r2
 8117268:	b25b      	sxtb	r3, r3
 811726a:	b2db      	uxtb	r3, r3
 811726c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
		TM_pkt.data[17] = (SPP_Thrust4.raw.exponent << 7)	| (SPP_Thrust4.raw.mantissa >> 16);
 8117270:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8117272:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8117276:	b2db      	uxtb	r3, r3
 8117278:	01db      	lsls	r3, r3, #7
 811727a:	b25a      	sxtb	r2, r3
 811727c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 811727e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117282:	141b      	asrs	r3, r3, #16
 8117284:	b25b      	sxtb	r3, r3
 8117286:	4313      	orrs	r3, r2
 8117288:	b25b      	sxtb	r3, r3
 811728a:	b2db      	uxtb	r3, r3
 811728c:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
		TM_pkt.data[18] = (SPP_Thrust4.raw.mantissa >> 8);
 8117290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8117292:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117296:	121b      	asrs	r3, r3, #8
 8117298:	b2db      	uxtb	r3, r3
 811729a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
		TM_pkt.data[19] = (SPP_Thrust4.raw.mantissa);
 811729e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81172a0:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81172a4:	b2db      	uxtb	r3, r3
 81172a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

		TM_pkt.data[20] = (SPP_MF1.raw.sign << 7)| (SPP_MF1.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 81172aa:	7ffb      	ldrb	r3, [r7, #31]
 81172ac:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 81172b0:	b2db      	uxtb	r3, r3
 81172b2:	01db      	lsls	r3, r3, #7
 81172b4:	b25a      	sxtb	r2, r3
 81172b6:	8bfb      	ldrh	r3, [r7, #30]
 81172b8:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 81172bc:	b2db      	uxtb	r3, r3
 81172be:	085b      	lsrs	r3, r3, #1
 81172c0:	b2db      	uxtb	r3, r3
 81172c2:	b25b      	sxtb	r3, r3
 81172c4:	4313      	orrs	r3, r2
 81172c6:	b25b      	sxtb	r3, r3
 81172c8:	b2db      	uxtb	r3, r3
 81172ca:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
		TM_pkt.data[21] = (SPP_MF1.raw.exponent << 7)	| (SPP_MF1.raw.mantissa >> 16);
 81172ce:	8bfb      	ldrh	r3, [r7, #30]
 81172d0:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 81172d4:	b2db      	uxtb	r3, r3
 81172d6:	01db      	lsls	r3, r3, #7
 81172d8:	b25a      	sxtb	r2, r3
 81172da:	69fb      	ldr	r3, [r7, #28]
 81172dc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81172e0:	141b      	asrs	r3, r3, #16
 81172e2:	b25b      	sxtb	r3, r3
 81172e4:	4313      	orrs	r3, r2
 81172e6:	b25b      	sxtb	r3, r3
 81172e8:	b2db      	uxtb	r3, r3
 81172ea:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
		TM_pkt.data[22] = (SPP_MF1.raw.mantissa >> 8);
 81172ee:	69fb      	ldr	r3, [r7, #28]
 81172f0:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81172f4:	121b      	asrs	r3, r3, #8
 81172f6:	b2db      	uxtb	r3, r3
 81172f8:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
		TM_pkt.data[23] = (SPP_MF1.raw.mantissa);
 81172fc:	69fb      	ldr	r3, [r7, #28]
 81172fe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117302:	b2db      	uxtb	r3, r3
 8117304:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

		TM_pkt.data[24] = (SPP_MF2.raw.sign << 7)| (SPP_MF2.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 8117308:	7efb      	ldrb	r3, [r7, #27]
 811730a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 811730e:	e011      	b.n	8117334 <Start_TelemetryTX_Task+0x2f8>
 8117310:	0811ce88 	.word	0x0811ce88
 8117314:	10005c18 	.word	0x10005c18
 8117318:	10008d34 	.word	0x10008d34
 811731c:	10008d44 	.word	0x10008d44
 8117320:	10005c3c 	.word	0x10005c3c
 8117324:	10005c40 	.word	0x10005c40
 8117328:	10005c74 	.word	0x10005c74
 811732c:	10005c70 	.word	0x10005c70
 8117330:	10005c78 	.word	0x10005c78
 8117334:	b2db      	uxtb	r3, r3
 8117336:	01db      	lsls	r3, r3, #7
 8117338:	b25a      	sxtb	r2, r3
 811733a:	8b7b      	ldrh	r3, [r7, #26]
 811733c:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8117340:	b2db      	uxtb	r3, r3
 8117342:	085b      	lsrs	r3, r3, #1
 8117344:	b2db      	uxtb	r3, r3
 8117346:	b25b      	sxtb	r3, r3
 8117348:	4313      	orrs	r3, r2
 811734a:	b25b      	sxtb	r3, r3
 811734c:	b2db      	uxtb	r3, r3
 811734e:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
		TM_pkt.data[25] = (SPP_MF2.raw.exponent << 7)	| (SPP_MF2.raw.mantissa >> 16);
 8117352:	8b7b      	ldrh	r3, [r7, #26]
 8117354:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8117358:	b2db      	uxtb	r3, r3
 811735a:	01db      	lsls	r3, r3, #7
 811735c:	b25a      	sxtb	r2, r3
 811735e:	69bb      	ldr	r3, [r7, #24]
 8117360:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117364:	141b      	asrs	r3, r3, #16
 8117366:	b25b      	sxtb	r3, r3
 8117368:	4313      	orrs	r3, r2
 811736a:	b25b      	sxtb	r3, r3
 811736c:	b2db      	uxtb	r3, r3
 811736e:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
		TM_pkt.data[26] = (SPP_MF2.raw.mantissa >> 8);
 8117372:	69bb      	ldr	r3, [r7, #24]
 8117374:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117378:	121b      	asrs	r3, r3, #8
 811737a:	b2db      	uxtb	r3, r3
 811737c:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
		TM_pkt.data[27] = (SPP_MF2.raw.mantissa);
 8117380:	69bb      	ldr	r3, [r7, #24]
 8117382:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117386:	b2db      	uxtb	r3, r3
 8117388:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


		TM_pkt.data[28] = (SPP_PS_KERO.raw.sign << 7)| (SPP_PS_KERO.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 811738c:	7dfb      	ldrb	r3, [r7, #23]
 811738e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8117392:	b2db      	uxtb	r3, r3
 8117394:	01db      	lsls	r3, r3, #7
 8117396:	b25a      	sxtb	r2, r3
 8117398:	8afb      	ldrh	r3, [r7, #22]
 811739a:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 811739e:	b2db      	uxtb	r3, r3
 81173a0:	085b      	lsrs	r3, r3, #1
 81173a2:	b2db      	uxtb	r3, r3
 81173a4:	b25b      	sxtb	r3, r3
 81173a6:	4313      	orrs	r3, r2
 81173a8:	b25b      	sxtb	r3, r3
 81173aa:	b2db      	uxtb	r3, r3
 81173ac:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
		TM_pkt.data[29] = (SPP_PS_KERO.raw.exponent << 7)	| (SPP_PS_KERO.raw.mantissa >> 16);
 81173b0:	8afb      	ldrh	r3, [r7, #22]
 81173b2:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 81173b6:	b2db      	uxtb	r3, r3
 81173b8:	01db      	lsls	r3, r3, #7
 81173ba:	b25a      	sxtb	r2, r3
 81173bc:	697b      	ldr	r3, [r7, #20]
 81173be:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81173c2:	141b      	asrs	r3, r3, #16
 81173c4:	b25b      	sxtb	r3, r3
 81173c6:	4313      	orrs	r3, r2
 81173c8:	b25b      	sxtb	r3, r3
 81173ca:	b2db      	uxtb	r3, r3
 81173cc:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
		TM_pkt.data[30] = (SPP_PS_KERO.raw.mantissa >> 8);
 81173d0:	697b      	ldr	r3, [r7, #20]
 81173d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81173d6:	121b      	asrs	r3, r3, #8
 81173d8:	b2db      	uxtb	r3, r3
 81173da:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
		TM_pkt.data[31] = (SPP_PS_KERO.raw.mantissa);
 81173de:	697b      	ldr	r3, [r7, #20]
 81173e0:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81173e4:	b2db      	uxtb	r3, r3
 81173e6:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

		TM_pkt.data[32] = (SPP_PS_LOX.raw.sign << 7)| (SPP_PS_LOX.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 81173ea:	7cfb      	ldrb	r3, [r7, #19]
 81173ec:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 81173f0:	b2db      	uxtb	r3, r3
 81173f2:	01db      	lsls	r3, r3, #7
 81173f4:	b25a      	sxtb	r2, r3
 81173f6:	8a7b      	ldrh	r3, [r7, #18]
 81173f8:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 81173fc:	b2db      	uxtb	r3, r3
 81173fe:	085b      	lsrs	r3, r3, #1
 8117400:	b2db      	uxtb	r3, r3
 8117402:	b25b      	sxtb	r3, r3
 8117404:	4313      	orrs	r3, r2
 8117406:	b25b      	sxtb	r3, r3
 8117408:	b2db      	uxtb	r3, r3
 811740a:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
		TM_pkt.data[33] = (SPP_PS_LOX.raw.exponent << 7)	| (SPP_PS_LOX.raw.mantissa >> 16);
 811740e:	8a7b      	ldrh	r3, [r7, #18]
 8117410:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8117414:	b2db      	uxtb	r3, r3
 8117416:	01db      	lsls	r3, r3, #7
 8117418:	b25a      	sxtb	r2, r3
 811741a:	693b      	ldr	r3, [r7, #16]
 811741c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117420:	141b      	asrs	r3, r3, #16
 8117422:	b25b      	sxtb	r3, r3
 8117424:	4313      	orrs	r3, r2
 8117426:	b25b      	sxtb	r3, r3
 8117428:	b2db      	uxtb	r3, r3
 811742a:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
		TM_pkt.data[34] = (SPP_PS_LOX.raw.mantissa >> 8);
 811742e:	693b      	ldr	r3, [r7, #16]
 8117430:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117434:	121b      	asrs	r3, r3, #8
 8117436:	b2db      	uxtb	r3, r3
 8117438:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
		TM_pkt.data[35] = (SPP_PS_LOX.raw.mantissa);
 811743c:	693b      	ldr	r3, [r7, #16]
 811743e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117442:	b2db      	uxtb	r3, r3
 8117444:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

		TM_pkt.data[36] = (SPP_PS_CHAMBER.raw.sign << 7)| (SPP_PS_CHAMBER.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 8117448:	7bfb      	ldrb	r3, [r7, #15]
 811744a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 811744e:	b2db      	uxtb	r3, r3
 8117450:	01db      	lsls	r3, r3, #7
 8117452:	b25a      	sxtb	r2, r3
 8117454:	89fb      	ldrh	r3, [r7, #14]
 8117456:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 811745a:	b2db      	uxtb	r3, r3
 811745c:	085b      	lsrs	r3, r3, #1
 811745e:	b2db      	uxtb	r3, r3
 8117460:	b25b      	sxtb	r3, r3
 8117462:	4313      	orrs	r3, r2
 8117464:	b25b      	sxtb	r3, r3
 8117466:	b2db      	uxtb	r3, r3
 8117468:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
		TM_pkt.data[37] = (SPP_PS_CHAMBER.raw.exponent << 7)	| (SPP_PS_CHAMBER.raw.mantissa >> 16);
 811746c:	89fb      	ldrh	r3, [r7, #14]
 811746e:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8117472:	b2db      	uxtb	r3, r3
 8117474:	01db      	lsls	r3, r3, #7
 8117476:	b25a      	sxtb	r2, r3
 8117478:	68fb      	ldr	r3, [r7, #12]
 811747a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 811747e:	141b      	asrs	r3, r3, #16
 8117480:	b25b      	sxtb	r3, r3
 8117482:	4313      	orrs	r3, r2
 8117484:	b25b      	sxtb	r3, r3
 8117486:	b2db      	uxtb	r3, r3
 8117488:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
		TM_pkt.data[38] = (SPP_PS_CHAMBER.raw.mantissa >> 8);
 811748c:	68fb      	ldr	r3, [r7, #12]
 811748e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8117492:	121b      	asrs	r3, r3, #8
 8117494:	b2db      	uxtb	r3, r3
 8117496:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
		TM_pkt.data[39] = (SPP_PS_CHAMBER.raw.mantissa);
 811749a:	68fb      	ldr	r3, [r7, #12]
 811749c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 81174a0:	b2db      	uxtb	r3, r3
 81174a2:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b

		TM_pkt.data[40] = Valve1_Status >> 24; //& (vartest.raw.exponent >> 1);
 81174a6:	4b3f      	ldr	r3, [pc, #252]	; (81175a4 <Start_TelemetryTX_Task+0x568>)
 81174a8:	681b      	ldr	r3, [r3, #0]
 81174aa:	161b      	asrs	r3, r3, #24
 81174ac:	b2db      	uxtb	r3, r3
 81174ae:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
		TM_pkt.data[41] = Valve1_Status >> 16;
 81174b2:	4b3c      	ldr	r3, [pc, #240]	; (81175a4 <Start_TelemetryTX_Task+0x568>)
 81174b4:	681b      	ldr	r3, [r3, #0]
 81174b6:	141b      	asrs	r3, r3, #16
 81174b8:	b2db      	uxtb	r3, r3
 81174ba:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
		TM_pkt.data[42] = Valve1_Status >> 8;
 81174be:	4b39      	ldr	r3, [pc, #228]	; (81175a4 <Start_TelemetryTX_Task+0x568>)
 81174c0:	681b      	ldr	r3, [r3, #0]
 81174c2:	121b      	asrs	r3, r3, #8
 81174c4:	b2db      	uxtb	r3, r3
 81174c6:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
		TM_pkt.data[43] = Valve1_Status;
 81174ca:	4b36      	ldr	r3, [pc, #216]	; (81175a4 <Start_TelemetryTX_Task+0x568>)
 81174cc:	681b      	ldr	r3, [r3, #0]
 81174ce:	b2db      	uxtb	r3, r3
 81174d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

		TM_pkt.data[44] = Valve2_Status >> 24; //& (vartest.raw.exponent >> 1);
 81174d4:	4b34      	ldr	r3, [pc, #208]	; (81175a8 <Start_TelemetryTX_Task+0x56c>)
 81174d6:	681b      	ldr	r3, [r3, #0]
 81174d8:	161b      	asrs	r3, r3, #24
 81174da:	b2db      	uxtb	r3, r3
 81174dc:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
		TM_pkt.data[45] = Valve2_Status >> 16;
 81174e0:	4b31      	ldr	r3, [pc, #196]	; (81175a8 <Start_TelemetryTX_Task+0x56c>)
 81174e2:	681b      	ldr	r3, [r3, #0]
 81174e4:	141b      	asrs	r3, r3, #16
 81174e6:	b2db      	uxtb	r3, r3
 81174e8:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
		TM_pkt.data[46] = Valve2_Status >> 8;
 81174ec:	4b2e      	ldr	r3, [pc, #184]	; (81175a8 <Start_TelemetryTX_Task+0x56c>)
 81174ee:	681b      	ldr	r3, [r3, #0]
 81174f0:	121b      	asrs	r3, r3, #8
 81174f2:	b2db      	uxtb	r3, r3
 81174f4:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		TM_pkt.data[47] = Valve2_Status;
 81174f8:	4b2b      	ldr	r3, [pc, #172]	; (81175a8 <Start_TelemetryTX_Task+0x56c>)
 81174fa:	681b      	ldr	r3, [r3, #0]
 81174fc:	b2db      	uxtb	r3, r3
 81174fe:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83

		TM_pkt.data[48] = (SPP_ThrustTOT.raw.sign << 7)| (SPP_ThrustTOT.raw.exponent >> 1); //& (vartest.raw.exponent >> 1);
 8117502:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8117506:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 811750a:	b2db      	uxtb	r3, r3
 811750c:	01db      	lsls	r3, r3, #7
 811750e:	b25a      	sxtb	r2, r3
 8117510:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8117512:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8117516:	b2db      	uxtb	r3, r3
 8117518:	085b      	lsrs	r3, r3, #1
 811751a:	b2db      	uxtb	r3, r3
 811751c:	b25b      	sxtb	r3, r3
 811751e:	4313      	orrs	r3, r2
 8117520:	b25b      	sxtb	r3, r3
 8117522:	b2db      	uxtb	r3, r3
 8117524:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		TM_pkt.data[49] = (SPP_ThrustTOT.raw.exponent << 7)	| (SPP_ThrustTOT.raw.mantissa >> 16);
 8117528:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 811752a:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 811752e:	b2db      	uxtb	r3, r3
 8117530:	01db      	lsls	r3, r3, #7
 8117532:	b25a      	sxtb	r2, r3
 8117534:	6a3b      	ldr	r3, [r7, #32]
 8117536:	f3c3 0316 	ubfx	r3, r3, #0, #23
 811753a:	141b      	asrs	r3, r3, #16
 811753c:	b25b      	sxtb	r3, r3
 811753e:	4313      	orrs	r3, r2
 8117540:	b25b      	sxtb	r3, r3
 8117542:	b2db      	uxtb	r3, r3
 8117544:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
		TM_pkt.data[50] = (SPP_ThrustTOT.raw.mantissa >> 8);
 8117548:	6a3b      	ldr	r3, [r7, #32]
 811754a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 811754e:	121b      	asrs	r3, r3, #8
 8117550:	b2db      	uxtb	r3, r3
 8117552:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
		TM_pkt.data[51] = (SPP_ThrustTOT.raw.mantissa);
 8117556:	6a3b      	ldr	r3, [r7, #32]
 8117558:	f3c3 0316 	ubfx	r3, r3, #0, #23
 811755c:	b2db      	uxtb	r3, r3
 811755e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87


		TM_pkt.pHdr.seqCount = ccsds_counter;
 8117562:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8117566:	64fb      	str	r3, [r7, #76]	; 0x4c

		pack_SPP_TM(TM_pkt);
 8117568:	466d      	mov	r5, sp
 811756a:	f107 0448 	add.w	r4, r7, #72	; 0x48
 811756e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8117570:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8117572:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8117574:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8117576:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8117578:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 811757a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 811757e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8117582:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8117586:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8117588:	f000 fa12 	bl	81179b0 <pack_SPP_TM>

		udpClient_send_spp();
 811758c:	f000 f928 	bl	81177e0 <udpClient_send_spp>

		ccsds_counter++;
 8117590:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8117594:	3301      	adds	r3, #1
 8117596:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		osDelay(SAMPLE_TIME); // 1 kHz UDP Telemetry
 811759a:	200a      	movs	r0, #10
 811759c:	f7f5 fe1f 	bl	810d1de <osDelay>
	for (;;) {
 81175a0:	e572      	b.n	8117088 <Start_TelemetryTX_Task+0x4c>
 81175a2:	bf00      	nop
 81175a4:	10008ba8 	.word	0x10008ba8
 81175a8:	10008d94 	.word	0x10008d94

081175ac <Start_ActuatorsControl_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_ActuatorsControl_Task */
void Start_ActuatorsControl_Task(void const * argument)
{
 81175ac:	b580      	push	{r7, lr}
 81175ae:	b082      	sub	sp, #8
 81175b0:	af00      	add	r7, sp, #0
 81175b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_ActuatorsControl_Task */

	osDelay(1000); //start after TC -> DAQ -> TM -> ACT
 81175b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81175b8:	f7f5 fe11 	bl	810d1de <osDelay>

	//printf("\nActuator Control Task Started\n");

	for (;;) {

		osDelay(100);
 81175bc:	2064      	movs	r0, #100	; 0x64
 81175be:	f7f5 fe0e 	bl	810d1de <osDelay>
 81175c2:	e7fb      	b.n	81175bc <Start_ActuatorsControl_Task+0x10>

081175c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 81175c4:	b580      	push	{r7, lr}
 81175c6:	b082      	sub	sp, #8
 81175c8:	af00      	add	r7, sp, #0
 81175ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 81175cc:	687b      	ldr	r3, [r7, #4]
 81175ce:	681b      	ldr	r3, [r3, #0]
 81175d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81175d4:	d101      	bne.n	81175da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 81175d6:	f7e9 ff67 	bl	81014a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 81175da:	bf00      	nop
 81175dc:	3708      	adds	r7, #8
 81175de:	46bd      	mov	sp, r7
 81175e0:	bd80      	pop	{r7, pc}
	...

081175e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81175e4:	b580      	push	{r7, lr}
 81175e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	printf("Error handler called\n");
 81175e8:	4802      	ldr	r0, [pc, #8]	; (81175f4 <Error_Handler+0x10>)
 81175ea:	f001 fdff 	bl	81191ec <puts>
  __ASM volatile ("cpsid i" : : : "memory");
 81175ee:	b672      	cpsid	i
}
 81175f0:	bf00      	nop
	__disable_irq();
	while (1) {
 81175f2:	e7fe      	b.n	81175f2 <Error_Handler+0xe>
 81175f4:	0811ce9c 	.word	0x0811ce9c

081175f8 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 81175f8:	b580      	push	{r7, lr}
 81175fa:	b082      	sub	sp, #8
 81175fc:	af00      	add	r7, sp, #0
 81175fe:	6078      	str	r0, [r7, #4]
	gHuart = huart;
 8117600:	4a07      	ldr	r2, [pc, #28]	; (8117620 <RetargetInit+0x28>)
 8117602:	687b      	ldr	r3, [r7, #4]
 8117604:	6013      	str	r3, [r2, #0]

	/* Disable I/O buffering for STDOUT stream, so that
	 * chars are sent out as soon as they are printed. */
	setvbuf(stdout, NULL, _IONBF, 0);
 8117606:	4b07      	ldr	r3, [pc, #28]	; (8117624 <RetargetInit+0x2c>)
 8117608:	681b      	ldr	r3, [r3, #0]
 811760a:	6898      	ldr	r0, [r3, #8]
 811760c:	2300      	movs	r3, #0
 811760e:	2202      	movs	r2, #2
 8117610:	2100      	movs	r1, #0
 8117612:	f001 fead 	bl	8119370 <setvbuf>
}
 8117616:	bf00      	nop
 8117618:	3708      	adds	r7, #8
 811761a:	46bd      	mov	sp, r7
 811761c:	bd80      	pop	{r7, pc}
 811761e:	bf00      	nop
 8117620:	10008db4 	.word	0x10008db4
 8117624:	1000002c 	.word	0x1000002c

08117628 <_isatty>:

int _isatty(int fd) {
 8117628:	b480      	push	{r7}
 811762a:	b083      	sub	sp, #12
 811762c:	af00      	add	r7, sp, #0
 811762e:	6078      	str	r0, [r7, #4]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8117630:	687b      	ldr	r3, [r7, #4]
 8117632:	2b00      	cmp	r3, #0
 8117634:	db04      	blt.n	8117640 <_isatty+0x18>
 8117636:	687b      	ldr	r3, [r7, #4]
 8117638:	2b02      	cmp	r3, #2
 811763a:	dc01      	bgt.n	8117640 <_isatty+0x18>
		return 1;
 811763c:	2301      	movs	r3, #1
 811763e:	e003      	b.n	8117648 <_isatty+0x20>

	errno = EBADF;
 8117640:	4b04      	ldr	r3, [pc, #16]	; (8117654 <_isatty+0x2c>)
 8117642:	2209      	movs	r2, #9
 8117644:	601a      	str	r2, [r3, #0]
	return 0;
 8117646:	2300      	movs	r3, #0
}
 8117648:	4618      	mov	r0, r3
 811764a:	370c      	adds	r7, #12
 811764c:	46bd      	mov	sp, r7
 811764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8117652:	4770      	bx	lr
 8117654:	10008820 	.word	0x10008820

08117658 <_write>:

int _write(int fd, char *ptr, int len) {
 8117658:	b580      	push	{r7, lr}
 811765a:	b086      	sub	sp, #24
 811765c:	af00      	add	r7, sp, #0
 811765e:	60f8      	str	r0, [r7, #12]
 8117660:	60b9      	str	r1, [r7, #8]
 8117662:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8117664:	68fb      	ldr	r3, [r7, #12]
 8117666:	2b01      	cmp	r3, #1
 8117668:	d002      	beq.n	8117670 <_write+0x18>
 811766a:	68fb      	ldr	r3, [r7, #12]
 811766c:	2b02      	cmp	r3, #2
 811766e:	d111      	bne.n	8117694 <_write+0x3c>
		hstatus = HAL_UART_Transmit(gHuart, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8117670:	4b0d      	ldr	r3, [pc, #52]	; (81176a8 <_write+0x50>)
 8117672:	6818      	ldr	r0, [r3, #0]
 8117674:	687b      	ldr	r3, [r7, #4]
 8117676:	b29a      	uxth	r2, r3
 8117678:	f04f 33ff 	mov.w	r3, #4294967295
 811767c:	68b9      	ldr	r1, [r7, #8]
 811767e:	f7f4 fb9f 	bl	810bdc0 <HAL_UART_Transmit>
 8117682:	4603      	mov	r3, r0
 8117684:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 8117686:	7dfb      	ldrb	r3, [r7, #23]
 8117688:	2b00      	cmp	r3, #0
 811768a:	d101      	bne.n	8117690 <_write+0x38>
			return len;
 811768c:	687b      	ldr	r3, [r7, #4]
 811768e:	e006      	b.n	811769e <_write+0x46>
		else
			return EIO;
 8117690:	2305      	movs	r3, #5
 8117692:	e004      	b.n	811769e <_write+0x46>
	}
	errno = EBADF;
 8117694:	4b05      	ldr	r3, [pc, #20]	; (81176ac <_write+0x54>)
 8117696:	2209      	movs	r2, #9
 8117698:	601a      	str	r2, [r3, #0]
	return -1;
 811769a:	f04f 33ff 	mov.w	r3, #4294967295
}
 811769e:	4618      	mov	r0, r3
 81176a0:	3718      	adds	r7, #24
 81176a2:	46bd      	mov	sp, r7
 81176a4:	bd80      	pop	{r7, pc}
 81176a6:	bf00      	nop
 81176a8:	10008db4 	.word	0x10008db4
 81176ac:	10008820 	.word	0x10008820

081176b0 <_close>:

int _close(int fd) {
 81176b0:	b480      	push	{r7}
 81176b2:	b083      	sub	sp, #12
 81176b4:	af00      	add	r7, sp, #0
 81176b6:	6078      	str	r0, [r7, #4]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 81176b8:	687b      	ldr	r3, [r7, #4]
 81176ba:	2b00      	cmp	r3, #0
 81176bc:	db04      	blt.n	81176c8 <_close+0x18>
 81176be:	687b      	ldr	r3, [r7, #4]
 81176c0:	2b02      	cmp	r3, #2
 81176c2:	dc01      	bgt.n	81176c8 <_close+0x18>
		return 0;
 81176c4:	2300      	movs	r3, #0
 81176c6:	e004      	b.n	81176d2 <_close+0x22>

	errno = EBADF;
 81176c8:	4b05      	ldr	r3, [pc, #20]	; (81176e0 <_close+0x30>)
 81176ca:	2209      	movs	r2, #9
 81176cc:	601a      	str	r2, [r3, #0]
	return -1;
 81176ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 81176d2:	4618      	mov	r0, r3
 81176d4:	370c      	adds	r7, #12
 81176d6:	46bd      	mov	sp, r7
 81176d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81176dc:	4770      	bx	lr
 81176de:	bf00      	nop
 81176e0:	10008820 	.word	0x10008820

081176e4 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 81176e4:	b480      	push	{r7}
 81176e6:	b085      	sub	sp, #20
 81176e8:	af00      	add	r7, sp, #0
 81176ea:	60f8      	str	r0, [r7, #12]
 81176ec:	60b9      	str	r1, [r7, #8]
 81176ee:	607a      	str	r2, [r7, #4]
	(void) fd;
	(void) ptr;
	(void) dir;

	errno = EBADF;
 81176f0:	4b05      	ldr	r3, [pc, #20]	; (8117708 <_lseek+0x24>)
 81176f2:	2209      	movs	r2, #9
 81176f4:	601a      	str	r2, [r3, #0]
	return -1;
 81176f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 81176fa:	4618      	mov	r0, r3
 81176fc:	3714      	adds	r7, #20
 81176fe:	46bd      	mov	sp, r7
 8117700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8117704:	4770      	bx	lr
 8117706:	bf00      	nop
 8117708:	10008820 	.word	0x10008820

0811770c <_read>:

int _read(int fd, char *ptr, int len) {
 811770c:	b580      	push	{r7, lr}
 811770e:	b086      	sub	sp, #24
 8117710:	af00      	add	r7, sp, #0
 8117712:	60f8      	str	r0, [r7, #12]
 8117714:	60b9      	str	r1, [r7, #8]
 8117716:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if (fd == STDIN_FILENO) {
 8117718:	68fb      	ldr	r3, [r7, #12]
 811771a:	2b00      	cmp	r3, #0
 811771c:	d110      	bne.n	8117740 <_read+0x34>
		hstatus = HAL_UART_Receive(gHuart, (uint8_t*) ptr, 1, HAL_MAX_DELAY);
 811771e:	4b0d      	ldr	r3, [pc, #52]	; (8117754 <_read+0x48>)
 8117720:	6818      	ldr	r0, [r3, #0]
 8117722:	f04f 33ff 	mov.w	r3, #4294967295
 8117726:	2201      	movs	r2, #1
 8117728:	68b9      	ldr	r1, [r7, #8]
 811772a:	f7f4 fbdf 	bl	810beec <HAL_UART_Receive>
 811772e:	4603      	mov	r3, r0
 8117730:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 8117732:	7dfb      	ldrb	r3, [r7, #23]
 8117734:	2b00      	cmp	r3, #0
 8117736:	d101      	bne.n	811773c <_read+0x30>
			return 1;
 8117738:	2301      	movs	r3, #1
 811773a:	e006      	b.n	811774a <_read+0x3e>
		else
			return EIO;
 811773c:	2305      	movs	r3, #5
 811773e:	e004      	b.n	811774a <_read+0x3e>
	}
	errno = EBADF;
 8117740:	4b05      	ldr	r3, [pc, #20]	; (8117758 <_read+0x4c>)
 8117742:	2209      	movs	r2, #9
 8117744:	601a      	str	r2, [r3, #0]
	return -1;
 8117746:	f04f 33ff 	mov.w	r3, #4294967295
}
 811774a:	4618      	mov	r0, r3
 811774c:	3718      	adds	r7, #24
 811774e:	46bd      	mov	sp, r7
 8117750:	bd80      	pop	{r7, pc}
 8117752:	bf00      	nop
 8117754:	10008db4 	.word	0x10008db4
 8117758:	10008820 	.word	0x10008820

0811775c <_fstat>:

int _fstat(int fd, struct stat *st) {
 811775c:	b480      	push	{r7}
 811775e:	b083      	sub	sp, #12
 8117760:	af00      	add	r7, sp, #0
 8117762:	6078      	str	r0, [r7, #4]
 8117764:	6039      	str	r1, [r7, #0]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8117766:	687b      	ldr	r3, [r7, #4]
 8117768:	2b00      	cmp	r3, #0
 811776a:	db08      	blt.n	811777e <_fstat+0x22>
 811776c:	687b      	ldr	r3, [r7, #4]
 811776e:	2b02      	cmp	r3, #2
 8117770:	dc05      	bgt.n	811777e <_fstat+0x22>
		st->st_mode = S_IFCHR;
 8117772:	683b      	ldr	r3, [r7, #0]
 8117774:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8117778:	605a      	str	r2, [r3, #4]
		return 0;
 811777a:	2300      	movs	r3, #0
 811777c:	e003      	b.n	8117786 <_fstat+0x2a>
	}

	errno = EBADF;
 811777e:	4b05      	ldr	r3, [pc, #20]	; (8117794 <_fstat+0x38>)
 8117780:	2209      	movs	r2, #9
 8117782:	601a      	str	r2, [r3, #0]
	return 0;
 8117784:	2300      	movs	r3, #0
}
 8117786:	4618      	mov	r0, r3
 8117788:	370c      	adds	r7, #12
 811778a:	46bd      	mov	sp, r7
 811778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8117790:	4770      	bx	lr
 8117792:	bf00      	nop
 8117794:	10008820 	.word	0x10008820

08117798 <udp_receive_callback>:
hx711_t LOAD_CELL2; //LC2
hx711_t LOAD_CELL3; //LC3
hx711_t LOAD_CELL4; //LC4

void udp_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p,
		const ip_addr_t *addr, u16_t port) {
 8117798:	b580      	push	{r7, lr}
 811779a:	b084      	sub	sp, #16
 811779c:	af00      	add	r7, sp, #0
 811779e:	60f8      	str	r0, [r7, #12]
 81177a0:	60b9      	str	r1, [r7, #8]
 81177a2:	607a      	str	r2, [r7, #4]
 81177a4:	603b      	str	r3, [r7, #0]

	/* Copy the data from the pbuf */ //
	memcpy(UDP_RX_BUFFER, (char*)p->payload,p->len);
 81177a6:	687b      	ldr	r3, [r7, #4]
 81177a8:	6859      	ldr	r1, [r3, #4]
 81177aa:	687b      	ldr	r3, [r7, #4]
 81177ac:	895b      	ldrh	r3, [r3, #10]
 81177ae:	461a      	mov	r2, r3
 81177b0:	4808      	ldr	r0, [pc, #32]	; (81177d4 <udp_receive_callback+0x3c>)
 81177b2:	f000 ffba 	bl	811872a <memcpy>

	SPP_TC_len = (int) p->len;
 81177b6:	687b      	ldr	r3, [r7, #4]
 81177b8:	895b      	ldrh	r3, [r3, #10]
 81177ba:	b2da      	uxtb	r2, r3
 81177bc:	4b06      	ldr	r3, [pc, #24]	; (81177d8 <udp_receive_callback+0x40>)
 81177be:	701a      	strb	r2, [r3, #0]
	SPP_NEW_TC = 1; //
 81177c0:	4b06      	ldr	r3, [pc, #24]	; (81177dc <udp_receive_callback+0x44>)
 81177c2:	2201      	movs	r2, #1
 81177c4:	701a      	strb	r2, [r3, #0]

	pbuf_free(p);
 81177c6:	6878      	ldr	r0, [r7, #4]
 81177c8:	f7fc f9ec 	bl	8113ba4 <pbuf_free>
}
 81177cc:	bf00      	nop
 81177ce:	3710      	adds	r7, #16
 81177d0:	46bd      	mov	sp, r7
 81177d2:	bd80      	pop	{r7, pc}
 81177d4:	10008df0 	.word	0x10008df0
 81177d8:	10005c7c 	.word	0x10005c7c
 81177dc:	10005c7d 	.word	0x10005c7d

081177e0 <udpClient_send_spp>:

void udpClient_send_spp() {
 81177e0:	b580      	push	{r7, lr}
 81177e2:	b082      	sub	sp, #8
 81177e4:	af00      	add	r7, sp, #0

	struct pbuf *txBuf;

	/* allocate pbuf from pool*/
	txBuf = pbuf_alloc(PBUF_TRANSPORT, SPP_TM_len, PBUF_RAM);
 81177e6:	4b14      	ldr	r3, [pc, #80]	; (8117838 <udpClient_send_spp+0x58>)
 81177e8:	781b      	ldrb	r3, [r3, #0]
 81177ea:	b29b      	uxth	r3, r3
 81177ec:	f44f 7220 	mov.w	r2, #640	; 0x280
 81177f0:	4619      	mov	r1, r3
 81177f2:	2036      	movs	r0, #54	; 0x36
 81177f4:	f7fb fef4 	bl	81135e0 <pbuf_alloc>
 81177f8:	6078      	str	r0, [r7, #4]

	if (txBuf != NULL) {
 81177fa:	687b      	ldr	r3, [r7, #4]
 81177fc:	2b00      	cmp	r3, #0
 81177fe:	d016      	beq.n	811782e <udpClient_send_spp+0x4e>
		/* copy data to pbuf */
		pbuf_take(txBuf, &UDP_TX_BUFFER, SPP_TM_len);
 8117800:	4b0d      	ldr	r3, [pc, #52]	; (8117838 <udpClient_send_spp+0x58>)
 8117802:	781b      	ldrb	r3, [r3, #0]
 8117804:	b29b      	uxth	r3, r3
 8117806:	461a      	mov	r2, r3
 8117808:	490c      	ldr	r1, [pc, #48]	; (811783c <udpClient_send_spp+0x5c>)
 811780a:	6878      	ldr	r0, [r7, #4]
 811780c:	f7fc fbd0 	bl	8113fb0 <pbuf_take>

		/* send udp data */
		if ((udp_send(upcb, txBuf)) == ERR_OK) {
 8117810:	4b0b      	ldr	r3, [pc, #44]	; (8117840 <udpClient_send_spp+0x60>)
 8117812:	681b      	ldr	r3, [r3, #0]
 8117814:	6879      	ldr	r1, [r7, #4]
 8117816:	4618      	mov	r0, r3
 8117818:	f7fd f992 	bl	8114b40 <udp_send>
 811781c:	4603      	mov	r3, r0
 811781e:	2b00      	cmp	r3, #0
 8117820:	d002      	beq.n	8117828 <udpClient_send_spp+0x48>
		} else
			printf("Error Sending UDP Packet\n");
 8117822:	4808      	ldr	r0, [pc, #32]	; (8117844 <udpClient_send_spp+0x64>)
 8117824:	f001 fce2 	bl	81191ec <puts>

		/* free pbuf */
		pbuf_free(txBuf);
 8117828:	6878      	ldr	r0, [r7, #4]
 811782a:	f7fc f9bb 	bl	8113ba4 <pbuf_free>
	}
}
 811782e:	bf00      	nop
 8117830:	3708      	adds	r7, #8
 8117832:	46bd      	mov	sp, r7
 8117834:	bd80      	pop	{r7, pc}
 8117836:	bf00      	nop
 8117838:	10005c7e 	.word	0x10005c7e
 811783c:	10008dbc 	.word	0x10008dbc
 8117840:	10008db8 	.word	0x10008db8
 8117844:	0811ceb4 	.word	0x0811ceb4

08117848 <udpClient_connect>:

void udpClient_connect(void) {
 8117848:	b580      	push	{r7, lr}
 811784a:	af00      	add	r7, sp, #0

	//SERVER STATIC IP
	IP_ADDR4(&SERVER_ipaddr, 192, 168, 1, 100);
 811784c:	4b1d      	ldr	r3, [pc, #116]	; (81178c4 <udpClient_connect+0x7c>)
 811784e:	4a1e      	ldr	r2, [pc, #120]	; (81178c8 <udpClient_connect+0x80>)
 8117850:	601a      	str	r2, [r3, #0]
	//IP_ADDR4(&SERVER_ipaddr, 192, 168, 1, 103);

	/* 1. Create a new UDP control block  */
	upcb = udp_new();
 8117852:	f7fd fc75 	bl	8115140 <udp_new>
 8117856:	4603      	mov	r3, r0
 8117858:	4a1c      	ldr	r2, [pc, #112]	; (81178cc <udpClient_connect+0x84>)
 811785a:	6013      	str	r3, [r2, #0]
	upcb2 = udp_new();
 811785c:	f7fd fc70 	bl	8115140 <udp_new>
 8117860:	4603      	mov	r3, r0
 8117862:	4a1b      	ldr	r2, [pc, #108]	; (81178d0 <udpClient_connect+0x88>)
 8117864:	6013      	str	r3, [r2, #0]

		/* Bind to local IP and local port */

		if (udp_bind(upcb, IP_ANY_TYPE, 5005) == ERR_USE)
 8117866:	4b19      	ldr	r3, [pc, #100]	; (81178cc <udpClient_connect+0x84>)
 8117868:	681b      	ldr	r3, [r3, #0]
 811786a:	f241 328d 	movw	r2, #5005	; 0x138d
 811786e:	4919      	ldr	r1, [pc, #100]	; (81178d4 <udpClient_connect+0x8c>)
 8117870:	4618      	mov	r0, r3
 8117872:	f7fd fb4f 	bl	8114f14 <udp_bind>
 8117876:	4603      	mov	r3, r0
 8117878:	f113 0f08 	cmn.w	r3, #8
 811787c:	d103      	bne.n	8117886 <udpClient_connect+0x3e>
			printf("Error binding UDP\n");
 811787e:	4816      	ldr	r0, [pc, #88]	; (81178d8 <udpClient_connect+0x90>)
 8117880:	f001 fcb4 	bl	81191ec <puts>
 8117884:	e004      	b.n	8117890 <udpClient_connect+0x48>
		else
			printf("UDP bind on Port %d for TM trasmission \n", 5005);
 8117886:	f241 318d 	movw	r1, #5005	; 0x138d
 811788a:	4814      	ldr	r0, [pc, #80]	; (81178dc <udpClient_connect+0x94>)
 811788c:	f001 fc28 	bl	81190e0 <iprintf>

		/* configure destination IP address and port for telemetry server */
		udp_connect(upcb, &SERVER_ipaddr, UDP_TM_PORT);
 8117890:	4b0e      	ldr	r3, [pc, #56]	; (81178cc <udpClient_connect+0x84>)
 8117892:	681b      	ldr	r3, [r3, #0]
 8117894:	f242 721f 	movw	r2, #10015	; 0x271f
 8117898:	490a      	ldr	r1, [pc, #40]	; (81178c4 <udpClient_connect+0x7c>)
 811789a:	4618      	mov	r0, r3
 811789c:	f7fd fbc2 	bl	8115024 <udp_connect>

		udp_bind(upcb2, IP_ANY_TYPE, UDP_TC_PORT); //port to receive TC
 81178a0:	4b0b      	ldr	r3, [pc, #44]	; (81178d0 <udpClient_connect+0x88>)
 81178a2:	681b      	ldr	r3, [r3, #0]
 81178a4:	f242 7229 	movw	r2, #10025	; 0x2729
 81178a8:	490a      	ldr	r1, [pc, #40]	; (81178d4 <udpClient_connect+0x8c>)
 81178aa:	4618      	mov	r0, r3
 81178ac:	f7fd fb32 	bl	8114f14 <udp_bind>

		//register udp receiver callback on upcb2
		udp_recv(upcb2, udp_receive_callback, NULL);
 81178b0:	4b07      	ldr	r3, [pc, #28]	; (81178d0 <udpClient_connect+0x88>)
 81178b2:	681b      	ldr	r3, [r3, #0]
 81178b4:	2200      	movs	r2, #0
 81178b6:	490a      	ldr	r1, [pc, #40]	; (81178e0 <udpClient_connect+0x98>)
 81178b8:	4618      	mov	r0, r3
 81178ba:	f7fd fc21 	bl	8115100 <udp_recv>

}
 81178be:	bf00      	nop
 81178c0:	bd80      	pop	{r7, pc}
 81178c2:	bf00      	nop
 81178c4:	10008e24 	.word	0x10008e24
 81178c8:	6401a8c0 	.word	0x6401a8c0
 81178cc:	10008db8 	.word	0x10008db8
 81178d0:	10008e28 	.word	0x10008e28
 81178d4:	0811cf60 	.word	0x0811cf60
 81178d8:	0811ced0 	.word	0x0811ced0
 81178dc:	0811cee4 	.word	0x0811cee4
 81178e0:	08117799 	.word	0x08117799

081178e4 <unpack_SPP_TC>:
	TM_hdr.type = 0;
	TM_hdr.data_len = SPP_BYTE_DATA; //bytes in sec. header + data minus one (0 + 6) - 1
	TM_hdr.seqFlag = 3;
}

void unpack_SPP_TC() {
 81178e4:	b5b0      	push	{r4, r5, r7, lr}
 81178e6:	b0ac      	sub	sp, #176	; 0xb0
 81178e8:	af10      	add	r7, sp, #64	; 0x40

	if (SPP_NEW_TC) {
 81178ea:	4b2f      	ldr	r3, [pc, #188]	; (81179a8 <unpack_SPP_TC+0xc4>)
 81178ec:	781b      	ldrb	r3, [r3, #0]
 81178ee:	2b00      	cmp	r3, #0
 81178f0:	d055      	beq.n	811799e <unpack_SPP_TC+0xba>
		SPP_NEW_TC = 0; //reset new packet flag
 81178f2:	4b2d      	ldr	r3, [pc, #180]	; (81179a8 <unpack_SPP_TC+0xc4>)
 81178f4:	2200      	movs	r2, #0
 81178f6:	701a      	strb	r2, [r3, #0]

	primaryHdr TC_pck_hdr;
	space_packet TC_pck;

	TC_pck_hdr.pkt_ver = (uint8_t)(UDP_RX_BUFFER[0] >> 5);
 81178f8:	4b2c      	ldr	r3, [pc, #176]	; (81179ac <unpack_SPP_TC+0xc8>)
 81178fa:	781b      	ldrb	r3, [r3, #0]
 81178fc:	095b      	lsrs	r3, r3, #5
 81178fe:	b2db      	uxtb	r3, r3
 8117900:	653b      	str	r3, [r7, #80]	; 0x50
	TC_pck_hdr.type = (uint8_t)(UDP_RX_BUFFER[0] >> 4); //version is alwais 000
 8117902:	4b2a      	ldr	r3, [pc, #168]	; (81179ac <unpack_SPP_TC+0xc8>)
 8117904:	781b      	ldrb	r3, [r3, #0]
 8117906:	091b      	lsrs	r3, r3, #4
 8117908:	b2db      	uxtb	r3, r3
 811790a:	657b      	str	r3, [r7, #84]	; 0x54
	TC_pck_hdr.secHdrFlag = 0;
 811790c:	2300      	movs	r3, #0
 811790e:	65bb      	str	r3, [r7, #88]	; 0x58
	TC_pck_hdr.APID = UDP_RX_BUFFER[1];   //apid limited to 254 ((bfr[0] & 7)<<8)|(bfr[1]);
 8117910:	4b26      	ldr	r3, [pc, #152]	; (81179ac <unpack_SPP_TC+0xc8>)
 8117912:	785b      	ldrb	r3, [r3, #1]
 8117914:	65fb      	str	r3, [r7, #92]	; 0x5c
	TC_pck_hdr.seqFlag = UDP_RX_BUFFER[2] >> 6;   //apid limited to 254 ((bfr[0] & 7)<<8)|(bfr[1]);
 8117916:	4b25      	ldr	r3, [pc, #148]	; (81179ac <unpack_SPP_TC+0xc8>)
 8117918:	789b      	ldrb	r3, [r3, #2]
 811791a:	099b      	lsrs	r3, r3, #6
 811791c:	b2db      	uxtb	r3, r3
 811791e:	663b      	str	r3, [r7, #96]	; 0x60
	TC_pck_hdr.seqCount = ((UDP_RX_BUFFER[2] & 0x3F)<<6)|UDP_RX_BUFFER[3];
 8117920:	4b22      	ldr	r3, [pc, #136]	; (81179ac <unpack_SPP_TC+0xc8>)
 8117922:	789b      	ldrb	r3, [r3, #2]
 8117924:	019b      	lsls	r3, r3, #6
 8117926:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 811792a:	4a20      	ldr	r2, [pc, #128]	; (81179ac <unpack_SPP_TC+0xc8>)
 811792c:	78d2      	ldrb	r2, [r2, #3]
 811792e:	4313      	orrs	r3, r2
 8117930:	667b      	str	r3, [r7, #100]	; 0x64
	TC_pck_hdr.data_len = UDP_RX_BUFFER[4] << 8 | UDP_RX_BUFFER[5];
 8117932:	4b1e      	ldr	r3, [pc, #120]	; (81179ac <unpack_SPP_TC+0xc8>)
 8117934:	791b      	ldrb	r3, [r3, #4]
 8117936:	021b      	lsls	r3, r3, #8
 8117938:	4a1c      	ldr	r2, [pc, #112]	; (81179ac <unpack_SPP_TC+0xc8>)
 811793a:	7952      	ldrb	r2, [r2, #5]
 811793c:	4313      	orrs	r3, r2
 811793e:	66bb      	str	r3, [r7, #104]	; 0x68
//	printf("SPP data len: %d\n",TC_pck_hdr.data_len);



	//fill spp primary header
	TC_pck.pHdr = TC_pck_hdr;
 8117940:	463c      	mov	r4, r7
 8117942:	f107 0550 	add.w	r5, r7, #80	; 0x50
 8117946:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8117948:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 811794a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 811794e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	for(int k = 0; k < (TC_pck_hdr.data_len)+1; k++) {
 8117952:	2300      	movs	r3, #0
 8117954:	66fb      	str	r3, [r7, #108]	; 0x6c
 8117956:	e00c      	b.n	8117972 <unpack_SPP_TC+0x8e>

		TC_pck.data[k] = UDP_RX_BUFFER[k+6]; //data are made of 16 bit
 8117958:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 811795a:	3306      	adds	r3, #6
 811795c:	4a13      	ldr	r2, [pc, #76]	; (81179ac <unpack_SPP_TC+0xc8>)
 811795e:	5cd1      	ldrb	r1, [r2, r3]
 8117960:	f107 021c 	add.w	r2, r7, #28
 8117964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8117966:	4413      	add	r3, r2
 8117968:	460a      	mov	r2, r1
 811796a:	701a      	strb	r2, [r3, #0]
	for(int k = 0; k < (TC_pck_hdr.data_len)+1; k++) {
 811796c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 811796e:	3301      	adds	r3, #1
 8117970:	66fb      	str	r3, [r7, #108]	; 0x6c
 8117972:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8117974:	1c5a      	adds	r2, r3, #1
 8117976:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8117978:	429a      	cmp	r2, r3
 811797a:	d8ed      	bhi.n	8117958 <unpack_SPP_TC+0x74>

		//printf("SPP data%d: %d\n",k,TC_pck.data[k]);
		}


	parse_SPP_TC(TC_pck); //execute command actions
 811797c:	466d      	mov	r5, sp
 811797e:	f107 0410 	add.w	r4, r7, #16
 8117982:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8117984:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8117986:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8117988:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 811798a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 811798c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 811798e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8117992:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8117996:	463b      	mov	r3, r7
 8117998:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 811799a:	f000 f851 	bl	8117a40 <parse_SPP_TC>

	}

	else {}
}
 811799e:	bf00      	nop
 81179a0:	3770      	adds	r7, #112	; 0x70
 81179a2:	46bd      	mov	sp, r7
 81179a4:	bdb0      	pop	{r4, r5, r7, pc}
 81179a6:	bf00      	nop
 81179a8:	10005c7d 	.word	0x10005c7d
 81179ac:	10008df0 	.word	0x10008df0

081179b0 <pack_SPP_TM>:

void pack_SPP_TM(space_packet tm_pkt) {
 81179b0:	b084      	sub	sp, #16
 81179b2:	b480      	push	{r7}
 81179b4:	b083      	sub	sp, #12
 81179b6:	af00      	add	r7, sp, #0
 81179b8:	f107 0c10 	add.w	ip, r7, #16
 81179bc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	//take data from space packet struct and put it in an ordered char buffer
	 //    TM_PKT --> UDP_TX_BUFFER
	 //calculate packet lenght from datalenght -> SPP_TM_len
	 SPP_TM_len = tm_pkt.pHdr.data_len + 6;// total lenght is size of data + size of primary hdr
 81179c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81179c2:	b2db      	uxtb	r3, r3
 81179c4:	3306      	adds	r3, #6
 81179c6:	b2da      	uxtb	r2, r3
 81179c8:	4b1b      	ldr	r3, [pc, #108]	; (8117a38 <pack_SPP_TM+0x88>)
 81179ca:	701a      	strb	r2, [r3, #0]

	 //copy pkt hdr into udp tx buffer
	 UDP_TX_BUFFER[0] = 0;
 81179cc:	4b1b      	ldr	r3, [pc, #108]	; (8117a3c <pack_SPP_TM+0x8c>)
 81179ce:	2200      	movs	r2, #0
 81179d0:	701a      	strb	r2, [r3, #0]
	 UDP_TX_BUFFER[1] = 5;
 81179d2:	4b1a      	ldr	r3, [pc, #104]	; (8117a3c <pack_SPP_TM+0x8c>)
 81179d4:	2205      	movs	r2, #5
 81179d6:	705a      	strb	r2, [r3, #1]
	 UDP_TX_BUFFER[2] = (3 << 6 | (tm_pkt.pHdr.seqCount >> 4));
 81179d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81179da:	091b      	lsrs	r3, r3, #4
 81179dc:	b2db      	uxtb	r3, r3
 81179de:	f063 033f 	orn	r3, r3, #63	; 0x3f
 81179e2:	b2da      	uxtb	r2, r3
 81179e4:	4b15      	ldr	r3, [pc, #84]	; (8117a3c <pack_SPP_TM+0x8c>)
 81179e6:	709a      	strb	r2, [r3, #2]
	 UDP_TX_BUFFER[3] =  (tm_pkt.pHdr.seqCount) << 8;
 81179e8:	4b14      	ldr	r3, [pc, #80]	; (8117a3c <pack_SPP_TM+0x8c>)
 81179ea:	2200      	movs	r2, #0
 81179ec:	70da      	strb	r2, [r3, #3]
	 UDP_TX_BUFFER[4] = 0;
 81179ee:	4b13      	ldr	r3, [pc, #76]	; (8117a3c <pack_SPP_TM+0x8c>)
 81179f0:	2200      	movs	r2, #0
 81179f2:	711a      	strb	r2, [r3, #4]
	 UDP_TX_BUFFER[5] = tm_pkt.pHdr.data_len;
 81179f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81179f6:	b2da      	uxtb	r2, r3
 81179f8:	4b10      	ldr	r3, [pc, #64]	; (8117a3c <pack_SPP_TM+0x8c>)
 81179fa:	715a      	strb	r2, [r3, #5]

	 for(int j = 6; j < tm_pkt.pHdr.data_len + 6; j++) {
 81179fc:	2306      	movs	r3, #6
 81179fe:	607b      	str	r3, [r7, #4]
 8117a00:	e00d      	b.n	8117a1e <pack_SPP_TM+0x6e>
		 UDP_TX_BUFFER[j] = tm_pkt.data[j - 6];
 8117a02:	687b      	ldr	r3, [r7, #4]
 8117a04:	3b06      	subs	r3, #6
 8117a06:	f107 0210 	add.w	r2, r7, #16
 8117a0a:	4413      	add	r3, r2
 8117a0c:	7f19      	ldrb	r1, [r3, #28]
 8117a0e:	4a0b      	ldr	r2, [pc, #44]	; (8117a3c <pack_SPP_TM+0x8c>)
 8117a10:	687b      	ldr	r3, [r7, #4]
 8117a12:	4413      	add	r3, r2
 8117a14:	460a      	mov	r2, r1
 8117a16:	701a      	strb	r2, [r3, #0]
	 for(int j = 6; j < tm_pkt.pHdr.data_len + 6; j++) {
 8117a18:	687b      	ldr	r3, [r7, #4]
 8117a1a:	3301      	adds	r3, #1
 8117a1c:	607b      	str	r3, [r7, #4]
 8117a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8117a20:	1d9a      	adds	r2, r3, #6
 8117a22:	687b      	ldr	r3, [r7, #4]
 8117a24:	429a      	cmp	r2, r3
 8117a26:	d8ec      	bhi.n	8117a02 <pack_SPP_TM+0x52>
	 }
}
 8117a28:	bf00      	nop
 8117a2a:	bf00      	nop
 8117a2c:	370c      	adds	r7, #12
 8117a2e:	46bd      	mov	sp, r7
 8117a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8117a34:	b004      	add	sp, #16
 8117a36:	4770      	bx	lr
 8117a38:	10005c7e 	.word	0x10005c7e
 8117a3c:	10008dbc 	.word	0x10008dbc

08117a40 <parse_SPP_TC>:

void parse_SPP_TC(space_packet pkt) {
 8117a40:	b084      	sub	sp, #16
 8117a42:	b580      	push	{r7, lr}
 8117a44:	b082      	sub	sp, #8
 8117a46:	af02      	add	r7, sp, #8
 8117a48:	f107 0c08 	add.w	ip, r7, #8
 8117a4c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

//execute action depending on the SPP packet APID and content
//////////////////// IGNITION COMMAND /////////////////////////////
//printf("Parsing TC\n");

if (((pkt.data[0] << 8) | pkt.data[1]) == 200) {
 8117a50:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8117a54:	021b      	lsls	r3, r3, #8
 8117a56:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8117a5a:	4313      	orrs	r3, r2
 8117a5c:	2bc8      	cmp	r3, #200	; 0xc8
 8117a5e:	d10e      	bne.n	8117a7e <parse_SPP_TC+0x3e>
		HAL_GPIO_WritePin(GPIOD,IGN_OUT_Pin, SET);
 8117a60:	2201      	movs	r2, #1
 8117a62:	2101      	movs	r1, #1
 8117a64:	4867      	ldr	r0, [pc, #412]	; (8117c04 <parse_SPP_TC+0x1c4>)
 8117a66:	f7ef fbdd 	bl	8107224 <HAL_GPIO_WritePin>
		osDelay(2000); //blocking, not good
 8117a6a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8117a6e:	f7f5 fbb6 	bl	810d1de <osDelay>
		HAL_GPIO_WritePin(GPIOD,IGN_OUT_Pin, RESET);
 8117a72:	2200      	movs	r2, #0
 8117a74:	2101      	movs	r1, #1
 8117a76:	4863      	ldr	r0, [pc, #396]	; (8117c04 <parse_SPP_TC+0x1c4>)
 8117a78:	f7ef fbd4 	bl	8107224 <HAL_GPIO_WritePin>
 8117a7c:	e004      	b.n	8117a88 <parse_SPP_TC+0x48>
	}
else HAL_GPIO_WritePin(GPIOD,IGN_OUT_Pin, RESET);
 8117a7e:	2200      	movs	r2, #0
 8117a80:	2101      	movs	r1, #1
 8117a82:	4860      	ldr	r0, [pc, #384]	; (8117c04 <parse_SPP_TC+0x1c4>)
 8117a84:	f7ef fbce 	bl	8107224 <HAL_GPIO_WritePin>

//GAS SOLENOID 1 ON COMMAND
if (((pkt.data[0] << 8) | pkt.data[1]) == 207)
 8117a88:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8117a8c:	021b      	lsls	r3, r3, #8
 8117a8e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8117a92:	4313      	orrs	r3, r2
 8117a94:	2bcf      	cmp	r3, #207	; 0xcf
 8117a96:	d104      	bne.n	8117aa2 <parse_SPP_TC+0x62>
	HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_2_Pin ,GPIO_PIN_SET);//solenoid 1 on command
 8117a98:	2201      	movs	r2, #1
 8117a9a:	2120      	movs	r1, #32
 8117a9c:	485a      	ldr	r0, [pc, #360]	; (8117c08 <parse_SPP_TC+0x1c8>)
 8117a9e:	f7ef fbc1 	bl	8107224 <HAL_GPIO_WritePin>

//GAS SOLENOID 1 OFF COMMAND
if (((pkt.data[0] << 8) | pkt.data[1]) == 208)
 8117aa2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8117aa6:	021b      	lsls	r3, r3, #8
 8117aa8:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8117aac:	4313      	orrs	r3, r2
 8117aae:	2bd0      	cmp	r3, #208	; 0xd0
 8117ab0:	d104      	bne.n	8117abc <parse_SPP_TC+0x7c>
	HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_2_Pin ,GPIO_PIN_RESET);
 8117ab2:	2200      	movs	r2, #0
 8117ab4:	2120      	movs	r1, #32
 8117ab6:	4854      	ldr	r0, [pc, #336]	; (8117c08 <parse_SPP_TC+0x1c8>)
 8117ab8:	f7ef fbb4 	bl	8107224 <HAL_GPIO_WritePin>

//GAS SOLENOID 2 ON COMMAND
if (((pkt.data[0] << 8) | pkt.data[1]) == 209)
 8117abc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8117ac0:	021b      	lsls	r3, r3, #8
 8117ac2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8117ac6:	4313      	orrs	r3, r2
 8117ac8:	2bd1      	cmp	r3, #209	; 0xd1
 8117aca:	d104      	bne.n	8117ad6 <parse_SPP_TC+0x96>
	HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_1_Pin ,GPIO_PIN_SET);
 8117acc:	2201      	movs	r2, #1
 8117ace:	2110      	movs	r1, #16
 8117ad0:	484d      	ldr	r0, [pc, #308]	; (8117c08 <parse_SPP_TC+0x1c8>)
 8117ad2:	f7ef fba7 	bl	8107224 <HAL_GPIO_WritePin>

//GAS SOLENOID 2 OFF COMMAND
if (((pkt.data[0] << 8) | pkt.data[1]) == 210)
 8117ad6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8117ada:	021b      	lsls	r3, r3, #8
 8117adc:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8117ae0:	4313      	orrs	r3, r2
 8117ae2:	2bd2      	cmp	r3, #210	; 0xd2
 8117ae4:	d104      	bne.n	8117af0 <parse_SPP_TC+0xb0>
	HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_1_Pin ,GPIO_PIN_RESET);
 8117ae6:	2200      	movs	r2, #0
 8117ae8:	2110      	movs	r1, #16
 8117aea:	4847      	ldr	r0, [pc, #284]	; (8117c08 <parse_SPP_TC+0x1c8>)
 8117aec:	f7ef fb9a 	bl	8107224 <HAL_GPIO_WritePin>


//START STATIC TEST FIRE (IGNITION + VALVE 1 AND VALVE 2)
if (((pkt.data[0] << 8) | pkt.data[1]) == 26) {
 8117af0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8117af4:	021b      	lsls	r3, r3, #8
 8117af6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8117afa:	4313      	orrs	r3, r2
 8117afc:	2b1a      	cmp	r3, #26
 8117afe:	d117      	bne.n	8117b30 <parse_SPP_TC+0xf0>

	HAL_GPIO_WritePin(GPIOD,IGN_OUT_Pin, SET);
 8117b00:	2201      	movs	r2, #1
 8117b02:	2101      	movs	r1, #1
 8117b04:	483f      	ldr	r0, [pc, #252]	; (8117c04 <parse_SPP_TC+0x1c4>)
 8117b06:	f7ef fb8d 	bl	8107224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_2_Pin ,GPIO_PIN_SET);//solenoid 1 on command
 8117b0a:	2201      	movs	r2, #1
 8117b0c:	2120      	movs	r1, #32
 8117b0e:	483e      	ldr	r0, [pc, #248]	; (8117c08 <parse_SPP_TC+0x1c8>)
 8117b10:	f7ef fb88 	bl	8107224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_1_Pin ,GPIO_PIN_SET);//solenoid 2 on command
 8117b14:	2201      	movs	r2, #1
 8117b16:	2110      	movs	r1, #16
 8117b18:	483b      	ldr	r0, [pc, #236]	; (8117c08 <parse_SPP_TC+0x1c8>)
 8117b1a:	f7ef fb83 	bl	8107224 <HAL_GPIO_WritePin>
	osDelay(2000); //blocking, not good
 8117b1e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8117b22:	f7f5 fb5c 	bl	810d1de <osDelay>
	HAL_GPIO_WritePin(GPIOD,IGN_OUT_Pin, RESET);
 8117b26:	2200      	movs	r2, #0
 8117b28:	2101      	movs	r1, #1
 8117b2a:	4836      	ldr	r0, [pc, #216]	; (8117c04 <parse_SPP_TC+0x1c4>)
 8117b2c:	f7ef fb7a 	bl	8107224 <HAL_GPIO_WritePin>
}

if (((pkt.data[0] << 8) | pkt.data[1]) == 27) {
 8117b30:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8117b34:	021b      	lsls	r3, r3, #8
 8117b36:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8117b3a:	4313      	orrs	r3, r2
 8117b3c:	2b1b      	cmp	r3, #27
 8117b3e:	d109      	bne.n	8117b54 <parse_SPP_TC+0x114>

	HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_2_Pin ,GPIO_PIN_RESET);//solenoid 1 on command
 8117b40:	2200      	movs	r2, #0
 8117b42:	2120      	movs	r1, #32
 8117b44:	4830      	ldr	r0, [pc, #192]	; (8117c08 <parse_SPP_TC+0x1c8>)
 8117b46:	f7ef fb6d 	bl	8107224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, LOW_SIDE_SW_1_Pin ,GPIO_PIN_RESET);//solenoid 2 on command
 8117b4a:	2200      	movs	r2, #0
 8117b4c:	2110      	movs	r1, #16
 8117b4e:	482e      	ldr	r0, [pc, #184]	; (8117c08 <parse_SPP_TC+0x1c8>)
 8117b50:	f7ef fb68 	bl	8107224 <HAL_GPIO_WritePin>
	}

if (((pkt.data[0] << 8) | pkt.data[1]) == 28) {
 8117b54:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8117b58:	021b      	lsls	r3, r3, #8
 8117b5a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8117b5e:	4313      	orrs	r3, r2
 8117b60:	2b1c      	cmp	r3, #28
 8117b62:	d149      	bne.n	8117bf8 <parse_SPP_TC+0x1b8>

	hx711_init(&LOAD_CELL1, LC1_CK_GPIO_Port, LC1_CK_Pin, LC1_DIN_GPIO_Port, LC1_DIN_Pin);
 8117b64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8117b68:	9300      	str	r3, [sp, #0]
 8117b6a:	4b28      	ldr	r3, [pc, #160]	; (8117c0c <parse_SPP_TC+0x1cc>)
 8117b6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8117b70:	4926      	ldr	r1, [pc, #152]	; (8117c0c <parse_SPP_TC+0x1cc>)
 8117b72:	4827      	ldr	r0, [pc, #156]	; (8117c10 <parse_SPP_TC+0x1d0>)
 8117b74:	f7fd ffda 	bl	8115b2c <hx711_init>
	hx711_init(&LOAD_CELL2, LC2_CK_GPIO_Port, LC2_CK_Pin, LC2_DIN_GPIO_Port, LC2_DIN_Pin);
 8117b78:	2380      	movs	r3, #128	; 0x80
 8117b7a:	9300      	str	r3, [sp, #0]
 8117b7c:	4b25      	ldr	r3, [pc, #148]	; (8117c14 <parse_SPP_TC+0x1d4>)
 8117b7e:	2204      	movs	r2, #4
 8117b80:	4920      	ldr	r1, [pc, #128]	; (8117c04 <parse_SPP_TC+0x1c4>)
 8117b82:	4825      	ldr	r0, [pc, #148]	; (8117c18 <parse_SPP_TC+0x1d8>)
 8117b84:	f7fd ffd2 	bl	8115b2c <hx711_init>
	hx711_init(&LOAD_CELL3, LC3_CK_GPIO_Port, LC3_CK_Pin, LC3_DIN_GPIO_Port, LC3_DIN_Pin);
 8117b88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8117b8c:	9300      	str	r3, [sp, #0]
 8117b8e:	4b23      	ldr	r3, [pc, #140]	; (8117c1c <parse_SPP_TC+0x1dc>)
 8117b90:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8117b94:	4922      	ldr	r1, [pc, #136]	; (8117c20 <parse_SPP_TC+0x1e0>)
 8117b96:	4823      	ldr	r0, [pc, #140]	; (8117c24 <parse_SPP_TC+0x1e4>)
 8117b98:	f7fd ffc8 	bl	8115b2c <hx711_init>
	hx711_init(&LOAD_CELL4, LC4_CK_GPIO_Port, LC4_CK_Pin, LC4_DIN_GPIO_Port, LC4_DIN_Pin);
 8117b9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8117ba0:	9300      	str	r3, [sp, #0]
 8117ba2:	4b1e      	ldr	r3, [pc, #120]	; (8117c1c <parse_SPP_TC+0x1dc>)
 8117ba4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8117ba8:	491c      	ldr	r1, [pc, #112]	; (8117c1c <parse_SPP_TC+0x1dc>)
 8117baa:	481f      	ldr	r0, [pc, #124]	; (8117c28 <parse_SPP_TC+0x1e8>)
 8117bac:	f7fd ffbe 	bl	8115b2c <hx711_init>


	hx711_coef_set(&LOAD_CELL1, -45); // LC1
 8117bb0:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8117c2c <parse_SPP_TC+0x1ec>
 8117bb4:	4816      	ldr	r0, [pc, #88]	; (8117c10 <parse_SPP_TC+0x1d0>)
 8117bb6:	f7fe f913 	bl	8115de0 <hx711_coef_set>
	hx711_coef_set(&LOAD_CELL2, -44.5 ); // set calibration coefficent
 8117bba:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8117c30 <parse_SPP_TC+0x1f0>
 8117bbe:	4816      	ldr	r0, [pc, #88]	; (8117c18 <parse_SPP_TC+0x1d8>)
 8117bc0:	f7fe f90e 	bl	8115de0 <hx711_coef_set>
	hx711_coef_set(&LOAD_CELL3, -44.5); // set calibration coefficent
 8117bc4:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8117c30 <parse_SPP_TC+0x1f0>
 8117bc8:	4816      	ldr	r0, [pc, #88]	; (8117c24 <parse_SPP_TC+0x1e4>)
 8117bca:	f7fe f909 	bl	8115de0 <hx711_coef_set>
	hx711_coef_set(&LOAD_CELL4, -44.5); // set calibration coefficent
 8117bce:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8117c30 <parse_SPP_TC+0x1f0>
 8117bd2:	4815      	ldr	r0, [pc, #84]	; (8117c28 <parse_SPP_TC+0x1e8>)
 8117bd4:	f7fe f904 	bl	8115de0 <hx711_coef_set>

	hx711_tare(&LOAD_CELL1, 10); //read offset
 8117bd8:	210a      	movs	r1, #10
 8117bda:	480d      	ldr	r0, [pc, #52]	; (8117c10 <parse_SPP_TC+0x1d0>)
 8117bdc:	f7fe f875 	bl	8115cca <hx711_tare>
	hx711_tare(&LOAD_CELL2, 10); //read offset
 8117be0:	210a      	movs	r1, #10
 8117be2:	480d      	ldr	r0, [pc, #52]	; (8117c18 <parse_SPP_TC+0x1d8>)
 8117be4:	f7fe f871 	bl	8115cca <hx711_tare>
	hx711_tare(&LOAD_CELL3, 10); //read offset
 8117be8:	210a      	movs	r1, #10
 8117bea:	480e      	ldr	r0, [pc, #56]	; (8117c24 <parse_SPP_TC+0x1e4>)
 8117bec:	f7fe f86d 	bl	8115cca <hx711_tare>
	hx711_tare(&LOAD_CELL4, 10); //read offset
 8117bf0:	210a      	movs	r1, #10
 8117bf2:	480d      	ldr	r0, [pc, #52]	; (8117c28 <parse_SPP_TC+0x1e8>)
 8117bf4:	f7fe f869 	bl	8115cca <hx711_tare>

	}
}
 8117bf8:	bf00      	nop
 8117bfa:	46bd      	mov	sp, r7
 8117bfc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8117c00:	b004      	add	sp, #16
 8117c02:	4770      	bx	lr
 8117c04:	58020c00 	.word	0x58020c00
 8117c08:	58021000 	.word	0x58021000
 8117c0c:	58020800 	.word	0x58020800
 8117c10:	10008a24 	.word	0x10008a24
 8117c14:	58021400 	.word	0x58021400
 8117c18:	10008d1c 	.word	0x10008d1c
 8117c1c:	58020400 	.word	0x58020400
 8117c20:	58020000 	.word	0x58020000
 8117c24:	10008d9c 	.word	0x10008d9c
 8117c28:	10008bb0 	.word	0x10008bb0
 8117c2c:	c2340000 	.word	0xc2340000
 8117c30:	c2320000 	.word	0xc2320000

08117c34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8117c34:	b580      	push	{r7, lr}
 8117c36:	b082      	sub	sp, #8
 8117c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8117c3a:	4b0c      	ldr	r3, [pc, #48]	; (8117c6c <HAL_MspInit+0x38>)
 8117c3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8117c40:	4a0a      	ldr	r2, [pc, #40]	; (8117c6c <HAL_MspInit+0x38>)
 8117c42:	f043 0302 	orr.w	r3, r3, #2
 8117c46:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8117c4a:	4b08      	ldr	r3, [pc, #32]	; (8117c6c <HAL_MspInit+0x38>)
 8117c4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8117c50:	f003 0302 	and.w	r3, r3, #2
 8117c54:	607b      	str	r3, [r7, #4]
 8117c56:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8117c58:	2200      	movs	r2, #0
 8117c5a:	210f      	movs	r1, #15
 8117c5c:	f06f 0001 	mvn.w	r0, #1
 8117c60:	f7eb f946 	bl	8102ef0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8117c64:	bf00      	nop
 8117c66:	3708      	adds	r7, #8
 8117c68:	46bd      	mov	sp, r7
 8117c6a:	bd80      	pop	{r7, pc}
 8117c6c:	58024400 	.word	0x58024400

08117c70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8117c70:	b580      	push	{r7, lr}
 8117c72:	b0bc      	sub	sp, #240	; 0xf0
 8117c74:	af00      	add	r7, sp, #0
 8117c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8117c78:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8117c7c:	2200      	movs	r2, #0
 8117c7e:	601a      	str	r2, [r3, #0]
 8117c80:	605a      	str	r2, [r3, #4]
 8117c82:	609a      	str	r2, [r3, #8]
 8117c84:	60da      	str	r2, [r3, #12]
 8117c86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8117c88:	f107 0320 	add.w	r3, r7, #32
 8117c8c:	22bc      	movs	r2, #188	; 0xbc
 8117c8e:	2100      	movs	r1, #0
 8117c90:	4618      	mov	r0, r3
 8117c92:	f000 fd58 	bl	8118746 <memset>
  if(hadc->Instance==ADC1)
 8117c96:	687b      	ldr	r3, [r7, #4]
 8117c98:	681b      	ldr	r3, [r3, #0]
 8117c9a:	4a71      	ldr	r2, [pc, #452]	; (8117e60 <HAL_ADC_MspInit+0x1f0>)
 8117c9c:	4293      	cmp	r3, r2
 8117c9e:	f040 80da 	bne.w	8117e56 <HAL_ADC_MspInit+0x1e6>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8117ca2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8117ca6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8117ca8:	2301      	movs	r3, #1
 8117caa:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 8117cac:	2312      	movs	r3, #18
 8117cae:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8117cb0:	2302      	movs	r3, #2
 8117cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8117cb4:	2302      	movs	r3, #2
 8117cb6:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8117cb8:	2302      	movs	r3, #2
 8117cba:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8117cbc:	23c0      	movs	r3, #192	; 0xc0
 8117cbe:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8117cc0:	2320      	movs	r3, #32
 8117cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8117cc4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8117cc8:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8117cca:	2300      	movs	r3, #0
 8117ccc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8117cd0:	f107 0320 	add.w	r3, r7, #32
 8117cd4:	4618      	mov	r0, r3
 8117cd6:	f7f0 f8a5 	bl	8107e24 <HAL_RCCEx_PeriphCLKConfig>
 8117cda:	4603      	mov	r3, r0
 8117cdc:	2b00      	cmp	r3, #0
 8117cde:	d001      	beq.n	8117ce4 <HAL_ADC_MspInit+0x74>
    {
      Error_Handler();
 8117ce0:	f7ff fc80 	bl	81175e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8117ce4:	4b5f      	ldr	r3, [pc, #380]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117ce6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8117cea:	4a5e      	ldr	r2, [pc, #376]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117cec:	f043 0320 	orr.w	r3, r3, #32
 8117cf0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8117cf4:	4b5b      	ldr	r3, [pc, #364]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117cf6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8117cfa:	f003 0320 	and.w	r3, r3, #32
 8117cfe:	61fb      	str	r3, [r7, #28]
 8117d00:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8117d02:	4b58      	ldr	r3, [pc, #352]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117d08:	4a56      	ldr	r2, [pc, #344]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d0a:	f043 0304 	orr.w	r3, r3, #4
 8117d0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8117d12:	4b54      	ldr	r3, [pc, #336]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117d18:	f003 0304 	and.w	r3, r3, #4
 8117d1c:	61bb      	str	r3, [r7, #24]
 8117d1e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8117d20:	4b50      	ldr	r3, [pc, #320]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117d26:	4a4f      	ldr	r2, [pc, #316]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d28:	f043 0301 	orr.w	r3, r3, #1
 8117d2c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8117d30:	4b4c      	ldr	r3, [pc, #304]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117d36:	f003 0301 	and.w	r3, r3, #1
 8117d3a:	617b      	str	r3, [r7, #20]
 8117d3c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8117d3e:	4b49      	ldr	r3, [pc, #292]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117d44:	4a47      	ldr	r2, [pc, #284]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d46:	f043 0302 	orr.w	r3, r3, #2
 8117d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8117d4e:	4b45      	ldr	r3, [pc, #276]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117d54:	f003 0302 	and.w	r3, r3, #2
 8117d58:	613b      	str	r3, [r7, #16]
 8117d5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8117d5c:	4b41      	ldr	r3, [pc, #260]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117d62:	4a40      	ldr	r2, [pc, #256]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d64:	f043 0320 	orr.w	r3, r3, #32
 8117d68:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8117d6c:	4b3d      	ldr	r3, [pc, #244]	; (8117e64 <HAL_ADC_MspInit+0x1f4>)
 8117d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117d72:	f003 0320 	and.w	r3, r3, #32
 8117d76:	60fb      	str	r3, [r7, #12]
 8117d78:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC1_INP19
    PA6     ------> ADC1_INP3
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8117d7a:	2301      	movs	r3, #1
 8117d7c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8117d80:	2303      	movs	r3, #3
 8117d82:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8117d86:	2300      	movs	r3, #0
 8117d88:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8117d8c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8117d90:	4619      	mov	r1, r3
 8117d92:	4835      	ldr	r0, [pc, #212]	; (8117e68 <HAL_ADC_MspInit+0x1f8>)
 8117d94:	f7ef f87e 	bl	8106e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8117d98:	2379      	movs	r3, #121	; 0x79
 8117d9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8117d9e:	2303      	movs	r3, #3
 8117da0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8117da4:	2300      	movs	r3, #0
 8117da6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8117daa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8117dae:	4619      	mov	r1, r3
 8117db0:	482e      	ldr	r0, [pc, #184]	; (8117e6c <HAL_ADC_MspInit+0x1fc>)
 8117db2:	f7ef f86f 	bl	8106e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8117db6:	2302      	movs	r3, #2
 8117db8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8117dbc:	2303      	movs	r3, #3
 8117dbe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8117dc2:	2300      	movs	r3, #0
 8117dc4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8117dc8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8117dcc:	4619      	mov	r1, r3
 8117dce:	4828      	ldr	r0, [pc, #160]	; (8117e70 <HAL_ADC_MspInit+0x200>)
 8117dd0:	f7ef f860 	bl	8106e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8117dd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8117dd8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8117ddc:	2303      	movs	r3, #3
 8117dde:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8117de2:	2300      	movs	r3, #0
 8117de4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8117de8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8117dec:	4619      	mov	r1, r3
 8117dee:	4821      	ldr	r0, [pc, #132]	; (8117e74 <HAL_ADC_MspInit+0x204>)
 8117df0:	f7ef f850 	bl	8106e94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8117df4:	4b20      	ldr	r3, [pc, #128]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117df6:	4a21      	ldr	r2, [pc, #132]	; (8117e7c <HAL_ADC_MspInit+0x20c>)
 8117df8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8117dfa:	4b1f      	ldr	r3, [pc, #124]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117dfc:	2209      	movs	r2, #9
 8117dfe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8117e00:	4b1d      	ldr	r3, [pc, #116]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e02:	2200      	movs	r2, #0
 8117e04:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8117e06:	4b1c      	ldr	r3, [pc, #112]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e08:	2200      	movs	r2, #0
 8117e0a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8117e0c:	4b1a      	ldr	r3, [pc, #104]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8117e12:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8117e14:	4b18      	ldr	r3, [pc, #96]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8117e1a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8117e1c:	4b16      	ldr	r3, [pc, #88]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8117e22:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8117e24:	4b14      	ldr	r3, [pc, #80]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8117e2a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8117e2c:	4b12      	ldr	r3, [pc, #72]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8117e32:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8117e34:	4b10      	ldr	r3, [pc, #64]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e36:	2200      	movs	r2, #0
 8117e38:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8117e3a:	480f      	ldr	r0, [pc, #60]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e3c:	f7eb f894 	bl	8102f68 <HAL_DMA_Init>
 8117e40:	4603      	mov	r3, r0
 8117e42:	2b00      	cmp	r3, #0
 8117e44:	d001      	beq.n	8117e4a <HAL_ADC_MspInit+0x1da>
    {
      Error_Handler();
 8117e46:	f7ff fbcd 	bl	81175e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8117e4a:	687b      	ldr	r3, [r7, #4]
 8117e4c:	4a0a      	ldr	r2, [pc, #40]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e4e:	64da      	str	r2, [r3, #76]	; 0x4c
 8117e50:	4a09      	ldr	r2, [pc, #36]	; (8117e78 <HAL_ADC_MspInit+0x208>)
 8117e52:	687b      	ldr	r3, [r7, #4]
 8117e54:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8117e56:	bf00      	nop
 8117e58:	37f0      	adds	r7, #240	; 0xf0
 8117e5a:	46bd      	mov	sp, r7
 8117e5c:	bd80      	pop	{r7, pc}
 8117e5e:	bf00      	nop
 8117e60:	40022000 	.word	0x40022000
 8117e64:	58024400 	.word	0x58024400
 8117e68:	58020800 	.word	0x58020800
 8117e6c:	58020000 	.word	0x58020000
 8117e70:	58020400 	.word	0x58020400
 8117e74:	58021400 	.word	0x58021400
 8117e78:	10008ca0 	.word	0x10008ca0
 8117e7c:	40020410 	.word	0x40020410

08117e80 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8117e80:	b580      	push	{r7, lr}
 8117e82:	b0ba      	sub	sp, #232	; 0xe8
 8117e84:	af00      	add	r7, sp, #0
 8117e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8117e88:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8117e8c:	2200      	movs	r2, #0
 8117e8e:	601a      	str	r2, [r3, #0]
 8117e90:	605a      	str	r2, [r3, #4]
 8117e92:	609a      	str	r2, [r3, #8]
 8117e94:	60da      	str	r2, [r3, #12]
 8117e96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8117e98:	f107 0318 	add.w	r3, r7, #24
 8117e9c:	22bc      	movs	r2, #188	; 0xbc
 8117e9e:	2100      	movs	r1, #0
 8117ea0:	4618      	mov	r0, r3
 8117ea2:	f000 fc50 	bl	8118746 <memset>
  if(hlptim->Instance==LPTIM1)
 8117ea6:	687b      	ldr	r3, [r7, #4]
 8117ea8:	681b      	ldr	r3, [r3, #0]
 8117eaa:	4a51      	ldr	r2, [pc, #324]	; (8117ff0 <HAL_LPTIM_MspInit+0x170>)
 8117eac:	4293      	cmp	r3, r2
 8117eae:	d14b      	bne.n	8117f48 <HAL_LPTIM_MspInit+0xc8>
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8117eb0:	2320      	movs	r3, #32
 8117eb2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_D2PCLK1;
 8117eb4:	2300      	movs	r3, #0
 8117eb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8117eba:	f107 0318 	add.w	r3, r7, #24
 8117ebe:	4618      	mov	r0, r3
 8117ec0:	f7ef ffb0 	bl	8107e24 <HAL_RCCEx_PeriphCLKConfig>
 8117ec4:	4603      	mov	r3, r0
 8117ec6:	2b00      	cmp	r3, #0
 8117ec8:	d001      	beq.n	8117ece <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8117eca:	f7ff fb8b 	bl	81175e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8117ece:	4b49      	ldr	r3, [pc, #292]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117ed0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8117ed4:	4a47      	ldr	r2, [pc, #284]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117ed6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8117eda:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8117ede:	4b45      	ldr	r3, [pc, #276]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117ee0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8117ee4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8117ee8:	617b      	str	r3, [r7, #20]
 8117eea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8117eec:	4b41      	ldr	r3, [pc, #260]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117ef2:	4a40      	ldr	r2, [pc, #256]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117ef4:	f043 0308 	orr.w	r3, r3, #8
 8117ef8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8117efc:	4b3d      	ldr	r3, [pc, #244]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117f02:	f003 0308 	and.w	r3, r3, #8
 8117f06:	613b      	str	r3, [r7, #16]
 8117f08:	693b      	ldr	r3, [r7, #16]
    /**LPTIM1 GPIO Configuration
    PD12     ------> LPTIM1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8117f0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8117f0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8117f12:	2302      	movs	r3, #2
 8117f14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8117f18:	2300      	movs	r3, #0
 8117f1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8117f1e:	2300      	movs	r3, #0
 8117f20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8117f24:	2301      	movs	r3, #1
 8117f26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8117f2a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8117f2e:	4619      	mov	r1, r3
 8117f30:	4831      	ldr	r0, [pc, #196]	; (8117ff8 <HAL_LPTIM_MspInit+0x178>)
 8117f32:	f7ee ffaf 	bl	8106e94 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 5, 0);
 8117f36:	2200      	movs	r2, #0
 8117f38:	2105      	movs	r1, #5
 8117f3a:	205d      	movs	r0, #93	; 0x5d
 8117f3c:	f7ea ffd8 	bl	8102ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8117f40:	205d      	movs	r0, #93	; 0x5d
 8117f42:	f7ea ffef 	bl	8102f24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8117f46:	e04f      	b.n	8117fe8 <HAL_LPTIM_MspInit+0x168>
  else if(hlptim->Instance==LPTIM2)
 8117f48:	687b      	ldr	r3, [r7, #4]
 8117f4a:	681b      	ldr	r3, [r3, #0]
 8117f4c:	4a2b      	ldr	r2, [pc, #172]	; (8117ffc <HAL_LPTIM_MspInit+0x17c>)
 8117f4e:	4293      	cmp	r3, r2
 8117f50:	d14a      	bne.n	8117fe8 <HAL_LPTIM_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8117f52:	2340      	movs	r3, #64	; 0x40
 8117f54:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_D3PCLK1;
 8117f56:	2300      	movs	r3, #0
 8117f58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8117f5c:	f107 0318 	add.w	r3, r7, #24
 8117f60:	4618      	mov	r0, r3
 8117f62:	f7ef ff5f 	bl	8107e24 <HAL_RCCEx_PeriphCLKConfig>
 8117f66:	4603      	mov	r3, r0
 8117f68:	2b00      	cmp	r3, #0
 8117f6a:	d001      	beq.n	8117f70 <HAL_LPTIM_MspInit+0xf0>
      Error_Handler();
 8117f6c:	f7ff fb3a 	bl	81175e4 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8117f70:	4b20      	ldr	r3, [pc, #128]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117f72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8117f76:	4a1f      	ldr	r2, [pc, #124]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117f78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8117f7c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8117f80:	4b1c      	ldr	r3, [pc, #112]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117f82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8117f86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8117f8a:	60fb      	str	r3, [r7, #12]
 8117f8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8117f8e:	4b19      	ldr	r3, [pc, #100]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117f94:	4a17      	ldr	r2, [pc, #92]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117f96:	f043 0302 	orr.w	r3, r3, #2
 8117f9a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8117f9e:	4b15      	ldr	r3, [pc, #84]	; (8117ff4 <HAL_LPTIM_MspInit+0x174>)
 8117fa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8117fa4:	f003 0302 	and.w	r3, r3, #2
 8117fa8:	60bb      	str	r3, [r7, #8]
 8117faa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8117fac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8117fb0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8117fb4:	2302      	movs	r3, #2
 8117fb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8117fba:	2300      	movs	r3, #0
 8117fbc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8117fc0:	2300      	movs	r3, #0
 8117fc2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8117fc6:	2303      	movs	r3, #3
 8117fc8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8117fcc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8117fd0:	4619      	mov	r1, r3
 8117fd2:	480b      	ldr	r0, [pc, #44]	; (8118000 <HAL_LPTIM_MspInit+0x180>)
 8117fd4:	f7ee ff5e 	bl	8106e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 5, 0);
 8117fd8:	2200      	movs	r2, #0
 8117fda:	2105      	movs	r1, #5
 8117fdc:	208a      	movs	r0, #138	; 0x8a
 8117fde:	f7ea ff87 	bl	8102ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8117fe2:	208a      	movs	r0, #138	; 0x8a
 8117fe4:	f7ea ff9e 	bl	8102f24 <HAL_NVIC_EnableIRQ>
}
 8117fe8:	bf00      	nop
 8117fea:	37e8      	adds	r7, #232	; 0xe8
 8117fec:	46bd      	mov	sp, r7
 8117fee:	bd80      	pop	{r7, pc}
 8117ff0:	40002400 	.word	0x40002400
 8117ff4:	58024400 	.word	0x58024400
 8117ff8:	58020c00 	.word	0x58020c00
 8117ffc:	58002400 	.word	0x58002400
 8118000:	58020400 	.word	0x58020400

08118004 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8118004:	b580      	push	{r7, lr}
 8118006:	b08a      	sub	sp, #40	; 0x28
 8118008:	af00      	add	r7, sp, #0
 811800a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 811800c:	f107 0314 	add.w	r3, r7, #20
 8118010:	2200      	movs	r2, #0
 8118012:	601a      	str	r2, [r3, #0]
 8118014:	605a      	str	r2, [r3, #4]
 8118016:	609a      	str	r2, [r3, #8]
 8118018:	60da      	str	r2, [r3, #12]
 811801a:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP2)
 811801c:	687b      	ldr	r3, [r7, #4]
 811801e:	681b      	ldr	r3, [r3, #0]
 8118020:	4a18      	ldr	r2, [pc, #96]	; (8118084 <HAL_OPAMP_MspInit+0x80>)
 8118022:	4293      	cmp	r3, r2
 8118024:	d12a      	bne.n	811807c <HAL_OPAMP_MspInit+0x78>
  {
  /* USER CODE BEGIN OPAMP2_MspInit 0 */

  /* USER CODE END OPAMP2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 8118026:	4b18      	ldr	r3, [pc, #96]	; (8118088 <HAL_OPAMP_MspInit+0x84>)
 8118028:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 811802c:	4a16      	ldr	r2, [pc, #88]	; (8118088 <HAL_OPAMP_MspInit+0x84>)
 811802e:	f043 0310 	orr.w	r3, r3, #16
 8118032:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8118036:	4b14      	ldr	r3, [pc, #80]	; (8118088 <HAL_OPAMP_MspInit+0x84>)
 8118038:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 811803c:	f003 0310 	and.w	r3, r3, #16
 8118040:	613b      	str	r3, [r7, #16]
 8118042:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8118044:	4b10      	ldr	r3, [pc, #64]	; (8118088 <HAL_OPAMP_MspInit+0x84>)
 8118046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 811804a:	4a0f      	ldr	r2, [pc, #60]	; (8118088 <HAL_OPAMP_MspInit+0x84>)
 811804c:	f043 0310 	orr.w	r3, r3, #16
 8118050:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8118054:	4b0c      	ldr	r3, [pc, #48]	; (8118088 <HAL_OPAMP_MspInit+0x84>)
 8118056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 811805a:	f003 0310 	and.w	r3, r3, #16
 811805e:	60fb      	str	r3, [r7, #12]
 8118060:	68fb      	ldr	r3, [r7, #12]
    /**OPAMP2 GPIO Configuration
    PE7     ------> OPAMP2_VOUT
    PE9     ------> OPAMP2_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8118062:	f44f 7320 	mov.w	r3, #640	; 0x280
 8118066:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8118068:	2303      	movs	r3, #3
 811806a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 811806c:	2300      	movs	r3, #0
 811806e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8118070:	f107 0314 	add.w	r3, r7, #20
 8118074:	4619      	mov	r1, r3
 8118076:	4805      	ldr	r0, [pc, #20]	; (811808c <HAL_OPAMP_MspInit+0x88>)
 8118078:	f7ee ff0c 	bl	8106e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }

}
 811807c:	bf00      	nop
 811807e:	3728      	adds	r7, #40	; 0x28
 8118080:	46bd      	mov	sp, r7
 8118082:	bd80      	pop	{r7, pc}
 8118084:	40009010 	.word	0x40009010
 8118088:	58024400 	.word	0x58024400
 811808c:	58021000 	.word	0x58021000

08118090 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8118090:	b580      	push	{r7, lr}
 8118092:	b08c      	sub	sp, #48	; 0x30
 8118094:	af00      	add	r7, sp, #0
 8118096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8118098:	f107 031c 	add.w	r3, r7, #28
 811809c:	2200      	movs	r2, #0
 811809e:	601a      	str	r2, [r3, #0]
 81180a0:	605a      	str	r2, [r3, #4]
 81180a2:	609a      	str	r2, [r3, #8]
 81180a4:	60da      	str	r2, [r3, #12]
 81180a6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM8)
 81180a8:	687b      	ldr	r3, [r7, #4]
 81180aa:	681b      	ldr	r3, [r3, #0]
 81180ac:	4a37      	ldr	r2, [pc, #220]	; (811818c <HAL_TIM_Base_MspInit+0xfc>)
 81180ae:	4293      	cmp	r3, r2
 81180b0:	d117      	bne.n	81180e2 <HAL_TIM_Base_MspInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 81180b2:	4b37      	ldr	r3, [pc, #220]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 81180b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81180b8:	4a35      	ldr	r2, [pc, #212]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 81180ba:	f043 0302 	orr.w	r3, r3, #2
 81180be:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81180c2:	4b33      	ldr	r3, [pc, #204]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 81180c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81180c8:	f003 0302 	and.w	r3, r3, #2
 81180cc:	61bb      	str	r3, [r7, #24]
 81180ce:	69bb      	ldr	r3, [r7, #24]
    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 81180d0:	2200      	movs	r2, #0
 81180d2:	2105      	movs	r1, #5
 81180d4:	202c      	movs	r0, #44	; 0x2c
 81180d6:	f7ea ff0b 	bl	8102ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 81180da:	202c      	movs	r0, #44	; 0x2c
 81180dc:	f7ea ff22 	bl	8102f24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 81180e0:	e04f      	b.n	8118182 <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM15)
 81180e2:	687b      	ldr	r3, [r7, #4]
 81180e4:	681b      	ldr	r3, [r3, #0]
 81180e6:	4a2b      	ldr	r2, [pc, #172]	; (8118194 <HAL_TIM_Base_MspInit+0x104>)
 81180e8:	4293      	cmp	r3, r2
 81180ea:	d10f      	bne.n	811810c <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 81180ec:	4b28      	ldr	r3, [pc, #160]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 81180ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81180f2:	4a27      	ldr	r2, [pc, #156]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 81180f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81180f8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81180fc:	4b24      	ldr	r3, [pc, #144]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 81180fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8118102:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8118106:	617b      	str	r3, [r7, #20]
 8118108:	697b      	ldr	r3, [r7, #20]
}
 811810a:	e03a      	b.n	8118182 <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM16)
 811810c:	687b      	ldr	r3, [r7, #4]
 811810e:	681b      	ldr	r3, [r3, #0]
 8118110:	4a21      	ldr	r2, [pc, #132]	; (8118198 <HAL_TIM_Base_MspInit+0x108>)
 8118112:	4293      	cmp	r3, r2
 8118114:	d135      	bne.n	8118182 <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8118116:	4b1e      	ldr	r3, [pc, #120]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 8118118:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 811811c:	4a1c      	ldr	r2, [pc, #112]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 811811e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8118122:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8118126:	4b1a      	ldr	r3, [pc, #104]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 8118128:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 811812c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8118130:	613b      	str	r3, [r7, #16]
 8118132:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8118134:	4b16      	ldr	r3, [pc, #88]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 8118136:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 811813a:	4a15      	ldr	r2, [pc, #84]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 811813c:	f043 0320 	orr.w	r3, r3, #32
 8118140:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8118144:	4b12      	ldr	r3, [pc, #72]	; (8118190 <HAL_TIM_Base_MspInit+0x100>)
 8118146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 811814a:	f003 0320 	and.w	r3, r3, #32
 811814e:	60fb      	str	r3, [r7, #12]
 8118150:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8118152:	2340      	movs	r3, #64	; 0x40
 8118154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8118156:	2302      	movs	r3, #2
 8118158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 811815a:	2300      	movs	r3, #0
 811815c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 811815e:	2300      	movs	r3, #0
 8118160:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8118162:	2301      	movs	r3, #1
 8118164:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8118166:	f107 031c 	add.w	r3, r7, #28
 811816a:	4619      	mov	r1, r3
 811816c:	480b      	ldr	r0, [pc, #44]	; (811819c <HAL_TIM_Base_MspInit+0x10c>)
 811816e:	f7ee fe91 	bl	8106e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM16_IRQn, 5, 0);
 8118172:	2200      	movs	r2, #0
 8118174:	2105      	movs	r1, #5
 8118176:	2075      	movs	r0, #117	; 0x75
 8118178:	f7ea feba 	bl	8102ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 811817c:	2075      	movs	r0, #117	; 0x75
 811817e:	f7ea fed1 	bl	8102f24 <HAL_NVIC_EnableIRQ>
}
 8118182:	bf00      	nop
 8118184:	3730      	adds	r7, #48	; 0x30
 8118186:	46bd      	mov	sp, r7
 8118188:	bd80      	pop	{r7, pc}
 811818a:	bf00      	nop
 811818c:	40010400 	.word	0x40010400
 8118190:	58024400 	.word	0x58024400
 8118194:	40014000 	.word	0x40014000
 8118198:	40014400 	.word	0x40014400
 811819c:	58021400 	.word	0x58021400

081181a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 81181a0:	b580      	push	{r7, lr}
 81181a2:	b088      	sub	sp, #32
 81181a4:	af00      	add	r7, sp, #0
 81181a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81181a8:	f107 030c 	add.w	r3, r7, #12
 81181ac:	2200      	movs	r2, #0
 81181ae:	601a      	str	r2, [r3, #0]
 81181b0:	605a      	str	r2, [r3, #4]
 81181b2:	609a      	str	r2, [r3, #8]
 81181b4:	60da      	str	r2, [r3, #12]
 81181b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 81181b8:	687b      	ldr	r3, [r7, #4]
 81181ba:	681b      	ldr	r3, [r3, #0]
 81181bc:	4a13      	ldr	r2, [pc, #76]	; (811820c <HAL_TIM_MspPostInit+0x6c>)
 81181be:	4293      	cmp	r3, r2
 81181c0:	d11f      	bne.n	8118202 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 81181c2:	4b13      	ldr	r3, [pc, #76]	; (8118210 <HAL_TIM_MspPostInit+0x70>)
 81181c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81181c8:	4a11      	ldr	r2, [pc, #68]	; (8118210 <HAL_TIM_MspPostInit+0x70>)
 81181ca:	f043 0304 	orr.w	r3, r3, #4
 81181ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81181d2:	4b0f      	ldr	r3, [pc, #60]	; (8118210 <HAL_TIM_MspPostInit+0x70>)
 81181d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81181d8:	f003 0304 	and.w	r3, r3, #4
 81181dc:	60bb      	str	r3, [r7, #8]
 81181de:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 81181e0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 81181e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81181e6:	2302      	movs	r3, #2
 81181e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81181ea:	2300      	movs	r3, #0
 81181ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81181ee:	2300      	movs	r3, #0
 81181f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 81181f2:	2303      	movs	r3, #3
 81181f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81181f6:	f107 030c 	add.w	r3, r7, #12
 81181fa:	4619      	mov	r1, r3
 81181fc:	4805      	ldr	r0, [pc, #20]	; (8118214 <HAL_TIM_MspPostInit+0x74>)
 81181fe:	f7ee fe49 	bl	8106e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8118202:	bf00      	nop
 8118204:	3720      	adds	r7, #32
 8118206:	46bd      	mov	sp, r7
 8118208:	bd80      	pop	{r7, pc}
 811820a:	bf00      	nop
 811820c:	40010400 	.word	0x40010400
 8118210:	58024400 	.word	0x58024400
 8118214:	58020800 	.word	0x58020800

08118218 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8118218:	b580      	push	{r7, lr}
 811821a:	b0b2      	sub	sp, #200	; 0xc8
 811821c:	af00      	add	r7, sp, #0
 811821e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8118220:	f107 030c 	add.w	r3, r7, #12
 8118224:	22bc      	movs	r2, #188	; 0xbc
 8118226:	2100      	movs	r1, #0
 8118228:	4618      	mov	r0, r3
 811822a:	f000 fa8c 	bl	8118746 <memset>
  if(huart->Instance==USART3)
 811822e:	687b      	ldr	r3, [r7, #4]
 8118230:	681b      	ldr	r3, [r3, #0]
 8118232:	4a12      	ldr	r2, [pc, #72]	; (811827c <HAL_UART_MspInit+0x64>)
 8118234:	4293      	cmp	r3, r2
 8118236:	d11d      	bne.n	8118274 <HAL_UART_MspInit+0x5c>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8118238:	2302      	movs	r3, #2
 811823a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 811823c:	2300      	movs	r3, #0
 811823e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8118242:	f107 030c 	add.w	r3, r7, #12
 8118246:	4618      	mov	r0, r3
 8118248:	f7ef fdec 	bl	8107e24 <HAL_RCCEx_PeriphCLKConfig>
 811824c:	4603      	mov	r3, r0
 811824e:	2b00      	cmp	r3, #0
 8118250:	d001      	beq.n	8118256 <HAL_UART_MspInit+0x3e>
    {
      Error_Handler();
 8118252:	f7ff f9c7 	bl	81175e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8118256:	4b0a      	ldr	r3, [pc, #40]	; (8118280 <HAL_UART_MspInit+0x68>)
 8118258:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 811825c:	4a08      	ldr	r2, [pc, #32]	; (8118280 <HAL_UART_MspInit+0x68>)
 811825e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8118262:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8118266:	4b06      	ldr	r3, [pc, #24]	; (8118280 <HAL_UART_MspInit+0x68>)
 8118268:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 811826c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8118270:	60bb      	str	r3, [r7, #8]
 8118272:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8118274:	bf00      	nop
 8118276:	37c8      	adds	r7, #200	; 0xc8
 8118278:	46bd      	mov	sp, r7
 811827a:	bd80      	pop	{r7, pc}
 811827c:	40004800 	.word	0x40004800
 8118280:	58024400 	.word	0x58024400

08118284 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8118284:	b580      	push	{r7, lr}
 8118286:	b090      	sub	sp, #64	; 0x40
 8118288:	af00      	add	r7, sp, #0
 811828a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM2 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 811828c:	687b      	ldr	r3, [r7, #4]
 811828e:	2b0f      	cmp	r3, #15
 8118290:	d827      	bhi.n	81182e2 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0U);
 8118292:	2200      	movs	r2, #0
 8118294:	6879      	ldr	r1, [r7, #4]
 8118296:	201c      	movs	r0, #28
 8118298:	f7ea fe2a 	bl	8102ef0 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 811829c:	201c      	movs	r0, #28
 811829e:	f7ea fe41 	bl	8102f24 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 81182a2:	4a29      	ldr	r2, [pc, #164]	; (8118348 <HAL_InitTick+0xc4>)
 81182a4:	687b      	ldr	r3, [r7, #4]
 81182a6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 81182a8:	4b28      	ldr	r3, [pc, #160]	; (811834c <HAL_InitTick+0xc8>)
 81182aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81182ae:	4a27      	ldr	r2, [pc, #156]	; (811834c <HAL_InitTick+0xc8>)
 81182b0:	f043 0301 	orr.w	r3, r3, #1
 81182b4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81182b8:	4b24      	ldr	r3, [pc, #144]	; (811834c <HAL_InitTick+0xc8>)
 81182ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81182be:	f003 0301 	and.w	r3, r3, #1
 81182c2:	60fb      	str	r3, [r7, #12]
 81182c4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 81182c6:	f107 0210 	add.w	r2, r7, #16
 81182ca:	f107 0314 	add.w	r3, r7, #20
 81182ce:	4611      	mov	r1, r2
 81182d0:	4618      	mov	r0, r3
 81182d2:	f7ef fd65 	bl	8107da0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 81182d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81182d8:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 81182da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81182dc:	2b00      	cmp	r3, #0
 81182de:	d106      	bne.n	81182ee <HAL_InitTick+0x6a>
 81182e0:	e001      	b.n	81182e6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 81182e2:	2301      	movs	r3, #1
 81182e4:	e02c      	b.n	8118340 <HAL_InitTick+0xbc>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 81182e6:	f7ef fd2f 	bl	8107d48 <HAL_RCC_GetPCLK1Freq>
 81182ea:	63f8      	str	r0, [r7, #60]	; 0x3c
 81182ec:	e004      	b.n	81182f8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 81182ee:	f7ef fd2b 	bl	8107d48 <HAL_RCC_GetPCLK1Freq>
 81182f2:	4603      	mov	r3, r0
 81182f4:	005b      	lsls	r3, r3, #1
 81182f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 81182f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81182fa:	4a15      	ldr	r2, [pc, #84]	; (8118350 <HAL_InitTick+0xcc>)
 81182fc:	fba2 2303 	umull	r2, r3, r2, r3
 8118300:	0c9b      	lsrs	r3, r3, #18
 8118302:	3b01      	subs	r3, #1
 8118304:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8118306:	4b13      	ldr	r3, [pc, #76]	; (8118354 <HAL_InitTick+0xd0>)
 8118308:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 811830c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 811830e:	4b11      	ldr	r3, [pc, #68]	; (8118354 <HAL_InitTick+0xd0>)
 8118310:	f240 32e7 	movw	r2, #999	; 0x3e7
 8118314:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8118316:	4a0f      	ldr	r2, [pc, #60]	; (8118354 <HAL_InitTick+0xd0>)
 8118318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 811831a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 811831c:	4b0d      	ldr	r3, [pc, #52]	; (8118354 <HAL_InitTick+0xd0>)
 811831e:	2200      	movs	r2, #0
 8118320:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8118322:	4b0c      	ldr	r3, [pc, #48]	; (8118354 <HAL_InitTick+0xd0>)
 8118324:	2200      	movs	r2, #0
 8118326:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8118328:	480a      	ldr	r0, [pc, #40]	; (8118354 <HAL_InitTick+0xd0>)
 811832a:	f7f1 ff01 	bl	810a130 <HAL_TIM_Base_Init>
 811832e:	4603      	mov	r3, r0
 8118330:	2b00      	cmp	r3, #0
 8118332:	d104      	bne.n	811833e <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8118334:	4807      	ldr	r0, [pc, #28]	; (8118354 <HAL_InitTick+0xd0>)
 8118336:	f7f1 ffc3 	bl	810a2c0 <HAL_TIM_Base_Start_IT>
 811833a:	4603      	mov	r3, r0
 811833c:	e000      	b.n	8118340 <HAL_InitTick+0xbc>
  }

  /* Return function status */
  return HAL_ERROR;
 811833e:	2301      	movs	r3, #1
}
 8118340:	4618      	mov	r0, r3
 8118342:	3740      	adds	r7, #64	; 0x40
 8118344:	46bd      	mov	sp, r7
 8118346:	bd80      	pop	{r7, pc}
 8118348:	10000008 	.word	0x10000008
 811834c:	58024400 	.word	0x58024400
 8118350:	431bde83 	.word	0x431bde83
 8118354:	10008e2c 	.word	0x10008e2c

08118358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8118358:	b480      	push	{r7}
 811835a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 811835c:	e7fe      	b.n	811835c <NMI_Handler+0x4>

0811835e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 811835e:	b480      	push	{r7}
 8118360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8118362:	e7fe      	b.n	8118362 <HardFault_Handler+0x4>

08118364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8118364:	b480      	push	{r7}
 8118366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8118368:	e7fe      	b.n	8118368 <MemManage_Handler+0x4>

0811836a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 811836a:	b480      	push	{r7}
 811836c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 811836e:	e7fe      	b.n	811836e <BusFault_Handler+0x4>

08118370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8118370:	b480      	push	{r7}
 8118372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8118374:	e7fe      	b.n	8118374 <UsageFault_Handler+0x4>

08118376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8118376:	b480      	push	{r7}
 8118378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 811837a:	bf00      	nop
 811837c:	46bd      	mov	sp, r7
 811837e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8118382:	4770      	bx	lr

08118384 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8118384:	b580      	push	{r7, lr}
 8118386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8118388:	4802      	ldr	r0, [pc, #8]	; (8118394 <TIM2_IRQHandler+0x10>)
 811838a:	f7f2 fa23 	bl	810a7d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 811838e:	bf00      	nop
 8118390:	bd80      	pop	{r7, pc}
 8118392:	bf00      	nop
 8118394:	10008e2c 	.word	0x10008e2c

08118398 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8118398:	b580      	push	{r7, lr}
 811839a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 811839c:	4802      	ldr	r0, [pc, #8]	; (81183a8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 811839e:	f7f2 fa19 	bl	810a7d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 81183a2:	bf00      	nop
 81183a4:	bd80      	pop	{r7, pc}
 81183a6:	bf00      	nop
 81183a8:	10008a7c 	.word	0x10008a7c

081183ac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 81183ac:	b580      	push	{r7, lr}
 81183ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 81183b0:	4802      	ldr	r0, [pc, #8]	; (81183bc <DMA2_Stream0_IRQHandler+0x10>)
 81183b2:	f7eb fb9d 	bl	8103af0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 81183b6:	bf00      	nop
 81183b8:	bd80      	pop	{r7, pc}
 81183ba:	bf00      	nop
 81183bc:	10008ca0 	.word	0x10008ca0

081183c0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 81183c0:	b580      	push	{r7, lr}
 81183c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 81183c4:	4802      	ldr	r0, [pc, #8]	; (81183d0 <ETH_IRQHandler+0x10>)
 81183c6:	f7ed fb7f 	bl	8105ac8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 81183ca:	bf00      	nop
 81183cc:	bd80      	pop	{r7, pc}
 81183ce:	bf00      	nop
 81183d0:	1000891c 	.word	0x1000891c

081183d4 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 81183d4:	b580      	push	{r7, lr}
 81183d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 81183d8:	4802      	ldr	r0, [pc, #8]	; (81183e4 <LPTIM1_IRQHandler+0x10>)
 81183da:	f7ef f873 	bl	81074c4 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 81183de:	bf00      	nop
 81183e0:	bd80      	pop	{r7, pc}
 81183e2:	bf00      	nop
 81183e4:	10008c68 	.word	0x10008c68

081183e8 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 81183e8:	b580      	push	{r7, lr}
 81183ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 81183ec:	4802      	ldr	r0, [pc, #8]	; (81183f8 <TIM16_IRQHandler+0x10>)
 81183ee:	f7f2 f9f1 	bl	810a7d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 81183f2:	bf00      	nop
 81183f4:	bd80      	pop	{r7, pc}
 81183f6:	bf00      	nop
 81183f8:	10008d48 	.word	0x10008d48

081183fc <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 81183fc:	b580      	push	{r7, lr}
 81183fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8118400:	4802      	ldr	r0, [pc, #8]	; (811840c <LPTIM2_IRQHandler+0x10>)
 8118402:	f7ef f85f 	bl	81074c4 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 8118406:	bf00      	nop
 8118408:	bd80      	pop	{r7, pc}
 811840a:	bf00      	nop
 811840c:	10008c30 	.word	0x10008c30

08118410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8118410:	b480      	push	{r7}
 8118412:	b087      	sub	sp, #28
 8118414:	af00      	add	r7, sp, #0
 8118416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8118418:	4a14      	ldr	r2, [pc, #80]	; (811846c <_sbrk+0x5c>)
 811841a:	4b15      	ldr	r3, [pc, #84]	; (8118470 <_sbrk+0x60>)
 811841c:	1ad3      	subs	r3, r2, r3
 811841e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8118420:	697b      	ldr	r3, [r7, #20]
 8118422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8118424:	4b13      	ldr	r3, [pc, #76]	; (8118474 <_sbrk+0x64>)
 8118426:	681b      	ldr	r3, [r3, #0]
 8118428:	2b00      	cmp	r3, #0
 811842a:	d102      	bne.n	8118432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 811842c:	4b11      	ldr	r3, [pc, #68]	; (8118474 <_sbrk+0x64>)
 811842e:	4a12      	ldr	r2, [pc, #72]	; (8118478 <_sbrk+0x68>)
 8118430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8118432:	4b10      	ldr	r3, [pc, #64]	; (8118474 <_sbrk+0x64>)
 8118434:	681a      	ldr	r2, [r3, #0]
 8118436:	687b      	ldr	r3, [r7, #4]
 8118438:	4413      	add	r3, r2
 811843a:	693a      	ldr	r2, [r7, #16]
 811843c:	429a      	cmp	r2, r3
 811843e:	d205      	bcs.n	811844c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8118440:	4b0e      	ldr	r3, [pc, #56]	; (811847c <_sbrk+0x6c>)
 8118442:	220c      	movs	r2, #12
 8118444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8118446:	f04f 33ff 	mov.w	r3, #4294967295
 811844a:	e009      	b.n	8118460 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 811844c:	4b09      	ldr	r3, [pc, #36]	; (8118474 <_sbrk+0x64>)
 811844e:	681b      	ldr	r3, [r3, #0]
 8118450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8118452:	4b08      	ldr	r3, [pc, #32]	; (8118474 <_sbrk+0x64>)
 8118454:	681a      	ldr	r2, [r3, #0]
 8118456:	687b      	ldr	r3, [r7, #4]
 8118458:	4413      	add	r3, r2
 811845a:	4a06      	ldr	r2, [pc, #24]	; (8118474 <_sbrk+0x64>)
 811845c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 811845e:	68fb      	ldr	r3, [r7, #12]
}
 8118460:	4618      	mov	r0, r3
 8118462:	371c      	adds	r7, #28
 8118464:	46bd      	mov	sp, r7
 8118466:	f85d 7b04 	ldr.w	r7, [sp], #4
 811846a:	4770      	bx	lr
 811846c:	10048000 	.word	0x10048000
 8118470:	00002000 	.word	0x00002000
 8118474:	10005c80 	.word	0x10005c80
 8118478:	10008e88 	.word	0x10008e88
 811847c:	10008820 	.word	0x10008820

08118480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8118480:	f8df d034 	ldr.w	sp, [pc, #52]	; 81184b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8118484:	f7e8 fe34 	bl	81010f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8118488:	480c      	ldr	r0, [pc, #48]	; (81184bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 811848a:	490d      	ldr	r1, [pc, #52]	; (81184c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 811848c:	4a0d      	ldr	r2, [pc, #52]	; (81184c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 811848e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8118490:	e002      	b.n	8118498 <LoopCopyDataInit>

08118492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8118492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8118494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8118496:	3304      	adds	r3, #4

08118498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8118498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 811849a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 811849c:	d3f9      	bcc.n	8118492 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 811849e:	4a0a      	ldr	r2, [pc, #40]	; (81184c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81184a0:	4c0a      	ldr	r4, [pc, #40]	; (81184cc <LoopFillZerobss+0x22>)
  movs r3, #0
 81184a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 81184a4:	e001      	b.n	81184aa <LoopFillZerobss>

081184a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81184a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81184a8:	3204      	adds	r2, #4

081184aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81184aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81184ac:	d3fb      	bcc.n	81184a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81184ae:	f000 f907 	bl	81186c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81184b2:	f7fd fca5 	bl	8115e00 <main>
  bx  lr
 81184b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81184b8:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81184bc:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81184c0:	100001fc 	.word	0x100001fc
  ldr r2, =_sidata
 81184c4:	0811d480 	.word	0x0811d480
  ldr r2, =_sbss
 81184c8:	10001aa0 	.word	0x10001aa0
  ldr r4, =_ebss
 81184cc:	10008e84 	.word	0x10008e84

081184d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81184d0:	e7fe      	b.n	81184d0 <ADC3_IRQHandler>
	...

081184d4 <std>:
 81184d4:	2300      	movs	r3, #0
 81184d6:	b510      	push	{r4, lr}
 81184d8:	4604      	mov	r4, r0
 81184da:	e9c0 3300 	strd	r3, r3, [r0]
 81184de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 81184e2:	6083      	str	r3, [r0, #8]
 81184e4:	8181      	strh	r1, [r0, #12]
 81184e6:	6643      	str	r3, [r0, #100]	; 0x64
 81184e8:	81c2      	strh	r2, [r0, #14]
 81184ea:	6183      	str	r3, [r0, #24]
 81184ec:	4619      	mov	r1, r3
 81184ee:	2208      	movs	r2, #8
 81184f0:	305c      	adds	r0, #92	; 0x5c
 81184f2:	f000 f928 	bl	8118746 <memset>
 81184f6:	4b05      	ldr	r3, [pc, #20]	; (811850c <std+0x38>)
 81184f8:	6263      	str	r3, [r4, #36]	; 0x24
 81184fa:	4b05      	ldr	r3, [pc, #20]	; (8118510 <std+0x3c>)
 81184fc:	62a3      	str	r3, [r4, #40]	; 0x28
 81184fe:	4b05      	ldr	r3, [pc, #20]	; (8118514 <std+0x40>)
 8118500:	62e3      	str	r3, [r4, #44]	; 0x2c
 8118502:	4b05      	ldr	r3, [pc, #20]	; (8118518 <std+0x44>)
 8118504:	6224      	str	r4, [r4, #32]
 8118506:	6323      	str	r3, [r4, #48]	; 0x30
 8118508:	bd10      	pop	{r4, pc}
 811850a:	bf00      	nop
 811850c:	081194fd 	.word	0x081194fd
 8118510:	0811951f 	.word	0x0811951f
 8118514:	08119557 	.word	0x08119557
 8118518:	0811957b 	.word	0x0811957b

0811851c <_cleanup_r>:
 811851c:	4901      	ldr	r1, [pc, #4]	; (8118524 <_cleanup_r+0x8>)
 811851e:	f000 b8af 	b.w	8118680 <_fwalk_reent>
 8118522:	bf00      	nop
 8118524:	0811a585 	.word	0x0811a585

08118528 <__sfmoreglue>:
 8118528:	b570      	push	{r4, r5, r6, lr}
 811852a:	1e4a      	subs	r2, r1, #1
 811852c:	2568      	movs	r5, #104	; 0x68
 811852e:	4355      	muls	r5, r2
 8118530:	460e      	mov	r6, r1
 8118532:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8118536:	f000 f90f 	bl	8118758 <_malloc_r>
 811853a:	4604      	mov	r4, r0
 811853c:	b140      	cbz	r0, 8118550 <__sfmoreglue+0x28>
 811853e:	2100      	movs	r1, #0
 8118540:	e9c0 1600 	strd	r1, r6, [r0]
 8118544:	300c      	adds	r0, #12
 8118546:	60a0      	str	r0, [r4, #8]
 8118548:	f105 0268 	add.w	r2, r5, #104	; 0x68
 811854c:	f000 f8fb 	bl	8118746 <memset>
 8118550:	4620      	mov	r0, r4
 8118552:	bd70      	pop	{r4, r5, r6, pc}

08118554 <__sfp_lock_acquire>:
 8118554:	4801      	ldr	r0, [pc, #4]	; (811855c <__sfp_lock_acquire+0x8>)
 8118556:	f000 b8d8 	b.w	811870a <__retarget_lock_acquire_recursive>
 811855a:	bf00      	nop
 811855c:	10008e80 	.word	0x10008e80

08118560 <__sfp_lock_release>:
 8118560:	4801      	ldr	r0, [pc, #4]	; (8118568 <__sfp_lock_release+0x8>)
 8118562:	f000 b8d3 	b.w	811870c <__retarget_lock_release_recursive>
 8118566:	bf00      	nop
 8118568:	10008e80 	.word	0x10008e80

0811856c <__sinit_lock_acquire>:
 811856c:	4801      	ldr	r0, [pc, #4]	; (8118574 <__sinit_lock_acquire+0x8>)
 811856e:	f000 b8cc 	b.w	811870a <__retarget_lock_acquire_recursive>
 8118572:	bf00      	nop
 8118574:	10008e7b 	.word	0x10008e7b

08118578 <__sinit_lock_release>:
 8118578:	4801      	ldr	r0, [pc, #4]	; (8118580 <__sinit_lock_release+0x8>)
 811857a:	f000 b8c7 	b.w	811870c <__retarget_lock_release_recursive>
 811857e:	bf00      	nop
 8118580:	10008e7b 	.word	0x10008e7b

08118584 <__sinit>:
 8118584:	b510      	push	{r4, lr}
 8118586:	4604      	mov	r4, r0
 8118588:	f7ff fff0 	bl	811856c <__sinit_lock_acquire>
 811858c:	69a3      	ldr	r3, [r4, #24]
 811858e:	b11b      	cbz	r3, 8118598 <__sinit+0x14>
 8118590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8118594:	f7ff bff0 	b.w	8118578 <__sinit_lock_release>
 8118598:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 811859c:	6523      	str	r3, [r4, #80]	; 0x50
 811859e:	4b13      	ldr	r3, [pc, #76]	; (81185ec <__sinit+0x68>)
 81185a0:	4a13      	ldr	r2, [pc, #76]	; (81185f0 <__sinit+0x6c>)
 81185a2:	681b      	ldr	r3, [r3, #0]
 81185a4:	62a2      	str	r2, [r4, #40]	; 0x28
 81185a6:	42a3      	cmp	r3, r4
 81185a8:	bf04      	itt	eq
 81185aa:	2301      	moveq	r3, #1
 81185ac:	61a3      	streq	r3, [r4, #24]
 81185ae:	4620      	mov	r0, r4
 81185b0:	f000 f820 	bl	81185f4 <__sfp>
 81185b4:	6060      	str	r0, [r4, #4]
 81185b6:	4620      	mov	r0, r4
 81185b8:	f000 f81c 	bl	81185f4 <__sfp>
 81185bc:	60a0      	str	r0, [r4, #8]
 81185be:	4620      	mov	r0, r4
 81185c0:	f000 f818 	bl	81185f4 <__sfp>
 81185c4:	2200      	movs	r2, #0
 81185c6:	60e0      	str	r0, [r4, #12]
 81185c8:	2104      	movs	r1, #4
 81185ca:	6860      	ldr	r0, [r4, #4]
 81185cc:	f7ff ff82 	bl	81184d4 <std>
 81185d0:	68a0      	ldr	r0, [r4, #8]
 81185d2:	2201      	movs	r2, #1
 81185d4:	2109      	movs	r1, #9
 81185d6:	f7ff ff7d 	bl	81184d4 <std>
 81185da:	68e0      	ldr	r0, [r4, #12]
 81185dc:	2202      	movs	r2, #2
 81185de:	2112      	movs	r1, #18
 81185e0:	f7ff ff78 	bl	81184d4 <std>
 81185e4:	2301      	movs	r3, #1
 81185e6:	61a3      	str	r3, [r4, #24]
 81185e8:	e7d2      	b.n	8118590 <__sinit+0xc>
 81185ea:	bf00      	nop
 81185ec:	0811d18c 	.word	0x0811d18c
 81185f0:	0811851d 	.word	0x0811851d

081185f4 <__sfp>:
 81185f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81185f6:	4607      	mov	r7, r0
 81185f8:	f7ff ffac 	bl	8118554 <__sfp_lock_acquire>
 81185fc:	4b1e      	ldr	r3, [pc, #120]	; (8118678 <__sfp+0x84>)
 81185fe:	681e      	ldr	r6, [r3, #0]
 8118600:	69b3      	ldr	r3, [r6, #24]
 8118602:	b913      	cbnz	r3, 811860a <__sfp+0x16>
 8118604:	4630      	mov	r0, r6
 8118606:	f7ff ffbd 	bl	8118584 <__sinit>
 811860a:	3648      	adds	r6, #72	; 0x48
 811860c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8118610:	3b01      	subs	r3, #1
 8118612:	d503      	bpl.n	811861c <__sfp+0x28>
 8118614:	6833      	ldr	r3, [r6, #0]
 8118616:	b30b      	cbz	r3, 811865c <__sfp+0x68>
 8118618:	6836      	ldr	r6, [r6, #0]
 811861a:	e7f7      	b.n	811860c <__sfp+0x18>
 811861c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8118620:	b9d5      	cbnz	r5, 8118658 <__sfp+0x64>
 8118622:	4b16      	ldr	r3, [pc, #88]	; (811867c <__sfp+0x88>)
 8118624:	60e3      	str	r3, [r4, #12]
 8118626:	f104 0058 	add.w	r0, r4, #88	; 0x58
 811862a:	6665      	str	r5, [r4, #100]	; 0x64
 811862c:	f000 f86c 	bl	8118708 <__retarget_lock_init_recursive>
 8118630:	f7ff ff96 	bl	8118560 <__sfp_lock_release>
 8118634:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8118638:	e9c4 5504 	strd	r5, r5, [r4, #16]
 811863c:	6025      	str	r5, [r4, #0]
 811863e:	61a5      	str	r5, [r4, #24]
 8118640:	2208      	movs	r2, #8
 8118642:	4629      	mov	r1, r5
 8118644:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8118648:	f000 f87d 	bl	8118746 <memset>
 811864c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8118650:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8118654:	4620      	mov	r0, r4
 8118656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8118658:	3468      	adds	r4, #104	; 0x68
 811865a:	e7d9      	b.n	8118610 <__sfp+0x1c>
 811865c:	2104      	movs	r1, #4
 811865e:	4638      	mov	r0, r7
 8118660:	f7ff ff62 	bl	8118528 <__sfmoreglue>
 8118664:	4604      	mov	r4, r0
 8118666:	6030      	str	r0, [r6, #0]
 8118668:	2800      	cmp	r0, #0
 811866a:	d1d5      	bne.n	8118618 <__sfp+0x24>
 811866c:	f7ff ff78 	bl	8118560 <__sfp_lock_release>
 8118670:	230c      	movs	r3, #12
 8118672:	603b      	str	r3, [r7, #0]
 8118674:	e7ee      	b.n	8118654 <__sfp+0x60>
 8118676:	bf00      	nop
 8118678:	0811d18c 	.word	0x0811d18c
 811867c:	ffff0001 	.word	0xffff0001

08118680 <_fwalk_reent>:
 8118680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8118684:	4606      	mov	r6, r0
 8118686:	4688      	mov	r8, r1
 8118688:	f100 0448 	add.w	r4, r0, #72	; 0x48
 811868c:	2700      	movs	r7, #0
 811868e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8118692:	f1b9 0901 	subs.w	r9, r9, #1
 8118696:	d505      	bpl.n	81186a4 <_fwalk_reent+0x24>
 8118698:	6824      	ldr	r4, [r4, #0]
 811869a:	2c00      	cmp	r4, #0
 811869c:	d1f7      	bne.n	811868e <_fwalk_reent+0xe>
 811869e:	4638      	mov	r0, r7
 81186a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81186a4:	89ab      	ldrh	r3, [r5, #12]
 81186a6:	2b01      	cmp	r3, #1
 81186a8:	d907      	bls.n	81186ba <_fwalk_reent+0x3a>
 81186aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 81186ae:	3301      	adds	r3, #1
 81186b0:	d003      	beq.n	81186ba <_fwalk_reent+0x3a>
 81186b2:	4629      	mov	r1, r5
 81186b4:	4630      	mov	r0, r6
 81186b6:	47c0      	blx	r8
 81186b8:	4307      	orrs	r7, r0
 81186ba:	3568      	adds	r5, #104	; 0x68
 81186bc:	e7e9      	b.n	8118692 <_fwalk_reent+0x12>
	...

081186c0 <__libc_init_array>:
 81186c0:	b570      	push	{r4, r5, r6, lr}
 81186c2:	4d0d      	ldr	r5, [pc, #52]	; (81186f8 <__libc_init_array+0x38>)
 81186c4:	4c0d      	ldr	r4, [pc, #52]	; (81186fc <__libc_init_array+0x3c>)
 81186c6:	1b64      	subs	r4, r4, r5
 81186c8:	10a4      	asrs	r4, r4, #2
 81186ca:	2600      	movs	r6, #0
 81186cc:	42a6      	cmp	r6, r4
 81186ce:	d109      	bne.n	81186e4 <__libc_init_array+0x24>
 81186d0:	4d0b      	ldr	r5, [pc, #44]	; (8118700 <__libc_init_array+0x40>)
 81186d2:	4c0c      	ldr	r4, [pc, #48]	; (8118704 <__libc_init_array+0x44>)
 81186d4:	f002 fe1c 	bl	811b310 <_init>
 81186d8:	1b64      	subs	r4, r4, r5
 81186da:	10a4      	asrs	r4, r4, #2
 81186dc:	2600      	movs	r6, #0
 81186de:	42a6      	cmp	r6, r4
 81186e0:	d105      	bne.n	81186ee <__libc_init_array+0x2e>
 81186e2:	bd70      	pop	{r4, r5, r6, pc}
 81186e4:	f855 3b04 	ldr.w	r3, [r5], #4
 81186e8:	4798      	blx	r3
 81186ea:	3601      	adds	r6, #1
 81186ec:	e7ee      	b.n	81186cc <__libc_init_array+0xc>
 81186ee:	f855 3b04 	ldr.w	r3, [r5], #4
 81186f2:	4798      	blx	r3
 81186f4:	3601      	adds	r6, #1
 81186f6:	e7f2      	b.n	81186de <__libc_init_array+0x1e>
 81186f8:	0811d478 	.word	0x0811d478
 81186fc:	0811d478 	.word	0x0811d478
 8118700:	0811d478 	.word	0x0811d478
 8118704:	0811d47c 	.word	0x0811d47c

08118708 <__retarget_lock_init_recursive>:
 8118708:	4770      	bx	lr

0811870a <__retarget_lock_acquire_recursive>:
 811870a:	4770      	bx	lr

0811870c <__retarget_lock_release_recursive>:
 811870c:	4770      	bx	lr

0811870e <memcmp>:
 811870e:	b530      	push	{r4, r5, lr}
 8118710:	3901      	subs	r1, #1
 8118712:	2400      	movs	r4, #0
 8118714:	42a2      	cmp	r2, r4
 8118716:	d101      	bne.n	811871c <memcmp+0xe>
 8118718:	2000      	movs	r0, #0
 811871a:	e005      	b.n	8118728 <memcmp+0x1a>
 811871c:	5d03      	ldrb	r3, [r0, r4]
 811871e:	3401      	adds	r4, #1
 8118720:	5d0d      	ldrb	r5, [r1, r4]
 8118722:	42ab      	cmp	r3, r5
 8118724:	d0f6      	beq.n	8118714 <memcmp+0x6>
 8118726:	1b58      	subs	r0, r3, r5
 8118728:	bd30      	pop	{r4, r5, pc}

0811872a <memcpy>:
 811872a:	440a      	add	r2, r1
 811872c:	4291      	cmp	r1, r2
 811872e:	f100 33ff 	add.w	r3, r0, #4294967295
 8118732:	d100      	bne.n	8118736 <memcpy+0xc>
 8118734:	4770      	bx	lr
 8118736:	b510      	push	{r4, lr}
 8118738:	f811 4b01 	ldrb.w	r4, [r1], #1
 811873c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8118740:	4291      	cmp	r1, r2
 8118742:	d1f9      	bne.n	8118738 <memcpy+0xe>
 8118744:	bd10      	pop	{r4, pc}

08118746 <memset>:
 8118746:	4402      	add	r2, r0
 8118748:	4603      	mov	r3, r0
 811874a:	4293      	cmp	r3, r2
 811874c:	d100      	bne.n	8118750 <memset+0xa>
 811874e:	4770      	bx	lr
 8118750:	f803 1b01 	strb.w	r1, [r3], #1
 8118754:	e7f9      	b.n	811874a <memset+0x4>
	...

08118758 <_malloc_r>:
 8118758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 811875a:	1ccd      	adds	r5, r1, #3
 811875c:	f025 0503 	bic.w	r5, r5, #3
 8118760:	3508      	adds	r5, #8
 8118762:	2d0c      	cmp	r5, #12
 8118764:	bf38      	it	cc
 8118766:	250c      	movcc	r5, #12
 8118768:	2d00      	cmp	r5, #0
 811876a:	4606      	mov	r6, r0
 811876c:	db01      	blt.n	8118772 <_malloc_r+0x1a>
 811876e:	42a9      	cmp	r1, r5
 8118770:	d903      	bls.n	811877a <_malloc_r+0x22>
 8118772:	230c      	movs	r3, #12
 8118774:	6033      	str	r3, [r6, #0]
 8118776:	2000      	movs	r0, #0
 8118778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 811877a:	f001 ffd3 	bl	811a724 <__malloc_lock>
 811877e:	4921      	ldr	r1, [pc, #132]	; (8118804 <_malloc_r+0xac>)
 8118780:	680a      	ldr	r2, [r1, #0]
 8118782:	4614      	mov	r4, r2
 8118784:	b99c      	cbnz	r4, 81187ae <_malloc_r+0x56>
 8118786:	4f20      	ldr	r7, [pc, #128]	; (8118808 <_malloc_r+0xb0>)
 8118788:	683b      	ldr	r3, [r7, #0]
 811878a:	b923      	cbnz	r3, 8118796 <_malloc_r+0x3e>
 811878c:	4621      	mov	r1, r4
 811878e:	4630      	mov	r0, r6
 8118790:	f000 fdde 	bl	8119350 <_sbrk_r>
 8118794:	6038      	str	r0, [r7, #0]
 8118796:	4629      	mov	r1, r5
 8118798:	4630      	mov	r0, r6
 811879a:	f000 fdd9 	bl	8119350 <_sbrk_r>
 811879e:	1c43      	adds	r3, r0, #1
 81187a0:	d123      	bne.n	81187ea <_malloc_r+0x92>
 81187a2:	230c      	movs	r3, #12
 81187a4:	6033      	str	r3, [r6, #0]
 81187a6:	4630      	mov	r0, r6
 81187a8:	f001 ffc2 	bl	811a730 <__malloc_unlock>
 81187ac:	e7e3      	b.n	8118776 <_malloc_r+0x1e>
 81187ae:	6823      	ldr	r3, [r4, #0]
 81187b0:	1b5b      	subs	r3, r3, r5
 81187b2:	d417      	bmi.n	81187e4 <_malloc_r+0x8c>
 81187b4:	2b0b      	cmp	r3, #11
 81187b6:	d903      	bls.n	81187c0 <_malloc_r+0x68>
 81187b8:	6023      	str	r3, [r4, #0]
 81187ba:	441c      	add	r4, r3
 81187bc:	6025      	str	r5, [r4, #0]
 81187be:	e004      	b.n	81187ca <_malloc_r+0x72>
 81187c0:	6863      	ldr	r3, [r4, #4]
 81187c2:	42a2      	cmp	r2, r4
 81187c4:	bf0c      	ite	eq
 81187c6:	600b      	streq	r3, [r1, #0]
 81187c8:	6053      	strne	r3, [r2, #4]
 81187ca:	4630      	mov	r0, r6
 81187cc:	f001 ffb0 	bl	811a730 <__malloc_unlock>
 81187d0:	f104 000b 	add.w	r0, r4, #11
 81187d4:	1d23      	adds	r3, r4, #4
 81187d6:	f020 0007 	bic.w	r0, r0, #7
 81187da:	1ac2      	subs	r2, r0, r3
 81187dc:	d0cc      	beq.n	8118778 <_malloc_r+0x20>
 81187de:	1a1b      	subs	r3, r3, r0
 81187e0:	50a3      	str	r3, [r4, r2]
 81187e2:	e7c9      	b.n	8118778 <_malloc_r+0x20>
 81187e4:	4622      	mov	r2, r4
 81187e6:	6864      	ldr	r4, [r4, #4]
 81187e8:	e7cc      	b.n	8118784 <_malloc_r+0x2c>
 81187ea:	1cc4      	adds	r4, r0, #3
 81187ec:	f024 0403 	bic.w	r4, r4, #3
 81187f0:	42a0      	cmp	r0, r4
 81187f2:	d0e3      	beq.n	81187bc <_malloc_r+0x64>
 81187f4:	1a21      	subs	r1, r4, r0
 81187f6:	4630      	mov	r0, r6
 81187f8:	f000 fdaa 	bl	8119350 <_sbrk_r>
 81187fc:	3001      	adds	r0, #1
 81187fe:	d1dd      	bne.n	81187bc <_malloc_r+0x64>
 8118800:	e7cf      	b.n	81187a2 <_malloc_r+0x4a>
 8118802:	bf00      	nop
 8118804:	10005c84 	.word	0x10005c84
 8118808:	10005c88 	.word	0x10005c88

0811880c <__cvt>:
 811880c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8118810:	ec55 4b10 	vmov	r4, r5, d0
 8118814:	2d00      	cmp	r5, #0
 8118816:	460e      	mov	r6, r1
 8118818:	4619      	mov	r1, r3
 811881a:	462b      	mov	r3, r5
 811881c:	bfbb      	ittet	lt
 811881e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8118822:	461d      	movlt	r5, r3
 8118824:	2300      	movge	r3, #0
 8118826:	232d      	movlt	r3, #45	; 0x2d
 8118828:	700b      	strb	r3, [r1, #0]
 811882a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 811882c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8118830:	4691      	mov	r9, r2
 8118832:	f023 0820 	bic.w	r8, r3, #32
 8118836:	bfbc      	itt	lt
 8118838:	4622      	movlt	r2, r4
 811883a:	4614      	movlt	r4, r2
 811883c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8118840:	d005      	beq.n	811884e <__cvt+0x42>
 8118842:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8118846:	d100      	bne.n	811884a <__cvt+0x3e>
 8118848:	3601      	adds	r6, #1
 811884a:	2102      	movs	r1, #2
 811884c:	e000      	b.n	8118850 <__cvt+0x44>
 811884e:	2103      	movs	r1, #3
 8118850:	ab03      	add	r3, sp, #12
 8118852:	9301      	str	r3, [sp, #4]
 8118854:	ab02      	add	r3, sp, #8
 8118856:	9300      	str	r3, [sp, #0]
 8118858:	ec45 4b10 	vmov	d0, r4, r5
 811885c:	4653      	mov	r3, sl
 811885e:	4632      	mov	r2, r6
 8118860:	f001 f81e 	bl	81198a0 <_dtoa_r>
 8118864:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8118868:	4607      	mov	r7, r0
 811886a:	d102      	bne.n	8118872 <__cvt+0x66>
 811886c:	f019 0f01 	tst.w	r9, #1
 8118870:	d022      	beq.n	81188b8 <__cvt+0xac>
 8118872:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8118876:	eb07 0906 	add.w	r9, r7, r6
 811887a:	d110      	bne.n	811889e <__cvt+0x92>
 811887c:	783b      	ldrb	r3, [r7, #0]
 811887e:	2b30      	cmp	r3, #48	; 0x30
 8118880:	d10a      	bne.n	8118898 <__cvt+0x8c>
 8118882:	2200      	movs	r2, #0
 8118884:	2300      	movs	r3, #0
 8118886:	4620      	mov	r0, r4
 8118888:	4629      	mov	r1, r5
 811888a:	f7e8 f9a5 	bl	8100bd8 <__aeabi_dcmpeq>
 811888e:	b918      	cbnz	r0, 8118898 <__cvt+0x8c>
 8118890:	f1c6 0601 	rsb	r6, r6, #1
 8118894:	f8ca 6000 	str.w	r6, [sl]
 8118898:	f8da 3000 	ldr.w	r3, [sl]
 811889c:	4499      	add	r9, r3
 811889e:	2200      	movs	r2, #0
 81188a0:	2300      	movs	r3, #0
 81188a2:	4620      	mov	r0, r4
 81188a4:	4629      	mov	r1, r5
 81188a6:	f7e8 f997 	bl	8100bd8 <__aeabi_dcmpeq>
 81188aa:	b108      	cbz	r0, 81188b0 <__cvt+0xa4>
 81188ac:	f8cd 900c 	str.w	r9, [sp, #12]
 81188b0:	2230      	movs	r2, #48	; 0x30
 81188b2:	9b03      	ldr	r3, [sp, #12]
 81188b4:	454b      	cmp	r3, r9
 81188b6:	d307      	bcc.n	81188c8 <__cvt+0xbc>
 81188b8:	9b03      	ldr	r3, [sp, #12]
 81188ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 81188bc:	1bdb      	subs	r3, r3, r7
 81188be:	4638      	mov	r0, r7
 81188c0:	6013      	str	r3, [r2, #0]
 81188c2:	b004      	add	sp, #16
 81188c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81188c8:	1c59      	adds	r1, r3, #1
 81188ca:	9103      	str	r1, [sp, #12]
 81188cc:	701a      	strb	r2, [r3, #0]
 81188ce:	e7f0      	b.n	81188b2 <__cvt+0xa6>

081188d0 <__exponent>:
 81188d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 81188d2:	4603      	mov	r3, r0
 81188d4:	2900      	cmp	r1, #0
 81188d6:	bfb8      	it	lt
 81188d8:	4249      	neglt	r1, r1
 81188da:	f803 2b02 	strb.w	r2, [r3], #2
 81188de:	bfb4      	ite	lt
 81188e0:	222d      	movlt	r2, #45	; 0x2d
 81188e2:	222b      	movge	r2, #43	; 0x2b
 81188e4:	2909      	cmp	r1, #9
 81188e6:	7042      	strb	r2, [r0, #1]
 81188e8:	dd2a      	ble.n	8118940 <__exponent+0x70>
 81188ea:	f10d 0407 	add.w	r4, sp, #7
 81188ee:	46a4      	mov	ip, r4
 81188f0:	270a      	movs	r7, #10
 81188f2:	46a6      	mov	lr, r4
 81188f4:	460a      	mov	r2, r1
 81188f6:	fb91 f6f7 	sdiv	r6, r1, r7
 81188fa:	fb07 1516 	mls	r5, r7, r6, r1
 81188fe:	3530      	adds	r5, #48	; 0x30
 8118900:	2a63      	cmp	r2, #99	; 0x63
 8118902:	f104 34ff 	add.w	r4, r4, #4294967295
 8118906:	f80e 5c01 	strb.w	r5, [lr, #-1]
 811890a:	4631      	mov	r1, r6
 811890c:	dcf1      	bgt.n	81188f2 <__exponent+0x22>
 811890e:	3130      	adds	r1, #48	; 0x30
 8118910:	f1ae 0502 	sub.w	r5, lr, #2
 8118914:	f804 1c01 	strb.w	r1, [r4, #-1]
 8118918:	1c44      	adds	r4, r0, #1
 811891a:	4629      	mov	r1, r5
 811891c:	4561      	cmp	r1, ip
 811891e:	d30a      	bcc.n	8118936 <__exponent+0x66>
 8118920:	f10d 0209 	add.w	r2, sp, #9
 8118924:	eba2 020e 	sub.w	r2, r2, lr
 8118928:	4565      	cmp	r5, ip
 811892a:	bf88      	it	hi
 811892c:	2200      	movhi	r2, #0
 811892e:	4413      	add	r3, r2
 8118930:	1a18      	subs	r0, r3, r0
 8118932:	b003      	add	sp, #12
 8118934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8118936:	f811 2b01 	ldrb.w	r2, [r1], #1
 811893a:	f804 2f01 	strb.w	r2, [r4, #1]!
 811893e:	e7ed      	b.n	811891c <__exponent+0x4c>
 8118940:	2330      	movs	r3, #48	; 0x30
 8118942:	3130      	adds	r1, #48	; 0x30
 8118944:	7083      	strb	r3, [r0, #2]
 8118946:	70c1      	strb	r1, [r0, #3]
 8118948:	1d03      	adds	r3, r0, #4
 811894a:	e7f1      	b.n	8118930 <__exponent+0x60>

0811894c <_printf_float>:
 811894c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8118950:	ed2d 8b02 	vpush	{d8}
 8118954:	b08d      	sub	sp, #52	; 0x34
 8118956:	460c      	mov	r4, r1
 8118958:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 811895c:	4616      	mov	r6, r2
 811895e:	461f      	mov	r7, r3
 8118960:	4605      	mov	r5, r0
 8118962:	f001 fe5d 	bl	811a620 <_localeconv_r>
 8118966:	f8d0 a000 	ldr.w	sl, [r0]
 811896a:	4650      	mov	r0, sl
 811896c:	f7e7 fcb8 	bl	81002e0 <strlen>
 8118970:	2300      	movs	r3, #0
 8118972:	930a      	str	r3, [sp, #40]	; 0x28
 8118974:	6823      	ldr	r3, [r4, #0]
 8118976:	9305      	str	r3, [sp, #20]
 8118978:	f8d8 3000 	ldr.w	r3, [r8]
 811897c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8118980:	3307      	adds	r3, #7
 8118982:	f023 0307 	bic.w	r3, r3, #7
 8118986:	f103 0208 	add.w	r2, r3, #8
 811898a:	f8c8 2000 	str.w	r2, [r8]
 811898e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8118992:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8118996:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 811899a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 811899e:	9307      	str	r3, [sp, #28]
 81189a0:	f8cd 8018 	str.w	r8, [sp, #24]
 81189a4:	ee08 0a10 	vmov	s16, r0
 81189a8:	4b9f      	ldr	r3, [pc, #636]	; (8118c28 <_printf_float+0x2dc>)
 81189aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 81189ae:	f04f 32ff 	mov.w	r2, #4294967295
 81189b2:	f7e8 f943 	bl	8100c3c <__aeabi_dcmpun>
 81189b6:	bb88      	cbnz	r0, 8118a1c <_printf_float+0xd0>
 81189b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 81189bc:	4b9a      	ldr	r3, [pc, #616]	; (8118c28 <_printf_float+0x2dc>)
 81189be:	f04f 32ff 	mov.w	r2, #4294967295
 81189c2:	f7e8 f91d 	bl	8100c00 <__aeabi_dcmple>
 81189c6:	bb48      	cbnz	r0, 8118a1c <_printf_float+0xd0>
 81189c8:	2200      	movs	r2, #0
 81189ca:	2300      	movs	r3, #0
 81189cc:	4640      	mov	r0, r8
 81189ce:	4649      	mov	r1, r9
 81189d0:	f7e8 f90c 	bl	8100bec <__aeabi_dcmplt>
 81189d4:	b110      	cbz	r0, 81189dc <_printf_float+0x90>
 81189d6:	232d      	movs	r3, #45	; 0x2d
 81189d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81189dc:	4b93      	ldr	r3, [pc, #588]	; (8118c2c <_printf_float+0x2e0>)
 81189de:	4894      	ldr	r0, [pc, #592]	; (8118c30 <_printf_float+0x2e4>)
 81189e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 81189e4:	bf94      	ite	ls
 81189e6:	4698      	movls	r8, r3
 81189e8:	4680      	movhi	r8, r0
 81189ea:	2303      	movs	r3, #3
 81189ec:	6123      	str	r3, [r4, #16]
 81189ee:	9b05      	ldr	r3, [sp, #20]
 81189f0:	f023 0204 	bic.w	r2, r3, #4
 81189f4:	6022      	str	r2, [r4, #0]
 81189f6:	f04f 0900 	mov.w	r9, #0
 81189fa:	9700      	str	r7, [sp, #0]
 81189fc:	4633      	mov	r3, r6
 81189fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8118a00:	4621      	mov	r1, r4
 8118a02:	4628      	mov	r0, r5
 8118a04:	f000 f9d8 	bl	8118db8 <_printf_common>
 8118a08:	3001      	adds	r0, #1
 8118a0a:	f040 8090 	bne.w	8118b2e <_printf_float+0x1e2>
 8118a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8118a12:	b00d      	add	sp, #52	; 0x34
 8118a14:	ecbd 8b02 	vpop	{d8}
 8118a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8118a1c:	4642      	mov	r2, r8
 8118a1e:	464b      	mov	r3, r9
 8118a20:	4640      	mov	r0, r8
 8118a22:	4649      	mov	r1, r9
 8118a24:	f7e8 f90a 	bl	8100c3c <__aeabi_dcmpun>
 8118a28:	b140      	cbz	r0, 8118a3c <_printf_float+0xf0>
 8118a2a:	464b      	mov	r3, r9
 8118a2c:	2b00      	cmp	r3, #0
 8118a2e:	bfbc      	itt	lt
 8118a30:	232d      	movlt	r3, #45	; 0x2d
 8118a32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8118a36:	487f      	ldr	r0, [pc, #508]	; (8118c34 <_printf_float+0x2e8>)
 8118a38:	4b7f      	ldr	r3, [pc, #508]	; (8118c38 <_printf_float+0x2ec>)
 8118a3a:	e7d1      	b.n	81189e0 <_printf_float+0x94>
 8118a3c:	6863      	ldr	r3, [r4, #4]
 8118a3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8118a42:	9206      	str	r2, [sp, #24]
 8118a44:	1c5a      	adds	r2, r3, #1
 8118a46:	d13f      	bne.n	8118ac8 <_printf_float+0x17c>
 8118a48:	2306      	movs	r3, #6
 8118a4a:	6063      	str	r3, [r4, #4]
 8118a4c:	9b05      	ldr	r3, [sp, #20]
 8118a4e:	6861      	ldr	r1, [r4, #4]
 8118a50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8118a54:	2300      	movs	r3, #0
 8118a56:	9303      	str	r3, [sp, #12]
 8118a58:	ab0a      	add	r3, sp, #40	; 0x28
 8118a5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8118a5e:	ab09      	add	r3, sp, #36	; 0x24
 8118a60:	ec49 8b10 	vmov	d0, r8, r9
 8118a64:	9300      	str	r3, [sp, #0]
 8118a66:	6022      	str	r2, [r4, #0]
 8118a68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8118a6c:	4628      	mov	r0, r5
 8118a6e:	f7ff fecd 	bl	811880c <__cvt>
 8118a72:	9b06      	ldr	r3, [sp, #24]
 8118a74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8118a76:	2b47      	cmp	r3, #71	; 0x47
 8118a78:	4680      	mov	r8, r0
 8118a7a:	d108      	bne.n	8118a8e <_printf_float+0x142>
 8118a7c:	1cc8      	adds	r0, r1, #3
 8118a7e:	db02      	blt.n	8118a86 <_printf_float+0x13a>
 8118a80:	6863      	ldr	r3, [r4, #4]
 8118a82:	4299      	cmp	r1, r3
 8118a84:	dd41      	ble.n	8118b0a <_printf_float+0x1be>
 8118a86:	f1ab 0b02 	sub.w	fp, fp, #2
 8118a8a:	fa5f fb8b 	uxtb.w	fp, fp
 8118a8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8118a92:	d820      	bhi.n	8118ad6 <_printf_float+0x18a>
 8118a94:	3901      	subs	r1, #1
 8118a96:	465a      	mov	r2, fp
 8118a98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8118a9c:	9109      	str	r1, [sp, #36]	; 0x24
 8118a9e:	f7ff ff17 	bl	81188d0 <__exponent>
 8118aa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8118aa4:	1813      	adds	r3, r2, r0
 8118aa6:	2a01      	cmp	r2, #1
 8118aa8:	4681      	mov	r9, r0
 8118aaa:	6123      	str	r3, [r4, #16]
 8118aac:	dc02      	bgt.n	8118ab4 <_printf_float+0x168>
 8118aae:	6822      	ldr	r2, [r4, #0]
 8118ab0:	07d2      	lsls	r2, r2, #31
 8118ab2:	d501      	bpl.n	8118ab8 <_printf_float+0x16c>
 8118ab4:	3301      	adds	r3, #1
 8118ab6:	6123      	str	r3, [r4, #16]
 8118ab8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8118abc:	2b00      	cmp	r3, #0
 8118abe:	d09c      	beq.n	81189fa <_printf_float+0xae>
 8118ac0:	232d      	movs	r3, #45	; 0x2d
 8118ac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8118ac6:	e798      	b.n	81189fa <_printf_float+0xae>
 8118ac8:	9a06      	ldr	r2, [sp, #24]
 8118aca:	2a47      	cmp	r2, #71	; 0x47
 8118acc:	d1be      	bne.n	8118a4c <_printf_float+0x100>
 8118ace:	2b00      	cmp	r3, #0
 8118ad0:	d1bc      	bne.n	8118a4c <_printf_float+0x100>
 8118ad2:	2301      	movs	r3, #1
 8118ad4:	e7b9      	b.n	8118a4a <_printf_float+0xfe>
 8118ad6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8118ada:	d118      	bne.n	8118b0e <_printf_float+0x1c2>
 8118adc:	2900      	cmp	r1, #0
 8118ade:	6863      	ldr	r3, [r4, #4]
 8118ae0:	dd0b      	ble.n	8118afa <_printf_float+0x1ae>
 8118ae2:	6121      	str	r1, [r4, #16]
 8118ae4:	b913      	cbnz	r3, 8118aec <_printf_float+0x1a0>
 8118ae6:	6822      	ldr	r2, [r4, #0]
 8118ae8:	07d0      	lsls	r0, r2, #31
 8118aea:	d502      	bpl.n	8118af2 <_printf_float+0x1a6>
 8118aec:	3301      	adds	r3, #1
 8118aee:	440b      	add	r3, r1
 8118af0:	6123      	str	r3, [r4, #16]
 8118af2:	65a1      	str	r1, [r4, #88]	; 0x58
 8118af4:	f04f 0900 	mov.w	r9, #0
 8118af8:	e7de      	b.n	8118ab8 <_printf_float+0x16c>
 8118afa:	b913      	cbnz	r3, 8118b02 <_printf_float+0x1b6>
 8118afc:	6822      	ldr	r2, [r4, #0]
 8118afe:	07d2      	lsls	r2, r2, #31
 8118b00:	d501      	bpl.n	8118b06 <_printf_float+0x1ba>
 8118b02:	3302      	adds	r3, #2
 8118b04:	e7f4      	b.n	8118af0 <_printf_float+0x1a4>
 8118b06:	2301      	movs	r3, #1
 8118b08:	e7f2      	b.n	8118af0 <_printf_float+0x1a4>
 8118b0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8118b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8118b10:	4299      	cmp	r1, r3
 8118b12:	db05      	blt.n	8118b20 <_printf_float+0x1d4>
 8118b14:	6823      	ldr	r3, [r4, #0]
 8118b16:	6121      	str	r1, [r4, #16]
 8118b18:	07d8      	lsls	r0, r3, #31
 8118b1a:	d5ea      	bpl.n	8118af2 <_printf_float+0x1a6>
 8118b1c:	1c4b      	adds	r3, r1, #1
 8118b1e:	e7e7      	b.n	8118af0 <_printf_float+0x1a4>
 8118b20:	2900      	cmp	r1, #0
 8118b22:	bfd4      	ite	le
 8118b24:	f1c1 0202 	rsble	r2, r1, #2
 8118b28:	2201      	movgt	r2, #1
 8118b2a:	4413      	add	r3, r2
 8118b2c:	e7e0      	b.n	8118af0 <_printf_float+0x1a4>
 8118b2e:	6823      	ldr	r3, [r4, #0]
 8118b30:	055a      	lsls	r2, r3, #21
 8118b32:	d407      	bmi.n	8118b44 <_printf_float+0x1f8>
 8118b34:	6923      	ldr	r3, [r4, #16]
 8118b36:	4642      	mov	r2, r8
 8118b38:	4631      	mov	r1, r6
 8118b3a:	4628      	mov	r0, r5
 8118b3c:	47b8      	blx	r7
 8118b3e:	3001      	adds	r0, #1
 8118b40:	d12c      	bne.n	8118b9c <_printf_float+0x250>
 8118b42:	e764      	b.n	8118a0e <_printf_float+0xc2>
 8118b44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8118b48:	f240 80e0 	bls.w	8118d0c <_printf_float+0x3c0>
 8118b4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8118b50:	2200      	movs	r2, #0
 8118b52:	2300      	movs	r3, #0
 8118b54:	f7e8 f840 	bl	8100bd8 <__aeabi_dcmpeq>
 8118b58:	2800      	cmp	r0, #0
 8118b5a:	d034      	beq.n	8118bc6 <_printf_float+0x27a>
 8118b5c:	4a37      	ldr	r2, [pc, #220]	; (8118c3c <_printf_float+0x2f0>)
 8118b5e:	2301      	movs	r3, #1
 8118b60:	4631      	mov	r1, r6
 8118b62:	4628      	mov	r0, r5
 8118b64:	47b8      	blx	r7
 8118b66:	3001      	adds	r0, #1
 8118b68:	f43f af51 	beq.w	8118a0e <_printf_float+0xc2>
 8118b6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8118b70:	429a      	cmp	r2, r3
 8118b72:	db02      	blt.n	8118b7a <_printf_float+0x22e>
 8118b74:	6823      	ldr	r3, [r4, #0]
 8118b76:	07d8      	lsls	r0, r3, #31
 8118b78:	d510      	bpl.n	8118b9c <_printf_float+0x250>
 8118b7a:	ee18 3a10 	vmov	r3, s16
 8118b7e:	4652      	mov	r2, sl
 8118b80:	4631      	mov	r1, r6
 8118b82:	4628      	mov	r0, r5
 8118b84:	47b8      	blx	r7
 8118b86:	3001      	adds	r0, #1
 8118b88:	f43f af41 	beq.w	8118a0e <_printf_float+0xc2>
 8118b8c:	f04f 0800 	mov.w	r8, #0
 8118b90:	f104 091a 	add.w	r9, r4, #26
 8118b94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8118b96:	3b01      	subs	r3, #1
 8118b98:	4543      	cmp	r3, r8
 8118b9a:	dc09      	bgt.n	8118bb0 <_printf_float+0x264>
 8118b9c:	6823      	ldr	r3, [r4, #0]
 8118b9e:	079b      	lsls	r3, r3, #30
 8118ba0:	f100 8105 	bmi.w	8118dae <_printf_float+0x462>
 8118ba4:	68e0      	ldr	r0, [r4, #12]
 8118ba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8118ba8:	4298      	cmp	r0, r3
 8118baa:	bfb8      	it	lt
 8118bac:	4618      	movlt	r0, r3
 8118bae:	e730      	b.n	8118a12 <_printf_float+0xc6>
 8118bb0:	2301      	movs	r3, #1
 8118bb2:	464a      	mov	r2, r9
 8118bb4:	4631      	mov	r1, r6
 8118bb6:	4628      	mov	r0, r5
 8118bb8:	47b8      	blx	r7
 8118bba:	3001      	adds	r0, #1
 8118bbc:	f43f af27 	beq.w	8118a0e <_printf_float+0xc2>
 8118bc0:	f108 0801 	add.w	r8, r8, #1
 8118bc4:	e7e6      	b.n	8118b94 <_printf_float+0x248>
 8118bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8118bc8:	2b00      	cmp	r3, #0
 8118bca:	dc39      	bgt.n	8118c40 <_printf_float+0x2f4>
 8118bcc:	4a1b      	ldr	r2, [pc, #108]	; (8118c3c <_printf_float+0x2f0>)
 8118bce:	2301      	movs	r3, #1
 8118bd0:	4631      	mov	r1, r6
 8118bd2:	4628      	mov	r0, r5
 8118bd4:	47b8      	blx	r7
 8118bd6:	3001      	adds	r0, #1
 8118bd8:	f43f af19 	beq.w	8118a0e <_printf_float+0xc2>
 8118bdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8118be0:	4313      	orrs	r3, r2
 8118be2:	d102      	bne.n	8118bea <_printf_float+0x29e>
 8118be4:	6823      	ldr	r3, [r4, #0]
 8118be6:	07d9      	lsls	r1, r3, #31
 8118be8:	d5d8      	bpl.n	8118b9c <_printf_float+0x250>
 8118bea:	ee18 3a10 	vmov	r3, s16
 8118bee:	4652      	mov	r2, sl
 8118bf0:	4631      	mov	r1, r6
 8118bf2:	4628      	mov	r0, r5
 8118bf4:	47b8      	blx	r7
 8118bf6:	3001      	adds	r0, #1
 8118bf8:	f43f af09 	beq.w	8118a0e <_printf_float+0xc2>
 8118bfc:	f04f 0900 	mov.w	r9, #0
 8118c00:	f104 0a1a 	add.w	sl, r4, #26
 8118c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8118c06:	425b      	negs	r3, r3
 8118c08:	454b      	cmp	r3, r9
 8118c0a:	dc01      	bgt.n	8118c10 <_printf_float+0x2c4>
 8118c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8118c0e:	e792      	b.n	8118b36 <_printf_float+0x1ea>
 8118c10:	2301      	movs	r3, #1
 8118c12:	4652      	mov	r2, sl
 8118c14:	4631      	mov	r1, r6
 8118c16:	4628      	mov	r0, r5
 8118c18:	47b8      	blx	r7
 8118c1a:	3001      	adds	r0, #1
 8118c1c:	f43f aef7 	beq.w	8118a0e <_printf_float+0xc2>
 8118c20:	f109 0901 	add.w	r9, r9, #1
 8118c24:	e7ee      	b.n	8118c04 <_printf_float+0x2b8>
 8118c26:	bf00      	nop
 8118c28:	7fefffff 	.word	0x7fefffff
 8118c2c:	0811d190 	.word	0x0811d190
 8118c30:	0811d194 	.word	0x0811d194
 8118c34:	0811d19c 	.word	0x0811d19c
 8118c38:	0811d198 	.word	0x0811d198
 8118c3c:	0811d1a0 	.word	0x0811d1a0
 8118c40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8118c42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8118c44:	429a      	cmp	r2, r3
 8118c46:	bfa8      	it	ge
 8118c48:	461a      	movge	r2, r3
 8118c4a:	2a00      	cmp	r2, #0
 8118c4c:	4691      	mov	r9, r2
 8118c4e:	dc37      	bgt.n	8118cc0 <_printf_float+0x374>
 8118c50:	f04f 0b00 	mov.w	fp, #0
 8118c54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8118c58:	f104 021a 	add.w	r2, r4, #26
 8118c5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8118c5e:	9305      	str	r3, [sp, #20]
 8118c60:	eba3 0309 	sub.w	r3, r3, r9
 8118c64:	455b      	cmp	r3, fp
 8118c66:	dc33      	bgt.n	8118cd0 <_printf_float+0x384>
 8118c68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8118c6c:	429a      	cmp	r2, r3
 8118c6e:	db3b      	blt.n	8118ce8 <_printf_float+0x39c>
 8118c70:	6823      	ldr	r3, [r4, #0]
 8118c72:	07da      	lsls	r2, r3, #31
 8118c74:	d438      	bmi.n	8118ce8 <_printf_float+0x39c>
 8118c76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8118c78:	9b05      	ldr	r3, [sp, #20]
 8118c7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8118c7c:	1ad3      	subs	r3, r2, r3
 8118c7e:	eba2 0901 	sub.w	r9, r2, r1
 8118c82:	4599      	cmp	r9, r3
 8118c84:	bfa8      	it	ge
 8118c86:	4699      	movge	r9, r3
 8118c88:	f1b9 0f00 	cmp.w	r9, #0
 8118c8c:	dc35      	bgt.n	8118cfa <_printf_float+0x3ae>
 8118c8e:	f04f 0800 	mov.w	r8, #0
 8118c92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8118c96:	f104 0a1a 	add.w	sl, r4, #26
 8118c9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8118c9e:	1a9b      	subs	r3, r3, r2
 8118ca0:	eba3 0309 	sub.w	r3, r3, r9
 8118ca4:	4543      	cmp	r3, r8
 8118ca6:	f77f af79 	ble.w	8118b9c <_printf_float+0x250>
 8118caa:	2301      	movs	r3, #1
 8118cac:	4652      	mov	r2, sl
 8118cae:	4631      	mov	r1, r6
 8118cb0:	4628      	mov	r0, r5
 8118cb2:	47b8      	blx	r7
 8118cb4:	3001      	adds	r0, #1
 8118cb6:	f43f aeaa 	beq.w	8118a0e <_printf_float+0xc2>
 8118cba:	f108 0801 	add.w	r8, r8, #1
 8118cbe:	e7ec      	b.n	8118c9a <_printf_float+0x34e>
 8118cc0:	4613      	mov	r3, r2
 8118cc2:	4631      	mov	r1, r6
 8118cc4:	4642      	mov	r2, r8
 8118cc6:	4628      	mov	r0, r5
 8118cc8:	47b8      	blx	r7
 8118cca:	3001      	adds	r0, #1
 8118ccc:	d1c0      	bne.n	8118c50 <_printf_float+0x304>
 8118cce:	e69e      	b.n	8118a0e <_printf_float+0xc2>
 8118cd0:	2301      	movs	r3, #1
 8118cd2:	4631      	mov	r1, r6
 8118cd4:	4628      	mov	r0, r5
 8118cd6:	9205      	str	r2, [sp, #20]
 8118cd8:	47b8      	blx	r7
 8118cda:	3001      	adds	r0, #1
 8118cdc:	f43f ae97 	beq.w	8118a0e <_printf_float+0xc2>
 8118ce0:	9a05      	ldr	r2, [sp, #20]
 8118ce2:	f10b 0b01 	add.w	fp, fp, #1
 8118ce6:	e7b9      	b.n	8118c5c <_printf_float+0x310>
 8118ce8:	ee18 3a10 	vmov	r3, s16
 8118cec:	4652      	mov	r2, sl
 8118cee:	4631      	mov	r1, r6
 8118cf0:	4628      	mov	r0, r5
 8118cf2:	47b8      	blx	r7
 8118cf4:	3001      	adds	r0, #1
 8118cf6:	d1be      	bne.n	8118c76 <_printf_float+0x32a>
 8118cf8:	e689      	b.n	8118a0e <_printf_float+0xc2>
 8118cfa:	9a05      	ldr	r2, [sp, #20]
 8118cfc:	464b      	mov	r3, r9
 8118cfe:	4442      	add	r2, r8
 8118d00:	4631      	mov	r1, r6
 8118d02:	4628      	mov	r0, r5
 8118d04:	47b8      	blx	r7
 8118d06:	3001      	adds	r0, #1
 8118d08:	d1c1      	bne.n	8118c8e <_printf_float+0x342>
 8118d0a:	e680      	b.n	8118a0e <_printf_float+0xc2>
 8118d0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8118d0e:	2a01      	cmp	r2, #1
 8118d10:	dc01      	bgt.n	8118d16 <_printf_float+0x3ca>
 8118d12:	07db      	lsls	r3, r3, #31
 8118d14:	d538      	bpl.n	8118d88 <_printf_float+0x43c>
 8118d16:	2301      	movs	r3, #1
 8118d18:	4642      	mov	r2, r8
 8118d1a:	4631      	mov	r1, r6
 8118d1c:	4628      	mov	r0, r5
 8118d1e:	47b8      	blx	r7
 8118d20:	3001      	adds	r0, #1
 8118d22:	f43f ae74 	beq.w	8118a0e <_printf_float+0xc2>
 8118d26:	ee18 3a10 	vmov	r3, s16
 8118d2a:	4652      	mov	r2, sl
 8118d2c:	4631      	mov	r1, r6
 8118d2e:	4628      	mov	r0, r5
 8118d30:	47b8      	blx	r7
 8118d32:	3001      	adds	r0, #1
 8118d34:	f43f ae6b 	beq.w	8118a0e <_printf_float+0xc2>
 8118d38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8118d3c:	2200      	movs	r2, #0
 8118d3e:	2300      	movs	r3, #0
 8118d40:	f7e7 ff4a 	bl	8100bd8 <__aeabi_dcmpeq>
 8118d44:	b9d8      	cbnz	r0, 8118d7e <_printf_float+0x432>
 8118d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8118d48:	f108 0201 	add.w	r2, r8, #1
 8118d4c:	3b01      	subs	r3, #1
 8118d4e:	4631      	mov	r1, r6
 8118d50:	4628      	mov	r0, r5
 8118d52:	47b8      	blx	r7
 8118d54:	3001      	adds	r0, #1
 8118d56:	d10e      	bne.n	8118d76 <_printf_float+0x42a>
 8118d58:	e659      	b.n	8118a0e <_printf_float+0xc2>
 8118d5a:	2301      	movs	r3, #1
 8118d5c:	4652      	mov	r2, sl
 8118d5e:	4631      	mov	r1, r6
 8118d60:	4628      	mov	r0, r5
 8118d62:	47b8      	blx	r7
 8118d64:	3001      	adds	r0, #1
 8118d66:	f43f ae52 	beq.w	8118a0e <_printf_float+0xc2>
 8118d6a:	f108 0801 	add.w	r8, r8, #1
 8118d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8118d70:	3b01      	subs	r3, #1
 8118d72:	4543      	cmp	r3, r8
 8118d74:	dcf1      	bgt.n	8118d5a <_printf_float+0x40e>
 8118d76:	464b      	mov	r3, r9
 8118d78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8118d7c:	e6dc      	b.n	8118b38 <_printf_float+0x1ec>
 8118d7e:	f04f 0800 	mov.w	r8, #0
 8118d82:	f104 0a1a 	add.w	sl, r4, #26
 8118d86:	e7f2      	b.n	8118d6e <_printf_float+0x422>
 8118d88:	2301      	movs	r3, #1
 8118d8a:	4642      	mov	r2, r8
 8118d8c:	e7df      	b.n	8118d4e <_printf_float+0x402>
 8118d8e:	2301      	movs	r3, #1
 8118d90:	464a      	mov	r2, r9
 8118d92:	4631      	mov	r1, r6
 8118d94:	4628      	mov	r0, r5
 8118d96:	47b8      	blx	r7
 8118d98:	3001      	adds	r0, #1
 8118d9a:	f43f ae38 	beq.w	8118a0e <_printf_float+0xc2>
 8118d9e:	f108 0801 	add.w	r8, r8, #1
 8118da2:	68e3      	ldr	r3, [r4, #12]
 8118da4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8118da6:	1a5b      	subs	r3, r3, r1
 8118da8:	4543      	cmp	r3, r8
 8118daa:	dcf0      	bgt.n	8118d8e <_printf_float+0x442>
 8118dac:	e6fa      	b.n	8118ba4 <_printf_float+0x258>
 8118dae:	f04f 0800 	mov.w	r8, #0
 8118db2:	f104 0919 	add.w	r9, r4, #25
 8118db6:	e7f4      	b.n	8118da2 <_printf_float+0x456>

08118db8 <_printf_common>:
 8118db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8118dbc:	4616      	mov	r6, r2
 8118dbe:	4699      	mov	r9, r3
 8118dc0:	688a      	ldr	r2, [r1, #8]
 8118dc2:	690b      	ldr	r3, [r1, #16]
 8118dc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8118dc8:	4293      	cmp	r3, r2
 8118dca:	bfb8      	it	lt
 8118dcc:	4613      	movlt	r3, r2
 8118dce:	6033      	str	r3, [r6, #0]
 8118dd0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8118dd4:	4607      	mov	r7, r0
 8118dd6:	460c      	mov	r4, r1
 8118dd8:	b10a      	cbz	r2, 8118dde <_printf_common+0x26>
 8118dda:	3301      	adds	r3, #1
 8118ddc:	6033      	str	r3, [r6, #0]
 8118dde:	6823      	ldr	r3, [r4, #0]
 8118de0:	0699      	lsls	r1, r3, #26
 8118de2:	bf42      	ittt	mi
 8118de4:	6833      	ldrmi	r3, [r6, #0]
 8118de6:	3302      	addmi	r3, #2
 8118de8:	6033      	strmi	r3, [r6, #0]
 8118dea:	6825      	ldr	r5, [r4, #0]
 8118dec:	f015 0506 	ands.w	r5, r5, #6
 8118df0:	d106      	bne.n	8118e00 <_printf_common+0x48>
 8118df2:	f104 0a19 	add.w	sl, r4, #25
 8118df6:	68e3      	ldr	r3, [r4, #12]
 8118df8:	6832      	ldr	r2, [r6, #0]
 8118dfa:	1a9b      	subs	r3, r3, r2
 8118dfc:	42ab      	cmp	r3, r5
 8118dfe:	dc26      	bgt.n	8118e4e <_printf_common+0x96>
 8118e00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8118e04:	1e13      	subs	r3, r2, #0
 8118e06:	6822      	ldr	r2, [r4, #0]
 8118e08:	bf18      	it	ne
 8118e0a:	2301      	movne	r3, #1
 8118e0c:	0692      	lsls	r2, r2, #26
 8118e0e:	d42b      	bmi.n	8118e68 <_printf_common+0xb0>
 8118e10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8118e14:	4649      	mov	r1, r9
 8118e16:	4638      	mov	r0, r7
 8118e18:	47c0      	blx	r8
 8118e1a:	3001      	adds	r0, #1
 8118e1c:	d01e      	beq.n	8118e5c <_printf_common+0xa4>
 8118e1e:	6823      	ldr	r3, [r4, #0]
 8118e20:	68e5      	ldr	r5, [r4, #12]
 8118e22:	6832      	ldr	r2, [r6, #0]
 8118e24:	f003 0306 	and.w	r3, r3, #6
 8118e28:	2b04      	cmp	r3, #4
 8118e2a:	bf08      	it	eq
 8118e2c:	1aad      	subeq	r5, r5, r2
 8118e2e:	68a3      	ldr	r3, [r4, #8]
 8118e30:	6922      	ldr	r2, [r4, #16]
 8118e32:	bf0c      	ite	eq
 8118e34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8118e38:	2500      	movne	r5, #0
 8118e3a:	4293      	cmp	r3, r2
 8118e3c:	bfc4      	itt	gt
 8118e3e:	1a9b      	subgt	r3, r3, r2
 8118e40:	18ed      	addgt	r5, r5, r3
 8118e42:	2600      	movs	r6, #0
 8118e44:	341a      	adds	r4, #26
 8118e46:	42b5      	cmp	r5, r6
 8118e48:	d11a      	bne.n	8118e80 <_printf_common+0xc8>
 8118e4a:	2000      	movs	r0, #0
 8118e4c:	e008      	b.n	8118e60 <_printf_common+0xa8>
 8118e4e:	2301      	movs	r3, #1
 8118e50:	4652      	mov	r2, sl
 8118e52:	4649      	mov	r1, r9
 8118e54:	4638      	mov	r0, r7
 8118e56:	47c0      	blx	r8
 8118e58:	3001      	adds	r0, #1
 8118e5a:	d103      	bne.n	8118e64 <_printf_common+0xac>
 8118e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8118e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8118e64:	3501      	adds	r5, #1
 8118e66:	e7c6      	b.n	8118df6 <_printf_common+0x3e>
 8118e68:	18e1      	adds	r1, r4, r3
 8118e6a:	1c5a      	adds	r2, r3, #1
 8118e6c:	2030      	movs	r0, #48	; 0x30
 8118e6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8118e72:	4422      	add	r2, r4
 8118e74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8118e78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8118e7c:	3302      	adds	r3, #2
 8118e7e:	e7c7      	b.n	8118e10 <_printf_common+0x58>
 8118e80:	2301      	movs	r3, #1
 8118e82:	4622      	mov	r2, r4
 8118e84:	4649      	mov	r1, r9
 8118e86:	4638      	mov	r0, r7
 8118e88:	47c0      	blx	r8
 8118e8a:	3001      	adds	r0, #1
 8118e8c:	d0e6      	beq.n	8118e5c <_printf_common+0xa4>
 8118e8e:	3601      	adds	r6, #1
 8118e90:	e7d9      	b.n	8118e46 <_printf_common+0x8e>
	...

08118e94 <_printf_i>:
 8118e94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8118e98:	460c      	mov	r4, r1
 8118e9a:	4691      	mov	r9, r2
 8118e9c:	7e27      	ldrb	r7, [r4, #24]
 8118e9e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8118ea0:	2f78      	cmp	r7, #120	; 0x78
 8118ea2:	4680      	mov	r8, r0
 8118ea4:	469a      	mov	sl, r3
 8118ea6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8118eaa:	d807      	bhi.n	8118ebc <_printf_i+0x28>
 8118eac:	2f62      	cmp	r7, #98	; 0x62
 8118eae:	d80a      	bhi.n	8118ec6 <_printf_i+0x32>
 8118eb0:	2f00      	cmp	r7, #0
 8118eb2:	f000 80d8 	beq.w	8119066 <_printf_i+0x1d2>
 8118eb6:	2f58      	cmp	r7, #88	; 0x58
 8118eb8:	f000 80a3 	beq.w	8119002 <_printf_i+0x16e>
 8118ebc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8118ec0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8118ec4:	e03a      	b.n	8118f3c <_printf_i+0xa8>
 8118ec6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8118eca:	2b15      	cmp	r3, #21
 8118ecc:	d8f6      	bhi.n	8118ebc <_printf_i+0x28>
 8118ece:	a001      	add	r0, pc, #4	; (adr r0, 8118ed4 <_printf_i+0x40>)
 8118ed0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8118ed4:	08118f2d 	.word	0x08118f2d
 8118ed8:	08118f41 	.word	0x08118f41
 8118edc:	08118ebd 	.word	0x08118ebd
 8118ee0:	08118ebd 	.word	0x08118ebd
 8118ee4:	08118ebd 	.word	0x08118ebd
 8118ee8:	08118ebd 	.word	0x08118ebd
 8118eec:	08118f41 	.word	0x08118f41
 8118ef0:	08118ebd 	.word	0x08118ebd
 8118ef4:	08118ebd 	.word	0x08118ebd
 8118ef8:	08118ebd 	.word	0x08118ebd
 8118efc:	08118ebd 	.word	0x08118ebd
 8118f00:	0811904d 	.word	0x0811904d
 8118f04:	08118f71 	.word	0x08118f71
 8118f08:	0811902f 	.word	0x0811902f
 8118f0c:	08118ebd 	.word	0x08118ebd
 8118f10:	08118ebd 	.word	0x08118ebd
 8118f14:	0811906f 	.word	0x0811906f
 8118f18:	08118ebd 	.word	0x08118ebd
 8118f1c:	08118f71 	.word	0x08118f71
 8118f20:	08118ebd 	.word	0x08118ebd
 8118f24:	08118ebd 	.word	0x08118ebd
 8118f28:	08119037 	.word	0x08119037
 8118f2c:	680b      	ldr	r3, [r1, #0]
 8118f2e:	1d1a      	adds	r2, r3, #4
 8118f30:	681b      	ldr	r3, [r3, #0]
 8118f32:	600a      	str	r2, [r1, #0]
 8118f34:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8118f38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8118f3c:	2301      	movs	r3, #1
 8118f3e:	e0a3      	b.n	8119088 <_printf_i+0x1f4>
 8118f40:	6825      	ldr	r5, [r4, #0]
 8118f42:	6808      	ldr	r0, [r1, #0]
 8118f44:	062e      	lsls	r6, r5, #24
 8118f46:	f100 0304 	add.w	r3, r0, #4
 8118f4a:	d50a      	bpl.n	8118f62 <_printf_i+0xce>
 8118f4c:	6805      	ldr	r5, [r0, #0]
 8118f4e:	600b      	str	r3, [r1, #0]
 8118f50:	2d00      	cmp	r5, #0
 8118f52:	da03      	bge.n	8118f5c <_printf_i+0xc8>
 8118f54:	232d      	movs	r3, #45	; 0x2d
 8118f56:	426d      	negs	r5, r5
 8118f58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8118f5c:	485e      	ldr	r0, [pc, #376]	; (81190d8 <_printf_i+0x244>)
 8118f5e:	230a      	movs	r3, #10
 8118f60:	e019      	b.n	8118f96 <_printf_i+0x102>
 8118f62:	f015 0f40 	tst.w	r5, #64	; 0x40
 8118f66:	6805      	ldr	r5, [r0, #0]
 8118f68:	600b      	str	r3, [r1, #0]
 8118f6a:	bf18      	it	ne
 8118f6c:	b22d      	sxthne	r5, r5
 8118f6e:	e7ef      	b.n	8118f50 <_printf_i+0xbc>
 8118f70:	680b      	ldr	r3, [r1, #0]
 8118f72:	6825      	ldr	r5, [r4, #0]
 8118f74:	1d18      	adds	r0, r3, #4
 8118f76:	6008      	str	r0, [r1, #0]
 8118f78:	0628      	lsls	r0, r5, #24
 8118f7a:	d501      	bpl.n	8118f80 <_printf_i+0xec>
 8118f7c:	681d      	ldr	r5, [r3, #0]
 8118f7e:	e002      	b.n	8118f86 <_printf_i+0xf2>
 8118f80:	0669      	lsls	r1, r5, #25
 8118f82:	d5fb      	bpl.n	8118f7c <_printf_i+0xe8>
 8118f84:	881d      	ldrh	r5, [r3, #0]
 8118f86:	4854      	ldr	r0, [pc, #336]	; (81190d8 <_printf_i+0x244>)
 8118f88:	2f6f      	cmp	r7, #111	; 0x6f
 8118f8a:	bf0c      	ite	eq
 8118f8c:	2308      	moveq	r3, #8
 8118f8e:	230a      	movne	r3, #10
 8118f90:	2100      	movs	r1, #0
 8118f92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8118f96:	6866      	ldr	r6, [r4, #4]
 8118f98:	60a6      	str	r6, [r4, #8]
 8118f9a:	2e00      	cmp	r6, #0
 8118f9c:	bfa2      	ittt	ge
 8118f9e:	6821      	ldrge	r1, [r4, #0]
 8118fa0:	f021 0104 	bicge.w	r1, r1, #4
 8118fa4:	6021      	strge	r1, [r4, #0]
 8118fa6:	b90d      	cbnz	r5, 8118fac <_printf_i+0x118>
 8118fa8:	2e00      	cmp	r6, #0
 8118faa:	d04d      	beq.n	8119048 <_printf_i+0x1b4>
 8118fac:	4616      	mov	r6, r2
 8118fae:	fbb5 f1f3 	udiv	r1, r5, r3
 8118fb2:	fb03 5711 	mls	r7, r3, r1, r5
 8118fb6:	5dc7      	ldrb	r7, [r0, r7]
 8118fb8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8118fbc:	462f      	mov	r7, r5
 8118fbe:	42bb      	cmp	r3, r7
 8118fc0:	460d      	mov	r5, r1
 8118fc2:	d9f4      	bls.n	8118fae <_printf_i+0x11a>
 8118fc4:	2b08      	cmp	r3, #8
 8118fc6:	d10b      	bne.n	8118fe0 <_printf_i+0x14c>
 8118fc8:	6823      	ldr	r3, [r4, #0]
 8118fca:	07df      	lsls	r7, r3, #31
 8118fcc:	d508      	bpl.n	8118fe0 <_printf_i+0x14c>
 8118fce:	6923      	ldr	r3, [r4, #16]
 8118fd0:	6861      	ldr	r1, [r4, #4]
 8118fd2:	4299      	cmp	r1, r3
 8118fd4:	bfde      	ittt	le
 8118fd6:	2330      	movle	r3, #48	; 0x30
 8118fd8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8118fdc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8118fe0:	1b92      	subs	r2, r2, r6
 8118fe2:	6122      	str	r2, [r4, #16]
 8118fe4:	f8cd a000 	str.w	sl, [sp]
 8118fe8:	464b      	mov	r3, r9
 8118fea:	aa03      	add	r2, sp, #12
 8118fec:	4621      	mov	r1, r4
 8118fee:	4640      	mov	r0, r8
 8118ff0:	f7ff fee2 	bl	8118db8 <_printf_common>
 8118ff4:	3001      	adds	r0, #1
 8118ff6:	d14c      	bne.n	8119092 <_printf_i+0x1fe>
 8118ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8118ffc:	b004      	add	sp, #16
 8118ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8119002:	4835      	ldr	r0, [pc, #212]	; (81190d8 <_printf_i+0x244>)
 8119004:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8119008:	6823      	ldr	r3, [r4, #0]
 811900a:	680e      	ldr	r6, [r1, #0]
 811900c:	061f      	lsls	r7, r3, #24
 811900e:	f856 5b04 	ldr.w	r5, [r6], #4
 8119012:	600e      	str	r6, [r1, #0]
 8119014:	d514      	bpl.n	8119040 <_printf_i+0x1ac>
 8119016:	07d9      	lsls	r1, r3, #31
 8119018:	bf44      	itt	mi
 811901a:	f043 0320 	orrmi.w	r3, r3, #32
 811901e:	6023      	strmi	r3, [r4, #0]
 8119020:	b91d      	cbnz	r5, 811902a <_printf_i+0x196>
 8119022:	6823      	ldr	r3, [r4, #0]
 8119024:	f023 0320 	bic.w	r3, r3, #32
 8119028:	6023      	str	r3, [r4, #0]
 811902a:	2310      	movs	r3, #16
 811902c:	e7b0      	b.n	8118f90 <_printf_i+0xfc>
 811902e:	6823      	ldr	r3, [r4, #0]
 8119030:	f043 0320 	orr.w	r3, r3, #32
 8119034:	6023      	str	r3, [r4, #0]
 8119036:	2378      	movs	r3, #120	; 0x78
 8119038:	4828      	ldr	r0, [pc, #160]	; (81190dc <_printf_i+0x248>)
 811903a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 811903e:	e7e3      	b.n	8119008 <_printf_i+0x174>
 8119040:	065e      	lsls	r6, r3, #25
 8119042:	bf48      	it	mi
 8119044:	b2ad      	uxthmi	r5, r5
 8119046:	e7e6      	b.n	8119016 <_printf_i+0x182>
 8119048:	4616      	mov	r6, r2
 811904a:	e7bb      	b.n	8118fc4 <_printf_i+0x130>
 811904c:	680b      	ldr	r3, [r1, #0]
 811904e:	6826      	ldr	r6, [r4, #0]
 8119050:	6960      	ldr	r0, [r4, #20]
 8119052:	1d1d      	adds	r5, r3, #4
 8119054:	600d      	str	r5, [r1, #0]
 8119056:	0635      	lsls	r5, r6, #24
 8119058:	681b      	ldr	r3, [r3, #0]
 811905a:	d501      	bpl.n	8119060 <_printf_i+0x1cc>
 811905c:	6018      	str	r0, [r3, #0]
 811905e:	e002      	b.n	8119066 <_printf_i+0x1d2>
 8119060:	0671      	lsls	r1, r6, #25
 8119062:	d5fb      	bpl.n	811905c <_printf_i+0x1c8>
 8119064:	8018      	strh	r0, [r3, #0]
 8119066:	2300      	movs	r3, #0
 8119068:	6123      	str	r3, [r4, #16]
 811906a:	4616      	mov	r6, r2
 811906c:	e7ba      	b.n	8118fe4 <_printf_i+0x150>
 811906e:	680b      	ldr	r3, [r1, #0]
 8119070:	1d1a      	adds	r2, r3, #4
 8119072:	600a      	str	r2, [r1, #0]
 8119074:	681e      	ldr	r6, [r3, #0]
 8119076:	6862      	ldr	r2, [r4, #4]
 8119078:	2100      	movs	r1, #0
 811907a:	4630      	mov	r0, r6
 811907c:	f7e7 f938 	bl	81002f0 <memchr>
 8119080:	b108      	cbz	r0, 8119086 <_printf_i+0x1f2>
 8119082:	1b80      	subs	r0, r0, r6
 8119084:	6060      	str	r0, [r4, #4]
 8119086:	6863      	ldr	r3, [r4, #4]
 8119088:	6123      	str	r3, [r4, #16]
 811908a:	2300      	movs	r3, #0
 811908c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8119090:	e7a8      	b.n	8118fe4 <_printf_i+0x150>
 8119092:	6923      	ldr	r3, [r4, #16]
 8119094:	4632      	mov	r2, r6
 8119096:	4649      	mov	r1, r9
 8119098:	4640      	mov	r0, r8
 811909a:	47d0      	blx	sl
 811909c:	3001      	adds	r0, #1
 811909e:	d0ab      	beq.n	8118ff8 <_printf_i+0x164>
 81190a0:	6823      	ldr	r3, [r4, #0]
 81190a2:	079b      	lsls	r3, r3, #30
 81190a4:	d413      	bmi.n	81190ce <_printf_i+0x23a>
 81190a6:	68e0      	ldr	r0, [r4, #12]
 81190a8:	9b03      	ldr	r3, [sp, #12]
 81190aa:	4298      	cmp	r0, r3
 81190ac:	bfb8      	it	lt
 81190ae:	4618      	movlt	r0, r3
 81190b0:	e7a4      	b.n	8118ffc <_printf_i+0x168>
 81190b2:	2301      	movs	r3, #1
 81190b4:	4632      	mov	r2, r6
 81190b6:	4649      	mov	r1, r9
 81190b8:	4640      	mov	r0, r8
 81190ba:	47d0      	blx	sl
 81190bc:	3001      	adds	r0, #1
 81190be:	d09b      	beq.n	8118ff8 <_printf_i+0x164>
 81190c0:	3501      	adds	r5, #1
 81190c2:	68e3      	ldr	r3, [r4, #12]
 81190c4:	9903      	ldr	r1, [sp, #12]
 81190c6:	1a5b      	subs	r3, r3, r1
 81190c8:	42ab      	cmp	r3, r5
 81190ca:	dcf2      	bgt.n	81190b2 <_printf_i+0x21e>
 81190cc:	e7eb      	b.n	81190a6 <_printf_i+0x212>
 81190ce:	2500      	movs	r5, #0
 81190d0:	f104 0619 	add.w	r6, r4, #25
 81190d4:	e7f5      	b.n	81190c2 <_printf_i+0x22e>
 81190d6:	bf00      	nop
 81190d8:	0811d1a2 	.word	0x0811d1a2
 81190dc:	0811d1b3 	.word	0x0811d1b3

081190e0 <iprintf>:
 81190e0:	b40f      	push	{r0, r1, r2, r3}
 81190e2:	4b0a      	ldr	r3, [pc, #40]	; (811910c <iprintf+0x2c>)
 81190e4:	b513      	push	{r0, r1, r4, lr}
 81190e6:	681c      	ldr	r4, [r3, #0]
 81190e8:	b124      	cbz	r4, 81190f4 <iprintf+0x14>
 81190ea:	69a3      	ldr	r3, [r4, #24]
 81190ec:	b913      	cbnz	r3, 81190f4 <iprintf+0x14>
 81190ee:	4620      	mov	r0, r4
 81190f0:	f7ff fa48 	bl	8118584 <__sinit>
 81190f4:	ab05      	add	r3, sp, #20
 81190f6:	9a04      	ldr	r2, [sp, #16]
 81190f8:	68a1      	ldr	r1, [r4, #8]
 81190fa:	9301      	str	r3, [sp, #4]
 81190fc:	4620      	mov	r0, r4
 81190fe:	f001 ff25 	bl	811af4c <_vfiprintf_r>
 8119102:	b002      	add	sp, #8
 8119104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8119108:	b004      	add	sp, #16
 811910a:	4770      	bx	lr
 811910c:	1000002c 	.word	0x1000002c

08119110 <_puts_r>:
 8119110:	b570      	push	{r4, r5, r6, lr}
 8119112:	460e      	mov	r6, r1
 8119114:	4605      	mov	r5, r0
 8119116:	b118      	cbz	r0, 8119120 <_puts_r+0x10>
 8119118:	6983      	ldr	r3, [r0, #24]
 811911a:	b90b      	cbnz	r3, 8119120 <_puts_r+0x10>
 811911c:	f7ff fa32 	bl	8118584 <__sinit>
 8119120:	69ab      	ldr	r3, [r5, #24]
 8119122:	68ac      	ldr	r4, [r5, #8]
 8119124:	b913      	cbnz	r3, 811912c <_puts_r+0x1c>
 8119126:	4628      	mov	r0, r5
 8119128:	f7ff fa2c 	bl	8118584 <__sinit>
 811912c:	4b2c      	ldr	r3, [pc, #176]	; (81191e0 <_puts_r+0xd0>)
 811912e:	429c      	cmp	r4, r3
 8119130:	d120      	bne.n	8119174 <_puts_r+0x64>
 8119132:	686c      	ldr	r4, [r5, #4]
 8119134:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8119136:	07db      	lsls	r3, r3, #31
 8119138:	d405      	bmi.n	8119146 <_puts_r+0x36>
 811913a:	89a3      	ldrh	r3, [r4, #12]
 811913c:	0598      	lsls	r0, r3, #22
 811913e:	d402      	bmi.n	8119146 <_puts_r+0x36>
 8119140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8119142:	f7ff fae2 	bl	811870a <__retarget_lock_acquire_recursive>
 8119146:	89a3      	ldrh	r3, [r4, #12]
 8119148:	0719      	lsls	r1, r3, #28
 811914a:	d51d      	bpl.n	8119188 <_puts_r+0x78>
 811914c:	6923      	ldr	r3, [r4, #16]
 811914e:	b1db      	cbz	r3, 8119188 <_puts_r+0x78>
 8119150:	3e01      	subs	r6, #1
 8119152:	68a3      	ldr	r3, [r4, #8]
 8119154:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8119158:	3b01      	subs	r3, #1
 811915a:	60a3      	str	r3, [r4, #8]
 811915c:	bb39      	cbnz	r1, 81191ae <_puts_r+0x9e>
 811915e:	2b00      	cmp	r3, #0
 8119160:	da38      	bge.n	81191d4 <_puts_r+0xc4>
 8119162:	4622      	mov	r2, r4
 8119164:	210a      	movs	r1, #10
 8119166:	4628      	mov	r0, r5
 8119168:	f000 fa0c 	bl	8119584 <__swbuf_r>
 811916c:	3001      	adds	r0, #1
 811916e:	d011      	beq.n	8119194 <_puts_r+0x84>
 8119170:	250a      	movs	r5, #10
 8119172:	e011      	b.n	8119198 <_puts_r+0x88>
 8119174:	4b1b      	ldr	r3, [pc, #108]	; (81191e4 <_puts_r+0xd4>)
 8119176:	429c      	cmp	r4, r3
 8119178:	d101      	bne.n	811917e <_puts_r+0x6e>
 811917a:	68ac      	ldr	r4, [r5, #8]
 811917c:	e7da      	b.n	8119134 <_puts_r+0x24>
 811917e:	4b1a      	ldr	r3, [pc, #104]	; (81191e8 <_puts_r+0xd8>)
 8119180:	429c      	cmp	r4, r3
 8119182:	bf08      	it	eq
 8119184:	68ec      	ldreq	r4, [r5, #12]
 8119186:	e7d5      	b.n	8119134 <_puts_r+0x24>
 8119188:	4621      	mov	r1, r4
 811918a:	4628      	mov	r0, r5
 811918c:	f000 fa5e 	bl	811964c <__swsetup_r>
 8119190:	2800      	cmp	r0, #0
 8119192:	d0dd      	beq.n	8119150 <_puts_r+0x40>
 8119194:	f04f 35ff 	mov.w	r5, #4294967295
 8119198:	6e63      	ldr	r3, [r4, #100]	; 0x64
 811919a:	07da      	lsls	r2, r3, #31
 811919c:	d405      	bmi.n	81191aa <_puts_r+0x9a>
 811919e:	89a3      	ldrh	r3, [r4, #12]
 81191a0:	059b      	lsls	r3, r3, #22
 81191a2:	d402      	bmi.n	81191aa <_puts_r+0x9a>
 81191a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81191a6:	f7ff fab1 	bl	811870c <__retarget_lock_release_recursive>
 81191aa:	4628      	mov	r0, r5
 81191ac:	bd70      	pop	{r4, r5, r6, pc}
 81191ae:	2b00      	cmp	r3, #0
 81191b0:	da04      	bge.n	81191bc <_puts_r+0xac>
 81191b2:	69a2      	ldr	r2, [r4, #24]
 81191b4:	429a      	cmp	r2, r3
 81191b6:	dc06      	bgt.n	81191c6 <_puts_r+0xb6>
 81191b8:	290a      	cmp	r1, #10
 81191ba:	d004      	beq.n	81191c6 <_puts_r+0xb6>
 81191bc:	6823      	ldr	r3, [r4, #0]
 81191be:	1c5a      	adds	r2, r3, #1
 81191c0:	6022      	str	r2, [r4, #0]
 81191c2:	7019      	strb	r1, [r3, #0]
 81191c4:	e7c5      	b.n	8119152 <_puts_r+0x42>
 81191c6:	4622      	mov	r2, r4
 81191c8:	4628      	mov	r0, r5
 81191ca:	f000 f9db 	bl	8119584 <__swbuf_r>
 81191ce:	3001      	adds	r0, #1
 81191d0:	d1bf      	bne.n	8119152 <_puts_r+0x42>
 81191d2:	e7df      	b.n	8119194 <_puts_r+0x84>
 81191d4:	6823      	ldr	r3, [r4, #0]
 81191d6:	250a      	movs	r5, #10
 81191d8:	1c5a      	adds	r2, r3, #1
 81191da:	6022      	str	r2, [r4, #0]
 81191dc:	701d      	strb	r5, [r3, #0]
 81191de:	e7db      	b.n	8119198 <_puts_r+0x88>
 81191e0:	0811d14c 	.word	0x0811d14c
 81191e4:	0811d16c 	.word	0x0811d16c
 81191e8:	0811d12c 	.word	0x0811d12c

081191ec <puts>:
 81191ec:	4b02      	ldr	r3, [pc, #8]	; (81191f8 <puts+0xc>)
 81191ee:	4601      	mov	r1, r0
 81191f0:	6818      	ldr	r0, [r3, #0]
 81191f2:	f7ff bf8d 	b.w	8119110 <_puts_r>
 81191f6:	bf00      	nop
 81191f8:	1000002c 	.word	0x1000002c

081191fc <rand>:
 81191fc:	4b17      	ldr	r3, [pc, #92]	; (811925c <rand+0x60>)
 81191fe:	b510      	push	{r4, lr}
 8119200:	681c      	ldr	r4, [r3, #0]
 8119202:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8119204:	b9b3      	cbnz	r3, 8119234 <rand+0x38>
 8119206:	2018      	movs	r0, #24
 8119208:	f001 fa84 	bl	811a714 <malloc>
 811920c:	63a0      	str	r0, [r4, #56]	; 0x38
 811920e:	b928      	cbnz	r0, 811921c <rand+0x20>
 8119210:	4602      	mov	r2, r0
 8119212:	4b13      	ldr	r3, [pc, #76]	; (8119260 <rand+0x64>)
 8119214:	4813      	ldr	r0, [pc, #76]	; (8119264 <rand+0x68>)
 8119216:	214e      	movs	r1, #78	; 0x4e
 8119218:	f000 fa86 	bl	8119728 <__assert_func>
 811921c:	4a12      	ldr	r2, [pc, #72]	; (8119268 <rand+0x6c>)
 811921e:	4b13      	ldr	r3, [pc, #76]	; (811926c <rand+0x70>)
 8119220:	e9c0 2300 	strd	r2, r3, [r0]
 8119224:	4b12      	ldr	r3, [pc, #72]	; (8119270 <rand+0x74>)
 8119226:	6083      	str	r3, [r0, #8]
 8119228:	230b      	movs	r3, #11
 811922a:	8183      	strh	r3, [r0, #12]
 811922c:	2201      	movs	r2, #1
 811922e:	2300      	movs	r3, #0
 8119230:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8119234:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8119236:	480f      	ldr	r0, [pc, #60]	; (8119274 <rand+0x78>)
 8119238:	690a      	ldr	r2, [r1, #16]
 811923a:	694b      	ldr	r3, [r1, #20]
 811923c:	4c0e      	ldr	r4, [pc, #56]	; (8119278 <rand+0x7c>)
 811923e:	4350      	muls	r0, r2
 8119240:	fb04 0003 	mla	r0, r4, r3, r0
 8119244:	fba2 3404 	umull	r3, r4, r2, r4
 8119248:	1c5a      	adds	r2, r3, #1
 811924a:	4404      	add	r4, r0
 811924c:	f144 0000 	adc.w	r0, r4, #0
 8119250:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8119254:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8119258:	bd10      	pop	{r4, pc}
 811925a:	bf00      	nop
 811925c:	1000002c 	.word	0x1000002c
 8119260:	0811d1c4 	.word	0x0811d1c4
 8119264:	0811d1db 	.word	0x0811d1db
 8119268:	abcd330e 	.word	0xabcd330e
 811926c:	e66d1234 	.word	0xe66d1234
 8119270:	0005deec 	.word	0x0005deec
 8119274:	5851f42d 	.word	0x5851f42d
 8119278:	4c957f2d 	.word	0x4c957f2d

0811927c <cleanup_glue>:
 811927c:	b538      	push	{r3, r4, r5, lr}
 811927e:	460c      	mov	r4, r1
 8119280:	6809      	ldr	r1, [r1, #0]
 8119282:	4605      	mov	r5, r0
 8119284:	b109      	cbz	r1, 811928a <cleanup_glue+0xe>
 8119286:	f7ff fff9 	bl	811927c <cleanup_glue>
 811928a:	4621      	mov	r1, r4
 811928c:	4628      	mov	r0, r5
 811928e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8119292:	f001 bde1 	b.w	811ae58 <_free_r>
	...

08119298 <_reclaim_reent>:
 8119298:	4b2c      	ldr	r3, [pc, #176]	; (811934c <_reclaim_reent+0xb4>)
 811929a:	681b      	ldr	r3, [r3, #0]
 811929c:	4283      	cmp	r3, r0
 811929e:	b570      	push	{r4, r5, r6, lr}
 81192a0:	4604      	mov	r4, r0
 81192a2:	d051      	beq.n	8119348 <_reclaim_reent+0xb0>
 81192a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 81192a6:	b143      	cbz	r3, 81192ba <_reclaim_reent+0x22>
 81192a8:	68db      	ldr	r3, [r3, #12]
 81192aa:	2b00      	cmp	r3, #0
 81192ac:	d14a      	bne.n	8119344 <_reclaim_reent+0xac>
 81192ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81192b0:	6819      	ldr	r1, [r3, #0]
 81192b2:	b111      	cbz	r1, 81192ba <_reclaim_reent+0x22>
 81192b4:	4620      	mov	r0, r4
 81192b6:	f001 fdcf 	bl	811ae58 <_free_r>
 81192ba:	6961      	ldr	r1, [r4, #20]
 81192bc:	b111      	cbz	r1, 81192c4 <_reclaim_reent+0x2c>
 81192be:	4620      	mov	r0, r4
 81192c0:	f001 fdca 	bl	811ae58 <_free_r>
 81192c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 81192c6:	b111      	cbz	r1, 81192ce <_reclaim_reent+0x36>
 81192c8:	4620      	mov	r0, r4
 81192ca:	f001 fdc5 	bl	811ae58 <_free_r>
 81192ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 81192d0:	b111      	cbz	r1, 81192d8 <_reclaim_reent+0x40>
 81192d2:	4620      	mov	r0, r4
 81192d4:	f001 fdc0 	bl	811ae58 <_free_r>
 81192d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 81192da:	b111      	cbz	r1, 81192e2 <_reclaim_reent+0x4a>
 81192dc:	4620      	mov	r0, r4
 81192de:	f001 fdbb 	bl	811ae58 <_free_r>
 81192e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 81192e4:	b111      	cbz	r1, 81192ec <_reclaim_reent+0x54>
 81192e6:	4620      	mov	r0, r4
 81192e8:	f001 fdb6 	bl	811ae58 <_free_r>
 81192ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 81192ee:	b111      	cbz	r1, 81192f6 <_reclaim_reent+0x5e>
 81192f0:	4620      	mov	r0, r4
 81192f2:	f001 fdb1 	bl	811ae58 <_free_r>
 81192f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 81192f8:	b111      	cbz	r1, 8119300 <_reclaim_reent+0x68>
 81192fa:	4620      	mov	r0, r4
 81192fc:	f001 fdac 	bl	811ae58 <_free_r>
 8119300:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8119302:	b111      	cbz	r1, 811930a <_reclaim_reent+0x72>
 8119304:	4620      	mov	r0, r4
 8119306:	f001 fda7 	bl	811ae58 <_free_r>
 811930a:	69a3      	ldr	r3, [r4, #24]
 811930c:	b1e3      	cbz	r3, 8119348 <_reclaim_reent+0xb0>
 811930e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8119310:	4620      	mov	r0, r4
 8119312:	4798      	blx	r3
 8119314:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8119316:	b1b9      	cbz	r1, 8119348 <_reclaim_reent+0xb0>
 8119318:	4620      	mov	r0, r4
 811931a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 811931e:	f7ff bfad 	b.w	811927c <cleanup_glue>
 8119322:	5949      	ldr	r1, [r1, r5]
 8119324:	b941      	cbnz	r1, 8119338 <_reclaim_reent+0xa0>
 8119326:	3504      	adds	r5, #4
 8119328:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811932a:	2d80      	cmp	r5, #128	; 0x80
 811932c:	68d9      	ldr	r1, [r3, #12]
 811932e:	d1f8      	bne.n	8119322 <_reclaim_reent+0x8a>
 8119330:	4620      	mov	r0, r4
 8119332:	f001 fd91 	bl	811ae58 <_free_r>
 8119336:	e7ba      	b.n	81192ae <_reclaim_reent+0x16>
 8119338:	680e      	ldr	r6, [r1, #0]
 811933a:	4620      	mov	r0, r4
 811933c:	f001 fd8c 	bl	811ae58 <_free_r>
 8119340:	4631      	mov	r1, r6
 8119342:	e7ef      	b.n	8119324 <_reclaim_reent+0x8c>
 8119344:	2500      	movs	r5, #0
 8119346:	e7ef      	b.n	8119328 <_reclaim_reent+0x90>
 8119348:	bd70      	pop	{r4, r5, r6, pc}
 811934a:	bf00      	nop
 811934c:	1000002c 	.word	0x1000002c

08119350 <_sbrk_r>:
 8119350:	b538      	push	{r3, r4, r5, lr}
 8119352:	4d06      	ldr	r5, [pc, #24]	; (811936c <_sbrk_r+0x1c>)
 8119354:	2300      	movs	r3, #0
 8119356:	4604      	mov	r4, r0
 8119358:	4608      	mov	r0, r1
 811935a:	602b      	str	r3, [r5, #0]
 811935c:	f7ff f858 	bl	8118410 <_sbrk>
 8119360:	1c43      	adds	r3, r0, #1
 8119362:	d102      	bne.n	811936a <_sbrk_r+0x1a>
 8119364:	682b      	ldr	r3, [r5, #0]
 8119366:	b103      	cbz	r3, 811936a <_sbrk_r+0x1a>
 8119368:	6023      	str	r3, [r4, #0]
 811936a:	bd38      	pop	{r3, r4, r5, pc}
 811936c:	10008820 	.word	0x10008820

08119370 <setvbuf>:
 8119370:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8119374:	461d      	mov	r5, r3
 8119376:	4b5d      	ldr	r3, [pc, #372]	; (81194ec <setvbuf+0x17c>)
 8119378:	681f      	ldr	r7, [r3, #0]
 811937a:	4604      	mov	r4, r0
 811937c:	460e      	mov	r6, r1
 811937e:	4690      	mov	r8, r2
 8119380:	b127      	cbz	r7, 811938c <setvbuf+0x1c>
 8119382:	69bb      	ldr	r3, [r7, #24]
 8119384:	b913      	cbnz	r3, 811938c <setvbuf+0x1c>
 8119386:	4638      	mov	r0, r7
 8119388:	f7ff f8fc 	bl	8118584 <__sinit>
 811938c:	4b58      	ldr	r3, [pc, #352]	; (81194f0 <setvbuf+0x180>)
 811938e:	429c      	cmp	r4, r3
 8119390:	d167      	bne.n	8119462 <setvbuf+0xf2>
 8119392:	687c      	ldr	r4, [r7, #4]
 8119394:	f1b8 0f02 	cmp.w	r8, #2
 8119398:	d006      	beq.n	81193a8 <setvbuf+0x38>
 811939a:	f1b8 0f01 	cmp.w	r8, #1
 811939e:	f200 809f 	bhi.w	81194e0 <setvbuf+0x170>
 81193a2:	2d00      	cmp	r5, #0
 81193a4:	f2c0 809c 	blt.w	81194e0 <setvbuf+0x170>
 81193a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 81193aa:	07db      	lsls	r3, r3, #31
 81193ac:	d405      	bmi.n	81193ba <setvbuf+0x4a>
 81193ae:	89a3      	ldrh	r3, [r4, #12]
 81193b0:	0598      	lsls	r0, r3, #22
 81193b2:	d402      	bmi.n	81193ba <setvbuf+0x4a>
 81193b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81193b6:	f7ff f9a8 	bl	811870a <__retarget_lock_acquire_recursive>
 81193ba:	4621      	mov	r1, r4
 81193bc:	4638      	mov	r0, r7
 81193be:	f001 f8e1 	bl	811a584 <_fflush_r>
 81193c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 81193c4:	b141      	cbz	r1, 81193d8 <setvbuf+0x68>
 81193c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 81193ca:	4299      	cmp	r1, r3
 81193cc:	d002      	beq.n	81193d4 <setvbuf+0x64>
 81193ce:	4638      	mov	r0, r7
 81193d0:	f001 fd42 	bl	811ae58 <_free_r>
 81193d4:	2300      	movs	r3, #0
 81193d6:	6363      	str	r3, [r4, #52]	; 0x34
 81193d8:	2300      	movs	r3, #0
 81193da:	61a3      	str	r3, [r4, #24]
 81193dc:	6063      	str	r3, [r4, #4]
 81193de:	89a3      	ldrh	r3, [r4, #12]
 81193e0:	0619      	lsls	r1, r3, #24
 81193e2:	d503      	bpl.n	81193ec <setvbuf+0x7c>
 81193e4:	6921      	ldr	r1, [r4, #16]
 81193e6:	4638      	mov	r0, r7
 81193e8:	f001 fd36 	bl	811ae58 <_free_r>
 81193ec:	89a3      	ldrh	r3, [r4, #12]
 81193ee:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 81193f2:	f023 0303 	bic.w	r3, r3, #3
 81193f6:	f1b8 0f02 	cmp.w	r8, #2
 81193fa:	81a3      	strh	r3, [r4, #12]
 81193fc:	d06c      	beq.n	81194d8 <setvbuf+0x168>
 81193fe:	ab01      	add	r3, sp, #4
 8119400:	466a      	mov	r2, sp
 8119402:	4621      	mov	r1, r4
 8119404:	4638      	mov	r0, r7
 8119406:	f001 f921 	bl	811a64c <__swhatbuf_r>
 811940a:	89a3      	ldrh	r3, [r4, #12]
 811940c:	4318      	orrs	r0, r3
 811940e:	81a0      	strh	r0, [r4, #12]
 8119410:	2d00      	cmp	r5, #0
 8119412:	d130      	bne.n	8119476 <setvbuf+0x106>
 8119414:	9d00      	ldr	r5, [sp, #0]
 8119416:	4628      	mov	r0, r5
 8119418:	f001 f97c 	bl	811a714 <malloc>
 811941c:	4606      	mov	r6, r0
 811941e:	2800      	cmp	r0, #0
 8119420:	d155      	bne.n	81194ce <setvbuf+0x15e>
 8119422:	f8dd 9000 	ldr.w	r9, [sp]
 8119426:	45a9      	cmp	r9, r5
 8119428:	d14a      	bne.n	81194c0 <setvbuf+0x150>
 811942a:	f04f 35ff 	mov.w	r5, #4294967295
 811942e:	2200      	movs	r2, #0
 8119430:	60a2      	str	r2, [r4, #8]
 8119432:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8119436:	6022      	str	r2, [r4, #0]
 8119438:	6122      	str	r2, [r4, #16]
 811943a:	2201      	movs	r2, #1
 811943c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8119440:	6162      	str	r2, [r4, #20]
 8119442:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8119444:	f043 0302 	orr.w	r3, r3, #2
 8119448:	07d2      	lsls	r2, r2, #31
 811944a:	81a3      	strh	r3, [r4, #12]
 811944c:	d405      	bmi.n	811945a <setvbuf+0xea>
 811944e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8119452:	d102      	bne.n	811945a <setvbuf+0xea>
 8119454:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8119456:	f7ff f959 	bl	811870c <__retarget_lock_release_recursive>
 811945a:	4628      	mov	r0, r5
 811945c:	b003      	add	sp, #12
 811945e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8119462:	4b24      	ldr	r3, [pc, #144]	; (81194f4 <setvbuf+0x184>)
 8119464:	429c      	cmp	r4, r3
 8119466:	d101      	bne.n	811946c <setvbuf+0xfc>
 8119468:	68bc      	ldr	r4, [r7, #8]
 811946a:	e793      	b.n	8119394 <setvbuf+0x24>
 811946c:	4b22      	ldr	r3, [pc, #136]	; (81194f8 <setvbuf+0x188>)
 811946e:	429c      	cmp	r4, r3
 8119470:	bf08      	it	eq
 8119472:	68fc      	ldreq	r4, [r7, #12]
 8119474:	e78e      	b.n	8119394 <setvbuf+0x24>
 8119476:	2e00      	cmp	r6, #0
 8119478:	d0cd      	beq.n	8119416 <setvbuf+0xa6>
 811947a:	69bb      	ldr	r3, [r7, #24]
 811947c:	b913      	cbnz	r3, 8119484 <setvbuf+0x114>
 811947e:	4638      	mov	r0, r7
 8119480:	f7ff f880 	bl	8118584 <__sinit>
 8119484:	f1b8 0f01 	cmp.w	r8, #1
 8119488:	bf08      	it	eq
 811948a:	89a3      	ldrheq	r3, [r4, #12]
 811948c:	6026      	str	r6, [r4, #0]
 811948e:	bf04      	itt	eq
 8119490:	f043 0301 	orreq.w	r3, r3, #1
 8119494:	81a3      	strheq	r3, [r4, #12]
 8119496:	89a2      	ldrh	r2, [r4, #12]
 8119498:	f012 0308 	ands.w	r3, r2, #8
 811949c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 81194a0:	d01c      	beq.n	81194dc <setvbuf+0x16c>
 81194a2:	07d3      	lsls	r3, r2, #31
 81194a4:	bf41      	itttt	mi
 81194a6:	2300      	movmi	r3, #0
 81194a8:	426d      	negmi	r5, r5
 81194aa:	60a3      	strmi	r3, [r4, #8]
 81194ac:	61a5      	strmi	r5, [r4, #24]
 81194ae:	bf58      	it	pl
 81194b0:	60a5      	strpl	r5, [r4, #8]
 81194b2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 81194b4:	f015 0501 	ands.w	r5, r5, #1
 81194b8:	d115      	bne.n	81194e6 <setvbuf+0x176>
 81194ba:	f412 7f00 	tst.w	r2, #512	; 0x200
 81194be:	e7c8      	b.n	8119452 <setvbuf+0xe2>
 81194c0:	4648      	mov	r0, r9
 81194c2:	f001 f927 	bl	811a714 <malloc>
 81194c6:	4606      	mov	r6, r0
 81194c8:	2800      	cmp	r0, #0
 81194ca:	d0ae      	beq.n	811942a <setvbuf+0xba>
 81194cc:	464d      	mov	r5, r9
 81194ce:	89a3      	ldrh	r3, [r4, #12]
 81194d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81194d4:	81a3      	strh	r3, [r4, #12]
 81194d6:	e7d0      	b.n	811947a <setvbuf+0x10a>
 81194d8:	2500      	movs	r5, #0
 81194da:	e7a8      	b.n	811942e <setvbuf+0xbe>
 81194dc:	60a3      	str	r3, [r4, #8]
 81194de:	e7e8      	b.n	81194b2 <setvbuf+0x142>
 81194e0:	f04f 35ff 	mov.w	r5, #4294967295
 81194e4:	e7b9      	b.n	811945a <setvbuf+0xea>
 81194e6:	2500      	movs	r5, #0
 81194e8:	e7b7      	b.n	811945a <setvbuf+0xea>
 81194ea:	bf00      	nop
 81194ec:	1000002c 	.word	0x1000002c
 81194f0:	0811d14c 	.word	0x0811d14c
 81194f4:	0811d16c 	.word	0x0811d16c
 81194f8:	0811d12c 	.word	0x0811d12c

081194fc <__sread>:
 81194fc:	b510      	push	{r4, lr}
 81194fe:	460c      	mov	r4, r1
 8119500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8119504:	f001 fe52 	bl	811b1ac <_read_r>
 8119508:	2800      	cmp	r0, #0
 811950a:	bfab      	itete	ge
 811950c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 811950e:	89a3      	ldrhlt	r3, [r4, #12]
 8119510:	181b      	addge	r3, r3, r0
 8119512:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8119516:	bfac      	ite	ge
 8119518:	6563      	strge	r3, [r4, #84]	; 0x54
 811951a:	81a3      	strhlt	r3, [r4, #12]
 811951c:	bd10      	pop	{r4, pc}

0811951e <__swrite>:
 811951e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8119522:	461f      	mov	r7, r3
 8119524:	898b      	ldrh	r3, [r1, #12]
 8119526:	05db      	lsls	r3, r3, #23
 8119528:	4605      	mov	r5, r0
 811952a:	460c      	mov	r4, r1
 811952c:	4616      	mov	r6, r2
 811952e:	d505      	bpl.n	811953c <__swrite+0x1e>
 8119530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8119534:	2302      	movs	r3, #2
 8119536:	2200      	movs	r2, #0
 8119538:	f001 f876 	bl	811a628 <_lseek_r>
 811953c:	89a3      	ldrh	r3, [r4, #12]
 811953e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8119542:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8119546:	81a3      	strh	r3, [r4, #12]
 8119548:	4632      	mov	r2, r6
 811954a:	463b      	mov	r3, r7
 811954c:	4628      	mov	r0, r5
 811954e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8119552:	f000 b869 	b.w	8119628 <_write_r>

08119556 <__sseek>:
 8119556:	b510      	push	{r4, lr}
 8119558:	460c      	mov	r4, r1
 811955a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 811955e:	f001 f863 	bl	811a628 <_lseek_r>
 8119562:	1c43      	adds	r3, r0, #1
 8119564:	89a3      	ldrh	r3, [r4, #12]
 8119566:	bf15      	itete	ne
 8119568:	6560      	strne	r0, [r4, #84]	; 0x54
 811956a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 811956e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8119572:	81a3      	strheq	r3, [r4, #12]
 8119574:	bf18      	it	ne
 8119576:	81a3      	strhne	r3, [r4, #12]
 8119578:	bd10      	pop	{r4, pc}

0811957a <__sclose>:
 811957a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 811957e:	f000 b8f1 	b.w	8119764 <_close_r>
	...

08119584 <__swbuf_r>:
 8119584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8119586:	460e      	mov	r6, r1
 8119588:	4614      	mov	r4, r2
 811958a:	4605      	mov	r5, r0
 811958c:	b118      	cbz	r0, 8119596 <__swbuf_r+0x12>
 811958e:	6983      	ldr	r3, [r0, #24]
 8119590:	b90b      	cbnz	r3, 8119596 <__swbuf_r+0x12>
 8119592:	f7fe fff7 	bl	8118584 <__sinit>
 8119596:	4b21      	ldr	r3, [pc, #132]	; (811961c <__swbuf_r+0x98>)
 8119598:	429c      	cmp	r4, r3
 811959a:	d12b      	bne.n	81195f4 <__swbuf_r+0x70>
 811959c:	686c      	ldr	r4, [r5, #4]
 811959e:	69a3      	ldr	r3, [r4, #24]
 81195a0:	60a3      	str	r3, [r4, #8]
 81195a2:	89a3      	ldrh	r3, [r4, #12]
 81195a4:	071a      	lsls	r2, r3, #28
 81195a6:	d52f      	bpl.n	8119608 <__swbuf_r+0x84>
 81195a8:	6923      	ldr	r3, [r4, #16]
 81195aa:	b36b      	cbz	r3, 8119608 <__swbuf_r+0x84>
 81195ac:	6923      	ldr	r3, [r4, #16]
 81195ae:	6820      	ldr	r0, [r4, #0]
 81195b0:	1ac0      	subs	r0, r0, r3
 81195b2:	6963      	ldr	r3, [r4, #20]
 81195b4:	b2f6      	uxtb	r6, r6
 81195b6:	4283      	cmp	r3, r0
 81195b8:	4637      	mov	r7, r6
 81195ba:	dc04      	bgt.n	81195c6 <__swbuf_r+0x42>
 81195bc:	4621      	mov	r1, r4
 81195be:	4628      	mov	r0, r5
 81195c0:	f000 ffe0 	bl	811a584 <_fflush_r>
 81195c4:	bb30      	cbnz	r0, 8119614 <__swbuf_r+0x90>
 81195c6:	68a3      	ldr	r3, [r4, #8]
 81195c8:	3b01      	subs	r3, #1
 81195ca:	60a3      	str	r3, [r4, #8]
 81195cc:	6823      	ldr	r3, [r4, #0]
 81195ce:	1c5a      	adds	r2, r3, #1
 81195d0:	6022      	str	r2, [r4, #0]
 81195d2:	701e      	strb	r6, [r3, #0]
 81195d4:	6963      	ldr	r3, [r4, #20]
 81195d6:	3001      	adds	r0, #1
 81195d8:	4283      	cmp	r3, r0
 81195da:	d004      	beq.n	81195e6 <__swbuf_r+0x62>
 81195dc:	89a3      	ldrh	r3, [r4, #12]
 81195de:	07db      	lsls	r3, r3, #31
 81195e0:	d506      	bpl.n	81195f0 <__swbuf_r+0x6c>
 81195e2:	2e0a      	cmp	r6, #10
 81195e4:	d104      	bne.n	81195f0 <__swbuf_r+0x6c>
 81195e6:	4621      	mov	r1, r4
 81195e8:	4628      	mov	r0, r5
 81195ea:	f000 ffcb 	bl	811a584 <_fflush_r>
 81195ee:	b988      	cbnz	r0, 8119614 <__swbuf_r+0x90>
 81195f0:	4638      	mov	r0, r7
 81195f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 81195f4:	4b0a      	ldr	r3, [pc, #40]	; (8119620 <__swbuf_r+0x9c>)
 81195f6:	429c      	cmp	r4, r3
 81195f8:	d101      	bne.n	81195fe <__swbuf_r+0x7a>
 81195fa:	68ac      	ldr	r4, [r5, #8]
 81195fc:	e7cf      	b.n	811959e <__swbuf_r+0x1a>
 81195fe:	4b09      	ldr	r3, [pc, #36]	; (8119624 <__swbuf_r+0xa0>)
 8119600:	429c      	cmp	r4, r3
 8119602:	bf08      	it	eq
 8119604:	68ec      	ldreq	r4, [r5, #12]
 8119606:	e7ca      	b.n	811959e <__swbuf_r+0x1a>
 8119608:	4621      	mov	r1, r4
 811960a:	4628      	mov	r0, r5
 811960c:	f000 f81e 	bl	811964c <__swsetup_r>
 8119610:	2800      	cmp	r0, #0
 8119612:	d0cb      	beq.n	81195ac <__swbuf_r+0x28>
 8119614:	f04f 37ff 	mov.w	r7, #4294967295
 8119618:	e7ea      	b.n	81195f0 <__swbuf_r+0x6c>
 811961a:	bf00      	nop
 811961c:	0811d14c 	.word	0x0811d14c
 8119620:	0811d16c 	.word	0x0811d16c
 8119624:	0811d12c 	.word	0x0811d12c

08119628 <_write_r>:
 8119628:	b538      	push	{r3, r4, r5, lr}
 811962a:	4d07      	ldr	r5, [pc, #28]	; (8119648 <_write_r+0x20>)
 811962c:	4604      	mov	r4, r0
 811962e:	4608      	mov	r0, r1
 8119630:	4611      	mov	r1, r2
 8119632:	2200      	movs	r2, #0
 8119634:	602a      	str	r2, [r5, #0]
 8119636:	461a      	mov	r2, r3
 8119638:	f7fe f80e 	bl	8117658 <_write>
 811963c:	1c43      	adds	r3, r0, #1
 811963e:	d102      	bne.n	8119646 <_write_r+0x1e>
 8119640:	682b      	ldr	r3, [r5, #0]
 8119642:	b103      	cbz	r3, 8119646 <_write_r+0x1e>
 8119644:	6023      	str	r3, [r4, #0]
 8119646:	bd38      	pop	{r3, r4, r5, pc}
 8119648:	10008820 	.word	0x10008820

0811964c <__swsetup_r>:
 811964c:	4b32      	ldr	r3, [pc, #200]	; (8119718 <__swsetup_r+0xcc>)
 811964e:	b570      	push	{r4, r5, r6, lr}
 8119650:	681d      	ldr	r5, [r3, #0]
 8119652:	4606      	mov	r6, r0
 8119654:	460c      	mov	r4, r1
 8119656:	b125      	cbz	r5, 8119662 <__swsetup_r+0x16>
 8119658:	69ab      	ldr	r3, [r5, #24]
 811965a:	b913      	cbnz	r3, 8119662 <__swsetup_r+0x16>
 811965c:	4628      	mov	r0, r5
 811965e:	f7fe ff91 	bl	8118584 <__sinit>
 8119662:	4b2e      	ldr	r3, [pc, #184]	; (811971c <__swsetup_r+0xd0>)
 8119664:	429c      	cmp	r4, r3
 8119666:	d10f      	bne.n	8119688 <__swsetup_r+0x3c>
 8119668:	686c      	ldr	r4, [r5, #4]
 811966a:	89a3      	ldrh	r3, [r4, #12]
 811966c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8119670:	0719      	lsls	r1, r3, #28
 8119672:	d42c      	bmi.n	81196ce <__swsetup_r+0x82>
 8119674:	06dd      	lsls	r5, r3, #27
 8119676:	d411      	bmi.n	811969c <__swsetup_r+0x50>
 8119678:	2309      	movs	r3, #9
 811967a:	6033      	str	r3, [r6, #0]
 811967c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8119680:	81a3      	strh	r3, [r4, #12]
 8119682:	f04f 30ff 	mov.w	r0, #4294967295
 8119686:	e03e      	b.n	8119706 <__swsetup_r+0xba>
 8119688:	4b25      	ldr	r3, [pc, #148]	; (8119720 <__swsetup_r+0xd4>)
 811968a:	429c      	cmp	r4, r3
 811968c:	d101      	bne.n	8119692 <__swsetup_r+0x46>
 811968e:	68ac      	ldr	r4, [r5, #8]
 8119690:	e7eb      	b.n	811966a <__swsetup_r+0x1e>
 8119692:	4b24      	ldr	r3, [pc, #144]	; (8119724 <__swsetup_r+0xd8>)
 8119694:	429c      	cmp	r4, r3
 8119696:	bf08      	it	eq
 8119698:	68ec      	ldreq	r4, [r5, #12]
 811969a:	e7e6      	b.n	811966a <__swsetup_r+0x1e>
 811969c:	0758      	lsls	r0, r3, #29
 811969e:	d512      	bpl.n	81196c6 <__swsetup_r+0x7a>
 81196a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 81196a2:	b141      	cbz	r1, 81196b6 <__swsetup_r+0x6a>
 81196a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 81196a8:	4299      	cmp	r1, r3
 81196aa:	d002      	beq.n	81196b2 <__swsetup_r+0x66>
 81196ac:	4630      	mov	r0, r6
 81196ae:	f001 fbd3 	bl	811ae58 <_free_r>
 81196b2:	2300      	movs	r3, #0
 81196b4:	6363      	str	r3, [r4, #52]	; 0x34
 81196b6:	89a3      	ldrh	r3, [r4, #12]
 81196b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 81196bc:	81a3      	strh	r3, [r4, #12]
 81196be:	2300      	movs	r3, #0
 81196c0:	6063      	str	r3, [r4, #4]
 81196c2:	6923      	ldr	r3, [r4, #16]
 81196c4:	6023      	str	r3, [r4, #0]
 81196c6:	89a3      	ldrh	r3, [r4, #12]
 81196c8:	f043 0308 	orr.w	r3, r3, #8
 81196cc:	81a3      	strh	r3, [r4, #12]
 81196ce:	6923      	ldr	r3, [r4, #16]
 81196d0:	b94b      	cbnz	r3, 81196e6 <__swsetup_r+0x9a>
 81196d2:	89a3      	ldrh	r3, [r4, #12]
 81196d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 81196d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81196dc:	d003      	beq.n	81196e6 <__swsetup_r+0x9a>
 81196de:	4621      	mov	r1, r4
 81196e0:	4630      	mov	r0, r6
 81196e2:	f000 ffd7 	bl	811a694 <__smakebuf_r>
 81196e6:	89a0      	ldrh	r0, [r4, #12]
 81196e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 81196ec:	f010 0301 	ands.w	r3, r0, #1
 81196f0:	d00a      	beq.n	8119708 <__swsetup_r+0xbc>
 81196f2:	2300      	movs	r3, #0
 81196f4:	60a3      	str	r3, [r4, #8]
 81196f6:	6963      	ldr	r3, [r4, #20]
 81196f8:	425b      	negs	r3, r3
 81196fa:	61a3      	str	r3, [r4, #24]
 81196fc:	6923      	ldr	r3, [r4, #16]
 81196fe:	b943      	cbnz	r3, 8119712 <__swsetup_r+0xc6>
 8119700:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8119704:	d1ba      	bne.n	811967c <__swsetup_r+0x30>
 8119706:	bd70      	pop	{r4, r5, r6, pc}
 8119708:	0781      	lsls	r1, r0, #30
 811970a:	bf58      	it	pl
 811970c:	6963      	ldrpl	r3, [r4, #20]
 811970e:	60a3      	str	r3, [r4, #8]
 8119710:	e7f4      	b.n	81196fc <__swsetup_r+0xb0>
 8119712:	2000      	movs	r0, #0
 8119714:	e7f7      	b.n	8119706 <__swsetup_r+0xba>
 8119716:	bf00      	nop
 8119718:	1000002c 	.word	0x1000002c
 811971c:	0811d14c 	.word	0x0811d14c
 8119720:	0811d16c 	.word	0x0811d16c
 8119724:	0811d12c 	.word	0x0811d12c

08119728 <__assert_func>:
 8119728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 811972a:	4614      	mov	r4, r2
 811972c:	461a      	mov	r2, r3
 811972e:	4b09      	ldr	r3, [pc, #36]	; (8119754 <__assert_func+0x2c>)
 8119730:	681b      	ldr	r3, [r3, #0]
 8119732:	4605      	mov	r5, r0
 8119734:	68d8      	ldr	r0, [r3, #12]
 8119736:	b14c      	cbz	r4, 811974c <__assert_func+0x24>
 8119738:	4b07      	ldr	r3, [pc, #28]	; (8119758 <__assert_func+0x30>)
 811973a:	9100      	str	r1, [sp, #0]
 811973c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8119740:	4906      	ldr	r1, [pc, #24]	; (811975c <__assert_func+0x34>)
 8119742:	462b      	mov	r3, r5
 8119744:	f000 ff5a 	bl	811a5fc <fiprintf>
 8119748:	f001 fd42 	bl	811b1d0 <abort>
 811974c:	4b04      	ldr	r3, [pc, #16]	; (8119760 <__assert_func+0x38>)
 811974e:	461c      	mov	r4, r3
 8119750:	e7f3      	b.n	811973a <__assert_func+0x12>
 8119752:	bf00      	nop
 8119754:	1000002c 	.word	0x1000002c
 8119758:	0811d23a 	.word	0x0811d23a
 811975c:	0811d247 	.word	0x0811d247
 8119760:	0811d275 	.word	0x0811d275

08119764 <_close_r>:
 8119764:	b538      	push	{r3, r4, r5, lr}
 8119766:	4d06      	ldr	r5, [pc, #24]	; (8119780 <_close_r+0x1c>)
 8119768:	2300      	movs	r3, #0
 811976a:	4604      	mov	r4, r0
 811976c:	4608      	mov	r0, r1
 811976e:	602b      	str	r3, [r5, #0]
 8119770:	f7fd ff9e 	bl	81176b0 <_close>
 8119774:	1c43      	adds	r3, r0, #1
 8119776:	d102      	bne.n	811977e <_close_r+0x1a>
 8119778:	682b      	ldr	r3, [r5, #0]
 811977a:	b103      	cbz	r3, 811977e <_close_r+0x1a>
 811977c:	6023      	str	r3, [r4, #0]
 811977e:	bd38      	pop	{r3, r4, r5, pc}
 8119780:	10008820 	.word	0x10008820

08119784 <quorem>:
 8119784:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8119788:	6903      	ldr	r3, [r0, #16]
 811978a:	690c      	ldr	r4, [r1, #16]
 811978c:	42a3      	cmp	r3, r4
 811978e:	4607      	mov	r7, r0
 8119790:	f2c0 8081 	blt.w	8119896 <quorem+0x112>
 8119794:	3c01      	subs	r4, #1
 8119796:	f101 0814 	add.w	r8, r1, #20
 811979a:	f100 0514 	add.w	r5, r0, #20
 811979e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 81197a2:	9301      	str	r3, [sp, #4]
 81197a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 81197a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 81197ac:	3301      	adds	r3, #1
 81197ae:	429a      	cmp	r2, r3
 81197b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 81197b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 81197b8:	fbb2 f6f3 	udiv	r6, r2, r3
 81197bc:	d331      	bcc.n	8119822 <quorem+0x9e>
 81197be:	f04f 0e00 	mov.w	lr, #0
 81197c2:	4640      	mov	r0, r8
 81197c4:	46ac      	mov	ip, r5
 81197c6:	46f2      	mov	sl, lr
 81197c8:	f850 2b04 	ldr.w	r2, [r0], #4
 81197cc:	b293      	uxth	r3, r2
 81197ce:	fb06 e303 	mla	r3, r6, r3, lr
 81197d2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 81197d6:	b29b      	uxth	r3, r3
 81197d8:	ebaa 0303 	sub.w	r3, sl, r3
 81197dc:	0c12      	lsrs	r2, r2, #16
 81197de:	f8dc a000 	ldr.w	sl, [ip]
 81197e2:	fb06 e202 	mla	r2, r6, r2, lr
 81197e6:	fa13 f38a 	uxtah	r3, r3, sl
 81197ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 81197ee:	fa1f fa82 	uxth.w	sl, r2
 81197f2:	f8dc 2000 	ldr.w	r2, [ip]
 81197f6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 81197fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 81197fe:	b29b      	uxth	r3, r3
 8119800:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8119804:	4581      	cmp	r9, r0
 8119806:	f84c 3b04 	str.w	r3, [ip], #4
 811980a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 811980e:	d2db      	bcs.n	81197c8 <quorem+0x44>
 8119810:	f855 300b 	ldr.w	r3, [r5, fp]
 8119814:	b92b      	cbnz	r3, 8119822 <quorem+0x9e>
 8119816:	9b01      	ldr	r3, [sp, #4]
 8119818:	3b04      	subs	r3, #4
 811981a:	429d      	cmp	r5, r3
 811981c:	461a      	mov	r2, r3
 811981e:	d32e      	bcc.n	811987e <quorem+0xfa>
 8119820:	613c      	str	r4, [r7, #16]
 8119822:	4638      	mov	r0, r7
 8119824:	f001 fa08 	bl	811ac38 <__mcmp>
 8119828:	2800      	cmp	r0, #0
 811982a:	db24      	blt.n	8119876 <quorem+0xf2>
 811982c:	3601      	adds	r6, #1
 811982e:	4628      	mov	r0, r5
 8119830:	f04f 0c00 	mov.w	ip, #0
 8119834:	f858 2b04 	ldr.w	r2, [r8], #4
 8119838:	f8d0 e000 	ldr.w	lr, [r0]
 811983c:	b293      	uxth	r3, r2
 811983e:	ebac 0303 	sub.w	r3, ip, r3
 8119842:	0c12      	lsrs	r2, r2, #16
 8119844:	fa13 f38e 	uxtah	r3, r3, lr
 8119848:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 811984c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8119850:	b29b      	uxth	r3, r3
 8119852:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8119856:	45c1      	cmp	r9, r8
 8119858:	f840 3b04 	str.w	r3, [r0], #4
 811985c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8119860:	d2e8      	bcs.n	8119834 <quorem+0xb0>
 8119862:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8119866:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 811986a:	b922      	cbnz	r2, 8119876 <quorem+0xf2>
 811986c:	3b04      	subs	r3, #4
 811986e:	429d      	cmp	r5, r3
 8119870:	461a      	mov	r2, r3
 8119872:	d30a      	bcc.n	811988a <quorem+0x106>
 8119874:	613c      	str	r4, [r7, #16]
 8119876:	4630      	mov	r0, r6
 8119878:	b003      	add	sp, #12
 811987a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811987e:	6812      	ldr	r2, [r2, #0]
 8119880:	3b04      	subs	r3, #4
 8119882:	2a00      	cmp	r2, #0
 8119884:	d1cc      	bne.n	8119820 <quorem+0x9c>
 8119886:	3c01      	subs	r4, #1
 8119888:	e7c7      	b.n	811981a <quorem+0x96>
 811988a:	6812      	ldr	r2, [r2, #0]
 811988c:	3b04      	subs	r3, #4
 811988e:	2a00      	cmp	r2, #0
 8119890:	d1f0      	bne.n	8119874 <quorem+0xf0>
 8119892:	3c01      	subs	r4, #1
 8119894:	e7eb      	b.n	811986e <quorem+0xea>
 8119896:	2000      	movs	r0, #0
 8119898:	e7ee      	b.n	8119878 <quorem+0xf4>
 811989a:	0000      	movs	r0, r0
 811989c:	0000      	movs	r0, r0
	...

081198a0 <_dtoa_r>:
 81198a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81198a4:	ed2d 8b02 	vpush	{d8}
 81198a8:	ec57 6b10 	vmov	r6, r7, d0
 81198ac:	b095      	sub	sp, #84	; 0x54
 81198ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 81198b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 81198b4:	9105      	str	r1, [sp, #20]
 81198b6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 81198ba:	4604      	mov	r4, r0
 81198bc:	9209      	str	r2, [sp, #36]	; 0x24
 81198be:	930f      	str	r3, [sp, #60]	; 0x3c
 81198c0:	b975      	cbnz	r5, 81198e0 <_dtoa_r+0x40>
 81198c2:	2010      	movs	r0, #16
 81198c4:	f000 ff26 	bl	811a714 <malloc>
 81198c8:	4602      	mov	r2, r0
 81198ca:	6260      	str	r0, [r4, #36]	; 0x24
 81198cc:	b920      	cbnz	r0, 81198d8 <_dtoa_r+0x38>
 81198ce:	4bb2      	ldr	r3, [pc, #712]	; (8119b98 <_dtoa_r+0x2f8>)
 81198d0:	21ea      	movs	r1, #234	; 0xea
 81198d2:	48b2      	ldr	r0, [pc, #712]	; (8119b9c <_dtoa_r+0x2fc>)
 81198d4:	f7ff ff28 	bl	8119728 <__assert_func>
 81198d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 81198dc:	6005      	str	r5, [r0, #0]
 81198de:	60c5      	str	r5, [r0, #12]
 81198e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81198e2:	6819      	ldr	r1, [r3, #0]
 81198e4:	b151      	cbz	r1, 81198fc <_dtoa_r+0x5c>
 81198e6:	685a      	ldr	r2, [r3, #4]
 81198e8:	604a      	str	r2, [r1, #4]
 81198ea:	2301      	movs	r3, #1
 81198ec:	4093      	lsls	r3, r2
 81198ee:	608b      	str	r3, [r1, #8]
 81198f0:	4620      	mov	r0, r4
 81198f2:	f000 ff63 	bl	811a7bc <_Bfree>
 81198f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81198f8:	2200      	movs	r2, #0
 81198fa:	601a      	str	r2, [r3, #0]
 81198fc:	1e3b      	subs	r3, r7, #0
 81198fe:	bfb9      	ittee	lt
 8119900:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8119904:	9303      	strlt	r3, [sp, #12]
 8119906:	2300      	movge	r3, #0
 8119908:	f8c8 3000 	strge.w	r3, [r8]
 811990c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8119910:	4ba3      	ldr	r3, [pc, #652]	; (8119ba0 <_dtoa_r+0x300>)
 8119912:	bfbc      	itt	lt
 8119914:	2201      	movlt	r2, #1
 8119916:	f8c8 2000 	strlt.w	r2, [r8]
 811991a:	ea33 0309 	bics.w	r3, r3, r9
 811991e:	d11b      	bne.n	8119958 <_dtoa_r+0xb8>
 8119920:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8119922:	f242 730f 	movw	r3, #9999	; 0x270f
 8119926:	6013      	str	r3, [r2, #0]
 8119928:	f3c9 0313 	ubfx	r3, r9, #0, #20
 811992c:	4333      	orrs	r3, r6
 811992e:	f000 857a 	beq.w	811a426 <_dtoa_r+0xb86>
 8119932:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8119934:	b963      	cbnz	r3, 8119950 <_dtoa_r+0xb0>
 8119936:	4b9b      	ldr	r3, [pc, #620]	; (8119ba4 <_dtoa_r+0x304>)
 8119938:	e024      	b.n	8119984 <_dtoa_r+0xe4>
 811993a:	4b9b      	ldr	r3, [pc, #620]	; (8119ba8 <_dtoa_r+0x308>)
 811993c:	9300      	str	r3, [sp, #0]
 811993e:	3308      	adds	r3, #8
 8119940:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8119942:	6013      	str	r3, [r2, #0]
 8119944:	9800      	ldr	r0, [sp, #0]
 8119946:	b015      	add	sp, #84	; 0x54
 8119948:	ecbd 8b02 	vpop	{d8}
 811994c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8119950:	4b94      	ldr	r3, [pc, #592]	; (8119ba4 <_dtoa_r+0x304>)
 8119952:	9300      	str	r3, [sp, #0]
 8119954:	3303      	adds	r3, #3
 8119956:	e7f3      	b.n	8119940 <_dtoa_r+0xa0>
 8119958:	ed9d 7b02 	vldr	d7, [sp, #8]
 811995c:	2200      	movs	r2, #0
 811995e:	ec51 0b17 	vmov	r0, r1, d7
 8119962:	2300      	movs	r3, #0
 8119964:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8119968:	f7e7 f936 	bl	8100bd8 <__aeabi_dcmpeq>
 811996c:	4680      	mov	r8, r0
 811996e:	b158      	cbz	r0, 8119988 <_dtoa_r+0xe8>
 8119970:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8119972:	2301      	movs	r3, #1
 8119974:	6013      	str	r3, [r2, #0]
 8119976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8119978:	2b00      	cmp	r3, #0
 811997a:	f000 8551 	beq.w	811a420 <_dtoa_r+0xb80>
 811997e:	488b      	ldr	r0, [pc, #556]	; (8119bac <_dtoa_r+0x30c>)
 8119980:	6018      	str	r0, [r3, #0]
 8119982:	1e43      	subs	r3, r0, #1
 8119984:	9300      	str	r3, [sp, #0]
 8119986:	e7dd      	b.n	8119944 <_dtoa_r+0xa4>
 8119988:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 811998c:	aa12      	add	r2, sp, #72	; 0x48
 811998e:	a913      	add	r1, sp, #76	; 0x4c
 8119990:	4620      	mov	r0, r4
 8119992:	f001 f9f5 	bl	811ad80 <__d2b>
 8119996:	f3c9 550a 	ubfx	r5, r9, #20, #11
 811999a:	4683      	mov	fp, r0
 811999c:	2d00      	cmp	r5, #0
 811999e:	d07c      	beq.n	8119a9a <_dtoa_r+0x1fa>
 81199a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81199a2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 81199a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81199aa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 81199ae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 81199b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 81199b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 81199ba:	4b7d      	ldr	r3, [pc, #500]	; (8119bb0 <_dtoa_r+0x310>)
 81199bc:	2200      	movs	r2, #0
 81199be:	4630      	mov	r0, r6
 81199c0:	4639      	mov	r1, r7
 81199c2:	f7e6 fce9 	bl	8100398 <__aeabi_dsub>
 81199c6:	a36e      	add	r3, pc, #440	; (adr r3, 8119b80 <_dtoa_r+0x2e0>)
 81199c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81199cc:	f7e6 fe9c 	bl	8100708 <__aeabi_dmul>
 81199d0:	a36d      	add	r3, pc, #436	; (adr r3, 8119b88 <_dtoa_r+0x2e8>)
 81199d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81199d6:	f7e6 fce1 	bl	810039c <__adddf3>
 81199da:	4606      	mov	r6, r0
 81199dc:	4628      	mov	r0, r5
 81199de:	460f      	mov	r7, r1
 81199e0:	f7e6 fe28 	bl	8100634 <__aeabi_i2d>
 81199e4:	a36a      	add	r3, pc, #424	; (adr r3, 8119b90 <_dtoa_r+0x2f0>)
 81199e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81199ea:	f7e6 fe8d 	bl	8100708 <__aeabi_dmul>
 81199ee:	4602      	mov	r2, r0
 81199f0:	460b      	mov	r3, r1
 81199f2:	4630      	mov	r0, r6
 81199f4:	4639      	mov	r1, r7
 81199f6:	f7e6 fcd1 	bl	810039c <__adddf3>
 81199fa:	4606      	mov	r6, r0
 81199fc:	460f      	mov	r7, r1
 81199fe:	f7e7 f933 	bl	8100c68 <__aeabi_d2iz>
 8119a02:	2200      	movs	r2, #0
 8119a04:	4682      	mov	sl, r0
 8119a06:	2300      	movs	r3, #0
 8119a08:	4630      	mov	r0, r6
 8119a0a:	4639      	mov	r1, r7
 8119a0c:	f7e7 f8ee 	bl	8100bec <__aeabi_dcmplt>
 8119a10:	b148      	cbz	r0, 8119a26 <_dtoa_r+0x186>
 8119a12:	4650      	mov	r0, sl
 8119a14:	f7e6 fe0e 	bl	8100634 <__aeabi_i2d>
 8119a18:	4632      	mov	r2, r6
 8119a1a:	463b      	mov	r3, r7
 8119a1c:	f7e7 f8dc 	bl	8100bd8 <__aeabi_dcmpeq>
 8119a20:	b908      	cbnz	r0, 8119a26 <_dtoa_r+0x186>
 8119a22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8119a26:	f1ba 0f16 	cmp.w	sl, #22
 8119a2a:	d854      	bhi.n	8119ad6 <_dtoa_r+0x236>
 8119a2c:	4b61      	ldr	r3, [pc, #388]	; (8119bb4 <_dtoa_r+0x314>)
 8119a2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8119a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8119a36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8119a3a:	f7e7 f8d7 	bl	8100bec <__aeabi_dcmplt>
 8119a3e:	2800      	cmp	r0, #0
 8119a40:	d04b      	beq.n	8119ada <_dtoa_r+0x23a>
 8119a42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8119a46:	2300      	movs	r3, #0
 8119a48:	930e      	str	r3, [sp, #56]	; 0x38
 8119a4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8119a4c:	1b5d      	subs	r5, r3, r5
 8119a4e:	1e6b      	subs	r3, r5, #1
 8119a50:	9304      	str	r3, [sp, #16]
 8119a52:	bf43      	ittte	mi
 8119a54:	2300      	movmi	r3, #0
 8119a56:	f1c5 0801 	rsbmi	r8, r5, #1
 8119a5a:	9304      	strmi	r3, [sp, #16]
 8119a5c:	f04f 0800 	movpl.w	r8, #0
 8119a60:	f1ba 0f00 	cmp.w	sl, #0
 8119a64:	db3b      	blt.n	8119ade <_dtoa_r+0x23e>
 8119a66:	9b04      	ldr	r3, [sp, #16]
 8119a68:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8119a6c:	4453      	add	r3, sl
 8119a6e:	9304      	str	r3, [sp, #16]
 8119a70:	2300      	movs	r3, #0
 8119a72:	9306      	str	r3, [sp, #24]
 8119a74:	9b05      	ldr	r3, [sp, #20]
 8119a76:	2b09      	cmp	r3, #9
 8119a78:	d869      	bhi.n	8119b4e <_dtoa_r+0x2ae>
 8119a7a:	2b05      	cmp	r3, #5
 8119a7c:	bfc4      	itt	gt
 8119a7e:	3b04      	subgt	r3, #4
 8119a80:	9305      	strgt	r3, [sp, #20]
 8119a82:	9b05      	ldr	r3, [sp, #20]
 8119a84:	f1a3 0302 	sub.w	r3, r3, #2
 8119a88:	bfcc      	ite	gt
 8119a8a:	2500      	movgt	r5, #0
 8119a8c:	2501      	movle	r5, #1
 8119a8e:	2b03      	cmp	r3, #3
 8119a90:	d869      	bhi.n	8119b66 <_dtoa_r+0x2c6>
 8119a92:	e8df f003 	tbb	[pc, r3]
 8119a96:	4e2c      	.short	0x4e2c
 8119a98:	5a4c      	.short	0x5a4c
 8119a9a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8119a9e:	441d      	add	r5, r3
 8119aa0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8119aa4:	2b20      	cmp	r3, #32
 8119aa6:	bfc1      	itttt	gt
 8119aa8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8119aac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8119ab0:	fa09 f303 	lslgt.w	r3, r9, r3
 8119ab4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8119ab8:	bfda      	itte	le
 8119aba:	f1c3 0320 	rsble	r3, r3, #32
 8119abe:	fa06 f003 	lslle.w	r0, r6, r3
 8119ac2:	4318      	orrgt	r0, r3
 8119ac4:	f7e6 fda6 	bl	8100614 <__aeabi_ui2d>
 8119ac8:	2301      	movs	r3, #1
 8119aca:	4606      	mov	r6, r0
 8119acc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8119ad0:	3d01      	subs	r5, #1
 8119ad2:	9310      	str	r3, [sp, #64]	; 0x40
 8119ad4:	e771      	b.n	81199ba <_dtoa_r+0x11a>
 8119ad6:	2301      	movs	r3, #1
 8119ad8:	e7b6      	b.n	8119a48 <_dtoa_r+0x1a8>
 8119ada:	900e      	str	r0, [sp, #56]	; 0x38
 8119adc:	e7b5      	b.n	8119a4a <_dtoa_r+0x1aa>
 8119ade:	f1ca 0300 	rsb	r3, sl, #0
 8119ae2:	9306      	str	r3, [sp, #24]
 8119ae4:	2300      	movs	r3, #0
 8119ae6:	eba8 080a 	sub.w	r8, r8, sl
 8119aea:	930d      	str	r3, [sp, #52]	; 0x34
 8119aec:	e7c2      	b.n	8119a74 <_dtoa_r+0x1d4>
 8119aee:	2300      	movs	r3, #0
 8119af0:	9308      	str	r3, [sp, #32]
 8119af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8119af4:	2b00      	cmp	r3, #0
 8119af6:	dc39      	bgt.n	8119b6c <_dtoa_r+0x2cc>
 8119af8:	f04f 0901 	mov.w	r9, #1
 8119afc:	f8cd 9004 	str.w	r9, [sp, #4]
 8119b00:	464b      	mov	r3, r9
 8119b02:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8119b06:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8119b08:	2200      	movs	r2, #0
 8119b0a:	6042      	str	r2, [r0, #4]
 8119b0c:	2204      	movs	r2, #4
 8119b0e:	f102 0614 	add.w	r6, r2, #20
 8119b12:	429e      	cmp	r6, r3
 8119b14:	6841      	ldr	r1, [r0, #4]
 8119b16:	d92f      	bls.n	8119b78 <_dtoa_r+0x2d8>
 8119b18:	4620      	mov	r0, r4
 8119b1a:	f000 fe0f 	bl	811a73c <_Balloc>
 8119b1e:	9000      	str	r0, [sp, #0]
 8119b20:	2800      	cmp	r0, #0
 8119b22:	d14b      	bne.n	8119bbc <_dtoa_r+0x31c>
 8119b24:	4b24      	ldr	r3, [pc, #144]	; (8119bb8 <_dtoa_r+0x318>)
 8119b26:	4602      	mov	r2, r0
 8119b28:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8119b2c:	e6d1      	b.n	81198d2 <_dtoa_r+0x32>
 8119b2e:	2301      	movs	r3, #1
 8119b30:	e7de      	b.n	8119af0 <_dtoa_r+0x250>
 8119b32:	2300      	movs	r3, #0
 8119b34:	9308      	str	r3, [sp, #32]
 8119b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8119b38:	eb0a 0903 	add.w	r9, sl, r3
 8119b3c:	f109 0301 	add.w	r3, r9, #1
 8119b40:	2b01      	cmp	r3, #1
 8119b42:	9301      	str	r3, [sp, #4]
 8119b44:	bfb8      	it	lt
 8119b46:	2301      	movlt	r3, #1
 8119b48:	e7dd      	b.n	8119b06 <_dtoa_r+0x266>
 8119b4a:	2301      	movs	r3, #1
 8119b4c:	e7f2      	b.n	8119b34 <_dtoa_r+0x294>
 8119b4e:	2501      	movs	r5, #1
 8119b50:	2300      	movs	r3, #0
 8119b52:	9305      	str	r3, [sp, #20]
 8119b54:	9508      	str	r5, [sp, #32]
 8119b56:	f04f 39ff 	mov.w	r9, #4294967295
 8119b5a:	2200      	movs	r2, #0
 8119b5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8119b60:	2312      	movs	r3, #18
 8119b62:	9209      	str	r2, [sp, #36]	; 0x24
 8119b64:	e7cf      	b.n	8119b06 <_dtoa_r+0x266>
 8119b66:	2301      	movs	r3, #1
 8119b68:	9308      	str	r3, [sp, #32]
 8119b6a:	e7f4      	b.n	8119b56 <_dtoa_r+0x2b6>
 8119b6c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8119b70:	f8cd 9004 	str.w	r9, [sp, #4]
 8119b74:	464b      	mov	r3, r9
 8119b76:	e7c6      	b.n	8119b06 <_dtoa_r+0x266>
 8119b78:	3101      	adds	r1, #1
 8119b7a:	6041      	str	r1, [r0, #4]
 8119b7c:	0052      	lsls	r2, r2, #1
 8119b7e:	e7c6      	b.n	8119b0e <_dtoa_r+0x26e>
 8119b80:	636f4361 	.word	0x636f4361
 8119b84:	3fd287a7 	.word	0x3fd287a7
 8119b88:	8b60c8b3 	.word	0x8b60c8b3
 8119b8c:	3fc68a28 	.word	0x3fc68a28
 8119b90:	509f79fb 	.word	0x509f79fb
 8119b94:	3fd34413 	.word	0x3fd34413
 8119b98:	0811d1c4 	.word	0x0811d1c4
 8119b9c:	0811d283 	.word	0x0811d283
 8119ba0:	7ff00000 	.word	0x7ff00000
 8119ba4:	0811d27f 	.word	0x0811d27f
 8119ba8:	0811d276 	.word	0x0811d276
 8119bac:	0811d1a1 	.word	0x0811d1a1
 8119bb0:	3ff80000 	.word	0x3ff80000
 8119bb4:	0811d380 	.word	0x0811d380
 8119bb8:	0811d2e2 	.word	0x0811d2e2
 8119bbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8119bbe:	9a00      	ldr	r2, [sp, #0]
 8119bc0:	601a      	str	r2, [r3, #0]
 8119bc2:	9b01      	ldr	r3, [sp, #4]
 8119bc4:	2b0e      	cmp	r3, #14
 8119bc6:	f200 80ad 	bhi.w	8119d24 <_dtoa_r+0x484>
 8119bca:	2d00      	cmp	r5, #0
 8119bcc:	f000 80aa 	beq.w	8119d24 <_dtoa_r+0x484>
 8119bd0:	f1ba 0f00 	cmp.w	sl, #0
 8119bd4:	dd36      	ble.n	8119c44 <_dtoa_r+0x3a4>
 8119bd6:	4ac3      	ldr	r2, [pc, #780]	; (8119ee4 <_dtoa_r+0x644>)
 8119bd8:	f00a 030f 	and.w	r3, sl, #15
 8119bdc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8119be0:	ed93 7b00 	vldr	d7, [r3]
 8119be4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8119be8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8119bec:	eeb0 8a47 	vmov.f32	s16, s14
 8119bf0:	eef0 8a67 	vmov.f32	s17, s15
 8119bf4:	d016      	beq.n	8119c24 <_dtoa_r+0x384>
 8119bf6:	4bbc      	ldr	r3, [pc, #752]	; (8119ee8 <_dtoa_r+0x648>)
 8119bf8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8119bfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8119c00:	f7e6 feac 	bl	810095c <__aeabi_ddiv>
 8119c04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8119c08:	f007 070f 	and.w	r7, r7, #15
 8119c0c:	2503      	movs	r5, #3
 8119c0e:	4eb6      	ldr	r6, [pc, #728]	; (8119ee8 <_dtoa_r+0x648>)
 8119c10:	b957      	cbnz	r7, 8119c28 <_dtoa_r+0x388>
 8119c12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8119c16:	ec53 2b18 	vmov	r2, r3, d8
 8119c1a:	f7e6 fe9f 	bl	810095c <__aeabi_ddiv>
 8119c1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8119c22:	e029      	b.n	8119c78 <_dtoa_r+0x3d8>
 8119c24:	2502      	movs	r5, #2
 8119c26:	e7f2      	b.n	8119c0e <_dtoa_r+0x36e>
 8119c28:	07f9      	lsls	r1, r7, #31
 8119c2a:	d508      	bpl.n	8119c3e <_dtoa_r+0x39e>
 8119c2c:	ec51 0b18 	vmov	r0, r1, d8
 8119c30:	e9d6 2300 	ldrd	r2, r3, [r6]
 8119c34:	f7e6 fd68 	bl	8100708 <__aeabi_dmul>
 8119c38:	ec41 0b18 	vmov	d8, r0, r1
 8119c3c:	3501      	adds	r5, #1
 8119c3e:	107f      	asrs	r7, r7, #1
 8119c40:	3608      	adds	r6, #8
 8119c42:	e7e5      	b.n	8119c10 <_dtoa_r+0x370>
 8119c44:	f000 80a6 	beq.w	8119d94 <_dtoa_r+0x4f4>
 8119c48:	f1ca 0600 	rsb	r6, sl, #0
 8119c4c:	4ba5      	ldr	r3, [pc, #660]	; (8119ee4 <_dtoa_r+0x644>)
 8119c4e:	4fa6      	ldr	r7, [pc, #664]	; (8119ee8 <_dtoa_r+0x648>)
 8119c50:	f006 020f 	and.w	r2, r6, #15
 8119c54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8119c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8119c5c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8119c60:	f7e6 fd52 	bl	8100708 <__aeabi_dmul>
 8119c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8119c68:	1136      	asrs	r6, r6, #4
 8119c6a:	2300      	movs	r3, #0
 8119c6c:	2502      	movs	r5, #2
 8119c6e:	2e00      	cmp	r6, #0
 8119c70:	f040 8085 	bne.w	8119d7e <_dtoa_r+0x4de>
 8119c74:	2b00      	cmp	r3, #0
 8119c76:	d1d2      	bne.n	8119c1e <_dtoa_r+0x37e>
 8119c78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8119c7a:	2b00      	cmp	r3, #0
 8119c7c:	f000 808c 	beq.w	8119d98 <_dtoa_r+0x4f8>
 8119c80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8119c84:	4b99      	ldr	r3, [pc, #612]	; (8119eec <_dtoa_r+0x64c>)
 8119c86:	2200      	movs	r2, #0
 8119c88:	4630      	mov	r0, r6
 8119c8a:	4639      	mov	r1, r7
 8119c8c:	f7e6 ffae 	bl	8100bec <__aeabi_dcmplt>
 8119c90:	2800      	cmp	r0, #0
 8119c92:	f000 8081 	beq.w	8119d98 <_dtoa_r+0x4f8>
 8119c96:	9b01      	ldr	r3, [sp, #4]
 8119c98:	2b00      	cmp	r3, #0
 8119c9a:	d07d      	beq.n	8119d98 <_dtoa_r+0x4f8>
 8119c9c:	f1b9 0f00 	cmp.w	r9, #0
 8119ca0:	dd3c      	ble.n	8119d1c <_dtoa_r+0x47c>
 8119ca2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8119ca6:	9307      	str	r3, [sp, #28]
 8119ca8:	2200      	movs	r2, #0
 8119caa:	4b91      	ldr	r3, [pc, #580]	; (8119ef0 <_dtoa_r+0x650>)
 8119cac:	4630      	mov	r0, r6
 8119cae:	4639      	mov	r1, r7
 8119cb0:	f7e6 fd2a 	bl	8100708 <__aeabi_dmul>
 8119cb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8119cb8:	3501      	adds	r5, #1
 8119cba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8119cbe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8119cc2:	4628      	mov	r0, r5
 8119cc4:	f7e6 fcb6 	bl	8100634 <__aeabi_i2d>
 8119cc8:	4632      	mov	r2, r6
 8119cca:	463b      	mov	r3, r7
 8119ccc:	f7e6 fd1c 	bl	8100708 <__aeabi_dmul>
 8119cd0:	4b88      	ldr	r3, [pc, #544]	; (8119ef4 <_dtoa_r+0x654>)
 8119cd2:	2200      	movs	r2, #0
 8119cd4:	f7e6 fb62 	bl	810039c <__adddf3>
 8119cd8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8119cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8119ce0:	9303      	str	r3, [sp, #12]
 8119ce2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8119ce4:	2b00      	cmp	r3, #0
 8119ce6:	d15c      	bne.n	8119da2 <_dtoa_r+0x502>
 8119ce8:	4b83      	ldr	r3, [pc, #524]	; (8119ef8 <_dtoa_r+0x658>)
 8119cea:	2200      	movs	r2, #0
 8119cec:	4630      	mov	r0, r6
 8119cee:	4639      	mov	r1, r7
 8119cf0:	f7e6 fb52 	bl	8100398 <__aeabi_dsub>
 8119cf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8119cf8:	4606      	mov	r6, r0
 8119cfa:	460f      	mov	r7, r1
 8119cfc:	f7e6 ff94 	bl	8100c28 <__aeabi_dcmpgt>
 8119d00:	2800      	cmp	r0, #0
 8119d02:	f040 8296 	bne.w	811a232 <_dtoa_r+0x992>
 8119d06:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8119d0a:	4630      	mov	r0, r6
 8119d0c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8119d10:	4639      	mov	r1, r7
 8119d12:	f7e6 ff6b 	bl	8100bec <__aeabi_dcmplt>
 8119d16:	2800      	cmp	r0, #0
 8119d18:	f040 8288 	bne.w	811a22c <_dtoa_r+0x98c>
 8119d1c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8119d20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8119d24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8119d26:	2b00      	cmp	r3, #0
 8119d28:	f2c0 8158 	blt.w	8119fdc <_dtoa_r+0x73c>
 8119d2c:	f1ba 0f0e 	cmp.w	sl, #14
 8119d30:	f300 8154 	bgt.w	8119fdc <_dtoa_r+0x73c>
 8119d34:	4b6b      	ldr	r3, [pc, #428]	; (8119ee4 <_dtoa_r+0x644>)
 8119d36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8119d3a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8119d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8119d40:	2b00      	cmp	r3, #0
 8119d42:	f280 80e3 	bge.w	8119f0c <_dtoa_r+0x66c>
 8119d46:	9b01      	ldr	r3, [sp, #4]
 8119d48:	2b00      	cmp	r3, #0
 8119d4a:	f300 80df 	bgt.w	8119f0c <_dtoa_r+0x66c>
 8119d4e:	f040 826d 	bne.w	811a22c <_dtoa_r+0x98c>
 8119d52:	4b69      	ldr	r3, [pc, #420]	; (8119ef8 <_dtoa_r+0x658>)
 8119d54:	2200      	movs	r2, #0
 8119d56:	4640      	mov	r0, r8
 8119d58:	4649      	mov	r1, r9
 8119d5a:	f7e6 fcd5 	bl	8100708 <__aeabi_dmul>
 8119d5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8119d62:	f7e6 ff57 	bl	8100c14 <__aeabi_dcmpge>
 8119d66:	9e01      	ldr	r6, [sp, #4]
 8119d68:	4637      	mov	r7, r6
 8119d6a:	2800      	cmp	r0, #0
 8119d6c:	f040 8243 	bne.w	811a1f6 <_dtoa_r+0x956>
 8119d70:	9d00      	ldr	r5, [sp, #0]
 8119d72:	2331      	movs	r3, #49	; 0x31
 8119d74:	f805 3b01 	strb.w	r3, [r5], #1
 8119d78:	f10a 0a01 	add.w	sl, sl, #1
 8119d7c:	e23f      	b.n	811a1fe <_dtoa_r+0x95e>
 8119d7e:	07f2      	lsls	r2, r6, #31
 8119d80:	d505      	bpl.n	8119d8e <_dtoa_r+0x4ee>
 8119d82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8119d86:	f7e6 fcbf 	bl	8100708 <__aeabi_dmul>
 8119d8a:	3501      	adds	r5, #1
 8119d8c:	2301      	movs	r3, #1
 8119d8e:	1076      	asrs	r6, r6, #1
 8119d90:	3708      	adds	r7, #8
 8119d92:	e76c      	b.n	8119c6e <_dtoa_r+0x3ce>
 8119d94:	2502      	movs	r5, #2
 8119d96:	e76f      	b.n	8119c78 <_dtoa_r+0x3d8>
 8119d98:	9b01      	ldr	r3, [sp, #4]
 8119d9a:	f8cd a01c 	str.w	sl, [sp, #28]
 8119d9e:	930c      	str	r3, [sp, #48]	; 0x30
 8119da0:	e78d      	b.n	8119cbe <_dtoa_r+0x41e>
 8119da2:	9900      	ldr	r1, [sp, #0]
 8119da4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8119da6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8119da8:	4b4e      	ldr	r3, [pc, #312]	; (8119ee4 <_dtoa_r+0x644>)
 8119daa:	ed9d 7b02 	vldr	d7, [sp, #8]
 8119dae:	4401      	add	r1, r0
 8119db0:	9102      	str	r1, [sp, #8]
 8119db2:	9908      	ldr	r1, [sp, #32]
 8119db4:	eeb0 8a47 	vmov.f32	s16, s14
 8119db8:	eef0 8a67 	vmov.f32	s17, s15
 8119dbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8119dc0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8119dc4:	2900      	cmp	r1, #0
 8119dc6:	d045      	beq.n	8119e54 <_dtoa_r+0x5b4>
 8119dc8:	494c      	ldr	r1, [pc, #304]	; (8119efc <_dtoa_r+0x65c>)
 8119dca:	2000      	movs	r0, #0
 8119dcc:	f7e6 fdc6 	bl	810095c <__aeabi_ddiv>
 8119dd0:	ec53 2b18 	vmov	r2, r3, d8
 8119dd4:	f7e6 fae0 	bl	8100398 <__aeabi_dsub>
 8119dd8:	9d00      	ldr	r5, [sp, #0]
 8119dda:	ec41 0b18 	vmov	d8, r0, r1
 8119dde:	4639      	mov	r1, r7
 8119de0:	4630      	mov	r0, r6
 8119de2:	f7e6 ff41 	bl	8100c68 <__aeabi_d2iz>
 8119de6:	900c      	str	r0, [sp, #48]	; 0x30
 8119de8:	f7e6 fc24 	bl	8100634 <__aeabi_i2d>
 8119dec:	4602      	mov	r2, r0
 8119dee:	460b      	mov	r3, r1
 8119df0:	4630      	mov	r0, r6
 8119df2:	4639      	mov	r1, r7
 8119df4:	f7e6 fad0 	bl	8100398 <__aeabi_dsub>
 8119df8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8119dfa:	3330      	adds	r3, #48	; 0x30
 8119dfc:	f805 3b01 	strb.w	r3, [r5], #1
 8119e00:	ec53 2b18 	vmov	r2, r3, d8
 8119e04:	4606      	mov	r6, r0
 8119e06:	460f      	mov	r7, r1
 8119e08:	f7e6 fef0 	bl	8100bec <__aeabi_dcmplt>
 8119e0c:	2800      	cmp	r0, #0
 8119e0e:	d165      	bne.n	8119edc <_dtoa_r+0x63c>
 8119e10:	4632      	mov	r2, r6
 8119e12:	463b      	mov	r3, r7
 8119e14:	4935      	ldr	r1, [pc, #212]	; (8119eec <_dtoa_r+0x64c>)
 8119e16:	2000      	movs	r0, #0
 8119e18:	f7e6 fabe 	bl	8100398 <__aeabi_dsub>
 8119e1c:	ec53 2b18 	vmov	r2, r3, d8
 8119e20:	f7e6 fee4 	bl	8100bec <__aeabi_dcmplt>
 8119e24:	2800      	cmp	r0, #0
 8119e26:	f040 80b9 	bne.w	8119f9c <_dtoa_r+0x6fc>
 8119e2a:	9b02      	ldr	r3, [sp, #8]
 8119e2c:	429d      	cmp	r5, r3
 8119e2e:	f43f af75 	beq.w	8119d1c <_dtoa_r+0x47c>
 8119e32:	4b2f      	ldr	r3, [pc, #188]	; (8119ef0 <_dtoa_r+0x650>)
 8119e34:	ec51 0b18 	vmov	r0, r1, d8
 8119e38:	2200      	movs	r2, #0
 8119e3a:	f7e6 fc65 	bl	8100708 <__aeabi_dmul>
 8119e3e:	4b2c      	ldr	r3, [pc, #176]	; (8119ef0 <_dtoa_r+0x650>)
 8119e40:	ec41 0b18 	vmov	d8, r0, r1
 8119e44:	2200      	movs	r2, #0
 8119e46:	4630      	mov	r0, r6
 8119e48:	4639      	mov	r1, r7
 8119e4a:	f7e6 fc5d 	bl	8100708 <__aeabi_dmul>
 8119e4e:	4606      	mov	r6, r0
 8119e50:	460f      	mov	r7, r1
 8119e52:	e7c4      	b.n	8119dde <_dtoa_r+0x53e>
 8119e54:	ec51 0b17 	vmov	r0, r1, d7
 8119e58:	f7e6 fc56 	bl	8100708 <__aeabi_dmul>
 8119e5c:	9b02      	ldr	r3, [sp, #8]
 8119e5e:	9d00      	ldr	r5, [sp, #0]
 8119e60:	930c      	str	r3, [sp, #48]	; 0x30
 8119e62:	ec41 0b18 	vmov	d8, r0, r1
 8119e66:	4639      	mov	r1, r7
 8119e68:	4630      	mov	r0, r6
 8119e6a:	f7e6 fefd 	bl	8100c68 <__aeabi_d2iz>
 8119e6e:	9011      	str	r0, [sp, #68]	; 0x44
 8119e70:	f7e6 fbe0 	bl	8100634 <__aeabi_i2d>
 8119e74:	4602      	mov	r2, r0
 8119e76:	460b      	mov	r3, r1
 8119e78:	4630      	mov	r0, r6
 8119e7a:	4639      	mov	r1, r7
 8119e7c:	f7e6 fa8c 	bl	8100398 <__aeabi_dsub>
 8119e80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8119e82:	3330      	adds	r3, #48	; 0x30
 8119e84:	f805 3b01 	strb.w	r3, [r5], #1
 8119e88:	9b02      	ldr	r3, [sp, #8]
 8119e8a:	429d      	cmp	r5, r3
 8119e8c:	4606      	mov	r6, r0
 8119e8e:	460f      	mov	r7, r1
 8119e90:	f04f 0200 	mov.w	r2, #0
 8119e94:	d134      	bne.n	8119f00 <_dtoa_r+0x660>
 8119e96:	4b19      	ldr	r3, [pc, #100]	; (8119efc <_dtoa_r+0x65c>)
 8119e98:	ec51 0b18 	vmov	r0, r1, d8
 8119e9c:	f7e6 fa7e 	bl	810039c <__adddf3>
 8119ea0:	4602      	mov	r2, r0
 8119ea2:	460b      	mov	r3, r1
 8119ea4:	4630      	mov	r0, r6
 8119ea6:	4639      	mov	r1, r7
 8119ea8:	f7e6 febe 	bl	8100c28 <__aeabi_dcmpgt>
 8119eac:	2800      	cmp	r0, #0
 8119eae:	d175      	bne.n	8119f9c <_dtoa_r+0x6fc>
 8119eb0:	ec53 2b18 	vmov	r2, r3, d8
 8119eb4:	4911      	ldr	r1, [pc, #68]	; (8119efc <_dtoa_r+0x65c>)
 8119eb6:	2000      	movs	r0, #0
 8119eb8:	f7e6 fa6e 	bl	8100398 <__aeabi_dsub>
 8119ebc:	4602      	mov	r2, r0
 8119ebe:	460b      	mov	r3, r1
 8119ec0:	4630      	mov	r0, r6
 8119ec2:	4639      	mov	r1, r7
 8119ec4:	f7e6 fe92 	bl	8100bec <__aeabi_dcmplt>
 8119ec8:	2800      	cmp	r0, #0
 8119eca:	f43f af27 	beq.w	8119d1c <_dtoa_r+0x47c>
 8119ece:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8119ed0:	1e6b      	subs	r3, r5, #1
 8119ed2:	930c      	str	r3, [sp, #48]	; 0x30
 8119ed4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8119ed8:	2b30      	cmp	r3, #48	; 0x30
 8119eda:	d0f8      	beq.n	8119ece <_dtoa_r+0x62e>
 8119edc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8119ee0:	e04a      	b.n	8119f78 <_dtoa_r+0x6d8>
 8119ee2:	bf00      	nop
 8119ee4:	0811d380 	.word	0x0811d380
 8119ee8:	0811d358 	.word	0x0811d358
 8119eec:	3ff00000 	.word	0x3ff00000
 8119ef0:	40240000 	.word	0x40240000
 8119ef4:	401c0000 	.word	0x401c0000
 8119ef8:	40140000 	.word	0x40140000
 8119efc:	3fe00000 	.word	0x3fe00000
 8119f00:	4baf      	ldr	r3, [pc, #700]	; (811a1c0 <_dtoa_r+0x920>)
 8119f02:	f7e6 fc01 	bl	8100708 <__aeabi_dmul>
 8119f06:	4606      	mov	r6, r0
 8119f08:	460f      	mov	r7, r1
 8119f0a:	e7ac      	b.n	8119e66 <_dtoa_r+0x5c6>
 8119f0c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8119f10:	9d00      	ldr	r5, [sp, #0]
 8119f12:	4642      	mov	r2, r8
 8119f14:	464b      	mov	r3, r9
 8119f16:	4630      	mov	r0, r6
 8119f18:	4639      	mov	r1, r7
 8119f1a:	f7e6 fd1f 	bl	810095c <__aeabi_ddiv>
 8119f1e:	f7e6 fea3 	bl	8100c68 <__aeabi_d2iz>
 8119f22:	9002      	str	r0, [sp, #8]
 8119f24:	f7e6 fb86 	bl	8100634 <__aeabi_i2d>
 8119f28:	4642      	mov	r2, r8
 8119f2a:	464b      	mov	r3, r9
 8119f2c:	f7e6 fbec 	bl	8100708 <__aeabi_dmul>
 8119f30:	4602      	mov	r2, r0
 8119f32:	460b      	mov	r3, r1
 8119f34:	4630      	mov	r0, r6
 8119f36:	4639      	mov	r1, r7
 8119f38:	f7e6 fa2e 	bl	8100398 <__aeabi_dsub>
 8119f3c:	9e02      	ldr	r6, [sp, #8]
 8119f3e:	9f01      	ldr	r7, [sp, #4]
 8119f40:	3630      	adds	r6, #48	; 0x30
 8119f42:	f805 6b01 	strb.w	r6, [r5], #1
 8119f46:	9e00      	ldr	r6, [sp, #0]
 8119f48:	1bae      	subs	r6, r5, r6
 8119f4a:	42b7      	cmp	r7, r6
 8119f4c:	4602      	mov	r2, r0
 8119f4e:	460b      	mov	r3, r1
 8119f50:	d137      	bne.n	8119fc2 <_dtoa_r+0x722>
 8119f52:	f7e6 fa23 	bl	810039c <__adddf3>
 8119f56:	4642      	mov	r2, r8
 8119f58:	464b      	mov	r3, r9
 8119f5a:	4606      	mov	r6, r0
 8119f5c:	460f      	mov	r7, r1
 8119f5e:	f7e6 fe63 	bl	8100c28 <__aeabi_dcmpgt>
 8119f62:	b9c8      	cbnz	r0, 8119f98 <_dtoa_r+0x6f8>
 8119f64:	4642      	mov	r2, r8
 8119f66:	464b      	mov	r3, r9
 8119f68:	4630      	mov	r0, r6
 8119f6a:	4639      	mov	r1, r7
 8119f6c:	f7e6 fe34 	bl	8100bd8 <__aeabi_dcmpeq>
 8119f70:	b110      	cbz	r0, 8119f78 <_dtoa_r+0x6d8>
 8119f72:	9b02      	ldr	r3, [sp, #8]
 8119f74:	07d9      	lsls	r1, r3, #31
 8119f76:	d40f      	bmi.n	8119f98 <_dtoa_r+0x6f8>
 8119f78:	4620      	mov	r0, r4
 8119f7a:	4659      	mov	r1, fp
 8119f7c:	f000 fc1e 	bl	811a7bc <_Bfree>
 8119f80:	2300      	movs	r3, #0
 8119f82:	702b      	strb	r3, [r5, #0]
 8119f84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8119f86:	f10a 0001 	add.w	r0, sl, #1
 8119f8a:	6018      	str	r0, [r3, #0]
 8119f8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8119f8e:	2b00      	cmp	r3, #0
 8119f90:	f43f acd8 	beq.w	8119944 <_dtoa_r+0xa4>
 8119f94:	601d      	str	r5, [r3, #0]
 8119f96:	e4d5      	b.n	8119944 <_dtoa_r+0xa4>
 8119f98:	f8cd a01c 	str.w	sl, [sp, #28]
 8119f9c:	462b      	mov	r3, r5
 8119f9e:	461d      	mov	r5, r3
 8119fa0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8119fa4:	2a39      	cmp	r2, #57	; 0x39
 8119fa6:	d108      	bne.n	8119fba <_dtoa_r+0x71a>
 8119fa8:	9a00      	ldr	r2, [sp, #0]
 8119faa:	429a      	cmp	r2, r3
 8119fac:	d1f7      	bne.n	8119f9e <_dtoa_r+0x6fe>
 8119fae:	9a07      	ldr	r2, [sp, #28]
 8119fb0:	9900      	ldr	r1, [sp, #0]
 8119fb2:	3201      	adds	r2, #1
 8119fb4:	9207      	str	r2, [sp, #28]
 8119fb6:	2230      	movs	r2, #48	; 0x30
 8119fb8:	700a      	strb	r2, [r1, #0]
 8119fba:	781a      	ldrb	r2, [r3, #0]
 8119fbc:	3201      	adds	r2, #1
 8119fbe:	701a      	strb	r2, [r3, #0]
 8119fc0:	e78c      	b.n	8119edc <_dtoa_r+0x63c>
 8119fc2:	4b7f      	ldr	r3, [pc, #508]	; (811a1c0 <_dtoa_r+0x920>)
 8119fc4:	2200      	movs	r2, #0
 8119fc6:	f7e6 fb9f 	bl	8100708 <__aeabi_dmul>
 8119fca:	2200      	movs	r2, #0
 8119fcc:	2300      	movs	r3, #0
 8119fce:	4606      	mov	r6, r0
 8119fd0:	460f      	mov	r7, r1
 8119fd2:	f7e6 fe01 	bl	8100bd8 <__aeabi_dcmpeq>
 8119fd6:	2800      	cmp	r0, #0
 8119fd8:	d09b      	beq.n	8119f12 <_dtoa_r+0x672>
 8119fda:	e7cd      	b.n	8119f78 <_dtoa_r+0x6d8>
 8119fdc:	9a08      	ldr	r2, [sp, #32]
 8119fde:	2a00      	cmp	r2, #0
 8119fe0:	f000 80c4 	beq.w	811a16c <_dtoa_r+0x8cc>
 8119fe4:	9a05      	ldr	r2, [sp, #20]
 8119fe6:	2a01      	cmp	r2, #1
 8119fe8:	f300 80a8 	bgt.w	811a13c <_dtoa_r+0x89c>
 8119fec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8119fee:	2a00      	cmp	r2, #0
 8119ff0:	f000 80a0 	beq.w	811a134 <_dtoa_r+0x894>
 8119ff4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8119ff8:	9e06      	ldr	r6, [sp, #24]
 8119ffa:	4645      	mov	r5, r8
 8119ffc:	9a04      	ldr	r2, [sp, #16]
 8119ffe:	2101      	movs	r1, #1
 811a000:	441a      	add	r2, r3
 811a002:	4620      	mov	r0, r4
 811a004:	4498      	add	r8, r3
 811a006:	9204      	str	r2, [sp, #16]
 811a008:	f000 fc94 	bl	811a934 <__i2b>
 811a00c:	4607      	mov	r7, r0
 811a00e:	2d00      	cmp	r5, #0
 811a010:	dd0b      	ble.n	811a02a <_dtoa_r+0x78a>
 811a012:	9b04      	ldr	r3, [sp, #16]
 811a014:	2b00      	cmp	r3, #0
 811a016:	dd08      	ble.n	811a02a <_dtoa_r+0x78a>
 811a018:	42ab      	cmp	r3, r5
 811a01a:	9a04      	ldr	r2, [sp, #16]
 811a01c:	bfa8      	it	ge
 811a01e:	462b      	movge	r3, r5
 811a020:	eba8 0803 	sub.w	r8, r8, r3
 811a024:	1aed      	subs	r5, r5, r3
 811a026:	1ad3      	subs	r3, r2, r3
 811a028:	9304      	str	r3, [sp, #16]
 811a02a:	9b06      	ldr	r3, [sp, #24]
 811a02c:	b1fb      	cbz	r3, 811a06e <_dtoa_r+0x7ce>
 811a02e:	9b08      	ldr	r3, [sp, #32]
 811a030:	2b00      	cmp	r3, #0
 811a032:	f000 809f 	beq.w	811a174 <_dtoa_r+0x8d4>
 811a036:	2e00      	cmp	r6, #0
 811a038:	dd11      	ble.n	811a05e <_dtoa_r+0x7be>
 811a03a:	4639      	mov	r1, r7
 811a03c:	4632      	mov	r2, r6
 811a03e:	4620      	mov	r0, r4
 811a040:	f000 fd34 	bl	811aaac <__pow5mult>
 811a044:	465a      	mov	r2, fp
 811a046:	4601      	mov	r1, r0
 811a048:	4607      	mov	r7, r0
 811a04a:	4620      	mov	r0, r4
 811a04c:	f000 fc88 	bl	811a960 <__multiply>
 811a050:	4659      	mov	r1, fp
 811a052:	9007      	str	r0, [sp, #28]
 811a054:	4620      	mov	r0, r4
 811a056:	f000 fbb1 	bl	811a7bc <_Bfree>
 811a05a:	9b07      	ldr	r3, [sp, #28]
 811a05c:	469b      	mov	fp, r3
 811a05e:	9b06      	ldr	r3, [sp, #24]
 811a060:	1b9a      	subs	r2, r3, r6
 811a062:	d004      	beq.n	811a06e <_dtoa_r+0x7ce>
 811a064:	4659      	mov	r1, fp
 811a066:	4620      	mov	r0, r4
 811a068:	f000 fd20 	bl	811aaac <__pow5mult>
 811a06c:	4683      	mov	fp, r0
 811a06e:	2101      	movs	r1, #1
 811a070:	4620      	mov	r0, r4
 811a072:	f000 fc5f 	bl	811a934 <__i2b>
 811a076:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 811a078:	2b00      	cmp	r3, #0
 811a07a:	4606      	mov	r6, r0
 811a07c:	dd7c      	ble.n	811a178 <_dtoa_r+0x8d8>
 811a07e:	461a      	mov	r2, r3
 811a080:	4601      	mov	r1, r0
 811a082:	4620      	mov	r0, r4
 811a084:	f000 fd12 	bl	811aaac <__pow5mult>
 811a088:	9b05      	ldr	r3, [sp, #20]
 811a08a:	2b01      	cmp	r3, #1
 811a08c:	4606      	mov	r6, r0
 811a08e:	dd76      	ble.n	811a17e <_dtoa_r+0x8de>
 811a090:	2300      	movs	r3, #0
 811a092:	9306      	str	r3, [sp, #24]
 811a094:	6933      	ldr	r3, [r6, #16]
 811a096:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 811a09a:	6918      	ldr	r0, [r3, #16]
 811a09c:	f000 fbfa 	bl	811a894 <__hi0bits>
 811a0a0:	f1c0 0020 	rsb	r0, r0, #32
 811a0a4:	9b04      	ldr	r3, [sp, #16]
 811a0a6:	4418      	add	r0, r3
 811a0a8:	f010 001f 	ands.w	r0, r0, #31
 811a0ac:	f000 8086 	beq.w	811a1bc <_dtoa_r+0x91c>
 811a0b0:	f1c0 0320 	rsb	r3, r0, #32
 811a0b4:	2b04      	cmp	r3, #4
 811a0b6:	dd7f      	ble.n	811a1b8 <_dtoa_r+0x918>
 811a0b8:	f1c0 001c 	rsb	r0, r0, #28
 811a0bc:	9b04      	ldr	r3, [sp, #16]
 811a0be:	4403      	add	r3, r0
 811a0c0:	4480      	add	r8, r0
 811a0c2:	4405      	add	r5, r0
 811a0c4:	9304      	str	r3, [sp, #16]
 811a0c6:	f1b8 0f00 	cmp.w	r8, #0
 811a0ca:	dd05      	ble.n	811a0d8 <_dtoa_r+0x838>
 811a0cc:	4659      	mov	r1, fp
 811a0ce:	4642      	mov	r2, r8
 811a0d0:	4620      	mov	r0, r4
 811a0d2:	f000 fd45 	bl	811ab60 <__lshift>
 811a0d6:	4683      	mov	fp, r0
 811a0d8:	9b04      	ldr	r3, [sp, #16]
 811a0da:	2b00      	cmp	r3, #0
 811a0dc:	dd05      	ble.n	811a0ea <_dtoa_r+0x84a>
 811a0de:	4631      	mov	r1, r6
 811a0e0:	461a      	mov	r2, r3
 811a0e2:	4620      	mov	r0, r4
 811a0e4:	f000 fd3c 	bl	811ab60 <__lshift>
 811a0e8:	4606      	mov	r6, r0
 811a0ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 811a0ec:	2b00      	cmp	r3, #0
 811a0ee:	d069      	beq.n	811a1c4 <_dtoa_r+0x924>
 811a0f0:	4631      	mov	r1, r6
 811a0f2:	4658      	mov	r0, fp
 811a0f4:	f000 fda0 	bl	811ac38 <__mcmp>
 811a0f8:	2800      	cmp	r0, #0
 811a0fa:	da63      	bge.n	811a1c4 <_dtoa_r+0x924>
 811a0fc:	2300      	movs	r3, #0
 811a0fe:	4659      	mov	r1, fp
 811a100:	220a      	movs	r2, #10
 811a102:	4620      	mov	r0, r4
 811a104:	f000 fb7c 	bl	811a800 <__multadd>
 811a108:	9b08      	ldr	r3, [sp, #32]
 811a10a:	f10a 3aff 	add.w	sl, sl, #4294967295
 811a10e:	4683      	mov	fp, r0
 811a110:	2b00      	cmp	r3, #0
 811a112:	f000 818f 	beq.w	811a434 <_dtoa_r+0xb94>
 811a116:	4639      	mov	r1, r7
 811a118:	2300      	movs	r3, #0
 811a11a:	220a      	movs	r2, #10
 811a11c:	4620      	mov	r0, r4
 811a11e:	f000 fb6f 	bl	811a800 <__multadd>
 811a122:	f1b9 0f00 	cmp.w	r9, #0
 811a126:	4607      	mov	r7, r0
 811a128:	f300 808e 	bgt.w	811a248 <_dtoa_r+0x9a8>
 811a12c:	9b05      	ldr	r3, [sp, #20]
 811a12e:	2b02      	cmp	r3, #2
 811a130:	dc50      	bgt.n	811a1d4 <_dtoa_r+0x934>
 811a132:	e089      	b.n	811a248 <_dtoa_r+0x9a8>
 811a134:	9b12      	ldr	r3, [sp, #72]	; 0x48
 811a136:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 811a13a:	e75d      	b.n	8119ff8 <_dtoa_r+0x758>
 811a13c:	9b01      	ldr	r3, [sp, #4]
 811a13e:	1e5e      	subs	r6, r3, #1
 811a140:	9b06      	ldr	r3, [sp, #24]
 811a142:	42b3      	cmp	r3, r6
 811a144:	bfbf      	itttt	lt
 811a146:	9b06      	ldrlt	r3, [sp, #24]
 811a148:	9606      	strlt	r6, [sp, #24]
 811a14a:	1af2      	sublt	r2, r6, r3
 811a14c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 811a14e:	bfb6      	itet	lt
 811a150:	189b      	addlt	r3, r3, r2
 811a152:	1b9e      	subge	r6, r3, r6
 811a154:	930d      	strlt	r3, [sp, #52]	; 0x34
 811a156:	9b01      	ldr	r3, [sp, #4]
 811a158:	bfb8      	it	lt
 811a15a:	2600      	movlt	r6, #0
 811a15c:	2b00      	cmp	r3, #0
 811a15e:	bfb5      	itete	lt
 811a160:	eba8 0503 	sublt.w	r5, r8, r3
 811a164:	9b01      	ldrge	r3, [sp, #4]
 811a166:	2300      	movlt	r3, #0
 811a168:	4645      	movge	r5, r8
 811a16a:	e747      	b.n	8119ffc <_dtoa_r+0x75c>
 811a16c:	9e06      	ldr	r6, [sp, #24]
 811a16e:	9f08      	ldr	r7, [sp, #32]
 811a170:	4645      	mov	r5, r8
 811a172:	e74c      	b.n	811a00e <_dtoa_r+0x76e>
 811a174:	9a06      	ldr	r2, [sp, #24]
 811a176:	e775      	b.n	811a064 <_dtoa_r+0x7c4>
 811a178:	9b05      	ldr	r3, [sp, #20]
 811a17a:	2b01      	cmp	r3, #1
 811a17c:	dc18      	bgt.n	811a1b0 <_dtoa_r+0x910>
 811a17e:	9b02      	ldr	r3, [sp, #8]
 811a180:	b9b3      	cbnz	r3, 811a1b0 <_dtoa_r+0x910>
 811a182:	9b03      	ldr	r3, [sp, #12]
 811a184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 811a188:	b9a3      	cbnz	r3, 811a1b4 <_dtoa_r+0x914>
 811a18a:	9b03      	ldr	r3, [sp, #12]
 811a18c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 811a190:	0d1b      	lsrs	r3, r3, #20
 811a192:	051b      	lsls	r3, r3, #20
 811a194:	b12b      	cbz	r3, 811a1a2 <_dtoa_r+0x902>
 811a196:	9b04      	ldr	r3, [sp, #16]
 811a198:	3301      	adds	r3, #1
 811a19a:	9304      	str	r3, [sp, #16]
 811a19c:	f108 0801 	add.w	r8, r8, #1
 811a1a0:	2301      	movs	r3, #1
 811a1a2:	9306      	str	r3, [sp, #24]
 811a1a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 811a1a6:	2b00      	cmp	r3, #0
 811a1a8:	f47f af74 	bne.w	811a094 <_dtoa_r+0x7f4>
 811a1ac:	2001      	movs	r0, #1
 811a1ae:	e779      	b.n	811a0a4 <_dtoa_r+0x804>
 811a1b0:	2300      	movs	r3, #0
 811a1b2:	e7f6      	b.n	811a1a2 <_dtoa_r+0x902>
 811a1b4:	9b02      	ldr	r3, [sp, #8]
 811a1b6:	e7f4      	b.n	811a1a2 <_dtoa_r+0x902>
 811a1b8:	d085      	beq.n	811a0c6 <_dtoa_r+0x826>
 811a1ba:	4618      	mov	r0, r3
 811a1bc:	301c      	adds	r0, #28
 811a1be:	e77d      	b.n	811a0bc <_dtoa_r+0x81c>
 811a1c0:	40240000 	.word	0x40240000
 811a1c4:	9b01      	ldr	r3, [sp, #4]
 811a1c6:	2b00      	cmp	r3, #0
 811a1c8:	dc38      	bgt.n	811a23c <_dtoa_r+0x99c>
 811a1ca:	9b05      	ldr	r3, [sp, #20]
 811a1cc:	2b02      	cmp	r3, #2
 811a1ce:	dd35      	ble.n	811a23c <_dtoa_r+0x99c>
 811a1d0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 811a1d4:	f1b9 0f00 	cmp.w	r9, #0
 811a1d8:	d10d      	bne.n	811a1f6 <_dtoa_r+0x956>
 811a1da:	4631      	mov	r1, r6
 811a1dc:	464b      	mov	r3, r9
 811a1de:	2205      	movs	r2, #5
 811a1e0:	4620      	mov	r0, r4
 811a1e2:	f000 fb0d 	bl	811a800 <__multadd>
 811a1e6:	4601      	mov	r1, r0
 811a1e8:	4606      	mov	r6, r0
 811a1ea:	4658      	mov	r0, fp
 811a1ec:	f000 fd24 	bl	811ac38 <__mcmp>
 811a1f0:	2800      	cmp	r0, #0
 811a1f2:	f73f adbd 	bgt.w	8119d70 <_dtoa_r+0x4d0>
 811a1f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811a1f8:	9d00      	ldr	r5, [sp, #0]
 811a1fa:	ea6f 0a03 	mvn.w	sl, r3
 811a1fe:	f04f 0800 	mov.w	r8, #0
 811a202:	4631      	mov	r1, r6
 811a204:	4620      	mov	r0, r4
 811a206:	f000 fad9 	bl	811a7bc <_Bfree>
 811a20a:	2f00      	cmp	r7, #0
 811a20c:	f43f aeb4 	beq.w	8119f78 <_dtoa_r+0x6d8>
 811a210:	f1b8 0f00 	cmp.w	r8, #0
 811a214:	d005      	beq.n	811a222 <_dtoa_r+0x982>
 811a216:	45b8      	cmp	r8, r7
 811a218:	d003      	beq.n	811a222 <_dtoa_r+0x982>
 811a21a:	4641      	mov	r1, r8
 811a21c:	4620      	mov	r0, r4
 811a21e:	f000 facd 	bl	811a7bc <_Bfree>
 811a222:	4639      	mov	r1, r7
 811a224:	4620      	mov	r0, r4
 811a226:	f000 fac9 	bl	811a7bc <_Bfree>
 811a22a:	e6a5      	b.n	8119f78 <_dtoa_r+0x6d8>
 811a22c:	2600      	movs	r6, #0
 811a22e:	4637      	mov	r7, r6
 811a230:	e7e1      	b.n	811a1f6 <_dtoa_r+0x956>
 811a232:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 811a234:	f8dd a01c 	ldr.w	sl, [sp, #28]
 811a238:	4637      	mov	r7, r6
 811a23a:	e599      	b.n	8119d70 <_dtoa_r+0x4d0>
 811a23c:	9b08      	ldr	r3, [sp, #32]
 811a23e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 811a242:	2b00      	cmp	r3, #0
 811a244:	f000 80fd 	beq.w	811a442 <_dtoa_r+0xba2>
 811a248:	2d00      	cmp	r5, #0
 811a24a:	dd05      	ble.n	811a258 <_dtoa_r+0x9b8>
 811a24c:	4639      	mov	r1, r7
 811a24e:	462a      	mov	r2, r5
 811a250:	4620      	mov	r0, r4
 811a252:	f000 fc85 	bl	811ab60 <__lshift>
 811a256:	4607      	mov	r7, r0
 811a258:	9b06      	ldr	r3, [sp, #24]
 811a25a:	2b00      	cmp	r3, #0
 811a25c:	d05c      	beq.n	811a318 <_dtoa_r+0xa78>
 811a25e:	6879      	ldr	r1, [r7, #4]
 811a260:	4620      	mov	r0, r4
 811a262:	f000 fa6b 	bl	811a73c <_Balloc>
 811a266:	4605      	mov	r5, r0
 811a268:	b928      	cbnz	r0, 811a276 <_dtoa_r+0x9d6>
 811a26a:	4b80      	ldr	r3, [pc, #512]	; (811a46c <_dtoa_r+0xbcc>)
 811a26c:	4602      	mov	r2, r0
 811a26e:	f240 21ea 	movw	r1, #746	; 0x2ea
 811a272:	f7ff bb2e 	b.w	81198d2 <_dtoa_r+0x32>
 811a276:	693a      	ldr	r2, [r7, #16]
 811a278:	3202      	adds	r2, #2
 811a27a:	0092      	lsls	r2, r2, #2
 811a27c:	f107 010c 	add.w	r1, r7, #12
 811a280:	300c      	adds	r0, #12
 811a282:	f7fe fa52 	bl	811872a <memcpy>
 811a286:	2201      	movs	r2, #1
 811a288:	4629      	mov	r1, r5
 811a28a:	4620      	mov	r0, r4
 811a28c:	f000 fc68 	bl	811ab60 <__lshift>
 811a290:	9b00      	ldr	r3, [sp, #0]
 811a292:	3301      	adds	r3, #1
 811a294:	9301      	str	r3, [sp, #4]
 811a296:	9b00      	ldr	r3, [sp, #0]
 811a298:	444b      	add	r3, r9
 811a29a:	9307      	str	r3, [sp, #28]
 811a29c:	9b02      	ldr	r3, [sp, #8]
 811a29e:	f003 0301 	and.w	r3, r3, #1
 811a2a2:	46b8      	mov	r8, r7
 811a2a4:	9306      	str	r3, [sp, #24]
 811a2a6:	4607      	mov	r7, r0
 811a2a8:	9b01      	ldr	r3, [sp, #4]
 811a2aa:	4631      	mov	r1, r6
 811a2ac:	3b01      	subs	r3, #1
 811a2ae:	4658      	mov	r0, fp
 811a2b0:	9302      	str	r3, [sp, #8]
 811a2b2:	f7ff fa67 	bl	8119784 <quorem>
 811a2b6:	4603      	mov	r3, r0
 811a2b8:	3330      	adds	r3, #48	; 0x30
 811a2ba:	9004      	str	r0, [sp, #16]
 811a2bc:	4641      	mov	r1, r8
 811a2be:	4658      	mov	r0, fp
 811a2c0:	9308      	str	r3, [sp, #32]
 811a2c2:	f000 fcb9 	bl	811ac38 <__mcmp>
 811a2c6:	463a      	mov	r2, r7
 811a2c8:	4681      	mov	r9, r0
 811a2ca:	4631      	mov	r1, r6
 811a2cc:	4620      	mov	r0, r4
 811a2ce:	f000 fccf 	bl	811ac70 <__mdiff>
 811a2d2:	68c2      	ldr	r2, [r0, #12]
 811a2d4:	9b08      	ldr	r3, [sp, #32]
 811a2d6:	4605      	mov	r5, r0
 811a2d8:	bb02      	cbnz	r2, 811a31c <_dtoa_r+0xa7c>
 811a2da:	4601      	mov	r1, r0
 811a2dc:	4658      	mov	r0, fp
 811a2de:	f000 fcab 	bl	811ac38 <__mcmp>
 811a2e2:	9b08      	ldr	r3, [sp, #32]
 811a2e4:	4602      	mov	r2, r0
 811a2e6:	4629      	mov	r1, r5
 811a2e8:	4620      	mov	r0, r4
 811a2ea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 811a2ee:	f000 fa65 	bl	811a7bc <_Bfree>
 811a2f2:	9b05      	ldr	r3, [sp, #20]
 811a2f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 811a2f6:	9d01      	ldr	r5, [sp, #4]
 811a2f8:	ea43 0102 	orr.w	r1, r3, r2
 811a2fc:	9b06      	ldr	r3, [sp, #24]
 811a2fe:	430b      	orrs	r3, r1
 811a300:	9b08      	ldr	r3, [sp, #32]
 811a302:	d10d      	bne.n	811a320 <_dtoa_r+0xa80>
 811a304:	2b39      	cmp	r3, #57	; 0x39
 811a306:	d029      	beq.n	811a35c <_dtoa_r+0xabc>
 811a308:	f1b9 0f00 	cmp.w	r9, #0
 811a30c:	dd01      	ble.n	811a312 <_dtoa_r+0xa72>
 811a30e:	9b04      	ldr	r3, [sp, #16]
 811a310:	3331      	adds	r3, #49	; 0x31
 811a312:	9a02      	ldr	r2, [sp, #8]
 811a314:	7013      	strb	r3, [r2, #0]
 811a316:	e774      	b.n	811a202 <_dtoa_r+0x962>
 811a318:	4638      	mov	r0, r7
 811a31a:	e7b9      	b.n	811a290 <_dtoa_r+0x9f0>
 811a31c:	2201      	movs	r2, #1
 811a31e:	e7e2      	b.n	811a2e6 <_dtoa_r+0xa46>
 811a320:	f1b9 0f00 	cmp.w	r9, #0
 811a324:	db06      	blt.n	811a334 <_dtoa_r+0xa94>
 811a326:	9905      	ldr	r1, [sp, #20]
 811a328:	ea41 0909 	orr.w	r9, r1, r9
 811a32c:	9906      	ldr	r1, [sp, #24]
 811a32e:	ea59 0101 	orrs.w	r1, r9, r1
 811a332:	d120      	bne.n	811a376 <_dtoa_r+0xad6>
 811a334:	2a00      	cmp	r2, #0
 811a336:	ddec      	ble.n	811a312 <_dtoa_r+0xa72>
 811a338:	4659      	mov	r1, fp
 811a33a:	2201      	movs	r2, #1
 811a33c:	4620      	mov	r0, r4
 811a33e:	9301      	str	r3, [sp, #4]
 811a340:	f000 fc0e 	bl	811ab60 <__lshift>
 811a344:	4631      	mov	r1, r6
 811a346:	4683      	mov	fp, r0
 811a348:	f000 fc76 	bl	811ac38 <__mcmp>
 811a34c:	2800      	cmp	r0, #0
 811a34e:	9b01      	ldr	r3, [sp, #4]
 811a350:	dc02      	bgt.n	811a358 <_dtoa_r+0xab8>
 811a352:	d1de      	bne.n	811a312 <_dtoa_r+0xa72>
 811a354:	07da      	lsls	r2, r3, #31
 811a356:	d5dc      	bpl.n	811a312 <_dtoa_r+0xa72>
 811a358:	2b39      	cmp	r3, #57	; 0x39
 811a35a:	d1d8      	bne.n	811a30e <_dtoa_r+0xa6e>
 811a35c:	9a02      	ldr	r2, [sp, #8]
 811a35e:	2339      	movs	r3, #57	; 0x39
 811a360:	7013      	strb	r3, [r2, #0]
 811a362:	462b      	mov	r3, r5
 811a364:	461d      	mov	r5, r3
 811a366:	3b01      	subs	r3, #1
 811a368:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 811a36c:	2a39      	cmp	r2, #57	; 0x39
 811a36e:	d050      	beq.n	811a412 <_dtoa_r+0xb72>
 811a370:	3201      	adds	r2, #1
 811a372:	701a      	strb	r2, [r3, #0]
 811a374:	e745      	b.n	811a202 <_dtoa_r+0x962>
 811a376:	2a00      	cmp	r2, #0
 811a378:	dd03      	ble.n	811a382 <_dtoa_r+0xae2>
 811a37a:	2b39      	cmp	r3, #57	; 0x39
 811a37c:	d0ee      	beq.n	811a35c <_dtoa_r+0xabc>
 811a37e:	3301      	adds	r3, #1
 811a380:	e7c7      	b.n	811a312 <_dtoa_r+0xa72>
 811a382:	9a01      	ldr	r2, [sp, #4]
 811a384:	9907      	ldr	r1, [sp, #28]
 811a386:	f802 3c01 	strb.w	r3, [r2, #-1]
 811a38a:	428a      	cmp	r2, r1
 811a38c:	d02a      	beq.n	811a3e4 <_dtoa_r+0xb44>
 811a38e:	4659      	mov	r1, fp
 811a390:	2300      	movs	r3, #0
 811a392:	220a      	movs	r2, #10
 811a394:	4620      	mov	r0, r4
 811a396:	f000 fa33 	bl	811a800 <__multadd>
 811a39a:	45b8      	cmp	r8, r7
 811a39c:	4683      	mov	fp, r0
 811a39e:	f04f 0300 	mov.w	r3, #0
 811a3a2:	f04f 020a 	mov.w	r2, #10
 811a3a6:	4641      	mov	r1, r8
 811a3a8:	4620      	mov	r0, r4
 811a3aa:	d107      	bne.n	811a3bc <_dtoa_r+0xb1c>
 811a3ac:	f000 fa28 	bl	811a800 <__multadd>
 811a3b0:	4680      	mov	r8, r0
 811a3b2:	4607      	mov	r7, r0
 811a3b4:	9b01      	ldr	r3, [sp, #4]
 811a3b6:	3301      	adds	r3, #1
 811a3b8:	9301      	str	r3, [sp, #4]
 811a3ba:	e775      	b.n	811a2a8 <_dtoa_r+0xa08>
 811a3bc:	f000 fa20 	bl	811a800 <__multadd>
 811a3c0:	4639      	mov	r1, r7
 811a3c2:	4680      	mov	r8, r0
 811a3c4:	2300      	movs	r3, #0
 811a3c6:	220a      	movs	r2, #10
 811a3c8:	4620      	mov	r0, r4
 811a3ca:	f000 fa19 	bl	811a800 <__multadd>
 811a3ce:	4607      	mov	r7, r0
 811a3d0:	e7f0      	b.n	811a3b4 <_dtoa_r+0xb14>
 811a3d2:	f1b9 0f00 	cmp.w	r9, #0
 811a3d6:	9a00      	ldr	r2, [sp, #0]
 811a3d8:	bfcc      	ite	gt
 811a3da:	464d      	movgt	r5, r9
 811a3dc:	2501      	movle	r5, #1
 811a3de:	4415      	add	r5, r2
 811a3e0:	f04f 0800 	mov.w	r8, #0
 811a3e4:	4659      	mov	r1, fp
 811a3e6:	2201      	movs	r2, #1
 811a3e8:	4620      	mov	r0, r4
 811a3ea:	9301      	str	r3, [sp, #4]
 811a3ec:	f000 fbb8 	bl	811ab60 <__lshift>
 811a3f0:	4631      	mov	r1, r6
 811a3f2:	4683      	mov	fp, r0
 811a3f4:	f000 fc20 	bl	811ac38 <__mcmp>
 811a3f8:	2800      	cmp	r0, #0
 811a3fa:	dcb2      	bgt.n	811a362 <_dtoa_r+0xac2>
 811a3fc:	d102      	bne.n	811a404 <_dtoa_r+0xb64>
 811a3fe:	9b01      	ldr	r3, [sp, #4]
 811a400:	07db      	lsls	r3, r3, #31
 811a402:	d4ae      	bmi.n	811a362 <_dtoa_r+0xac2>
 811a404:	462b      	mov	r3, r5
 811a406:	461d      	mov	r5, r3
 811a408:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 811a40c:	2a30      	cmp	r2, #48	; 0x30
 811a40e:	d0fa      	beq.n	811a406 <_dtoa_r+0xb66>
 811a410:	e6f7      	b.n	811a202 <_dtoa_r+0x962>
 811a412:	9a00      	ldr	r2, [sp, #0]
 811a414:	429a      	cmp	r2, r3
 811a416:	d1a5      	bne.n	811a364 <_dtoa_r+0xac4>
 811a418:	f10a 0a01 	add.w	sl, sl, #1
 811a41c:	2331      	movs	r3, #49	; 0x31
 811a41e:	e779      	b.n	811a314 <_dtoa_r+0xa74>
 811a420:	4b13      	ldr	r3, [pc, #76]	; (811a470 <_dtoa_r+0xbd0>)
 811a422:	f7ff baaf 	b.w	8119984 <_dtoa_r+0xe4>
 811a426:	9b21      	ldr	r3, [sp, #132]	; 0x84
 811a428:	2b00      	cmp	r3, #0
 811a42a:	f47f aa86 	bne.w	811993a <_dtoa_r+0x9a>
 811a42e:	4b11      	ldr	r3, [pc, #68]	; (811a474 <_dtoa_r+0xbd4>)
 811a430:	f7ff baa8 	b.w	8119984 <_dtoa_r+0xe4>
 811a434:	f1b9 0f00 	cmp.w	r9, #0
 811a438:	dc03      	bgt.n	811a442 <_dtoa_r+0xba2>
 811a43a:	9b05      	ldr	r3, [sp, #20]
 811a43c:	2b02      	cmp	r3, #2
 811a43e:	f73f aec9 	bgt.w	811a1d4 <_dtoa_r+0x934>
 811a442:	9d00      	ldr	r5, [sp, #0]
 811a444:	4631      	mov	r1, r6
 811a446:	4658      	mov	r0, fp
 811a448:	f7ff f99c 	bl	8119784 <quorem>
 811a44c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 811a450:	f805 3b01 	strb.w	r3, [r5], #1
 811a454:	9a00      	ldr	r2, [sp, #0]
 811a456:	1aaa      	subs	r2, r5, r2
 811a458:	4591      	cmp	r9, r2
 811a45a:	ddba      	ble.n	811a3d2 <_dtoa_r+0xb32>
 811a45c:	4659      	mov	r1, fp
 811a45e:	2300      	movs	r3, #0
 811a460:	220a      	movs	r2, #10
 811a462:	4620      	mov	r0, r4
 811a464:	f000 f9cc 	bl	811a800 <__multadd>
 811a468:	4683      	mov	fp, r0
 811a46a:	e7eb      	b.n	811a444 <_dtoa_r+0xba4>
 811a46c:	0811d2e2 	.word	0x0811d2e2
 811a470:	0811d1a0 	.word	0x0811d1a0
 811a474:	0811d276 	.word	0x0811d276

0811a478 <__sflush_r>:
 811a478:	898a      	ldrh	r2, [r1, #12]
 811a47a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 811a47e:	4605      	mov	r5, r0
 811a480:	0710      	lsls	r0, r2, #28
 811a482:	460c      	mov	r4, r1
 811a484:	d458      	bmi.n	811a538 <__sflush_r+0xc0>
 811a486:	684b      	ldr	r3, [r1, #4]
 811a488:	2b00      	cmp	r3, #0
 811a48a:	dc05      	bgt.n	811a498 <__sflush_r+0x20>
 811a48c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 811a48e:	2b00      	cmp	r3, #0
 811a490:	dc02      	bgt.n	811a498 <__sflush_r+0x20>
 811a492:	2000      	movs	r0, #0
 811a494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 811a498:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 811a49a:	2e00      	cmp	r6, #0
 811a49c:	d0f9      	beq.n	811a492 <__sflush_r+0x1a>
 811a49e:	2300      	movs	r3, #0
 811a4a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 811a4a4:	682f      	ldr	r7, [r5, #0]
 811a4a6:	602b      	str	r3, [r5, #0]
 811a4a8:	d032      	beq.n	811a510 <__sflush_r+0x98>
 811a4aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 811a4ac:	89a3      	ldrh	r3, [r4, #12]
 811a4ae:	075a      	lsls	r2, r3, #29
 811a4b0:	d505      	bpl.n	811a4be <__sflush_r+0x46>
 811a4b2:	6863      	ldr	r3, [r4, #4]
 811a4b4:	1ac0      	subs	r0, r0, r3
 811a4b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 811a4b8:	b10b      	cbz	r3, 811a4be <__sflush_r+0x46>
 811a4ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 811a4bc:	1ac0      	subs	r0, r0, r3
 811a4be:	2300      	movs	r3, #0
 811a4c0:	4602      	mov	r2, r0
 811a4c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 811a4c4:	6a21      	ldr	r1, [r4, #32]
 811a4c6:	4628      	mov	r0, r5
 811a4c8:	47b0      	blx	r6
 811a4ca:	1c43      	adds	r3, r0, #1
 811a4cc:	89a3      	ldrh	r3, [r4, #12]
 811a4ce:	d106      	bne.n	811a4de <__sflush_r+0x66>
 811a4d0:	6829      	ldr	r1, [r5, #0]
 811a4d2:	291d      	cmp	r1, #29
 811a4d4:	d82c      	bhi.n	811a530 <__sflush_r+0xb8>
 811a4d6:	4a2a      	ldr	r2, [pc, #168]	; (811a580 <__sflush_r+0x108>)
 811a4d8:	40ca      	lsrs	r2, r1
 811a4da:	07d6      	lsls	r6, r2, #31
 811a4dc:	d528      	bpl.n	811a530 <__sflush_r+0xb8>
 811a4de:	2200      	movs	r2, #0
 811a4e0:	6062      	str	r2, [r4, #4]
 811a4e2:	04d9      	lsls	r1, r3, #19
 811a4e4:	6922      	ldr	r2, [r4, #16]
 811a4e6:	6022      	str	r2, [r4, #0]
 811a4e8:	d504      	bpl.n	811a4f4 <__sflush_r+0x7c>
 811a4ea:	1c42      	adds	r2, r0, #1
 811a4ec:	d101      	bne.n	811a4f2 <__sflush_r+0x7a>
 811a4ee:	682b      	ldr	r3, [r5, #0]
 811a4f0:	b903      	cbnz	r3, 811a4f4 <__sflush_r+0x7c>
 811a4f2:	6560      	str	r0, [r4, #84]	; 0x54
 811a4f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 811a4f6:	602f      	str	r7, [r5, #0]
 811a4f8:	2900      	cmp	r1, #0
 811a4fa:	d0ca      	beq.n	811a492 <__sflush_r+0x1a>
 811a4fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 811a500:	4299      	cmp	r1, r3
 811a502:	d002      	beq.n	811a50a <__sflush_r+0x92>
 811a504:	4628      	mov	r0, r5
 811a506:	f000 fca7 	bl	811ae58 <_free_r>
 811a50a:	2000      	movs	r0, #0
 811a50c:	6360      	str	r0, [r4, #52]	; 0x34
 811a50e:	e7c1      	b.n	811a494 <__sflush_r+0x1c>
 811a510:	6a21      	ldr	r1, [r4, #32]
 811a512:	2301      	movs	r3, #1
 811a514:	4628      	mov	r0, r5
 811a516:	47b0      	blx	r6
 811a518:	1c41      	adds	r1, r0, #1
 811a51a:	d1c7      	bne.n	811a4ac <__sflush_r+0x34>
 811a51c:	682b      	ldr	r3, [r5, #0]
 811a51e:	2b00      	cmp	r3, #0
 811a520:	d0c4      	beq.n	811a4ac <__sflush_r+0x34>
 811a522:	2b1d      	cmp	r3, #29
 811a524:	d001      	beq.n	811a52a <__sflush_r+0xb2>
 811a526:	2b16      	cmp	r3, #22
 811a528:	d101      	bne.n	811a52e <__sflush_r+0xb6>
 811a52a:	602f      	str	r7, [r5, #0]
 811a52c:	e7b1      	b.n	811a492 <__sflush_r+0x1a>
 811a52e:	89a3      	ldrh	r3, [r4, #12]
 811a530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 811a534:	81a3      	strh	r3, [r4, #12]
 811a536:	e7ad      	b.n	811a494 <__sflush_r+0x1c>
 811a538:	690f      	ldr	r7, [r1, #16]
 811a53a:	2f00      	cmp	r7, #0
 811a53c:	d0a9      	beq.n	811a492 <__sflush_r+0x1a>
 811a53e:	0793      	lsls	r3, r2, #30
 811a540:	680e      	ldr	r6, [r1, #0]
 811a542:	bf08      	it	eq
 811a544:	694b      	ldreq	r3, [r1, #20]
 811a546:	600f      	str	r7, [r1, #0]
 811a548:	bf18      	it	ne
 811a54a:	2300      	movne	r3, #0
 811a54c:	eba6 0807 	sub.w	r8, r6, r7
 811a550:	608b      	str	r3, [r1, #8]
 811a552:	f1b8 0f00 	cmp.w	r8, #0
 811a556:	dd9c      	ble.n	811a492 <__sflush_r+0x1a>
 811a558:	6a21      	ldr	r1, [r4, #32]
 811a55a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 811a55c:	4643      	mov	r3, r8
 811a55e:	463a      	mov	r2, r7
 811a560:	4628      	mov	r0, r5
 811a562:	47b0      	blx	r6
 811a564:	2800      	cmp	r0, #0
 811a566:	dc06      	bgt.n	811a576 <__sflush_r+0xfe>
 811a568:	89a3      	ldrh	r3, [r4, #12]
 811a56a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 811a56e:	81a3      	strh	r3, [r4, #12]
 811a570:	f04f 30ff 	mov.w	r0, #4294967295
 811a574:	e78e      	b.n	811a494 <__sflush_r+0x1c>
 811a576:	4407      	add	r7, r0
 811a578:	eba8 0800 	sub.w	r8, r8, r0
 811a57c:	e7e9      	b.n	811a552 <__sflush_r+0xda>
 811a57e:	bf00      	nop
 811a580:	20400001 	.word	0x20400001

0811a584 <_fflush_r>:
 811a584:	b538      	push	{r3, r4, r5, lr}
 811a586:	690b      	ldr	r3, [r1, #16]
 811a588:	4605      	mov	r5, r0
 811a58a:	460c      	mov	r4, r1
 811a58c:	b913      	cbnz	r3, 811a594 <_fflush_r+0x10>
 811a58e:	2500      	movs	r5, #0
 811a590:	4628      	mov	r0, r5
 811a592:	bd38      	pop	{r3, r4, r5, pc}
 811a594:	b118      	cbz	r0, 811a59e <_fflush_r+0x1a>
 811a596:	6983      	ldr	r3, [r0, #24]
 811a598:	b90b      	cbnz	r3, 811a59e <_fflush_r+0x1a>
 811a59a:	f7fd fff3 	bl	8118584 <__sinit>
 811a59e:	4b14      	ldr	r3, [pc, #80]	; (811a5f0 <_fflush_r+0x6c>)
 811a5a0:	429c      	cmp	r4, r3
 811a5a2:	d11b      	bne.n	811a5dc <_fflush_r+0x58>
 811a5a4:	686c      	ldr	r4, [r5, #4]
 811a5a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 811a5aa:	2b00      	cmp	r3, #0
 811a5ac:	d0ef      	beq.n	811a58e <_fflush_r+0xa>
 811a5ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 811a5b0:	07d0      	lsls	r0, r2, #31
 811a5b2:	d404      	bmi.n	811a5be <_fflush_r+0x3a>
 811a5b4:	0599      	lsls	r1, r3, #22
 811a5b6:	d402      	bmi.n	811a5be <_fflush_r+0x3a>
 811a5b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 811a5ba:	f7fe f8a6 	bl	811870a <__retarget_lock_acquire_recursive>
 811a5be:	4628      	mov	r0, r5
 811a5c0:	4621      	mov	r1, r4
 811a5c2:	f7ff ff59 	bl	811a478 <__sflush_r>
 811a5c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 811a5c8:	07da      	lsls	r2, r3, #31
 811a5ca:	4605      	mov	r5, r0
 811a5cc:	d4e0      	bmi.n	811a590 <_fflush_r+0xc>
 811a5ce:	89a3      	ldrh	r3, [r4, #12]
 811a5d0:	059b      	lsls	r3, r3, #22
 811a5d2:	d4dd      	bmi.n	811a590 <_fflush_r+0xc>
 811a5d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 811a5d6:	f7fe f899 	bl	811870c <__retarget_lock_release_recursive>
 811a5da:	e7d9      	b.n	811a590 <_fflush_r+0xc>
 811a5dc:	4b05      	ldr	r3, [pc, #20]	; (811a5f4 <_fflush_r+0x70>)
 811a5de:	429c      	cmp	r4, r3
 811a5e0:	d101      	bne.n	811a5e6 <_fflush_r+0x62>
 811a5e2:	68ac      	ldr	r4, [r5, #8]
 811a5e4:	e7df      	b.n	811a5a6 <_fflush_r+0x22>
 811a5e6:	4b04      	ldr	r3, [pc, #16]	; (811a5f8 <_fflush_r+0x74>)
 811a5e8:	429c      	cmp	r4, r3
 811a5ea:	bf08      	it	eq
 811a5ec:	68ec      	ldreq	r4, [r5, #12]
 811a5ee:	e7da      	b.n	811a5a6 <_fflush_r+0x22>
 811a5f0:	0811d14c 	.word	0x0811d14c
 811a5f4:	0811d16c 	.word	0x0811d16c
 811a5f8:	0811d12c 	.word	0x0811d12c

0811a5fc <fiprintf>:
 811a5fc:	b40e      	push	{r1, r2, r3}
 811a5fe:	b503      	push	{r0, r1, lr}
 811a600:	4601      	mov	r1, r0
 811a602:	ab03      	add	r3, sp, #12
 811a604:	4805      	ldr	r0, [pc, #20]	; (811a61c <fiprintf+0x20>)
 811a606:	f853 2b04 	ldr.w	r2, [r3], #4
 811a60a:	6800      	ldr	r0, [r0, #0]
 811a60c:	9301      	str	r3, [sp, #4]
 811a60e:	f000 fc9d 	bl	811af4c <_vfiprintf_r>
 811a612:	b002      	add	sp, #8
 811a614:	f85d eb04 	ldr.w	lr, [sp], #4
 811a618:	b003      	add	sp, #12
 811a61a:	4770      	bx	lr
 811a61c:	1000002c 	.word	0x1000002c

0811a620 <_localeconv_r>:
 811a620:	4800      	ldr	r0, [pc, #0]	; (811a624 <_localeconv_r+0x4>)
 811a622:	4770      	bx	lr
 811a624:	10000180 	.word	0x10000180

0811a628 <_lseek_r>:
 811a628:	b538      	push	{r3, r4, r5, lr}
 811a62a:	4d07      	ldr	r5, [pc, #28]	; (811a648 <_lseek_r+0x20>)
 811a62c:	4604      	mov	r4, r0
 811a62e:	4608      	mov	r0, r1
 811a630:	4611      	mov	r1, r2
 811a632:	2200      	movs	r2, #0
 811a634:	602a      	str	r2, [r5, #0]
 811a636:	461a      	mov	r2, r3
 811a638:	f7fd f854 	bl	81176e4 <_lseek>
 811a63c:	1c43      	adds	r3, r0, #1
 811a63e:	d102      	bne.n	811a646 <_lseek_r+0x1e>
 811a640:	682b      	ldr	r3, [r5, #0]
 811a642:	b103      	cbz	r3, 811a646 <_lseek_r+0x1e>
 811a644:	6023      	str	r3, [r4, #0]
 811a646:	bd38      	pop	{r3, r4, r5, pc}
 811a648:	10008820 	.word	0x10008820

0811a64c <__swhatbuf_r>:
 811a64c:	b570      	push	{r4, r5, r6, lr}
 811a64e:	460e      	mov	r6, r1
 811a650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 811a654:	2900      	cmp	r1, #0
 811a656:	b096      	sub	sp, #88	; 0x58
 811a658:	4614      	mov	r4, r2
 811a65a:	461d      	mov	r5, r3
 811a65c:	da07      	bge.n	811a66e <__swhatbuf_r+0x22>
 811a65e:	2300      	movs	r3, #0
 811a660:	602b      	str	r3, [r5, #0]
 811a662:	89b3      	ldrh	r3, [r6, #12]
 811a664:	061a      	lsls	r2, r3, #24
 811a666:	d410      	bmi.n	811a68a <__swhatbuf_r+0x3e>
 811a668:	f44f 6380 	mov.w	r3, #1024	; 0x400
 811a66c:	e00e      	b.n	811a68c <__swhatbuf_r+0x40>
 811a66e:	466a      	mov	r2, sp
 811a670:	f000 fdb6 	bl	811b1e0 <_fstat_r>
 811a674:	2800      	cmp	r0, #0
 811a676:	dbf2      	blt.n	811a65e <__swhatbuf_r+0x12>
 811a678:	9a01      	ldr	r2, [sp, #4]
 811a67a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 811a67e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 811a682:	425a      	negs	r2, r3
 811a684:	415a      	adcs	r2, r3
 811a686:	602a      	str	r2, [r5, #0]
 811a688:	e7ee      	b.n	811a668 <__swhatbuf_r+0x1c>
 811a68a:	2340      	movs	r3, #64	; 0x40
 811a68c:	2000      	movs	r0, #0
 811a68e:	6023      	str	r3, [r4, #0]
 811a690:	b016      	add	sp, #88	; 0x58
 811a692:	bd70      	pop	{r4, r5, r6, pc}

0811a694 <__smakebuf_r>:
 811a694:	898b      	ldrh	r3, [r1, #12]
 811a696:	b573      	push	{r0, r1, r4, r5, r6, lr}
 811a698:	079d      	lsls	r5, r3, #30
 811a69a:	4606      	mov	r6, r0
 811a69c:	460c      	mov	r4, r1
 811a69e:	d507      	bpl.n	811a6b0 <__smakebuf_r+0x1c>
 811a6a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 811a6a4:	6023      	str	r3, [r4, #0]
 811a6a6:	6123      	str	r3, [r4, #16]
 811a6a8:	2301      	movs	r3, #1
 811a6aa:	6163      	str	r3, [r4, #20]
 811a6ac:	b002      	add	sp, #8
 811a6ae:	bd70      	pop	{r4, r5, r6, pc}
 811a6b0:	ab01      	add	r3, sp, #4
 811a6b2:	466a      	mov	r2, sp
 811a6b4:	f7ff ffca 	bl	811a64c <__swhatbuf_r>
 811a6b8:	9900      	ldr	r1, [sp, #0]
 811a6ba:	4605      	mov	r5, r0
 811a6bc:	4630      	mov	r0, r6
 811a6be:	f7fe f84b 	bl	8118758 <_malloc_r>
 811a6c2:	b948      	cbnz	r0, 811a6d8 <__smakebuf_r+0x44>
 811a6c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 811a6c8:	059a      	lsls	r2, r3, #22
 811a6ca:	d4ef      	bmi.n	811a6ac <__smakebuf_r+0x18>
 811a6cc:	f023 0303 	bic.w	r3, r3, #3
 811a6d0:	f043 0302 	orr.w	r3, r3, #2
 811a6d4:	81a3      	strh	r3, [r4, #12]
 811a6d6:	e7e3      	b.n	811a6a0 <__smakebuf_r+0xc>
 811a6d8:	4b0d      	ldr	r3, [pc, #52]	; (811a710 <__smakebuf_r+0x7c>)
 811a6da:	62b3      	str	r3, [r6, #40]	; 0x28
 811a6dc:	89a3      	ldrh	r3, [r4, #12]
 811a6de:	6020      	str	r0, [r4, #0]
 811a6e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 811a6e4:	81a3      	strh	r3, [r4, #12]
 811a6e6:	9b00      	ldr	r3, [sp, #0]
 811a6e8:	6163      	str	r3, [r4, #20]
 811a6ea:	9b01      	ldr	r3, [sp, #4]
 811a6ec:	6120      	str	r0, [r4, #16]
 811a6ee:	b15b      	cbz	r3, 811a708 <__smakebuf_r+0x74>
 811a6f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 811a6f4:	4630      	mov	r0, r6
 811a6f6:	f000 fd85 	bl	811b204 <_isatty_r>
 811a6fa:	b128      	cbz	r0, 811a708 <__smakebuf_r+0x74>
 811a6fc:	89a3      	ldrh	r3, [r4, #12]
 811a6fe:	f023 0303 	bic.w	r3, r3, #3
 811a702:	f043 0301 	orr.w	r3, r3, #1
 811a706:	81a3      	strh	r3, [r4, #12]
 811a708:	89a0      	ldrh	r0, [r4, #12]
 811a70a:	4305      	orrs	r5, r0
 811a70c:	81a5      	strh	r5, [r4, #12]
 811a70e:	e7cd      	b.n	811a6ac <__smakebuf_r+0x18>
 811a710:	0811851d 	.word	0x0811851d

0811a714 <malloc>:
 811a714:	4b02      	ldr	r3, [pc, #8]	; (811a720 <malloc+0xc>)
 811a716:	4601      	mov	r1, r0
 811a718:	6818      	ldr	r0, [r3, #0]
 811a71a:	f7fe b81d 	b.w	8118758 <_malloc_r>
 811a71e:	bf00      	nop
 811a720:	1000002c 	.word	0x1000002c

0811a724 <__malloc_lock>:
 811a724:	4801      	ldr	r0, [pc, #4]	; (811a72c <__malloc_lock+0x8>)
 811a726:	f7fd bff0 	b.w	811870a <__retarget_lock_acquire_recursive>
 811a72a:	bf00      	nop
 811a72c:	10008e7c 	.word	0x10008e7c

0811a730 <__malloc_unlock>:
 811a730:	4801      	ldr	r0, [pc, #4]	; (811a738 <__malloc_unlock+0x8>)
 811a732:	f7fd bfeb 	b.w	811870c <__retarget_lock_release_recursive>
 811a736:	bf00      	nop
 811a738:	10008e7c 	.word	0x10008e7c

0811a73c <_Balloc>:
 811a73c:	b570      	push	{r4, r5, r6, lr}
 811a73e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 811a740:	4604      	mov	r4, r0
 811a742:	460d      	mov	r5, r1
 811a744:	b976      	cbnz	r6, 811a764 <_Balloc+0x28>
 811a746:	2010      	movs	r0, #16
 811a748:	f7ff ffe4 	bl	811a714 <malloc>
 811a74c:	4602      	mov	r2, r0
 811a74e:	6260      	str	r0, [r4, #36]	; 0x24
 811a750:	b920      	cbnz	r0, 811a75c <_Balloc+0x20>
 811a752:	4b18      	ldr	r3, [pc, #96]	; (811a7b4 <_Balloc+0x78>)
 811a754:	4818      	ldr	r0, [pc, #96]	; (811a7b8 <_Balloc+0x7c>)
 811a756:	2166      	movs	r1, #102	; 0x66
 811a758:	f7fe ffe6 	bl	8119728 <__assert_func>
 811a75c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 811a760:	6006      	str	r6, [r0, #0]
 811a762:	60c6      	str	r6, [r0, #12]
 811a764:	6a66      	ldr	r6, [r4, #36]	; 0x24
 811a766:	68f3      	ldr	r3, [r6, #12]
 811a768:	b183      	cbz	r3, 811a78c <_Balloc+0x50>
 811a76a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811a76c:	68db      	ldr	r3, [r3, #12]
 811a76e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 811a772:	b9b8      	cbnz	r0, 811a7a4 <_Balloc+0x68>
 811a774:	2101      	movs	r1, #1
 811a776:	fa01 f605 	lsl.w	r6, r1, r5
 811a77a:	1d72      	adds	r2, r6, #5
 811a77c:	0092      	lsls	r2, r2, #2
 811a77e:	4620      	mov	r0, r4
 811a780:	f000 fb5a 	bl	811ae38 <_calloc_r>
 811a784:	b160      	cbz	r0, 811a7a0 <_Balloc+0x64>
 811a786:	e9c0 5601 	strd	r5, r6, [r0, #4]
 811a78a:	e00e      	b.n	811a7aa <_Balloc+0x6e>
 811a78c:	2221      	movs	r2, #33	; 0x21
 811a78e:	2104      	movs	r1, #4
 811a790:	4620      	mov	r0, r4
 811a792:	f000 fb51 	bl	811ae38 <_calloc_r>
 811a796:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811a798:	60f0      	str	r0, [r6, #12]
 811a79a:	68db      	ldr	r3, [r3, #12]
 811a79c:	2b00      	cmp	r3, #0
 811a79e:	d1e4      	bne.n	811a76a <_Balloc+0x2e>
 811a7a0:	2000      	movs	r0, #0
 811a7a2:	bd70      	pop	{r4, r5, r6, pc}
 811a7a4:	6802      	ldr	r2, [r0, #0]
 811a7a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 811a7aa:	2300      	movs	r3, #0
 811a7ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 811a7b0:	e7f7      	b.n	811a7a2 <_Balloc+0x66>
 811a7b2:	bf00      	nop
 811a7b4:	0811d1c4 	.word	0x0811d1c4
 811a7b8:	0811d2f3 	.word	0x0811d2f3

0811a7bc <_Bfree>:
 811a7bc:	b570      	push	{r4, r5, r6, lr}
 811a7be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 811a7c0:	4605      	mov	r5, r0
 811a7c2:	460c      	mov	r4, r1
 811a7c4:	b976      	cbnz	r6, 811a7e4 <_Bfree+0x28>
 811a7c6:	2010      	movs	r0, #16
 811a7c8:	f7ff ffa4 	bl	811a714 <malloc>
 811a7cc:	4602      	mov	r2, r0
 811a7ce:	6268      	str	r0, [r5, #36]	; 0x24
 811a7d0:	b920      	cbnz	r0, 811a7dc <_Bfree+0x20>
 811a7d2:	4b09      	ldr	r3, [pc, #36]	; (811a7f8 <_Bfree+0x3c>)
 811a7d4:	4809      	ldr	r0, [pc, #36]	; (811a7fc <_Bfree+0x40>)
 811a7d6:	218a      	movs	r1, #138	; 0x8a
 811a7d8:	f7fe ffa6 	bl	8119728 <__assert_func>
 811a7dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 811a7e0:	6006      	str	r6, [r0, #0]
 811a7e2:	60c6      	str	r6, [r0, #12]
 811a7e4:	b13c      	cbz	r4, 811a7f6 <_Bfree+0x3a>
 811a7e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 811a7e8:	6862      	ldr	r2, [r4, #4]
 811a7ea:	68db      	ldr	r3, [r3, #12]
 811a7ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 811a7f0:	6021      	str	r1, [r4, #0]
 811a7f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 811a7f6:	bd70      	pop	{r4, r5, r6, pc}
 811a7f8:	0811d1c4 	.word	0x0811d1c4
 811a7fc:	0811d2f3 	.word	0x0811d2f3

0811a800 <__multadd>:
 811a800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 811a804:	690e      	ldr	r6, [r1, #16]
 811a806:	4607      	mov	r7, r0
 811a808:	4698      	mov	r8, r3
 811a80a:	460c      	mov	r4, r1
 811a80c:	f101 0014 	add.w	r0, r1, #20
 811a810:	2300      	movs	r3, #0
 811a812:	6805      	ldr	r5, [r0, #0]
 811a814:	b2a9      	uxth	r1, r5
 811a816:	fb02 8101 	mla	r1, r2, r1, r8
 811a81a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 811a81e:	0c2d      	lsrs	r5, r5, #16
 811a820:	fb02 c505 	mla	r5, r2, r5, ip
 811a824:	b289      	uxth	r1, r1
 811a826:	3301      	adds	r3, #1
 811a828:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 811a82c:	429e      	cmp	r6, r3
 811a82e:	f840 1b04 	str.w	r1, [r0], #4
 811a832:	ea4f 4815 	mov.w	r8, r5, lsr #16
 811a836:	dcec      	bgt.n	811a812 <__multadd+0x12>
 811a838:	f1b8 0f00 	cmp.w	r8, #0
 811a83c:	d022      	beq.n	811a884 <__multadd+0x84>
 811a83e:	68a3      	ldr	r3, [r4, #8]
 811a840:	42b3      	cmp	r3, r6
 811a842:	dc19      	bgt.n	811a878 <__multadd+0x78>
 811a844:	6861      	ldr	r1, [r4, #4]
 811a846:	4638      	mov	r0, r7
 811a848:	3101      	adds	r1, #1
 811a84a:	f7ff ff77 	bl	811a73c <_Balloc>
 811a84e:	4605      	mov	r5, r0
 811a850:	b928      	cbnz	r0, 811a85e <__multadd+0x5e>
 811a852:	4602      	mov	r2, r0
 811a854:	4b0d      	ldr	r3, [pc, #52]	; (811a88c <__multadd+0x8c>)
 811a856:	480e      	ldr	r0, [pc, #56]	; (811a890 <__multadd+0x90>)
 811a858:	21b5      	movs	r1, #181	; 0xb5
 811a85a:	f7fe ff65 	bl	8119728 <__assert_func>
 811a85e:	6922      	ldr	r2, [r4, #16]
 811a860:	3202      	adds	r2, #2
 811a862:	f104 010c 	add.w	r1, r4, #12
 811a866:	0092      	lsls	r2, r2, #2
 811a868:	300c      	adds	r0, #12
 811a86a:	f7fd ff5e 	bl	811872a <memcpy>
 811a86e:	4621      	mov	r1, r4
 811a870:	4638      	mov	r0, r7
 811a872:	f7ff ffa3 	bl	811a7bc <_Bfree>
 811a876:	462c      	mov	r4, r5
 811a878:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 811a87c:	3601      	adds	r6, #1
 811a87e:	f8c3 8014 	str.w	r8, [r3, #20]
 811a882:	6126      	str	r6, [r4, #16]
 811a884:	4620      	mov	r0, r4
 811a886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 811a88a:	bf00      	nop
 811a88c:	0811d2e2 	.word	0x0811d2e2
 811a890:	0811d2f3 	.word	0x0811d2f3

0811a894 <__hi0bits>:
 811a894:	0c03      	lsrs	r3, r0, #16
 811a896:	041b      	lsls	r3, r3, #16
 811a898:	b9d3      	cbnz	r3, 811a8d0 <__hi0bits+0x3c>
 811a89a:	0400      	lsls	r0, r0, #16
 811a89c:	2310      	movs	r3, #16
 811a89e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 811a8a2:	bf04      	itt	eq
 811a8a4:	0200      	lsleq	r0, r0, #8
 811a8a6:	3308      	addeq	r3, #8
 811a8a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 811a8ac:	bf04      	itt	eq
 811a8ae:	0100      	lsleq	r0, r0, #4
 811a8b0:	3304      	addeq	r3, #4
 811a8b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 811a8b6:	bf04      	itt	eq
 811a8b8:	0080      	lsleq	r0, r0, #2
 811a8ba:	3302      	addeq	r3, #2
 811a8bc:	2800      	cmp	r0, #0
 811a8be:	db05      	blt.n	811a8cc <__hi0bits+0x38>
 811a8c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 811a8c4:	f103 0301 	add.w	r3, r3, #1
 811a8c8:	bf08      	it	eq
 811a8ca:	2320      	moveq	r3, #32
 811a8cc:	4618      	mov	r0, r3
 811a8ce:	4770      	bx	lr
 811a8d0:	2300      	movs	r3, #0
 811a8d2:	e7e4      	b.n	811a89e <__hi0bits+0xa>

0811a8d4 <__lo0bits>:
 811a8d4:	6803      	ldr	r3, [r0, #0]
 811a8d6:	f013 0207 	ands.w	r2, r3, #7
 811a8da:	4601      	mov	r1, r0
 811a8dc:	d00b      	beq.n	811a8f6 <__lo0bits+0x22>
 811a8de:	07da      	lsls	r2, r3, #31
 811a8e0:	d424      	bmi.n	811a92c <__lo0bits+0x58>
 811a8e2:	0798      	lsls	r0, r3, #30
 811a8e4:	bf49      	itett	mi
 811a8e6:	085b      	lsrmi	r3, r3, #1
 811a8e8:	089b      	lsrpl	r3, r3, #2
 811a8ea:	2001      	movmi	r0, #1
 811a8ec:	600b      	strmi	r3, [r1, #0]
 811a8ee:	bf5c      	itt	pl
 811a8f0:	600b      	strpl	r3, [r1, #0]
 811a8f2:	2002      	movpl	r0, #2
 811a8f4:	4770      	bx	lr
 811a8f6:	b298      	uxth	r0, r3
 811a8f8:	b9b0      	cbnz	r0, 811a928 <__lo0bits+0x54>
 811a8fa:	0c1b      	lsrs	r3, r3, #16
 811a8fc:	2010      	movs	r0, #16
 811a8fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 811a902:	bf04      	itt	eq
 811a904:	0a1b      	lsreq	r3, r3, #8
 811a906:	3008      	addeq	r0, #8
 811a908:	071a      	lsls	r2, r3, #28
 811a90a:	bf04      	itt	eq
 811a90c:	091b      	lsreq	r3, r3, #4
 811a90e:	3004      	addeq	r0, #4
 811a910:	079a      	lsls	r2, r3, #30
 811a912:	bf04      	itt	eq
 811a914:	089b      	lsreq	r3, r3, #2
 811a916:	3002      	addeq	r0, #2
 811a918:	07da      	lsls	r2, r3, #31
 811a91a:	d403      	bmi.n	811a924 <__lo0bits+0x50>
 811a91c:	085b      	lsrs	r3, r3, #1
 811a91e:	f100 0001 	add.w	r0, r0, #1
 811a922:	d005      	beq.n	811a930 <__lo0bits+0x5c>
 811a924:	600b      	str	r3, [r1, #0]
 811a926:	4770      	bx	lr
 811a928:	4610      	mov	r0, r2
 811a92a:	e7e8      	b.n	811a8fe <__lo0bits+0x2a>
 811a92c:	2000      	movs	r0, #0
 811a92e:	4770      	bx	lr
 811a930:	2020      	movs	r0, #32
 811a932:	4770      	bx	lr

0811a934 <__i2b>:
 811a934:	b510      	push	{r4, lr}
 811a936:	460c      	mov	r4, r1
 811a938:	2101      	movs	r1, #1
 811a93a:	f7ff feff 	bl	811a73c <_Balloc>
 811a93e:	4602      	mov	r2, r0
 811a940:	b928      	cbnz	r0, 811a94e <__i2b+0x1a>
 811a942:	4b05      	ldr	r3, [pc, #20]	; (811a958 <__i2b+0x24>)
 811a944:	4805      	ldr	r0, [pc, #20]	; (811a95c <__i2b+0x28>)
 811a946:	f44f 71a0 	mov.w	r1, #320	; 0x140
 811a94a:	f7fe feed 	bl	8119728 <__assert_func>
 811a94e:	2301      	movs	r3, #1
 811a950:	6144      	str	r4, [r0, #20]
 811a952:	6103      	str	r3, [r0, #16]
 811a954:	bd10      	pop	{r4, pc}
 811a956:	bf00      	nop
 811a958:	0811d2e2 	.word	0x0811d2e2
 811a95c:	0811d2f3 	.word	0x0811d2f3

0811a960 <__multiply>:
 811a960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811a964:	4614      	mov	r4, r2
 811a966:	690a      	ldr	r2, [r1, #16]
 811a968:	6923      	ldr	r3, [r4, #16]
 811a96a:	429a      	cmp	r2, r3
 811a96c:	bfb8      	it	lt
 811a96e:	460b      	movlt	r3, r1
 811a970:	460d      	mov	r5, r1
 811a972:	bfbc      	itt	lt
 811a974:	4625      	movlt	r5, r4
 811a976:	461c      	movlt	r4, r3
 811a978:	f8d5 a010 	ldr.w	sl, [r5, #16]
 811a97c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 811a980:	68ab      	ldr	r3, [r5, #8]
 811a982:	6869      	ldr	r1, [r5, #4]
 811a984:	eb0a 0709 	add.w	r7, sl, r9
 811a988:	42bb      	cmp	r3, r7
 811a98a:	b085      	sub	sp, #20
 811a98c:	bfb8      	it	lt
 811a98e:	3101      	addlt	r1, #1
 811a990:	f7ff fed4 	bl	811a73c <_Balloc>
 811a994:	b930      	cbnz	r0, 811a9a4 <__multiply+0x44>
 811a996:	4602      	mov	r2, r0
 811a998:	4b42      	ldr	r3, [pc, #264]	; (811aaa4 <__multiply+0x144>)
 811a99a:	4843      	ldr	r0, [pc, #268]	; (811aaa8 <__multiply+0x148>)
 811a99c:	f240 115d 	movw	r1, #349	; 0x15d
 811a9a0:	f7fe fec2 	bl	8119728 <__assert_func>
 811a9a4:	f100 0614 	add.w	r6, r0, #20
 811a9a8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 811a9ac:	4633      	mov	r3, r6
 811a9ae:	2200      	movs	r2, #0
 811a9b0:	4543      	cmp	r3, r8
 811a9b2:	d31e      	bcc.n	811a9f2 <__multiply+0x92>
 811a9b4:	f105 0c14 	add.w	ip, r5, #20
 811a9b8:	f104 0314 	add.w	r3, r4, #20
 811a9bc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 811a9c0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 811a9c4:	9202      	str	r2, [sp, #8]
 811a9c6:	ebac 0205 	sub.w	r2, ip, r5
 811a9ca:	3a15      	subs	r2, #21
 811a9cc:	f022 0203 	bic.w	r2, r2, #3
 811a9d0:	3204      	adds	r2, #4
 811a9d2:	f105 0115 	add.w	r1, r5, #21
 811a9d6:	458c      	cmp	ip, r1
 811a9d8:	bf38      	it	cc
 811a9da:	2204      	movcc	r2, #4
 811a9dc:	9201      	str	r2, [sp, #4]
 811a9de:	9a02      	ldr	r2, [sp, #8]
 811a9e0:	9303      	str	r3, [sp, #12]
 811a9e2:	429a      	cmp	r2, r3
 811a9e4:	d808      	bhi.n	811a9f8 <__multiply+0x98>
 811a9e6:	2f00      	cmp	r7, #0
 811a9e8:	dc55      	bgt.n	811aa96 <__multiply+0x136>
 811a9ea:	6107      	str	r7, [r0, #16]
 811a9ec:	b005      	add	sp, #20
 811a9ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811a9f2:	f843 2b04 	str.w	r2, [r3], #4
 811a9f6:	e7db      	b.n	811a9b0 <__multiply+0x50>
 811a9f8:	f8b3 a000 	ldrh.w	sl, [r3]
 811a9fc:	f1ba 0f00 	cmp.w	sl, #0
 811aa00:	d020      	beq.n	811aa44 <__multiply+0xe4>
 811aa02:	f105 0e14 	add.w	lr, r5, #20
 811aa06:	46b1      	mov	r9, r6
 811aa08:	2200      	movs	r2, #0
 811aa0a:	f85e 4b04 	ldr.w	r4, [lr], #4
 811aa0e:	f8d9 b000 	ldr.w	fp, [r9]
 811aa12:	b2a1      	uxth	r1, r4
 811aa14:	fa1f fb8b 	uxth.w	fp, fp
 811aa18:	fb0a b101 	mla	r1, sl, r1, fp
 811aa1c:	4411      	add	r1, r2
 811aa1e:	f8d9 2000 	ldr.w	r2, [r9]
 811aa22:	0c24      	lsrs	r4, r4, #16
 811aa24:	0c12      	lsrs	r2, r2, #16
 811aa26:	fb0a 2404 	mla	r4, sl, r4, r2
 811aa2a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 811aa2e:	b289      	uxth	r1, r1
 811aa30:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 811aa34:	45f4      	cmp	ip, lr
 811aa36:	f849 1b04 	str.w	r1, [r9], #4
 811aa3a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 811aa3e:	d8e4      	bhi.n	811aa0a <__multiply+0xaa>
 811aa40:	9901      	ldr	r1, [sp, #4]
 811aa42:	5072      	str	r2, [r6, r1]
 811aa44:	9a03      	ldr	r2, [sp, #12]
 811aa46:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 811aa4a:	3304      	adds	r3, #4
 811aa4c:	f1b9 0f00 	cmp.w	r9, #0
 811aa50:	d01f      	beq.n	811aa92 <__multiply+0x132>
 811aa52:	6834      	ldr	r4, [r6, #0]
 811aa54:	f105 0114 	add.w	r1, r5, #20
 811aa58:	46b6      	mov	lr, r6
 811aa5a:	f04f 0a00 	mov.w	sl, #0
 811aa5e:	880a      	ldrh	r2, [r1, #0]
 811aa60:	f8be b002 	ldrh.w	fp, [lr, #2]
 811aa64:	fb09 b202 	mla	r2, r9, r2, fp
 811aa68:	4492      	add	sl, r2
 811aa6a:	b2a4      	uxth	r4, r4
 811aa6c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 811aa70:	f84e 4b04 	str.w	r4, [lr], #4
 811aa74:	f851 4b04 	ldr.w	r4, [r1], #4
 811aa78:	f8be 2000 	ldrh.w	r2, [lr]
 811aa7c:	0c24      	lsrs	r4, r4, #16
 811aa7e:	fb09 2404 	mla	r4, r9, r4, r2
 811aa82:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 811aa86:	458c      	cmp	ip, r1
 811aa88:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 811aa8c:	d8e7      	bhi.n	811aa5e <__multiply+0xfe>
 811aa8e:	9a01      	ldr	r2, [sp, #4]
 811aa90:	50b4      	str	r4, [r6, r2]
 811aa92:	3604      	adds	r6, #4
 811aa94:	e7a3      	b.n	811a9de <__multiply+0x7e>
 811aa96:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 811aa9a:	2b00      	cmp	r3, #0
 811aa9c:	d1a5      	bne.n	811a9ea <__multiply+0x8a>
 811aa9e:	3f01      	subs	r7, #1
 811aaa0:	e7a1      	b.n	811a9e6 <__multiply+0x86>
 811aaa2:	bf00      	nop
 811aaa4:	0811d2e2 	.word	0x0811d2e2
 811aaa8:	0811d2f3 	.word	0x0811d2f3

0811aaac <__pow5mult>:
 811aaac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 811aab0:	4615      	mov	r5, r2
 811aab2:	f012 0203 	ands.w	r2, r2, #3
 811aab6:	4606      	mov	r6, r0
 811aab8:	460f      	mov	r7, r1
 811aaba:	d007      	beq.n	811aacc <__pow5mult+0x20>
 811aabc:	4c25      	ldr	r4, [pc, #148]	; (811ab54 <__pow5mult+0xa8>)
 811aabe:	3a01      	subs	r2, #1
 811aac0:	2300      	movs	r3, #0
 811aac2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 811aac6:	f7ff fe9b 	bl	811a800 <__multadd>
 811aaca:	4607      	mov	r7, r0
 811aacc:	10ad      	asrs	r5, r5, #2
 811aace:	d03d      	beq.n	811ab4c <__pow5mult+0xa0>
 811aad0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 811aad2:	b97c      	cbnz	r4, 811aaf4 <__pow5mult+0x48>
 811aad4:	2010      	movs	r0, #16
 811aad6:	f7ff fe1d 	bl	811a714 <malloc>
 811aada:	4602      	mov	r2, r0
 811aadc:	6270      	str	r0, [r6, #36]	; 0x24
 811aade:	b928      	cbnz	r0, 811aaec <__pow5mult+0x40>
 811aae0:	4b1d      	ldr	r3, [pc, #116]	; (811ab58 <__pow5mult+0xac>)
 811aae2:	481e      	ldr	r0, [pc, #120]	; (811ab5c <__pow5mult+0xb0>)
 811aae4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 811aae8:	f7fe fe1e 	bl	8119728 <__assert_func>
 811aaec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 811aaf0:	6004      	str	r4, [r0, #0]
 811aaf2:	60c4      	str	r4, [r0, #12]
 811aaf4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 811aaf8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 811aafc:	b94c      	cbnz	r4, 811ab12 <__pow5mult+0x66>
 811aafe:	f240 2171 	movw	r1, #625	; 0x271
 811ab02:	4630      	mov	r0, r6
 811ab04:	f7ff ff16 	bl	811a934 <__i2b>
 811ab08:	2300      	movs	r3, #0
 811ab0a:	f8c8 0008 	str.w	r0, [r8, #8]
 811ab0e:	4604      	mov	r4, r0
 811ab10:	6003      	str	r3, [r0, #0]
 811ab12:	f04f 0900 	mov.w	r9, #0
 811ab16:	07eb      	lsls	r3, r5, #31
 811ab18:	d50a      	bpl.n	811ab30 <__pow5mult+0x84>
 811ab1a:	4639      	mov	r1, r7
 811ab1c:	4622      	mov	r2, r4
 811ab1e:	4630      	mov	r0, r6
 811ab20:	f7ff ff1e 	bl	811a960 <__multiply>
 811ab24:	4639      	mov	r1, r7
 811ab26:	4680      	mov	r8, r0
 811ab28:	4630      	mov	r0, r6
 811ab2a:	f7ff fe47 	bl	811a7bc <_Bfree>
 811ab2e:	4647      	mov	r7, r8
 811ab30:	106d      	asrs	r5, r5, #1
 811ab32:	d00b      	beq.n	811ab4c <__pow5mult+0xa0>
 811ab34:	6820      	ldr	r0, [r4, #0]
 811ab36:	b938      	cbnz	r0, 811ab48 <__pow5mult+0x9c>
 811ab38:	4622      	mov	r2, r4
 811ab3a:	4621      	mov	r1, r4
 811ab3c:	4630      	mov	r0, r6
 811ab3e:	f7ff ff0f 	bl	811a960 <__multiply>
 811ab42:	6020      	str	r0, [r4, #0]
 811ab44:	f8c0 9000 	str.w	r9, [r0]
 811ab48:	4604      	mov	r4, r0
 811ab4a:	e7e4      	b.n	811ab16 <__pow5mult+0x6a>
 811ab4c:	4638      	mov	r0, r7
 811ab4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 811ab52:	bf00      	nop
 811ab54:	0811d448 	.word	0x0811d448
 811ab58:	0811d1c4 	.word	0x0811d1c4
 811ab5c:	0811d2f3 	.word	0x0811d2f3

0811ab60 <__lshift>:
 811ab60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 811ab64:	460c      	mov	r4, r1
 811ab66:	6849      	ldr	r1, [r1, #4]
 811ab68:	6923      	ldr	r3, [r4, #16]
 811ab6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 811ab6e:	68a3      	ldr	r3, [r4, #8]
 811ab70:	4607      	mov	r7, r0
 811ab72:	4691      	mov	r9, r2
 811ab74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 811ab78:	f108 0601 	add.w	r6, r8, #1
 811ab7c:	42b3      	cmp	r3, r6
 811ab7e:	db0b      	blt.n	811ab98 <__lshift+0x38>
 811ab80:	4638      	mov	r0, r7
 811ab82:	f7ff fddb 	bl	811a73c <_Balloc>
 811ab86:	4605      	mov	r5, r0
 811ab88:	b948      	cbnz	r0, 811ab9e <__lshift+0x3e>
 811ab8a:	4602      	mov	r2, r0
 811ab8c:	4b28      	ldr	r3, [pc, #160]	; (811ac30 <__lshift+0xd0>)
 811ab8e:	4829      	ldr	r0, [pc, #164]	; (811ac34 <__lshift+0xd4>)
 811ab90:	f240 11d9 	movw	r1, #473	; 0x1d9
 811ab94:	f7fe fdc8 	bl	8119728 <__assert_func>
 811ab98:	3101      	adds	r1, #1
 811ab9a:	005b      	lsls	r3, r3, #1
 811ab9c:	e7ee      	b.n	811ab7c <__lshift+0x1c>
 811ab9e:	2300      	movs	r3, #0
 811aba0:	f100 0114 	add.w	r1, r0, #20
 811aba4:	f100 0210 	add.w	r2, r0, #16
 811aba8:	4618      	mov	r0, r3
 811abaa:	4553      	cmp	r3, sl
 811abac:	db33      	blt.n	811ac16 <__lshift+0xb6>
 811abae:	6920      	ldr	r0, [r4, #16]
 811abb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 811abb4:	f104 0314 	add.w	r3, r4, #20
 811abb8:	f019 091f 	ands.w	r9, r9, #31
 811abbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 811abc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 811abc4:	d02b      	beq.n	811ac1e <__lshift+0xbe>
 811abc6:	f1c9 0e20 	rsb	lr, r9, #32
 811abca:	468a      	mov	sl, r1
 811abcc:	2200      	movs	r2, #0
 811abce:	6818      	ldr	r0, [r3, #0]
 811abd0:	fa00 f009 	lsl.w	r0, r0, r9
 811abd4:	4302      	orrs	r2, r0
 811abd6:	f84a 2b04 	str.w	r2, [sl], #4
 811abda:	f853 2b04 	ldr.w	r2, [r3], #4
 811abde:	459c      	cmp	ip, r3
 811abe0:	fa22 f20e 	lsr.w	r2, r2, lr
 811abe4:	d8f3      	bhi.n	811abce <__lshift+0x6e>
 811abe6:	ebac 0304 	sub.w	r3, ip, r4
 811abea:	3b15      	subs	r3, #21
 811abec:	f023 0303 	bic.w	r3, r3, #3
 811abf0:	3304      	adds	r3, #4
 811abf2:	f104 0015 	add.w	r0, r4, #21
 811abf6:	4584      	cmp	ip, r0
 811abf8:	bf38      	it	cc
 811abfa:	2304      	movcc	r3, #4
 811abfc:	50ca      	str	r2, [r1, r3]
 811abfe:	b10a      	cbz	r2, 811ac04 <__lshift+0xa4>
 811ac00:	f108 0602 	add.w	r6, r8, #2
 811ac04:	3e01      	subs	r6, #1
 811ac06:	4638      	mov	r0, r7
 811ac08:	612e      	str	r6, [r5, #16]
 811ac0a:	4621      	mov	r1, r4
 811ac0c:	f7ff fdd6 	bl	811a7bc <_Bfree>
 811ac10:	4628      	mov	r0, r5
 811ac12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 811ac16:	f842 0f04 	str.w	r0, [r2, #4]!
 811ac1a:	3301      	adds	r3, #1
 811ac1c:	e7c5      	b.n	811abaa <__lshift+0x4a>
 811ac1e:	3904      	subs	r1, #4
 811ac20:	f853 2b04 	ldr.w	r2, [r3], #4
 811ac24:	f841 2f04 	str.w	r2, [r1, #4]!
 811ac28:	459c      	cmp	ip, r3
 811ac2a:	d8f9      	bhi.n	811ac20 <__lshift+0xc0>
 811ac2c:	e7ea      	b.n	811ac04 <__lshift+0xa4>
 811ac2e:	bf00      	nop
 811ac30:	0811d2e2 	.word	0x0811d2e2
 811ac34:	0811d2f3 	.word	0x0811d2f3

0811ac38 <__mcmp>:
 811ac38:	b530      	push	{r4, r5, lr}
 811ac3a:	6902      	ldr	r2, [r0, #16]
 811ac3c:	690c      	ldr	r4, [r1, #16]
 811ac3e:	1b12      	subs	r2, r2, r4
 811ac40:	d10e      	bne.n	811ac60 <__mcmp+0x28>
 811ac42:	f100 0314 	add.w	r3, r0, #20
 811ac46:	3114      	adds	r1, #20
 811ac48:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 811ac4c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 811ac50:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 811ac54:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 811ac58:	42a5      	cmp	r5, r4
 811ac5a:	d003      	beq.n	811ac64 <__mcmp+0x2c>
 811ac5c:	d305      	bcc.n	811ac6a <__mcmp+0x32>
 811ac5e:	2201      	movs	r2, #1
 811ac60:	4610      	mov	r0, r2
 811ac62:	bd30      	pop	{r4, r5, pc}
 811ac64:	4283      	cmp	r3, r0
 811ac66:	d3f3      	bcc.n	811ac50 <__mcmp+0x18>
 811ac68:	e7fa      	b.n	811ac60 <__mcmp+0x28>
 811ac6a:	f04f 32ff 	mov.w	r2, #4294967295
 811ac6e:	e7f7      	b.n	811ac60 <__mcmp+0x28>

0811ac70 <__mdiff>:
 811ac70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811ac74:	460c      	mov	r4, r1
 811ac76:	4606      	mov	r6, r0
 811ac78:	4611      	mov	r1, r2
 811ac7a:	4620      	mov	r0, r4
 811ac7c:	4617      	mov	r7, r2
 811ac7e:	f7ff ffdb 	bl	811ac38 <__mcmp>
 811ac82:	1e05      	subs	r5, r0, #0
 811ac84:	d110      	bne.n	811aca8 <__mdiff+0x38>
 811ac86:	4629      	mov	r1, r5
 811ac88:	4630      	mov	r0, r6
 811ac8a:	f7ff fd57 	bl	811a73c <_Balloc>
 811ac8e:	b930      	cbnz	r0, 811ac9e <__mdiff+0x2e>
 811ac90:	4b39      	ldr	r3, [pc, #228]	; (811ad78 <__mdiff+0x108>)
 811ac92:	4602      	mov	r2, r0
 811ac94:	f240 2132 	movw	r1, #562	; 0x232
 811ac98:	4838      	ldr	r0, [pc, #224]	; (811ad7c <__mdiff+0x10c>)
 811ac9a:	f7fe fd45 	bl	8119728 <__assert_func>
 811ac9e:	2301      	movs	r3, #1
 811aca0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 811aca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811aca8:	bfa4      	itt	ge
 811acaa:	463b      	movge	r3, r7
 811acac:	4627      	movge	r7, r4
 811acae:	4630      	mov	r0, r6
 811acb0:	6879      	ldr	r1, [r7, #4]
 811acb2:	bfa6      	itte	ge
 811acb4:	461c      	movge	r4, r3
 811acb6:	2500      	movge	r5, #0
 811acb8:	2501      	movlt	r5, #1
 811acba:	f7ff fd3f 	bl	811a73c <_Balloc>
 811acbe:	b920      	cbnz	r0, 811acca <__mdiff+0x5a>
 811acc0:	4b2d      	ldr	r3, [pc, #180]	; (811ad78 <__mdiff+0x108>)
 811acc2:	4602      	mov	r2, r0
 811acc4:	f44f 7110 	mov.w	r1, #576	; 0x240
 811acc8:	e7e6      	b.n	811ac98 <__mdiff+0x28>
 811acca:	693e      	ldr	r6, [r7, #16]
 811accc:	60c5      	str	r5, [r0, #12]
 811acce:	6925      	ldr	r5, [r4, #16]
 811acd0:	f107 0114 	add.w	r1, r7, #20
 811acd4:	f104 0914 	add.w	r9, r4, #20
 811acd8:	f100 0e14 	add.w	lr, r0, #20
 811acdc:	f107 0210 	add.w	r2, r7, #16
 811ace0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 811ace4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 811ace8:	46f2      	mov	sl, lr
 811acea:	2700      	movs	r7, #0
 811acec:	f859 3b04 	ldr.w	r3, [r9], #4
 811acf0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 811acf4:	fa1f f883 	uxth.w	r8, r3
 811acf8:	fa17 f78b 	uxtah	r7, r7, fp
 811acfc:	0c1b      	lsrs	r3, r3, #16
 811acfe:	eba7 0808 	sub.w	r8, r7, r8
 811ad02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 811ad06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 811ad0a:	fa1f f888 	uxth.w	r8, r8
 811ad0e:	141f      	asrs	r7, r3, #16
 811ad10:	454d      	cmp	r5, r9
 811ad12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 811ad16:	f84a 3b04 	str.w	r3, [sl], #4
 811ad1a:	d8e7      	bhi.n	811acec <__mdiff+0x7c>
 811ad1c:	1b2b      	subs	r3, r5, r4
 811ad1e:	3b15      	subs	r3, #21
 811ad20:	f023 0303 	bic.w	r3, r3, #3
 811ad24:	3304      	adds	r3, #4
 811ad26:	3415      	adds	r4, #21
 811ad28:	42a5      	cmp	r5, r4
 811ad2a:	bf38      	it	cc
 811ad2c:	2304      	movcc	r3, #4
 811ad2e:	4419      	add	r1, r3
 811ad30:	4473      	add	r3, lr
 811ad32:	469e      	mov	lr, r3
 811ad34:	460d      	mov	r5, r1
 811ad36:	4565      	cmp	r5, ip
 811ad38:	d30e      	bcc.n	811ad58 <__mdiff+0xe8>
 811ad3a:	f10c 0203 	add.w	r2, ip, #3
 811ad3e:	1a52      	subs	r2, r2, r1
 811ad40:	f022 0203 	bic.w	r2, r2, #3
 811ad44:	3903      	subs	r1, #3
 811ad46:	458c      	cmp	ip, r1
 811ad48:	bf38      	it	cc
 811ad4a:	2200      	movcc	r2, #0
 811ad4c:	441a      	add	r2, r3
 811ad4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 811ad52:	b17b      	cbz	r3, 811ad74 <__mdiff+0x104>
 811ad54:	6106      	str	r6, [r0, #16]
 811ad56:	e7a5      	b.n	811aca4 <__mdiff+0x34>
 811ad58:	f855 8b04 	ldr.w	r8, [r5], #4
 811ad5c:	fa17 f488 	uxtah	r4, r7, r8
 811ad60:	1422      	asrs	r2, r4, #16
 811ad62:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 811ad66:	b2a4      	uxth	r4, r4
 811ad68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 811ad6c:	f84e 4b04 	str.w	r4, [lr], #4
 811ad70:	1417      	asrs	r7, r2, #16
 811ad72:	e7e0      	b.n	811ad36 <__mdiff+0xc6>
 811ad74:	3e01      	subs	r6, #1
 811ad76:	e7ea      	b.n	811ad4e <__mdiff+0xde>
 811ad78:	0811d2e2 	.word	0x0811d2e2
 811ad7c:	0811d2f3 	.word	0x0811d2f3

0811ad80 <__d2b>:
 811ad80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 811ad84:	4689      	mov	r9, r1
 811ad86:	2101      	movs	r1, #1
 811ad88:	ec57 6b10 	vmov	r6, r7, d0
 811ad8c:	4690      	mov	r8, r2
 811ad8e:	f7ff fcd5 	bl	811a73c <_Balloc>
 811ad92:	4604      	mov	r4, r0
 811ad94:	b930      	cbnz	r0, 811ada4 <__d2b+0x24>
 811ad96:	4602      	mov	r2, r0
 811ad98:	4b25      	ldr	r3, [pc, #148]	; (811ae30 <__d2b+0xb0>)
 811ad9a:	4826      	ldr	r0, [pc, #152]	; (811ae34 <__d2b+0xb4>)
 811ad9c:	f240 310a 	movw	r1, #778	; 0x30a
 811ada0:	f7fe fcc2 	bl	8119728 <__assert_func>
 811ada4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 811ada8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 811adac:	bb35      	cbnz	r5, 811adfc <__d2b+0x7c>
 811adae:	2e00      	cmp	r6, #0
 811adb0:	9301      	str	r3, [sp, #4]
 811adb2:	d028      	beq.n	811ae06 <__d2b+0x86>
 811adb4:	4668      	mov	r0, sp
 811adb6:	9600      	str	r6, [sp, #0]
 811adb8:	f7ff fd8c 	bl	811a8d4 <__lo0bits>
 811adbc:	9900      	ldr	r1, [sp, #0]
 811adbe:	b300      	cbz	r0, 811ae02 <__d2b+0x82>
 811adc0:	9a01      	ldr	r2, [sp, #4]
 811adc2:	f1c0 0320 	rsb	r3, r0, #32
 811adc6:	fa02 f303 	lsl.w	r3, r2, r3
 811adca:	430b      	orrs	r3, r1
 811adcc:	40c2      	lsrs	r2, r0
 811adce:	6163      	str	r3, [r4, #20]
 811add0:	9201      	str	r2, [sp, #4]
 811add2:	9b01      	ldr	r3, [sp, #4]
 811add4:	61a3      	str	r3, [r4, #24]
 811add6:	2b00      	cmp	r3, #0
 811add8:	bf14      	ite	ne
 811adda:	2202      	movne	r2, #2
 811addc:	2201      	moveq	r2, #1
 811adde:	6122      	str	r2, [r4, #16]
 811ade0:	b1d5      	cbz	r5, 811ae18 <__d2b+0x98>
 811ade2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 811ade6:	4405      	add	r5, r0
 811ade8:	f8c9 5000 	str.w	r5, [r9]
 811adec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 811adf0:	f8c8 0000 	str.w	r0, [r8]
 811adf4:	4620      	mov	r0, r4
 811adf6:	b003      	add	sp, #12
 811adf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 811adfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 811ae00:	e7d5      	b.n	811adae <__d2b+0x2e>
 811ae02:	6161      	str	r1, [r4, #20]
 811ae04:	e7e5      	b.n	811add2 <__d2b+0x52>
 811ae06:	a801      	add	r0, sp, #4
 811ae08:	f7ff fd64 	bl	811a8d4 <__lo0bits>
 811ae0c:	9b01      	ldr	r3, [sp, #4]
 811ae0e:	6163      	str	r3, [r4, #20]
 811ae10:	2201      	movs	r2, #1
 811ae12:	6122      	str	r2, [r4, #16]
 811ae14:	3020      	adds	r0, #32
 811ae16:	e7e3      	b.n	811ade0 <__d2b+0x60>
 811ae18:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 811ae1c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 811ae20:	f8c9 0000 	str.w	r0, [r9]
 811ae24:	6918      	ldr	r0, [r3, #16]
 811ae26:	f7ff fd35 	bl	811a894 <__hi0bits>
 811ae2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 811ae2e:	e7df      	b.n	811adf0 <__d2b+0x70>
 811ae30:	0811d2e2 	.word	0x0811d2e2
 811ae34:	0811d2f3 	.word	0x0811d2f3

0811ae38 <_calloc_r>:
 811ae38:	b513      	push	{r0, r1, r4, lr}
 811ae3a:	434a      	muls	r2, r1
 811ae3c:	4611      	mov	r1, r2
 811ae3e:	9201      	str	r2, [sp, #4]
 811ae40:	f7fd fc8a 	bl	8118758 <_malloc_r>
 811ae44:	4604      	mov	r4, r0
 811ae46:	b118      	cbz	r0, 811ae50 <_calloc_r+0x18>
 811ae48:	9a01      	ldr	r2, [sp, #4]
 811ae4a:	2100      	movs	r1, #0
 811ae4c:	f7fd fc7b 	bl	8118746 <memset>
 811ae50:	4620      	mov	r0, r4
 811ae52:	b002      	add	sp, #8
 811ae54:	bd10      	pop	{r4, pc}
	...

0811ae58 <_free_r>:
 811ae58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 811ae5a:	2900      	cmp	r1, #0
 811ae5c:	d048      	beq.n	811aef0 <_free_r+0x98>
 811ae5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 811ae62:	9001      	str	r0, [sp, #4]
 811ae64:	2b00      	cmp	r3, #0
 811ae66:	f1a1 0404 	sub.w	r4, r1, #4
 811ae6a:	bfb8      	it	lt
 811ae6c:	18e4      	addlt	r4, r4, r3
 811ae6e:	f7ff fc59 	bl	811a724 <__malloc_lock>
 811ae72:	4a20      	ldr	r2, [pc, #128]	; (811aef4 <_free_r+0x9c>)
 811ae74:	9801      	ldr	r0, [sp, #4]
 811ae76:	6813      	ldr	r3, [r2, #0]
 811ae78:	4615      	mov	r5, r2
 811ae7a:	b933      	cbnz	r3, 811ae8a <_free_r+0x32>
 811ae7c:	6063      	str	r3, [r4, #4]
 811ae7e:	6014      	str	r4, [r2, #0]
 811ae80:	b003      	add	sp, #12
 811ae82:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 811ae86:	f7ff bc53 	b.w	811a730 <__malloc_unlock>
 811ae8a:	42a3      	cmp	r3, r4
 811ae8c:	d90b      	bls.n	811aea6 <_free_r+0x4e>
 811ae8e:	6821      	ldr	r1, [r4, #0]
 811ae90:	1862      	adds	r2, r4, r1
 811ae92:	4293      	cmp	r3, r2
 811ae94:	bf04      	itt	eq
 811ae96:	681a      	ldreq	r2, [r3, #0]
 811ae98:	685b      	ldreq	r3, [r3, #4]
 811ae9a:	6063      	str	r3, [r4, #4]
 811ae9c:	bf04      	itt	eq
 811ae9e:	1852      	addeq	r2, r2, r1
 811aea0:	6022      	streq	r2, [r4, #0]
 811aea2:	602c      	str	r4, [r5, #0]
 811aea4:	e7ec      	b.n	811ae80 <_free_r+0x28>
 811aea6:	461a      	mov	r2, r3
 811aea8:	685b      	ldr	r3, [r3, #4]
 811aeaa:	b10b      	cbz	r3, 811aeb0 <_free_r+0x58>
 811aeac:	42a3      	cmp	r3, r4
 811aeae:	d9fa      	bls.n	811aea6 <_free_r+0x4e>
 811aeb0:	6811      	ldr	r1, [r2, #0]
 811aeb2:	1855      	adds	r5, r2, r1
 811aeb4:	42a5      	cmp	r5, r4
 811aeb6:	d10b      	bne.n	811aed0 <_free_r+0x78>
 811aeb8:	6824      	ldr	r4, [r4, #0]
 811aeba:	4421      	add	r1, r4
 811aebc:	1854      	adds	r4, r2, r1
 811aebe:	42a3      	cmp	r3, r4
 811aec0:	6011      	str	r1, [r2, #0]
 811aec2:	d1dd      	bne.n	811ae80 <_free_r+0x28>
 811aec4:	681c      	ldr	r4, [r3, #0]
 811aec6:	685b      	ldr	r3, [r3, #4]
 811aec8:	6053      	str	r3, [r2, #4]
 811aeca:	4421      	add	r1, r4
 811aecc:	6011      	str	r1, [r2, #0]
 811aece:	e7d7      	b.n	811ae80 <_free_r+0x28>
 811aed0:	d902      	bls.n	811aed8 <_free_r+0x80>
 811aed2:	230c      	movs	r3, #12
 811aed4:	6003      	str	r3, [r0, #0]
 811aed6:	e7d3      	b.n	811ae80 <_free_r+0x28>
 811aed8:	6825      	ldr	r5, [r4, #0]
 811aeda:	1961      	adds	r1, r4, r5
 811aedc:	428b      	cmp	r3, r1
 811aede:	bf04      	itt	eq
 811aee0:	6819      	ldreq	r1, [r3, #0]
 811aee2:	685b      	ldreq	r3, [r3, #4]
 811aee4:	6063      	str	r3, [r4, #4]
 811aee6:	bf04      	itt	eq
 811aee8:	1949      	addeq	r1, r1, r5
 811aeea:	6021      	streq	r1, [r4, #0]
 811aeec:	6054      	str	r4, [r2, #4]
 811aeee:	e7c7      	b.n	811ae80 <_free_r+0x28>
 811aef0:	b003      	add	sp, #12
 811aef2:	bd30      	pop	{r4, r5, pc}
 811aef4:	10005c84 	.word	0x10005c84

0811aef8 <__sfputc_r>:
 811aef8:	6893      	ldr	r3, [r2, #8]
 811aefa:	3b01      	subs	r3, #1
 811aefc:	2b00      	cmp	r3, #0
 811aefe:	b410      	push	{r4}
 811af00:	6093      	str	r3, [r2, #8]
 811af02:	da08      	bge.n	811af16 <__sfputc_r+0x1e>
 811af04:	6994      	ldr	r4, [r2, #24]
 811af06:	42a3      	cmp	r3, r4
 811af08:	db01      	blt.n	811af0e <__sfputc_r+0x16>
 811af0a:	290a      	cmp	r1, #10
 811af0c:	d103      	bne.n	811af16 <__sfputc_r+0x1e>
 811af0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 811af12:	f7fe bb37 	b.w	8119584 <__swbuf_r>
 811af16:	6813      	ldr	r3, [r2, #0]
 811af18:	1c58      	adds	r0, r3, #1
 811af1a:	6010      	str	r0, [r2, #0]
 811af1c:	7019      	strb	r1, [r3, #0]
 811af1e:	4608      	mov	r0, r1
 811af20:	f85d 4b04 	ldr.w	r4, [sp], #4
 811af24:	4770      	bx	lr

0811af26 <__sfputs_r>:
 811af26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 811af28:	4606      	mov	r6, r0
 811af2a:	460f      	mov	r7, r1
 811af2c:	4614      	mov	r4, r2
 811af2e:	18d5      	adds	r5, r2, r3
 811af30:	42ac      	cmp	r4, r5
 811af32:	d101      	bne.n	811af38 <__sfputs_r+0x12>
 811af34:	2000      	movs	r0, #0
 811af36:	e007      	b.n	811af48 <__sfputs_r+0x22>
 811af38:	f814 1b01 	ldrb.w	r1, [r4], #1
 811af3c:	463a      	mov	r2, r7
 811af3e:	4630      	mov	r0, r6
 811af40:	f7ff ffda 	bl	811aef8 <__sfputc_r>
 811af44:	1c43      	adds	r3, r0, #1
 811af46:	d1f3      	bne.n	811af30 <__sfputs_r+0xa>
 811af48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0811af4c <_vfiprintf_r>:
 811af4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811af50:	460d      	mov	r5, r1
 811af52:	b09d      	sub	sp, #116	; 0x74
 811af54:	4614      	mov	r4, r2
 811af56:	4698      	mov	r8, r3
 811af58:	4606      	mov	r6, r0
 811af5a:	b118      	cbz	r0, 811af64 <_vfiprintf_r+0x18>
 811af5c:	6983      	ldr	r3, [r0, #24]
 811af5e:	b90b      	cbnz	r3, 811af64 <_vfiprintf_r+0x18>
 811af60:	f7fd fb10 	bl	8118584 <__sinit>
 811af64:	4b89      	ldr	r3, [pc, #548]	; (811b18c <_vfiprintf_r+0x240>)
 811af66:	429d      	cmp	r5, r3
 811af68:	d11b      	bne.n	811afa2 <_vfiprintf_r+0x56>
 811af6a:	6875      	ldr	r5, [r6, #4]
 811af6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 811af6e:	07d9      	lsls	r1, r3, #31
 811af70:	d405      	bmi.n	811af7e <_vfiprintf_r+0x32>
 811af72:	89ab      	ldrh	r3, [r5, #12]
 811af74:	059a      	lsls	r2, r3, #22
 811af76:	d402      	bmi.n	811af7e <_vfiprintf_r+0x32>
 811af78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 811af7a:	f7fd fbc6 	bl	811870a <__retarget_lock_acquire_recursive>
 811af7e:	89ab      	ldrh	r3, [r5, #12]
 811af80:	071b      	lsls	r3, r3, #28
 811af82:	d501      	bpl.n	811af88 <_vfiprintf_r+0x3c>
 811af84:	692b      	ldr	r3, [r5, #16]
 811af86:	b9eb      	cbnz	r3, 811afc4 <_vfiprintf_r+0x78>
 811af88:	4629      	mov	r1, r5
 811af8a:	4630      	mov	r0, r6
 811af8c:	f7fe fb5e 	bl	811964c <__swsetup_r>
 811af90:	b1c0      	cbz	r0, 811afc4 <_vfiprintf_r+0x78>
 811af92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 811af94:	07dc      	lsls	r4, r3, #31
 811af96:	d50e      	bpl.n	811afb6 <_vfiprintf_r+0x6a>
 811af98:	f04f 30ff 	mov.w	r0, #4294967295
 811af9c:	b01d      	add	sp, #116	; 0x74
 811af9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811afa2:	4b7b      	ldr	r3, [pc, #492]	; (811b190 <_vfiprintf_r+0x244>)
 811afa4:	429d      	cmp	r5, r3
 811afa6:	d101      	bne.n	811afac <_vfiprintf_r+0x60>
 811afa8:	68b5      	ldr	r5, [r6, #8]
 811afaa:	e7df      	b.n	811af6c <_vfiprintf_r+0x20>
 811afac:	4b79      	ldr	r3, [pc, #484]	; (811b194 <_vfiprintf_r+0x248>)
 811afae:	429d      	cmp	r5, r3
 811afb0:	bf08      	it	eq
 811afb2:	68f5      	ldreq	r5, [r6, #12]
 811afb4:	e7da      	b.n	811af6c <_vfiprintf_r+0x20>
 811afb6:	89ab      	ldrh	r3, [r5, #12]
 811afb8:	0598      	lsls	r0, r3, #22
 811afba:	d4ed      	bmi.n	811af98 <_vfiprintf_r+0x4c>
 811afbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 811afbe:	f7fd fba5 	bl	811870c <__retarget_lock_release_recursive>
 811afc2:	e7e9      	b.n	811af98 <_vfiprintf_r+0x4c>
 811afc4:	2300      	movs	r3, #0
 811afc6:	9309      	str	r3, [sp, #36]	; 0x24
 811afc8:	2320      	movs	r3, #32
 811afca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 811afce:	f8cd 800c 	str.w	r8, [sp, #12]
 811afd2:	2330      	movs	r3, #48	; 0x30
 811afd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 811b198 <_vfiprintf_r+0x24c>
 811afd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 811afdc:	f04f 0901 	mov.w	r9, #1
 811afe0:	4623      	mov	r3, r4
 811afe2:	469a      	mov	sl, r3
 811afe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 811afe8:	b10a      	cbz	r2, 811afee <_vfiprintf_r+0xa2>
 811afea:	2a25      	cmp	r2, #37	; 0x25
 811afec:	d1f9      	bne.n	811afe2 <_vfiprintf_r+0x96>
 811afee:	ebba 0b04 	subs.w	fp, sl, r4
 811aff2:	d00b      	beq.n	811b00c <_vfiprintf_r+0xc0>
 811aff4:	465b      	mov	r3, fp
 811aff6:	4622      	mov	r2, r4
 811aff8:	4629      	mov	r1, r5
 811affa:	4630      	mov	r0, r6
 811affc:	f7ff ff93 	bl	811af26 <__sfputs_r>
 811b000:	3001      	adds	r0, #1
 811b002:	f000 80aa 	beq.w	811b15a <_vfiprintf_r+0x20e>
 811b006:	9a09      	ldr	r2, [sp, #36]	; 0x24
 811b008:	445a      	add	r2, fp
 811b00a:	9209      	str	r2, [sp, #36]	; 0x24
 811b00c:	f89a 3000 	ldrb.w	r3, [sl]
 811b010:	2b00      	cmp	r3, #0
 811b012:	f000 80a2 	beq.w	811b15a <_vfiprintf_r+0x20e>
 811b016:	2300      	movs	r3, #0
 811b018:	f04f 32ff 	mov.w	r2, #4294967295
 811b01c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 811b020:	f10a 0a01 	add.w	sl, sl, #1
 811b024:	9304      	str	r3, [sp, #16]
 811b026:	9307      	str	r3, [sp, #28]
 811b028:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 811b02c:	931a      	str	r3, [sp, #104]	; 0x68
 811b02e:	4654      	mov	r4, sl
 811b030:	2205      	movs	r2, #5
 811b032:	f814 1b01 	ldrb.w	r1, [r4], #1
 811b036:	4858      	ldr	r0, [pc, #352]	; (811b198 <_vfiprintf_r+0x24c>)
 811b038:	f7e5 f95a 	bl	81002f0 <memchr>
 811b03c:	9a04      	ldr	r2, [sp, #16]
 811b03e:	b9d8      	cbnz	r0, 811b078 <_vfiprintf_r+0x12c>
 811b040:	06d1      	lsls	r1, r2, #27
 811b042:	bf44      	itt	mi
 811b044:	2320      	movmi	r3, #32
 811b046:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 811b04a:	0713      	lsls	r3, r2, #28
 811b04c:	bf44      	itt	mi
 811b04e:	232b      	movmi	r3, #43	; 0x2b
 811b050:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 811b054:	f89a 3000 	ldrb.w	r3, [sl]
 811b058:	2b2a      	cmp	r3, #42	; 0x2a
 811b05a:	d015      	beq.n	811b088 <_vfiprintf_r+0x13c>
 811b05c:	9a07      	ldr	r2, [sp, #28]
 811b05e:	4654      	mov	r4, sl
 811b060:	2000      	movs	r0, #0
 811b062:	f04f 0c0a 	mov.w	ip, #10
 811b066:	4621      	mov	r1, r4
 811b068:	f811 3b01 	ldrb.w	r3, [r1], #1
 811b06c:	3b30      	subs	r3, #48	; 0x30
 811b06e:	2b09      	cmp	r3, #9
 811b070:	d94e      	bls.n	811b110 <_vfiprintf_r+0x1c4>
 811b072:	b1b0      	cbz	r0, 811b0a2 <_vfiprintf_r+0x156>
 811b074:	9207      	str	r2, [sp, #28]
 811b076:	e014      	b.n	811b0a2 <_vfiprintf_r+0x156>
 811b078:	eba0 0308 	sub.w	r3, r0, r8
 811b07c:	fa09 f303 	lsl.w	r3, r9, r3
 811b080:	4313      	orrs	r3, r2
 811b082:	9304      	str	r3, [sp, #16]
 811b084:	46a2      	mov	sl, r4
 811b086:	e7d2      	b.n	811b02e <_vfiprintf_r+0xe2>
 811b088:	9b03      	ldr	r3, [sp, #12]
 811b08a:	1d19      	adds	r1, r3, #4
 811b08c:	681b      	ldr	r3, [r3, #0]
 811b08e:	9103      	str	r1, [sp, #12]
 811b090:	2b00      	cmp	r3, #0
 811b092:	bfbb      	ittet	lt
 811b094:	425b      	neglt	r3, r3
 811b096:	f042 0202 	orrlt.w	r2, r2, #2
 811b09a:	9307      	strge	r3, [sp, #28]
 811b09c:	9307      	strlt	r3, [sp, #28]
 811b09e:	bfb8      	it	lt
 811b0a0:	9204      	strlt	r2, [sp, #16]
 811b0a2:	7823      	ldrb	r3, [r4, #0]
 811b0a4:	2b2e      	cmp	r3, #46	; 0x2e
 811b0a6:	d10c      	bne.n	811b0c2 <_vfiprintf_r+0x176>
 811b0a8:	7863      	ldrb	r3, [r4, #1]
 811b0aa:	2b2a      	cmp	r3, #42	; 0x2a
 811b0ac:	d135      	bne.n	811b11a <_vfiprintf_r+0x1ce>
 811b0ae:	9b03      	ldr	r3, [sp, #12]
 811b0b0:	1d1a      	adds	r2, r3, #4
 811b0b2:	681b      	ldr	r3, [r3, #0]
 811b0b4:	9203      	str	r2, [sp, #12]
 811b0b6:	2b00      	cmp	r3, #0
 811b0b8:	bfb8      	it	lt
 811b0ba:	f04f 33ff 	movlt.w	r3, #4294967295
 811b0be:	3402      	adds	r4, #2
 811b0c0:	9305      	str	r3, [sp, #20]
 811b0c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 811b1a8 <_vfiprintf_r+0x25c>
 811b0c6:	7821      	ldrb	r1, [r4, #0]
 811b0c8:	2203      	movs	r2, #3
 811b0ca:	4650      	mov	r0, sl
 811b0cc:	f7e5 f910 	bl	81002f0 <memchr>
 811b0d0:	b140      	cbz	r0, 811b0e4 <_vfiprintf_r+0x198>
 811b0d2:	2340      	movs	r3, #64	; 0x40
 811b0d4:	eba0 000a 	sub.w	r0, r0, sl
 811b0d8:	fa03 f000 	lsl.w	r0, r3, r0
 811b0dc:	9b04      	ldr	r3, [sp, #16]
 811b0de:	4303      	orrs	r3, r0
 811b0e0:	3401      	adds	r4, #1
 811b0e2:	9304      	str	r3, [sp, #16]
 811b0e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 811b0e8:	482c      	ldr	r0, [pc, #176]	; (811b19c <_vfiprintf_r+0x250>)
 811b0ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 811b0ee:	2206      	movs	r2, #6
 811b0f0:	f7e5 f8fe 	bl	81002f0 <memchr>
 811b0f4:	2800      	cmp	r0, #0
 811b0f6:	d03f      	beq.n	811b178 <_vfiprintf_r+0x22c>
 811b0f8:	4b29      	ldr	r3, [pc, #164]	; (811b1a0 <_vfiprintf_r+0x254>)
 811b0fa:	bb1b      	cbnz	r3, 811b144 <_vfiprintf_r+0x1f8>
 811b0fc:	9b03      	ldr	r3, [sp, #12]
 811b0fe:	3307      	adds	r3, #7
 811b100:	f023 0307 	bic.w	r3, r3, #7
 811b104:	3308      	adds	r3, #8
 811b106:	9303      	str	r3, [sp, #12]
 811b108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811b10a:	443b      	add	r3, r7
 811b10c:	9309      	str	r3, [sp, #36]	; 0x24
 811b10e:	e767      	b.n	811afe0 <_vfiprintf_r+0x94>
 811b110:	fb0c 3202 	mla	r2, ip, r2, r3
 811b114:	460c      	mov	r4, r1
 811b116:	2001      	movs	r0, #1
 811b118:	e7a5      	b.n	811b066 <_vfiprintf_r+0x11a>
 811b11a:	2300      	movs	r3, #0
 811b11c:	3401      	adds	r4, #1
 811b11e:	9305      	str	r3, [sp, #20]
 811b120:	4619      	mov	r1, r3
 811b122:	f04f 0c0a 	mov.w	ip, #10
 811b126:	4620      	mov	r0, r4
 811b128:	f810 2b01 	ldrb.w	r2, [r0], #1
 811b12c:	3a30      	subs	r2, #48	; 0x30
 811b12e:	2a09      	cmp	r2, #9
 811b130:	d903      	bls.n	811b13a <_vfiprintf_r+0x1ee>
 811b132:	2b00      	cmp	r3, #0
 811b134:	d0c5      	beq.n	811b0c2 <_vfiprintf_r+0x176>
 811b136:	9105      	str	r1, [sp, #20]
 811b138:	e7c3      	b.n	811b0c2 <_vfiprintf_r+0x176>
 811b13a:	fb0c 2101 	mla	r1, ip, r1, r2
 811b13e:	4604      	mov	r4, r0
 811b140:	2301      	movs	r3, #1
 811b142:	e7f0      	b.n	811b126 <_vfiprintf_r+0x1da>
 811b144:	ab03      	add	r3, sp, #12
 811b146:	9300      	str	r3, [sp, #0]
 811b148:	462a      	mov	r2, r5
 811b14a:	4b16      	ldr	r3, [pc, #88]	; (811b1a4 <_vfiprintf_r+0x258>)
 811b14c:	a904      	add	r1, sp, #16
 811b14e:	4630      	mov	r0, r6
 811b150:	f7fd fbfc 	bl	811894c <_printf_float>
 811b154:	4607      	mov	r7, r0
 811b156:	1c78      	adds	r0, r7, #1
 811b158:	d1d6      	bne.n	811b108 <_vfiprintf_r+0x1bc>
 811b15a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 811b15c:	07d9      	lsls	r1, r3, #31
 811b15e:	d405      	bmi.n	811b16c <_vfiprintf_r+0x220>
 811b160:	89ab      	ldrh	r3, [r5, #12]
 811b162:	059a      	lsls	r2, r3, #22
 811b164:	d402      	bmi.n	811b16c <_vfiprintf_r+0x220>
 811b166:	6da8      	ldr	r0, [r5, #88]	; 0x58
 811b168:	f7fd fad0 	bl	811870c <__retarget_lock_release_recursive>
 811b16c:	89ab      	ldrh	r3, [r5, #12]
 811b16e:	065b      	lsls	r3, r3, #25
 811b170:	f53f af12 	bmi.w	811af98 <_vfiprintf_r+0x4c>
 811b174:	9809      	ldr	r0, [sp, #36]	; 0x24
 811b176:	e711      	b.n	811af9c <_vfiprintf_r+0x50>
 811b178:	ab03      	add	r3, sp, #12
 811b17a:	9300      	str	r3, [sp, #0]
 811b17c:	462a      	mov	r2, r5
 811b17e:	4b09      	ldr	r3, [pc, #36]	; (811b1a4 <_vfiprintf_r+0x258>)
 811b180:	a904      	add	r1, sp, #16
 811b182:	4630      	mov	r0, r6
 811b184:	f7fd fe86 	bl	8118e94 <_printf_i>
 811b188:	e7e4      	b.n	811b154 <_vfiprintf_r+0x208>
 811b18a:	bf00      	nop
 811b18c:	0811d14c 	.word	0x0811d14c
 811b190:	0811d16c 	.word	0x0811d16c
 811b194:	0811d12c 	.word	0x0811d12c
 811b198:	0811d454 	.word	0x0811d454
 811b19c:	0811d45e 	.word	0x0811d45e
 811b1a0:	0811894d 	.word	0x0811894d
 811b1a4:	0811af27 	.word	0x0811af27
 811b1a8:	0811d45a 	.word	0x0811d45a

0811b1ac <_read_r>:
 811b1ac:	b538      	push	{r3, r4, r5, lr}
 811b1ae:	4d07      	ldr	r5, [pc, #28]	; (811b1cc <_read_r+0x20>)
 811b1b0:	4604      	mov	r4, r0
 811b1b2:	4608      	mov	r0, r1
 811b1b4:	4611      	mov	r1, r2
 811b1b6:	2200      	movs	r2, #0
 811b1b8:	602a      	str	r2, [r5, #0]
 811b1ba:	461a      	mov	r2, r3
 811b1bc:	f7fc faa6 	bl	811770c <_read>
 811b1c0:	1c43      	adds	r3, r0, #1
 811b1c2:	d102      	bne.n	811b1ca <_read_r+0x1e>
 811b1c4:	682b      	ldr	r3, [r5, #0]
 811b1c6:	b103      	cbz	r3, 811b1ca <_read_r+0x1e>
 811b1c8:	6023      	str	r3, [r4, #0]
 811b1ca:	bd38      	pop	{r3, r4, r5, pc}
 811b1cc:	10008820 	.word	0x10008820

0811b1d0 <abort>:
 811b1d0:	b508      	push	{r3, lr}
 811b1d2:	2006      	movs	r0, #6
 811b1d4:	f000 f860 	bl	811b298 <raise>
 811b1d8:	2001      	movs	r0, #1
 811b1da:	f000 f897 	bl	811b30c <_exit>
	...

0811b1e0 <_fstat_r>:
 811b1e0:	b538      	push	{r3, r4, r5, lr}
 811b1e2:	4d07      	ldr	r5, [pc, #28]	; (811b200 <_fstat_r+0x20>)
 811b1e4:	2300      	movs	r3, #0
 811b1e6:	4604      	mov	r4, r0
 811b1e8:	4608      	mov	r0, r1
 811b1ea:	4611      	mov	r1, r2
 811b1ec:	602b      	str	r3, [r5, #0]
 811b1ee:	f7fc fab5 	bl	811775c <_fstat>
 811b1f2:	1c43      	adds	r3, r0, #1
 811b1f4:	d102      	bne.n	811b1fc <_fstat_r+0x1c>
 811b1f6:	682b      	ldr	r3, [r5, #0]
 811b1f8:	b103      	cbz	r3, 811b1fc <_fstat_r+0x1c>
 811b1fa:	6023      	str	r3, [r4, #0]
 811b1fc:	bd38      	pop	{r3, r4, r5, pc}
 811b1fe:	bf00      	nop
 811b200:	10008820 	.word	0x10008820

0811b204 <_isatty_r>:
 811b204:	b538      	push	{r3, r4, r5, lr}
 811b206:	4d06      	ldr	r5, [pc, #24]	; (811b220 <_isatty_r+0x1c>)
 811b208:	2300      	movs	r3, #0
 811b20a:	4604      	mov	r4, r0
 811b20c:	4608      	mov	r0, r1
 811b20e:	602b      	str	r3, [r5, #0]
 811b210:	f7fc fa0a 	bl	8117628 <_isatty>
 811b214:	1c43      	adds	r3, r0, #1
 811b216:	d102      	bne.n	811b21e <_isatty_r+0x1a>
 811b218:	682b      	ldr	r3, [r5, #0]
 811b21a:	b103      	cbz	r3, 811b21e <_isatty_r+0x1a>
 811b21c:	6023      	str	r3, [r4, #0]
 811b21e:	bd38      	pop	{r3, r4, r5, pc}
 811b220:	10008820 	.word	0x10008820

0811b224 <__ascii_mbtowc>:
 811b224:	b082      	sub	sp, #8
 811b226:	b901      	cbnz	r1, 811b22a <__ascii_mbtowc+0x6>
 811b228:	a901      	add	r1, sp, #4
 811b22a:	b142      	cbz	r2, 811b23e <__ascii_mbtowc+0x1a>
 811b22c:	b14b      	cbz	r3, 811b242 <__ascii_mbtowc+0x1e>
 811b22e:	7813      	ldrb	r3, [r2, #0]
 811b230:	600b      	str	r3, [r1, #0]
 811b232:	7812      	ldrb	r2, [r2, #0]
 811b234:	1e10      	subs	r0, r2, #0
 811b236:	bf18      	it	ne
 811b238:	2001      	movne	r0, #1
 811b23a:	b002      	add	sp, #8
 811b23c:	4770      	bx	lr
 811b23e:	4610      	mov	r0, r2
 811b240:	e7fb      	b.n	811b23a <__ascii_mbtowc+0x16>
 811b242:	f06f 0001 	mvn.w	r0, #1
 811b246:	e7f8      	b.n	811b23a <__ascii_mbtowc+0x16>

0811b248 <_raise_r>:
 811b248:	291f      	cmp	r1, #31
 811b24a:	b538      	push	{r3, r4, r5, lr}
 811b24c:	4604      	mov	r4, r0
 811b24e:	460d      	mov	r5, r1
 811b250:	d904      	bls.n	811b25c <_raise_r+0x14>
 811b252:	2316      	movs	r3, #22
 811b254:	6003      	str	r3, [r0, #0]
 811b256:	f04f 30ff 	mov.w	r0, #4294967295
 811b25a:	bd38      	pop	{r3, r4, r5, pc}
 811b25c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 811b25e:	b112      	cbz	r2, 811b266 <_raise_r+0x1e>
 811b260:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 811b264:	b94b      	cbnz	r3, 811b27a <_raise_r+0x32>
 811b266:	4620      	mov	r0, r4
 811b268:	f000 f830 	bl	811b2cc <_getpid_r>
 811b26c:	462a      	mov	r2, r5
 811b26e:	4601      	mov	r1, r0
 811b270:	4620      	mov	r0, r4
 811b272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 811b276:	f000 b817 	b.w	811b2a8 <_kill_r>
 811b27a:	2b01      	cmp	r3, #1
 811b27c:	d00a      	beq.n	811b294 <_raise_r+0x4c>
 811b27e:	1c59      	adds	r1, r3, #1
 811b280:	d103      	bne.n	811b28a <_raise_r+0x42>
 811b282:	2316      	movs	r3, #22
 811b284:	6003      	str	r3, [r0, #0]
 811b286:	2001      	movs	r0, #1
 811b288:	e7e7      	b.n	811b25a <_raise_r+0x12>
 811b28a:	2400      	movs	r4, #0
 811b28c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 811b290:	4628      	mov	r0, r5
 811b292:	4798      	blx	r3
 811b294:	2000      	movs	r0, #0
 811b296:	e7e0      	b.n	811b25a <_raise_r+0x12>

0811b298 <raise>:
 811b298:	4b02      	ldr	r3, [pc, #8]	; (811b2a4 <raise+0xc>)
 811b29a:	4601      	mov	r1, r0
 811b29c:	6818      	ldr	r0, [r3, #0]
 811b29e:	f7ff bfd3 	b.w	811b248 <_raise_r>
 811b2a2:	bf00      	nop
 811b2a4:	1000002c 	.word	0x1000002c

0811b2a8 <_kill_r>:
 811b2a8:	b538      	push	{r3, r4, r5, lr}
 811b2aa:	4d07      	ldr	r5, [pc, #28]	; (811b2c8 <_kill_r+0x20>)
 811b2ac:	2300      	movs	r3, #0
 811b2ae:	4604      	mov	r4, r0
 811b2b0:	4608      	mov	r0, r1
 811b2b2:	4611      	mov	r1, r2
 811b2b4:	602b      	str	r3, [r5, #0]
 811b2b6:	f000 f821 	bl	811b2fc <_kill>
 811b2ba:	1c43      	adds	r3, r0, #1
 811b2bc:	d102      	bne.n	811b2c4 <_kill_r+0x1c>
 811b2be:	682b      	ldr	r3, [r5, #0]
 811b2c0:	b103      	cbz	r3, 811b2c4 <_kill_r+0x1c>
 811b2c2:	6023      	str	r3, [r4, #0]
 811b2c4:	bd38      	pop	{r3, r4, r5, pc}
 811b2c6:	bf00      	nop
 811b2c8:	10008820 	.word	0x10008820

0811b2cc <_getpid_r>:
 811b2cc:	f000 b80e 	b.w	811b2ec <_getpid>

0811b2d0 <__ascii_wctomb>:
 811b2d0:	b149      	cbz	r1, 811b2e6 <__ascii_wctomb+0x16>
 811b2d2:	2aff      	cmp	r2, #255	; 0xff
 811b2d4:	bf85      	ittet	hi
 811b2d6:	238a      	movhi	r3, #138	; 0x8a
 811b2d8:	6003      	strhi	r3, [r0, #0]
 811b2da:	700a      	strbls	r2, [r1, #0]
 811b2dc:	f04f 30ff 	movhi.w	r0, #4294967295
 811b2e0:	bf98      	it	ls
 811b2e2:	2001      	movls	r0, #1
 811b2e4:	4770      	bx	lr
 811b2e6:	4608      	mov	r0, r1
 811b2e8:	4770      	bx	lr
	...

0811b2ec <_getpid>:
 811b2ec:	4b02      	ldr	r3, [pc, #8]	; (811b2f8 <_getpid+0xc>)
 811b2ee:	2258      	movs	r2, #88	; 0x58
 811b2f0:	601a      	str	r2, [r3, #0]
 811b2f2:	f04f 30ff 	mov.w	r0, #4294967295
 811b2f6:	4770      	bx	lr
 811b2f8:	10008820 	.word	0x10008820

0811b2fc <_kill>:
 811b2fc:	4b02      	ldr	r3, [pc, #8]	; (811b308 <_kill+0xc>)
 811b2fe:	2258      	movs	r2, #88	; 0x58
 811b300:	601a      	str	r2, [r3, #0]
 811b302:	f04f 30ff 	mov.w	r0, #4294967295
 811b306:	4770      	bx	lr
 811b308:	10008820 	.word	0x10008820

0811b30c <_exit>:
 811b30c:	e7fe      	b.n	811b30c <_exit>
	...

0811b310 <_init>:
 811b310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 811b312:	bf00      	nop
 811b314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 811b316:	bc08      	pop	{r3}
 811b318:	469e      	mov	lr, r3
 811b31a:	4770      	bx	lr

0811b31c <_fini>:
 811b31c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 811b31e:	bf00      	nop
 811b320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 811b322:	bc08      	pop	{r3}
 811b324:	469e      	mov	lr, r3
 811b326:	4770      	bx	lr
