// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new323.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new323::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new323::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new323::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new323::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new323::ap_ST_fsm_state6 = "100";
const bool Conv1DMac_new323::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new323::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Conv1DMac_new323::ap_const_lv32_1 = "1";
const bool Conv1DMac_new323::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new323::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new323::ap_const_lv1_1 = "1";
const sc_lv<23> Conv1DMac_new323::ap_const_lv23_0 = "00000000000000000000000";
const sc_lv<12> Conv1DMac_new323::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new323::ap_const_lv5_0 = "00000";
const sc_lv<7> Conv1DMac_new323::ap_const_lv7_0 = "0000000";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_0 = "00000000";
const sc_lv<6> Conv1DMac_new323::ap_const_lv6_0 = "000000";
const sc_lv<23> Conv1DMac_new323::ap_const_lv23_400000 = "10000000000000000000000";
const sc_lv<23> Conv1DMac_new323::ap_const_lv23_1 = "1";
const sc_lv<12> Conv1DMac_new323::ap_const_lv12_400 = "10000000000";
const sc_lv<10> Conv1DMac_new323::ap_const_lv10_0 = "0000000000";
const sc_lv<4> Conv1DMac_new323::ap_const_lv4_0 = "0000";
const sc_lv<7> Conv1DMac_new323::ap_const_lv7_40 = "1000000";
const sc_lv<5> Conv1DMac_new323::ap_const_lv5_1 = "1";
const sc_lv<7> Conv1DMac_new323::ap_const_lv7_3F = "111111";
const sc_lv<7> Conv1DMac_new323::ap_const_lv7_1 = "1";
const sc_lv<12> Conv1DMac_new323::ap_const_lv12_1 = "1";
const sc_lv<32> Conv1DMac_new323::ap_const_lv32_E = "1110";
const sc_lv<32> Conv1DMac_new323::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new323::ap_const_lv32_6 = "110";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_E9 = "11101001";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_F6 = "11110110";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_FA = "11111010";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_1F = "11111";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_1D = "11101";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_F3 = "11110011";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_F8 = "11111000";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_F4 = "11110100";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_EA = "11101010";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_E = "1110";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_15 = "10101";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_58 = "1011000";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_F9 = "11111001";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_23 = "100011";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_25 = "100101";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_E2 = "11100010";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_C = "1100";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_18 = "11000";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_EC = "11101100";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_19 = "11001";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_E8 = "11101000";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_E7 = "11100111";
const sc_lv<8> Conv1DMac_new323::ap_const_lv8_20 = "100000";
const sc_lv<32> Conv1DMac_new323::ap_const_lv32_2 = "10";

Conv1DMac_new323::Conv1DMac_new323(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights2_m_weights_V_U = new Conv1DMac_new323_Ffa("weights2_m_weights_V_U");
    weights2_m_weights_V_U->clk(ap_clk);
    weights2_m_weights_V_U->reset(ap_rst);
    weights2_m_weights_V_U->address0(weights2_m_weights_V_address0);
    weights2_m_weights_V_U->ce0(weights2_m_weights_V_ce0);
    weights2_m_weights_V_U->q0(weights2_m_weights_V_q0);
    weights2_m_weights_V_1_U = new Conv1DMac_new323_Gfk("weights2_m_weights_V_1_U");
    weights2_m_weights_V_1_U->clk(ap_clk);
    weights2_m_weights_V_1_U->reset(ap_rst);
    weights2_m_weights_V_1_U->address0(weights2_m_weights_V_1_address0);
    weights2_m_weights_V_1_U->ce0(weights2_m_weights_V_1_ce0);
    weights2_m_weights_V_1_U->q0(weights2_m_weights_V_1_q0);
    weights2_m_weights_V_2_U = new Conv1DMac_new323_Hfu("weights2_m_weights_V_2_U");
    weights2_m_weights_V_2_U->clk(ap_clk);
    weights2_m_weights_V_2_U->reset(ap_rst);
    weights2_m_weights_V_2_U->address0(weights2_m_weights_V_2_address0);
    weights2_m_weights_V_2_U->ce0(weights2_m_weights_V_2_ce0);
    weights2_m_weights_V_2_U->q0(weights2_m_weights_V_2_q0);
    weights2_m_weights_V_3_U = new Conv1DMac_new323_IfE("weights2_m_weights_V_3_U");
    weights2_m_weights_V_3_U->clk(ap_clk);
    weights2_m_weights_V_3_U->reset(ap_rst);
    weights2_m_weights_V_3_U->address0(weights2_m_weights_V_3_address0);
    weights2_m_weights_V_3_U->ce0(weights2_m_weights_V_3_ce0);
    weights2_m_weights_V_3_U->q0(weights2_m_weights_V_3_q0);
    computeS1_mux_164DeQ_x_U61 = new computeS1_mux_164DeQ_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_U61");
    computeS1_mux_164DeQ_x_U61->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_U61->din1(ap_var_for_const1);
    computeS1_mux_164DeQ_x_U61->din2(ap_var_for_const2);
    computeS1_mux_164DeQ_x_U61->din3(ap_var_for_const3);
    computeS1_mux_164DeQ_x_U61->din4(ap_var_for_const0);
    computeS1_mux_164DeQ_x_U61->din5(ap_var_for_const4);
    computeS1_mux_164DeQ_x_U61->din6(ap_var_for_const5);
    computeS1_mux_164DeQ_x_U61->din7(ap_var_for_const6);
    computeS1_mux_164DeQ_x_U61->din8(ap_var_for_const7);
    computeS1_mux_164DeQ_x_U61->din9(ap_var_for_const8);
    computeS1_mux_164DeQ_x_U61->din10(ap_var_for_const9);
    computeS1_mux_164DeQ_x_U61->din11(ap_var_for_const10);
    computeS1_mux_164DeQ_x_U61->din12(ap_var_for_const11);
    computeS1_mux_164DeQ_x_U61->din13(ap_var_for_const12);
    computeS1_mux_164DeQ_x_U61->din14(ap_var_for_const13);
    computeS1_mux_164DeQ_x_U61->din15(ap_var_for_const2);
    computeS1_mux_164DeQ_x_U61->din16(nm_t_mid2_reg_1055_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_U61->dout(tmp_56_fu_833_p18);
    computeS1_mux_164DeQ_x_U62 = new computeS1_mux_164DeQ_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_U62");
    computeS1_mux_164DeQ_x_U62->din0(ap_var_for_const14);
    computeS1_mux_164DeQ_x_U62->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_x_U62->din2(ap_var_for_const15);
    computeS1_mux_164DeQ_x_U62->din3(ap_var_for_const16);
    computeS1_mux_164DeQ_x_U62->din4(ap_var_for_const17);
    computeS1_mux_164DeQ_x_U62->din5(ap_var_for_const10);
    computeS1_mux_164DeQ_x_U62->din6(ap_var_for_const18);
    computeS1_mux_164DeQ_x_U62->din7(ap_var_for_const19);
    computeS1_mux_164DeQ_x_U62->din8(ap_var_for_const20);
    computeS1_mux_164DeQ_x_U62->din9(ap_var_for_const21);
    computeS1_mux_164DeQ_x_U62->din10(ap_var_for_const22);
    computeS1_mux_164DeQ_x_U62->din11(ap_var_for_const6);
    computeS1_mux_164DeQ_x_U62->din12(ap_var_for_const23);
    computeS1_mux_164DeQ_x_U62->din13(ap_var_for_const14);
    computeS1_mux_164DeQ_x_U62->din14(ap_var_for_const24);
    computeS1_mux_164DeQ_x_U62->din15(ap_var_for_const15);
    computeS1_mux_164DeQ_x_U62->din16(nm_t_mid2_reg_1055_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_U62->dout(tmp_57_fu_876_p18);
    computeS1_mux_164DeQ_x_U63 = new computeS1_mux_164DeQ_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_U63");
    computeS1_mux_164DeQ_x_U63->din0(ap_var_for_const25);
    computeS1_mux_164DeQ_x_U63->din1(ap_var_for_const26);
    computeS1_mux_164DeQ_x_U63->din2(ap_var_for_const1);
    computeS1_mux_164DeQ_x_U63->din3(ap_var_for_const27);
    computeS1_mux_164DeQ_x_U63->din4(ap_var_for_const28);
    computeS1_mux_164DeQ_x_U63->din5(ap_var_for_const1);
    computeS1_mux_164DeQ_x_U63->din6(ap_var_for_const3);
    computeS1_mux_164DeQ_x_U63->din7(ap_var_for_const13);
    computeS1_mux_164DeQ_x_U63->din8(ap_var_for_const16);
    computeS1_mux_164DeQ_x_U63->din9(ap_var_for_const29);
    computeS1_mux_164DeQ_x_U63->din10(ap_var_for_const30);
    computeS1_mux_164DeQ_x_U63->din11(ap_var_for_const1);
    computeS1_mux_164DeQ_x_U63->din12(ap_var_for_const1);
    computeS1_mux_164DeQ_x_U63->din13(ap_var_for_const31);
    computeS1_mux_164DeQ_x_U63->din14(ap_var_for_const32);
    computeS1_mux_164DeQ_x_U63->din15(ap_var_for_const23);
    computeS1_mux_164DeQ_x_U63->din16(nm_t_mid2_reg_1055_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_U63->dout(tmp_58_fu_919_p18);
    computeS1_mux_164DeQ_x_U64 = new computeS1_mux_164DeQ_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_U64");
    computeS1_mux_164DeQ_x_U64->din0(ap_var_for_const33);
    computeS1_mux_164DeQ_x_U64->din1(ap_var_for_const28);
    computeS1_mux_164DeQ_x_U64->din2(ap_var_for_const20);
    computeS1_mux_164DeQ_x_U64->din3(ap_var_for_const24);
    computeS1_mux_164DeQ_x_U64->din4(ap_var_for_const34);
    computeS1_mux_164DeQ_x_U64->din5(ap_var_for_const35);
    computeS1_mux_164DeQ_x_U64->din6(ap_var_for_const36);
    computeS1_mux_164DeQ_x_U64->din7(ap_var_for_const6);
    computeS1_mux_164DeQ_x_U64->din8(ap_var_for_const3);
    computeS1_mux_164DeQ_x_U64->din9(ap_var_for_const31);
    computeS1_mux_164DeQ_x_U64->din10(ap_var_for_const1);
    computeS1_mux_164DeQ_x_U64->din11(ap_var_for_const12);
    computeS1_mux_164DeQ_x_U64->din12(ap_var_for_const12);
    computeS1_mux_164DeQ_x_U64->din13(ap_var_for_const1);
    computeS1_mux_164DeQ_x_U64->din14(ap_var_for_const30);
    computeS1_mux_164DeQ_x_U64->din15(ap_var_for_const37);
    computeS1_mux_164DeQ_x_U64->din16(nm_t_mid2_reg_1055_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_U64->dout(tmp_59_fu_962_p18);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten4_reg_1046 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_55_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten4_reg_1046 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_55_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten4_reg_1046 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_55_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten4_reg_1046 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_55_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten4_fu_351_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten4_fu_351_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten4_reg_275 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_363_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_286 );
    sensitive << ( exitcond_flatten4_fu_351_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten4_reg_1046 );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten4_reg_1046 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next4_fu_357_p2);
    sensitive << ( indvar_flatten4_reg_275 );

    SC_METHOD(thread_indvar_flatten_next_fu_495_p3);
    sensitive << ( exitcond_flatten_fu_363_p2 );
    sensitive << ( indvar_flatten_op_fu_489_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_489_p2);
    sensitive << ( indvar_flatten_reg_286 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_macRegisters_0_V_fu_765_p2);
    sensitive << ( macRegisters_0_V_2_fu_194 );
    sensitive << ( tmp1_fu_760_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_779_p2);
    sensitive << ( macRegisters_1_V_2_fu_198 );
    sensitive << ( tmp2_fu_774_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_793_p2);
    sensitive << ( macRegisters_2_V_2_fu_202 );
    sensitive << ( tmp3_fu_788_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_807_p2);
    sensitive << ( macRegisters_3_V_2_fu_206 );
    sensitive << ( tmp4_fu_802_p2 );

    SC_METHOD(thread_nm_1_fu_411_p2);
    sensitive << ( nm_mid_fu_369_p3 );

    SC_METHOD(thread_nm_mid2_fu_459_p3);
    sensitive << ( nm_mid_fu_369_p3 );
    sensitive << ( tmp_46_mid_fu_405_p2 );
    sensitive << ( nm_1_fu_411_p2 );

    SC_METHOD(thread_nm_mid_fu_369_p3);
    sensitive << ( nm_reg_297 );
    sensitive << ( exitcond_flatten_fu_363_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_451_p3);
    sensitive << ( tmp_46_mid_fu_405_p2 );
    sensitive << ( tmp_703_fu_431_p1 );
    sensitive << ( nm_t_mid_fu_385_p3 );

    SC_METHOD(thread_nm_t_mid_fu_385_p3);
    sensitive << ( tmp_fu_339_p1 );
    sensitive << ( exitcond_flatten_fu_363_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_393_p2);
    sensitive << ( exitcond_flatten_fu_363_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_55_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_55_reg_1073_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( result_V_3_fu_999_p2 );
    sensitive << ( result_V_2_fu_956_p2 );
    sensitive << ( result_V_1_fu_913_p2 );
    sensitive << ( result_V_fu_870_p2 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_55_reg_1073_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_071_assign_1_fu_510_p1);
    sensitive << ( tmp_V_49_reg_1087 );

    SC_METHOD(thread_p_1_fu_603_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten4_reg_1046_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_708_fu_599_p1 );

    SC_METHOD(thread_p_2_fu_661_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten4_reg_1046_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_711_fu_657_p1 );

    SC_METHOD(thread_p_3_fu_719_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten4_reg_1046_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_714_fu_715_p1 );

    SC_METHOD(thread_p_s_fu_545_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten4_reg_1046_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_705_fu_541_p1 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_result_V_1_fu_913_p2);
    sensitive << ( macRegisters_1_V_fu_779_p2 );
    sensitive << ( tmp_57_fu_876_p18 );

    SC_METHOD(thread_result_V_2_fu_956_p2);
    sensitive << ( macRegisters_2_V_fu_793_p2 );
    sensitive << ( tmp_58_fu_919_p18 );

    SC_METHOD(thread_result_V_3_fu_999_p2);
    sensitive << ( macRegisters_3_V_fu_807_p2 );
    sensitive << ( tmp_59_fu_962_p18 );

    SC_METHOD(thread_result_V_fu_870_p2);
    sensitive << ( macRegisters_0_V_fu_765_p2 );
    sensitive << ( tmp_56_fu_833_p18 );

    SC_METHOD(thread_sf_1_fu_483_p2);
    sensitive << ( sf_mid2_fu_423_p3 );

    SC_METHOD(thread_sf_cast1_fu_467_p1);
    sensitive << ( sf_mid2_fu_423_p3 );

    SC_METHOD(thread_sf_mid2_fu_423_p3);
    sensitive << ( sf_reg_308 );
    sensitive << ( tmp_356_fu_417_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_760_p2);
    sensitive << ( tmp_53_reg_1112 );
    sensitive << ( tmp_147_cast_fu_757_p1 );

    SC_METHOD(thread_tmp2_fu_774_p2);
    sensitive << ( tmp_142_1_reg_1122 );
    sensitive << ( tmp_147_1_cast_fu_771_p1 );

    SC_METHOD(thread_tmp3_fu_788_p2);
    sensitive << ( tmp_142_2_reg_1132 );
    sensitive << ( tmp_147_2_cast_fu_785_p1 );

    SC_METHOD(thread_tmp4_fu_802_p2);
    sensitive << ( tmp_142_3_reg_1142 );
    sensitive << ( tmp_147_3_cast_fu_799_p1 );

    SC_METHOD(thread_tmp_140_1_fu_575_p0);
    sensitive << ( weights2_m_weights_V_1_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_140_1_fu_575_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_fu_510_p1 );

    SC_METHOD(thread_tmp_140_1_fu_575_p2);
    sensitive << ( tmp_140_1_fu_575_p0 );
    sensitive << ( tmp_140_1_fu_575_p1 );

    SC_METHOD(thread_tmp_140_2_fu_633_p0);
    sensitive << ( weights2_m_weights_V_2_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_140_2_fu_633_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_fu_510_p1 );

    SC_METHOD(thread_tmp_140_2_fu_633_p2);
    sensitive << ( tmp_140_2_fu_633_p0 );
    sensitive << ( tmp_140_2_fu_633_p1 );

    SC_METHOD(thread_tmp_140_3_fu_691_p0);
    sensitive << ( weights2_m_weights_V_3_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_140_3_fu_691_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_fu_510_p1 );

    SC_METHOD(thread_tmp_140_3_fu_691_p2);
    sensitive << ( tmp_140_3_fu_691_p0 );
    sensitive << ( tmp_140_3_fu_691_p1 );

    SC_METHOD(thread_tmp_143_1_fu_609_p2);
    sensitive << ( tmp_707_fu_581_p3 );
    sensitive << ( p_1_fu_603_p2 );

    SC_METHOD(thread_tmp_143_2_fu_667_p2);
    sensitive << ( tmp_710_fu_639_p3 );
    sensitive << ( p_2_fu_661_p2 );

    SC_METHOD(thread_tmp_143_3_fu_725_p2);
    sensitive << ( tmp_713_fu_697_p3 );
    sensitive << ( p_3_fu_719_p2 );

    SC_METHOD(thread_tmp_147_1_cast_fu_771_p1);
    sensitive << ( tmp_147_1_reg_1127 );

    SC_METHOD(thread_tmp_147_1_fu_623_p2);
    sensitive << ( tmp_143_1_fu_609_p2 );
    sensitive << ( tmp_709_fu_615_p3 );

    SC_METHOD(thread_tmp_147_2_cast_fu_785_p1);
    sensitive << ( tmp_147_2_reg_1137 );

    SC_METHOD(thread_tmp_147_2_fu_681_p2);
    sensitive << ( tmp_143_2_fu_667_p2 );
    sensitive << ( tmp_712_fu_673_p3 );

    SC_METHOD(thread_tmp_147_3_cast_fu_799_p1);
    sensitive << ( tmp_147_3_reg_1147 );

    SC_METHOD(thread_tmp_147_3_fu_739_p2);
    sensitive << ( tmp_143_3_fu_725_p2 );
    sensitive << ( tmp_715_fu_731_p3 );

    SC_METHOD(thread_tmp_147_cast_fu_757_p1);
    sensitive << ( tmp_54_reg_1117 );

    SC_METHOD(thread_tmp_355_fu_399_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( sf_reg_308 );
    sensitive << ( exitcond_flatten4_fu_351_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_356_fu_417_p2);
    sensitive << ( exitcond_flatten_fu_363_p2 );
    sensitive << ( tmp_46_mid_fu_405_p2 );

    SC_METHOD(thread_tmp_45_fu_343_p3);
    sensitive << ( tmp_fu_339_p1 );

    SC_METHOD(thread_tmp_45_mid1_fu_435_p3);
    sensitive << ( tmp_703_fu_431_p1 );

    SC_METHOD(thread_tmp_45_mid2_fu_443_p3);
    sensitive << ( tmp_46_mid_fu_405_p2 );
    sensitive << ( tmp_45_mid1_fu_435_p3 );
    sensitive << ( tmp_45_mid_fu_377_p3 );

    SC_METHOD(thread_tmp_45_mid_fu_377_p3);
    sensitive << ( exitcond_flatten_fu_363_p2 );
    sensitive << ( tmp_45_fu_343_p3 );

    SC_METHOD(thread_tmp_46_mid_fu_405_p2);
    sensitive << ( tmp_355_fu_399_p2 );
    sensitive << ( not_exitcond_flatten_fu_393_p2 );

    SC_METHOD(thread_tmp_48_fu_471_p2);
    sensitive << ( sf_cast1_fu_467_p1 );
    sensitive << ( tmp_45_mid2_fu_443_p3 );

    SC_METHOD(thread_tmp_49_fu_503_p1);
    sensitive << ( tmp_48_reg_1068 );

    SC_METHOD(thread_tmp_51_fu_517_p0);
    sensitive << ( weights2_m_weights_V_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_51_fu_517_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_fu_510_p1 );

    SC_METHOD(thread_tmp_51_fu_517_p2);
    sensitive << ( tmp_51_fu_517_p0 );
    sensitive << ( tmp_51_fu_517_p1 );

    SC_METHOD(thread_tmp_54_fu_565_p2);
    sensitive << ( tmp_s_fu_551_p2 );
    sensitive << ( tmp_706_fu_557_p3 );

    SC_METHOD(thread_tmp_55_fu_477_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( exitcond_flatten4_fu_351_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_423_p3 );

    SC_METHOD(thread_tmp_703_fu_431_p1);
    sensitive << ( nm_1_fu_411_p2 );

    SC_METHOD(thread_tmp_704_fu_523_p3);
    sensitive << ( tmp_51_fu_517_p2 );

    SC_METHOD(thread_tmp_705_fu_541_p1);
    sensitive << ( tmp_51_fu_517_p2 );

    SC_METHOD(thread_tmp_706_fu_557_p3);
    sensitive << ( tmp_51_fu_517_p2 );

    SC_METHOD(thread_tmp_707_fu_581_p3);
    sensitive << ( tmp_140_1_fu_575_p2 );

    SC_METHOD(thread_tmp_708_fu_599_p1);
    sensitive << ( tmp_140_1_fu_575_p2 );

    SC_METHOD(thread_tmp_709_fu_615_p3);
    sensitive << ( tmp_140_1_fu_575_p2 );

    SC_METHOD(thread_tmp_710_fu_639_p3);
    sensitive << ( tmp_140_2_fu_633_p2 );

    SC_METHOD(thread_tmp_711_fu_657_p1);
    sensitive << ( tmp_140_2_fu_633_p2 );

    SC_METHOD(thread_tmp_712_fu_673_p3);
    sensitive << ( tmp_140_2_fu_633_p2 );

    SC_METHOD(thread_tmp_713_fu_697_p3);
    sensitive << ( tmp_140_3_fu_691_p2 );

    SC_METHOD(thread_tmp_714_fu_715_p1);
    sensitive << ( tmp_140_3_fu_691_p2 );

    SC_METHOD(thread_tmp_715_fu_731_p3);
    sensitive << ( tmp_140_3_fu_691_p2 );

    SC_METHOD(thread_tmp_fu_339_p1);
    sensitive << ( nm_reg_297 );

    SC_METHOD(thread_tmp_s_fu_551_p2);
    sensitive << ( tmp_704_fu_523_p3 );
    sensitive << ( p_s_fu_545_p2 );

    SC_METHOD(thread_weights2_m_weights_V_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_49_fu_503_p1 );

    SC_METHOD(thread_weights2_m_weights_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights2_m_weights_V_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_49_fu_503_p1 );

    SC_METHOD(thread_weights2_m_weights_V_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights2_m_weights_V_3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_49_fu_503_p1 );

    SC_METHOD(thread_weights2_m_weights_V_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights2_m_weights_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_49_fu_503_p1 );

    SC_METHOD(thread_weights2_m_weights_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( exitcond_flatten4_fu_351_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new323_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights2_m_weights_V_address0, "weights2_m_weights_V_address0");
    sc_trace(mVcdFile, weights2_m_weights_V_ce0, "weights2_m_weights_V_ce0");
    sc_trace(mVcdFile, weights2_m_weights_V_q0, "weights2_m_weights_V_q0");
    sc_trace(mVcdFile, weights2_m_weights_V_1_address0, "weights2_m_weights_V_1_address0");
    sc_trace(mVcdFile, weights2_m_weights_V_1_ce0, "weights2_m_weights_V_1_ce0");
    sc_trace(mVcdFile, weights2_m_weights_V_1_q0, "weights2_m_weights_V_1_q0");
    sc_trace(mVcdFile, weights2_m_weights_V_2_address0, "weights2_m_weights_V_2_address0");
    sc_trace(mVcdFile, weights2_m_weights_V_2_ce0, "weights2_m_weights_V_2_ce0");
    sc_trace(mVcdFile, weights2_m_weights_V_2_q0, "weights2_m_weights_V_2_q0");
    sc_trace(mVcdFile, weights2_m_weights_V_3_address0, "weights2_m_weights_V_3_address0");
    sc_trace(mVcdFile, weights2_m_weights_V_3_ce0, "weights2_m_weights_V_3_ce0");
    sc_trace(mVcdFile, weights2_m_weights_V_3_q0, "weights2_m_weights_V_3_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten4_reg_1046, "exitcond_flatten4_reg_1046");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_55_reg_1073, "tmp_55_reg_1073");
    sc_trace(mVcdFile, tmp_55_reg_1073_pp0_iter2_reg, "tmp_55_reg_1073_pp0_iter2_reg");
    sc_trace(mVcdFile, indvar_flatten4_reg_275, "indvar_flatten4_reg_275");
    sc_trace(mVcdFile, indvar_flatten_reg_286, "indvar_flatten_reg_286");
    sc_trace(mVcdFile, nm_reg_297, "nm_reg_297");
    sc_trace(mVcdFile, sf_reg_308, "sf_reg_308");
    sc_trace(mVcdFile, exitcond_flatten4_fu_351_p2, "exitcond_flatten4_fu_351_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten4_reg_1046_pp0_iter1_reg, "exitcond_flatten4_reg_1046_pp0_iter1_reg");
    sc_trace(mVcdFile, indvar_flatten_next4_fu_357_p2, "indvar_flatten_next4_fu_357_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_451_p3, "nm_t_mid2_fu_451_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1055, "nm_t_mid2_reg_1055");
    sc_trace(mVcdFile, nm_t_mid2_reg_1055_pp0_iter1_reg, "nm_t_mid2_reg_1055_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1055_pp0_iter2_reg, "nm_t_mid2_reg_1055_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_459_p3, "nm_mid2_fu_459_p3");
    sc_trace(mVcdFile, tmp_48_fu_471_p2, "tmp_48_fu_471_p2");
    sc_trace(mVcdFile, tmp_48_reg_1068, "tmp_48_reg_1068");
    sc_trace(mVcdFile, tmp_55_fu_477_p2, "tmp_55_fu_477_p2");
    sc_trace(mVcdFile, tmp_55_reg_1073_pp0_iter1_reg, "tmp_55_reg_1073_pp0_iter1_reg");
    sc_trace(mVcdFile, sf_1_fu_483_p2, "sf_1_fu_483_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_495_p3, "indvar_flatten_next_fu_495_p3");
    sc_trace(mVcdFile, tmp_V_49_reg_1087, "tmp_V_49_reg_1087");
    sc_trace(mVcdFile, tmp_53_reg_1112, "tmp_53_reg_1112");
    sc_trace(mVcdFile, tmp_54_fu_565_p2, "tmp_54_fu_565_p2");
    sc_trace(mVcdFile, tmp_54_reg_1117, "tmp_54_reg_1117");
    sc_trace(mVcdFile, tmp_142_1_reg_1122, "tmp_142_1_reg_1122");
    sc_trace(mVcdFile, tmp_147_1_fu_623_p2, "tmp_147_1_fu_623_p2");
    sc_trace(mVcdFile, tmp_147_1_reg_1127, "tmp_147_1_reg_1127");
    sc_trace(mVcdFile, tmp_142_2_reg_1132, "tmp_142_2_reg_1132");
    sc_trace(mVcdFile, tmp_147_2_fu_681_p2, "tmp_147_2_fu_681_p2");
    sc_trace(mVcdFile, tmp_147_2_reg_1137, "tmp_147_2_reg_1137");
    sc_trace(mVcdFile, tmp_142_3_reg_1142, "tmp_142_3_reg_1142");
    sc_trace(mVcdFile, tmp_147_3_fu_739_p2, "tmp_147_3_fu_739_p2");
    sc_trace(mVcdFile, tmp_147_3_reg_1147, "tmp_147_3_reg_1147");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_49_fu_503_p1, "tmp_49_fu_503_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_2_fu_194, "macRegisters_0_V_2_fu_194");
    sc_trace(mVcdFile, macRegisters_0_V_fu_765_p2, "macRegisters_0_V_fu_765_p2");
    sc_trace(mVcdFile, macRegisters_1_V_2_fu_198, "macRegisters_1_V_2_fu_198");
    sc_trace(mVcdFile, macRegisters_1_V_fu_779_p2, "macRegisters_1_V_fu_779_p2");
    sc_trace(mVcdFile, macRegisters_2_V_2_fu_202, "macRegisters_2_V_2_fu_202");
    sc_trace(mVcdFile, macRegisters_2_V_fu_793_p2, "macRegisters_2_V_fu_793_p2");
    sc_trace(mVcdFile, macRegisters_3_V_2_fu_206, "macRegisters_3_V_2_fu_206");
    sc_trace(mVcdFile, macRegisters_3_V_fu_807_p2, "macRegisters_3_V_fu_807_p2");
    sc_trace(mVcdFile, tmp_fu_339_p1, "tmp_fu_339_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_363_p2, "exitcond_flatten_fu_363_p2");
    sc_trace(mVcdFile, tmp_45_fu_343_p3, "tmp_45_fu_343_p3");
    sc_trace(mVcdFile, tmp_355_fu_399_p2, "tmp_355_fu_399_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_393_p2, "not_exitcond_flatten_fu_393_p2");
    sc_trace(mVcdFile, nm_mid_fu_369_p3, "nm_mid_fu_369_p3");
    sc_trace(mVcdFile, tmp_46_mid_fu_405_p2, "tmp_46_mid_fu_405_p2");
    sc_trace(mVcdFile, tmp_356_fu_417_p2, "tmp_356_fu_417_p2");
    sc_trace(mVcdFile, nm_1_fu_411_p2, "nm_1_fu_411_p2");
    sc_trace(mVcdFile, tmp_703_fu_431_p1, "tmp_703_fu_431_p1");
    sc_trace(mVcdFile, tmp_45_mid1_fu_435_p3, "tmp_45_mid1_fu_435_p3");
    sc_trace(mVcdFile, tmp_45_mid_fu_377_p3, "tmp_45_mid_fu_377_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_385_p3, "nm_t_mid_fu_385_p3");
    sc_trace(mVcdFile, sf_mid2_fu_423_p3, "sf_mid2_fu_423_p3");
    sc_trace(mVcdFile, sf_cast1_fu_467_p1, "sf_cast1_fu_467_p1");
    sc_trace(mVcdFile, tmp_45_mid2_fu_443_p3, "tmp_45_mid2_fu_443_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_489_p2, "indvar_flatten_op_fu_489_p2");
    sc_trace(mVcdFile, tmp_51_fu_517_p0, "tmp_51_fu_517_p0");
    sc_trace(mVcdFile, tmp_51_fu_517_p1, "tmp_51_fu_517_p1");
    sc_trace(mVcdFile, p_071_assign_1_fu_510_p1, "p_071_assign_1_fu_510_p1");
    sc_trace(mVcdFile, tmp_51_fu_517_p2, "tmp_51_fu_517_p2");
    sc_trace(mVcdFile, tmp_705_fu_541_p1, "tmp_705_fu_541_p1");
    sc_trace(mVcdFile, tmp_704_fu_523_p3, "tmp_704_fu_523_p3");
    sc_trace(mVcdFile, p_s_fu_545_p2, "p_s_fu_545_p2");
    sc_trace(mVcdFile, tmp_s_fu_551_p2, "tmp_s_fu_551_p2");
    sc_trace(mVcdFile, tmp_706_fu_557_p3, "tmp_706_fu_557_p3");
    sc_trace(mVcdFile, tmp_140_1_fu_575_p0, "tmp_140_1_fu_575_p0");
    sc_trace(mVcdFile, tmp_140_1_fu_575_p1, "tmp_140_1_fu_575_p1");
    sc_trace(mVcdFile, tmp_140_1_fu_575_p2, "tmp_140_1_fu_575_p2");
    sc_trace(mVcdFile, tmp_708_fu_599_p1, "tmp_708_fu_599_p1");
    sc_trace(mVcdFile, tmp_707_fu_581_p3, "tmp_707_fu_581_p3");
    sc_trace(mVcdFile, p_1_fu_603_p2, "p_1_fu_603_p2");
    sc_trace(mVcdFile, tmp_143_1_fu_609_p2, "tmp_143_1_fu_609_p2");
    sc_trace(mVcdFile, tmp_709_fu_615_p3, "tmp_709_fu_615_p3");
    sc_trace(mVcdFile, tmp_140_2_fu_633_p0, "tmp_140_2_fu_633_p0");
    sc_trace(mVcdFile, tmp_140_2_fu_633_p1, "tmp_140_2_fu_633_p1");
    sc_trace(mVcdFile, tmp_140_2_fu_633_p2, "tmp_140_2_fu_633_p2");
    sc_trace(mVcdFile, tmp_711_fu_657_p1, "tmp_711_fu_657_p1");
    sc_trace(mVcdFile, tmp_710_fu_639_p3, "tmp_710_fu_639_p3");
    sc_trace(mVcdFile, p_2_fu_661_p2, "p_2_fu_661_p2");
    sc_trace(mVcdFile, tmp_143_2_fu_667_p2, "tmp_143_2_fu_667_p2");
    sc_trace(mVcdFile, tmp_712_fu_673_p3, "tmp_712_fu_673_p3");
    sc_trace(mVcdFile, tmp_140_3_fu_691_p0, "tmp_140_3_fu_691_p0");
    sc_trace(mVcdFile, tmp_140_3_fu_691_p1, "tmp_140_3_fu_691_p1");
    sc_trace(mVcdFile, tmp_140_3_fu_691_p2, "tmp_140_3_fu_691_p2");
    sc_trace(mVcdFile, tmp_714_fu_715_p1, "tmp_714_fu_715_p1");
    sc_trace(mVcdFile, tmp_713_fu_697_p3, "tmp_713_fu_697_p3");
    sc_trace(mVcdFile, p_3_fu_719_p2, "p_3_fu_719_p2");
    sc_trace(mVcdFile, tmp_143_3_fu_725_p2, "tmp_143_3_fu_725_p2");
    sc_trace(mVcdFile, tmp_715_fu_731_p3, "tmp_715_fu_731_p3");
    sc_trace(mVcdFile, tmp_147_cast_fu_757_p1, "tmp_147_cast_fu_757_p1");
    sc_trace(mVcdFile, tmp1_fu_760_p2, "tmp1_fu_760_p2");
    sc_trace(mVcdFile, tmp_147_1_cast_fu_771_p1, "tmp_147_1_cast_fu_771_p1");
    sc_trace(mVcdFile, tmp2_fu_774_p2, "tmp2_fu_774_p2");
    sc_trace(mVcdFile, tmp_147_2_cast_fu_785_p1, "tmp_147_2_cast_fu_785_p1");
    sc_trace(mVcdFile, tmp3_fu_788_p2, "tmp3_fu_788_p2");
    sc_trace(mVcdFile, tmp_147_3_cast_fu_799_p1, "tmp_147_3_cast_fu_799_p1");
    sc_trace(mVcdFile, tmp4_fu_802_p2, "tmp4_fu_802_p2");
    sc_trace(mVcdFile, tmp_56_fu_833_p18, "tmp_56_fu_833_p18");
    sc_trace(mVcdFile, tmp_57_fu_876_p18, "tmp_57_fu_876_p18");
    sc_trace(mVcdFile, tmp_58_fu_919_p18, "tmp_58_fu_919_p18");
    sc_trace(mVcdFile, tmp_59_fu_962_p18, "tmp_59_fu_962_p18");
    sc_trace(mVcdFile, result_V_3_fu_999_p2, "result_V_3_fu_999_p2");
    sc_trace(mVcdFile, result_V_2_fu_956_p2, "result_V_2_fu_956_p2");
    sc_trace(mVcdFile, result_V_1_fu_913_p2, "result_V_1_fu_913_p2");
    sc_trace(mVcdFile, result_V_fu_870_p2, "result_V_fu_870_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new323::~Conv1DMac_new323() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights2_m_weights_V_U;
    delete weights2_m_weights_V_1_U;
    delete weights2_m_weights_V_2_U;
    delete weights2_m_weights_V_3_U;
    delete computeS1_mux_164DeQ_x_U61;
    delete computeS1_mux_164DeQ_x_U62;
    delete computeS1_mux_164DeQ_x_U63;
    delete computeS1_mux_164DeQ_x_U64;
}

void Conv1DMac_new323::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_0;
}

void Conv1DMac_new323::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_4;
}

void Conv1DMac_new323::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_E9;
}

void Conv1DMac_new323::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_F6;
}

void Conv1DMac_new323::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_FA;
}

void Conv1DMac_new323::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_1F;
}

void Conv1DMac_new323::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_6;
}

void Conv1DMac_new323::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_FE;
}

void Conv1DMac_new323::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_1D;
}

void Conv1DMac_new323::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_F3;
}

void Conv1DMac_new323::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_D;
}

void Conv1DMac_new323::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_B;
}

void Conv1DMac_new323::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_7;
}

void Conv1DMac_new323::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_F8;
}

void Conv1DMac_new323::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_FD;
}

void Conv1DMac_new323::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_F4;
}

void Conv1DMac_new323::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_EA;
}

void Conv1DMac_new323::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_E;
}

void Conv1DMac_new323::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_15;
}

void Conv1DMac_new323::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_58;
}

void Conv1DMac_new323::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_F9;
}

void Conv1DMac_new323::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_FB;
}

void Conv1DMac_new323::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_23;
}

void Conv1DMac_new323::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_5;
}

void Conv1DMac_new323::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv8_25;
}

void Conv1DMac_new323::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv8_E2;
}

void Conv1DMac_new323::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv8_1;
}

void Conv1DMac_new323::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv8_8;
}

void Conv1DMac_new323::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv8_C;
}

void Conv1DMac_new323::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv8_18;
}

void Conv1DMac_new323::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv8_3;
}

void Conv1DMac_new323::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv8_11;
}

void Conv1DMac_new323::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv8_EC;
}

void Conv1DMac_new323::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv8_19;
}

void Conv1DMac_new323::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv8_E8;
}

void Conv1DMac_new323::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv8_FF;
}

void Conv1DMac_new323::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv8_E7;
}

void Conv1DMac_new323::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv8_20;
}

void Conv1DMac_new323::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_351_p2.read()))) {
        indvar_flatten4_reg_275 = indvar_flatten_next4_fu_357_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvar_flatten4_reg_275 = ap_const_lv23_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_351_p2.read()))) {
        indvar_flatten_reg_286 = indvar_flatten_next_fu_495_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvar_flatten_reg_286 = ap_const_lv12_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_55_reg_1073_pp0_iter2_reg.read()))) {
        macRegisters_0_V_2_fu_194 = macRegisters_0_V_fu_765_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_0_V_2_fu_194 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_55_reg_1073_pp0_iter2_reg.read()))) {
        macRegisters_1_V_2_fu_198 = macRegisters_1_V_fu_779_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_1_V_2_fu_198 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_55_reg_1073_pp0_iter2_reg.read()))) {
        macRegisters_2_V_2_fu_202 = macRegisters_2_V_fu_793_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_2_V_2_fu_202 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_55_reg_1073_pp0_iter2_reg.read()))) {
        macRegisters_3_V_2_fu_206 = macRegisters_3_V_fu_807_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_3_V_2_fu_206 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_351_p2.read()))) {
        nm_reg_297 = nm_mid2_fu_459_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        nm_reg_297 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_351_p2.read()))) {
        sf_reg_308 = sf_1_fu_483_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        sf_reg_308 = ap_const_lv7_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten4_reg_1046 = exitcond_flatten4_fu_351_p2.read();
        exitcond_flatten4_reg_1046_pp0_iter1_reg = exitcond_flatten4_reg_1046.read();
        nm_t_mid2_reg_1055_pp0_iter1_reg = nm_t_mid2_reg_1055.read();
        tmp_55_reg_1073_pp0_iter1_reg = tmp_55_reg_1073.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_351_p2.read()))) {
        nm_t_mid2_reg_1055 = nm_t_mid2_fu_451_p3.read();
        tmp_48_reg_1068 = tmp_48_fu_471_p2.read();
        tmp_55_reg_1073 = tmp_55_fu_477_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1055_pp0_iter2_reg = nm_t_mid2_reg_1055_pp0_iter1_reg.read();
        tmp_55_reg_1073_pp0_iter2_reg = tmp_55_reg_1073_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_reg_1046_pp0_iter1_reg.read()))) {
        tmp_142_1_reg_1122 = tmp_140_1_fu_575_p2.read().range(14, 7);
        tmp_142_2_reg_1132 = tmp_140_2_fu_633_p2.read().range(14, 7);
        tmp_142_3_reg_1142 = tmp_140_3_fu_691_p2.read().range(14, 7);
        tmp_147_1_reg_1127 = tmp_147_1_fu_623_p2.read();
        tmp_147_2_reg_1137 = tmp_147_2_fu_681_p2.read();
        tmp_147_3_reg_1147 = tmp_147_3_fu_739_p2.read();
        tmp_53_reg_1112 = tmp_51_fu_517_p2.read().range(14, 7);
        tmp_54_reg_1117 = tmp_54_fu_565_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(exitcond_flatten4_reg_1046.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_V_49_reg_1087 = in_V_V_dout.read();
    }
}

void Conv1DMac_new323::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new323::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new323::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new323::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new323::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten4_reg_1046.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new323::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten4_reg_1046.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new323::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten4_reg_1046.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new323::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new323::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new323::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(exitcond_flatten4_reg_1046.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new323::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new323::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = (esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new323::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten4_fu_351_p2.read())) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new323::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new323::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new323::thread_exitcond_flatten4_fu_351_p2() {
    exitcond_flatten4_fu_351_p2 = (!indvar_flatten4_reg_275.read().is_01() || !ap_const_lv23_400000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten4_reg_275.read() == ap_const_lv23_400000);
}

void Conv1DMac_new323::thread_exitcond_flatten_fu_363_p2() {
    exitcond_flatten_fu_363_p2 = (!indvar_flatten_reg_286.read().is_01() || !ap_const_lv12_400.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_286.read() == ap_const_lv12_400);
}

void Conv1DMac_new323::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten4_reg_1046.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new323::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten4_reg_1046.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_indvar_flatten_next4_fu_357_p2() {
    indvar_flatten_next4_fu_357_p2 = (!ap_const_lv23_1.is_01() || !indvar_flatten4_reg_275.read().is_01())? sc_lv<23>(): (sc_biguint<23>(ap_const_lv23_1) + sc_biguint<23>(indvar_flatten4_reg_275.read()));
}

void Conv1DMac_new323::thread_indvar_flatten_next_fu_495_p3() {
    indvar_flatten_next_fu_495_p3 = (!exitcond_flatten_fu_363_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_363_p2.read()[0].to_bool())? ap_const_lv12_1: indvar_flatten_op_fu_489_p2.read());
}

void Conv1DMac_new323::thread_indvar_flatten_op_fu_489_p2() {
    indvar_flatten_op_fu_489_p2 = (!indvar_flatten_reg_286.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(indvar_flatten_reg_286.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void Conv1DMac_new323::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_macRegisters_0_V_fu_765_p2() {
    macRegisters_0_V_fu_765_p2 = (!macRegisters_0_V_2_fu_194.read().is_01() || !tmp1_fu_760_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_2_fu_194.read()) + sc_biguint<8>(tmp1_fu_760_p2.read()));
}

void Conv1DMac_new323::thread_macRegisters_1_V_fu_779_p2() {
    macRegisters_1_V_fu_779_p2 = (!macRegisters_1_V_2_fu_198.read().is_01() || !tmp2_fu_774_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_2_fu_198.read()) + sc_biguint<8>(tmp2_fu_774_p2.read()));
}

void Conv1DMac_new323::thread_macRegisters_2_V_fu_793_p2() {
    macRegisters_2_V_fu_793_p2 = (!macRegisters_2_V_2_fu_202.read().is_01() || !tmp3_fu_788_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_2_fu_202.read()) + sc_biguint<8>(tmp3_fu_788_p2.read()));
}

void Conv1DMac_new323::thread_macRegisters_3_V_fu_807_p2() {
    macRegisters_3_V_fu_807_p2 = (!macRegisters_3_V_2_fu_206.read().is_01() || !tmp4_fu_802_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_2_fu_206.read()) + sc_biguint<8>(tmp4_fu_802_p2.read()));
}

void Conv1DMac_new323::thread_nm_1_fu_411_p2() {
    nm_1_fu_411_p2 = (!ap_const_lv5_1.is_01() || !nm_mid_fu_369_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(nm_mid_fu_369_p3.read()));
}

void Conv1DMac_new323::thread_nm_mid2_fu_459_p3() {
    nm_mid2_fu_459_p3 = (!tmp_46_mid_fu_405_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_46_mid_fu_405_p2.read()[0].to_bool())? nm_1_fu_411_p2.read(): nm_mid_fu_369_p3.read());
}

void Conv1DMac_new323::thread_nm_mid_fu_369_p3() {
    nm_mid_fu_369_p3 = (!exitcond_flatten_fu_363_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_363_p2.read()[0].to_bool())? ap_const_lv5_0: nm_reg_297.read());
}

void Conv1DMac_new323::thread_nm_t_mid2_fu_451_p3() {
    nm_t_mid2_fu_451_p3 = (!tmp_46_mid_fu_405_p2.read()[0].is_01())? sc_lv<4>(): ((tmp_46_mid_fu_405_p2.read()[0].to_bool())? tmp_703_fu_431_p1.read(): nm_t_mid_fu_385_p3.read());
}

void Conv1DMac_new323::thread_nm_t_mid_fu_385_p3() {
    nm_t_mid_fu_385_p3 = (!exitcond_flatten_fu_363_p2.read()[0].is_01())? sc_lv<4>(): ((exitcond_flatten_fu_363_p2.read()[0].to_bool())? ap_const_lv4_0: tmp_fu_339_p1.read());
}

void Conv1DMac_new323::thread_not_exitcond_flatten_fu_393_p2() {
    not_exitcond_flatten_fu_393_p2 = (exitcond_flatten_fu_363_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new323::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new323::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(result_V_3_fu_999_p2.read(), result_V_2_fu_956_p2.read()), result_V_1_fu_913_p2.read()), result_V_fu_870_p2.read());
}

void Conv1DMac_new323::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(tmp_55_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_p_071_assign_1_fu_510_p1() {
    p_071_assign_1_fu_510_p1 = esl_sext<16,8>(tmp_V_49_reg_1087.read());
}

void Conv1DMac_new323::thread_p_1_fu_603_p2() {
    p_1_fu_603_p2 = (!tmp_708_fu_599_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_708_fu_599_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new323::thread_p_2_fu_661_p2() {
    p_2_fu_661_p2 = (!tmp_711_fu_657_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_711_fu_657_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new323::thread_p_3_fu_719_p2() {
    p_3_fu_719_p2 = (!tmp_714_fu_715_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_714_fu_715_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new323::thread_p_s_fu_545_p2() {
    p_s_fu_545_p2 = (!tmp_705_fu_541_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_705_fu_541_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new323::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new323::thread_result_V_1_fu_913_p2() {
    result_V_1_fu_913_p2 = (!macRegisters_1_V_fu_779_p2.read().is_01() || !tmp_57_fu_876_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_779_p2.read()) + sc_biguint<8>(tmp_57_fu_876_p18.read()));
}

void Conv1DMac_new323::thread_result_V_2_fu_956_p2() {
    result_V_2_fu_956_p2 = (!macRegisters_2_V_fu_793_p2.read().is_01() || !tmp_58_fu_919_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_793_p2.read()) + sc_biguint<8>(tmp_58_fu_919_p18.read()));
}

void Conv1DMac_new323::thread_result_V_3_fu_999_p2() {
    result_V_3_fu_999_p2 = (!macRegisters_3_V_fu_807_p2.read().is_01() || !tmp_59_fu_962_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_807_p2.read()) + sc_biguint<8>(tmp_59_fu_962_p18.read()));
}

void Conv1DMac_new323::thread_result_V_fu_870_p2() {
    result_V_fu_870_p2 = (!macRegisters_0_V_fu_765_p2.read().is_01() || !tmp_56_fu_833_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_765_p2.read()) + sc_biguint<8>(tmp_56_fu_833_p18.read()));
}

void Conv1DMac_new323::thread_sf_1_fu_483_p2() {
    sf_1_fu_483_p2 = (!sf_mid2_fu_423_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(sf_mid2_fu_423_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void Conv1DMac_new323::thread_sf_cast1_fu_467_p1() {
    sf_cast1_fu_467_p1 = esl_zext<10,7>(sf_mid2_fu_423_p3.read());
}

void Conv1DMac_new323::thread_sf_mid2_fu_423_p3() {
    sf_mid2_fu_423_p3 = (!tmp_356_fu_417_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_356_fu_417_p2.read()[0].to_bool())? ap_const_lv7_0: sf_reg_308.read());
}

void Conv1DMac_new323::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new323::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_tmp1_fu_760_p2() {
    tmp1_fu_760_p2 = (!tmp_147_cast_fu_757_p1.read().is_01() || !tmp_53_reg_1112.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_147_cast_fu_757_p1.read()) + sc_biguint<8>(tmp_53_reg_1112.read()));
}

void Conv1DMac_new323::thread_tmp2_fu_774_p2() {
    tmp2_fu_774_p2 = (!tmp_147_1_cast_fu_771_p1.read().is_01() || !tmp_142_1_reg_1122.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_147_1_cast_fu_771_p1.read()) + sc_biguint<8>(tmp_142_1_reg_1122.read()));
}

void Conv1DMac_new323::thread_tmp3_fu_788_p2() {
    tmp3_fu_788_p2 = (!tmp_147_2_cast_fu_785_p1.read().is_01() || !tmp_142_2_reg_1132.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_147_2_cast_fu_785_p1.read()) + sc_biguint<8>(tmp_142_2_reg_1132.read()));
}

void Conv1DMac_new323::thread_tmp4_fu_802_p2() {
    tmp4_fu_802_p2 = (!tmp_147_3_cast_fu_799_p1.read().is_01() || !tmp_142_3_reg_1142.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_147_3_cast_fu_799_p1.read()) + sc_biguint<8>(tmp_142_3_reg_1142.read()));
}

void Conv1DMac_new323::thread_tmp_140_1_fu_575_p0() {
    tmp_140_1_fu_575_p0 = weights2_m_weights_V_1_q0.read();
}

void Conv1DMac_new323::thread_tmp_140_1_fu_575_p1() {
    tmp_140_1_fu_575_p1 =  (sc_lv<8>) (p_071_assign_1_fu_510_p1.read());
}

void Conv1DMac_new323::thread_tmp_140_1_fu_575_p2() {
    tmp_140_1_fu_575_p2 = (!tmp_140_1_fu_575_p0.read().is_01() || !tmp_140_1_fu_575_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_140_1_fu_575_p0.read()) * sc_bigint<8>(tmp_140_1_fu_575_p1.read());
}

void Conv1DMac_new323::thread_tmp_140_2_fu_633_p0() {
    tmp_140_2_fu_633_p0 = weights2_m_weights_V_2_q0.read();
}

void Conv1DMac_new323::thread_tmp_140_2_fu_633_p1() {
    tmp_140_2_fu_633_p1 =  (sc_lv<8>) (p_071_assign_1_fu_510_p1.read());
}

void Conv1DMac_new323::thread_tmp_140_2_fu_633_p2() {
    tmp_140_2_fu_633_p2 = (!tmp_140_2_fu_633_p0.read().is_01() || !tmp_140_2_fu_633_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_140_2_fu_633_p0.read()) * sc_bigint<8>(tmp_140_2_fu_633_p1.read());
}

void Conv1DMac_new323::thread_tmp_140_3_fu_691_p0() {
    tmp_140_3_fu_691_p0 = weights2_m_weights_V_3_q0.read();
}

void Conv1DMac_new323::thread_tmp_140_3_fu_691_p1() {
    tmp_140_3_fu_691_p1 =  (sc_lv<8>) (p_071_assign_1_fu_510_p1.read());
}

void Conv1DMac_new323::thread_tmp_140_3_fu_691_p2() {
    tmp_140_3_fu_691_p2 = (!tmp_140_3_fu_691_p0.read().is_01() || !tmp_140_3_fu_691_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_140_3_fu_691_p0.read()) * sc_bigint<8>(tmp_140_3_fu_691_p1.read());
}

void Conv1DMac_new323::thread_tmp_143_1_fu_609_p2() {
    tmp_143_1_fu_609_p2 = (tmp_707_fu_581_p3.read() | p_1_fu_603_p2.read());
}

void Conv1DMac_new323::thread_tmp_143_2_fu_667_p2() {
    tmp_143_2_fu_667_p2 = (tmp_710_fu_639_p3.read() | p_2_fu_661_p2.read());
}

void Conv1DMac_new323::thread_tmp_143_3_fu_725_p2() {
    tmp_143_3_fu_725_p2 = (tmp_713_fu_697_p3.read() | p_3_fu_719_p2.read());
}

void Conv1DMac_new323::thread_tmp_147_1_cast_fu_771_p1() {
    tmp_147_1_cast_fu_771_p1 = esl_zext<8,1>(tmp_147_1_reg_1127.read());
}

void Conv1DMac_new323::thread_tmp_147_1_fu_623_p2() {
    tmp_147_1_fu_623_p2 = (tmp_143_1_fu_609_p2.read() & tmp_709_fu_615_p3.read());
}

void Conv1DMac_new323::thread_tmp_147_2_cast_fu_785_p1() {
    tmp_147_2_cast_fu_785_p1 = esl_zext<8,1>(tmp_147_2_reg_1137.read());
}

void Conv1DMac_new323::thread_tmp_147_2_fu_681_p2() {
    tmp_147_2_fu_681_p2 = (tmp_143_2_fu_667_p2.read() & tmp_712_fu_673_p3.read());
}

void Conv1DMac_new323::thread_tmp_147_3_cast_fu_799_p1() {
    tmp_147_3_cast_fu_799_p1 = esl_zext<8,1>(tmp_147_3_reg_1147.read());
}

void Conv1DMac_new323::thread_tmp_147_3_fu_739_p2() {
    tmp_147_3_fu_739_p2 = (tmp_143_3_fu_725_p2.read() & tmp_715_fu_731_p3.read());
}

void Conv1DMac_new323::thread_tmp_147_cast_fu_757_p1() {
    tmp_147_cast_fu_757_p1 = esl_zext<8,1>(tmp_54_reg_1117.read());
}

void Conv1DMac_new323::thread_tmp_355_fu_399_p2() {
    tmp_355_fu_399_p2 = (!sf_reg_308.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_308.read() == ap_const_lv7_40);
}

void Conv1DMac_new323::thread_tmp_356_fu_417_p2() {
    tmp_356_fu_417_p2 = (tmp_46_mid_fu_405_p2.read() | exitcond_flatten_fu_363_p2.read());
}

void Conv1DMac_new323::thread_tmp_45_fu_343_p3() {
    tmp_45_fu_343_p3 = esl_concat<4,6>(tmp_fu_339_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new323::thread_tmp_45_mid1_fu_435_p3() {
    tmp_45_mid1_fu_435_p3 = esl_concat<4,6>(tmp_703_fu_431_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new323::thread_tmp_45_mid2_fu_443_p3() {
    tmp_45_mid2_fu_443_p3 = (!tmp_46_mid_fu_405_p2.read()[0].is_01())? sc_lv<10>(): ((tmp_46_mid_fu_405_p2.read()[0].to_bool())? tmp_45_mid1_fu_435_p3.read(): tmp_45_mid_fu_377_p3.read());
}

void Conv1DMac_new323::thread_tmp_45_mid_fu_377_p3() {
    tmp_45_mid_fu_377_p3 = (!exitcond_flatten_fu_363_p2.read()[0].is_01())? sc_lv<10>(): ((exitcond_flatten_fu_363_p2.read()[0].to_bool())? ap_const_lv10_0: tmp_45_fu_343_p3.read());
}

void Conv1DMac_new323::thread_tmp_46_mid_fu_405_p2() {
    tmp_46_mid_fu_405_p2 = (tmp_355_fu_399_p2.read() & not_exitcond_flatten_fu_393_p2.read());
}

void Conv1DMac_new323::thread_tmp_48_fu_471_p2() {
    tmp_48_fu_471_p2 = (!sf_cast1_fu_467_p1.read().is_01() || !tmp_45_mid2_fu_443_p3.read().is_01())? sc_lv<10>(): (sc_biguint<10>(sf_cast1_fu_467_p1.read()) + sc_biguint<10>(tmp_45_mid2_fu_443_p3.read()));
}

void Conv1DMac_new323::thread_tmp_49_fu_503_p1() {
    tmp_49_fu_503_p1 = esl_zext<64,10>(tmp_48_reg_1068.read());
}

void Conv1DMac_new323::thread_tmp_51_fu_517_p0() {
    tmp_51_fu_517_p0 = weights2_m_weights_V_q0.read();
}

void Conv1DMac_new323::thread_tmp_51_fu_517_p1() {
    tmp_51_fu_517_p1 =  (sc_lv<8>) (p_071_assign_1_fu_510_p1.read());
}

void Conv1DMac_new323::thread_tmp_51_fu_517_p2() {
    tmp_51_fu_517_p2 = (!tmp_51_fu_517_p0.read().is_01() || !tmp_51_fu_517_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_51_fu_517_p0.read()) * sc_bigint<8>(tmp_51_fu_517_p1.read());
}

void Conv1DMac_new323::thread_tmp_54_fu_565_p2() {
    tmp_54_fu_565_p2 = (tmp_s_fu_551_p2.read() & tmp_706_fu_557_p3.read());
}

void Conv1DMac_new323::thread_tmp_55_fu_477_p2() {
    tmp_55_fu_477_p2 = (!sf_mid2_fu_423_p3.read().is_01() || !ap_const_lv7_3F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_423_p3.read() == ap_const_lv7_3F);
}

void Conv1DMac_new323::thread_tmp_703_fu_431_p1() {
    tmp_703_fu_431_p1 = nm_1_fu_411_p2.read().range(4-1, 0);
}

void Conv1DMac_new323::thread_tmp_704_fu_523_p3() {
    tmp_704_fu_523_p3 = tmp_51_fu_517_p2.read().range(14, 14);
}

void Conv1DMac_new323::thread_tmp_705_fu_541_p1() {
    tmp_705_fu_541_p1 = tmp_51_fu_517_p2.read().range(6-1, 0);
}

void Conv1DMac_new323::thread_tmp_706_fu_557_p3() {
    tmp_706_fu_557_p3 = tmp_51_fu_517_p2.read().range(6, 6);
}

void Conv1DMac_new323::thread_tmp_707_fu_581_p3() {
    tmp_707_fu_581_p3 = tmp_140_1_fu_575_p2.read().range(14, 14);
}

void Conv1DMac_new323::thread_tmp_708_fu_599_p1() {
    tmp_708_fu_599_p1 = tmp_140_1_fu_575_p2.read().range(6-1, 0);
}

void Conv1DMac_new323::thread_tmp_709_fu_615_p3() {
    tmp_709_fu_615_p3 = tmp_140_1_fu_575_p2.read().range(6, 6);
}

void Conv1DMac_new323::thread_tmp_710_fu_639_p3() {
    tmp_710_fu_639_p3 = tmp_140_2_fu_633_p2.read().range(14, 14);
}

void Conv1DMac_new323::thread_tmp_711_fu_657_p1() {
    tmp_711_fu_657_p1 = tmp_140_2_fu_633_p2.read().range(6-1, 0);
}

void Conv1DMac_new323::thread_tmp_712_fu_673_p3() {
    tmp_712_fu_673_p3 = tmp_140_2_fu_633_p2.read().range(6, 6);
}

void Conv1DMac_new323::thread_tmp_713_fu_697_p3() {
    tmp_713_fu_697_p3 = tmp_140_3_fu_691_p2.read().range(14, 14);
}

void Conv1DMac_new323::thread_tmp_714_fu_715_p1() {
    tmp_714_fu_715_p1 = tmp_140_3_fu_691_p2.read().range(6-1, 0);
}

void Conv1DMac_new323::thread_tmp_715_fu_731_p3() {
    tmp_715_fu_731_p3 = tmp_140_3_fu_691_p2.read().range(6, 6);
}

void Conv1DMac_new323::thread_tmp_fu_339_p1() {
    tmp_fu_339_p1 = nm_reg_297.read().range(4-1, 0);
}

void Conv1DMac_new323::thread_tmp_s_fu_551_p2() {
    tmp_s_fu_551_p2 = (tmp_704_fu_523_p3.read() | p_s_fu_545_p2.read());
}

void Conv1DMac_new323::thread_weights2_m_weights_V_1_address0() {
    weights2_m_weights_V_1_address0 =  (sc_lv<10>) (tmp_49_fu_503_p1.read());
}

void Conv1DMac_new323::thread_weights2_m_weights_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights2_m_weights_V_1_ce0 = ap_const_logic_1;
    } else {
        weights2_m_weights_V_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_weights2_m_weights_V_2_address0() {
    weights2_m_weights_V_2_address0 =  (sc_lv<10>) (tmp_49_fu_503_p1.read());
}

void Conv1DMac_new323::thread_weights2_m_weights_V_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights2_m_weights_V_2_ce0 = ap_const_logic_1;
    } else {
        weights2_m_weights_V_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_weights2_m_weights_V_3_address0() {
    weights2_m_weights_V_3_address0 =  (sc_lv<10>) (tmp_49_fu_503_p1.read());
}

void Conv1DMac_new323::thread_weights2_m_weights_V_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights2_m_weights_V_3_ce0 = ap_const_logic_1;
    } else {
        weights2_m_weights_V_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_weights2_m_weights_V_address0() {
    weights2_m_weights_V_address0 =  (sc_lv<10>) (tmp_49_fu_503_p1.read());
}

void Conv1DMac_new323::thread_weights2_m_weights_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights2_m_weights_V_ce0 = ap_const_logic_1;
    } else {
        weights2_m_weights_V_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new323::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten4_fu_351_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten4_fu_351_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

