INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/synth/timing/xsim/NTT_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-311] analyzing module BU_0
INFO: [VRFC 10-311] analyzing module BU_1
INFO: [VRFC 10-311] analyzing module BU_2
INFO: [VRFC 10-311] analyzing module BU_3
INFO: [VRFC 10-311] analyzing module BU_4
INFO: [VRFC 10-311] analyzing module BU_5
INFO: [VRFC 10-311] analyzing module BU_6
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-311] analyzing module CONTR__parameterized0
INFO: [VRFC 10-311] analyzing module CONTR__parameterized1
INFO: [VRFC 10-311] analyzing module CONTR__parameterized2
INFO: [VRFC 10-311] analyzing module CONTR__parameterized3
INFO: [VRFC 10-311] analyzing module CONTR__parameterized4
INFO: [VRFC 10-311] analyzing module CONTR__parameterized5
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module Modular_Reduction_10
INFO: [VRFC 10-311] analyzing module Modular_Reduction_14
INFO: [VRFC 10-311] analyzing module Modular_Reduction_18
INFO: [VRFC 10-311] analyzing module Modular_Reduction_22
INFO: [VRFC 10-311] analyzing module Modular_Reduction_26
INFO: [VRFC 10-311] analyzing module Modular_Reduction_30
INFO: [VRFC 10-311] analyzing module Modular_Reduction_34
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-311] analyzing module RU__parameterized0
INFO: [VRFC 10-311] analyzing module RU__parameterized1
INFO: [VRFC 10-311] analyzing module RU__parameterized2
INFO: [VRFC 10-311] analyzing module RU__parameterized3
INFO: [VRFC 10-311] analyzing module RU__parameterized4
INFO: [VRFC 10-311] analyzing module RU__parameterized5
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_add_11
INFO: [VRFC 10-311] analyzing module mod_add_15
INFO: [VRFC 10-311] analyzing module mod_add_19
INFO: [VRFC 10-311] analyzing module mod_add_23
INFO: [VRFC 10-311] analyzing module mod_add_27
INFO: [VRFC 10-311] analyzing module mod_add_31
INFO: [VRFC 10-311] analyzing module mod_add_7
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-311] analyzing module mod_mul_12
INFO: [VRFC 10-311] analyzing module mod_mul_16
INFO: [VRFC 10-311] analyzing module mod_mul_20
INFO: [VRFC 10-311] analyzing module mod_mul_24
INFO: [VRFC 10-311] analyzing module mod_mul_28
INFO: [VRFC 10-311] analyzing module mod_mul_32
INFO: [VRFC 10-311] analyzing module mod_mul_8
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module mod_sub_13
INFO: [VRFC 10-311] analyzing module mod_sub_17
INFO: [VRFC 10-311] analyzing module mod_sub_21
INFO: [VRFC 10-311] analyzing module mod_sub_25
INFO: [VRFC 10-311] analyzing module mod_sub_29
INFO: [VRFC 10-311] analyzing module mod_sub_33
INFO: [VRFC 10-311] analyzing module mod_sub_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
