{"question": "/* Generated by Yosys 0.53 (git sha1 53c22ab7c, g++ 12.2.1 -fPIC -O3) */\n\n(* dynports =  1  *)\n(* hdlname = \"riscv_lsu_fifo\" *)\n(* src = \"../riscv/core/riscv/riscv_lsu.v:438.1-527.10\" *)\nmodule \\$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\\riscv_lsu_fifo (clk_i, rst_i, data_in_i, push_i, pop_i, data_out_o, accept_o, valid_o);\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:497.9-497.26\" *)\n  wire _000_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:504.9-504.24\" *)\n  wire _001_;\n  wire _002_;\n  wire _003_;\n  wire _004_;\n  wire _005_;\n  wire _006_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:500.28-500.40|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.23-270.24\" *)\n  wire _007_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:505.26-505.38|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.23-270.24\" *)\n  wire _008_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:509.20-509.31|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.23-270.24\" *)\n  (* unused_bits = \"1\" *)\n  wire [1:0] _009_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:509.20-509.31|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.26-270.27\" *)\n  wire [1:0] _010_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:460.26-460.34\" *)\n  output accept_o;\n  wire accept_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:452.26-452.31\" *)\n  input clk_i;\n  wire clk_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:475.19-475.26\" *)\n  reg [1:0] count_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:454.26-454.35\" *)\n  input [35:0] data_in_i;\n  wire [35:0] data_in_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:459.26-459.36\" *)\n  output [35:0] data_out_o;\n  wire [35:0] data_out_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:456.26-456.31\" *)\n  input pop_i;\n  wire pop_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:455.26-455.32\" *)\n  input push_i;\n  wire push_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:472.19-472.24\" *)\n  reg [35:0] \\ram_q[0] ;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:472.19-472.24\" *)\n  reg [35:0] \\ram_q[1] ;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:473.19-473.27\" *)\n  reg rd_ptr_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:453.26-453.31\" *)\n  input rst_i;\n  wire rst_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:461.26-461.33\" *)\n  output valid_o;\n  wire valid_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:474.19-474.27\" *)\n  reg wr_ptr_q;\n  assign _008_ = ~rd_ptr_q;\n  assign _007_ = ~wr_ptr_q;\n  assign accept_o = count_q[0] | ~(count_q[1]);\n  assign _000_ = accept_o & push_i;\n  assign _004_ = _000_ & ~(wr_ptr_q);\n  assign valid_o = count_q[0] | count_q[1];\n  assign _001_ = valid_o & pop_i;\n  assign _002_ = _001_ ^ _000_;\n  assign _003_ = _000_ & ~(_007_);\n  assign data_out_o[0] = rd_ptr_q ? \\ram_q[1] [0] : \\ram_q[0] [0];\n  assign data_out_o[1] = rd_ptr_q ? \\ram_q[1] [1] : \\ram_q[0] [1];\n  assign data_out_o[2] = rd_ptr_q ? \\ram_q[1] [2] : \\ram_q[0] [2];\n  assign data_out_o[3] = rd_ptr_q ? \\ram_q[1] [3] : \\ram_q[0] [3];\n  assign data_out_o[4] = rd_ptr_q ? \\ram_q[1] [4] : \\ram_q[0] [4];\n  assign data_out_o[5] = rd_ptr_q ? \\ram_q[1] [5] : \\ram_q[0] [5];\n  assign data_out_o[6] = rd_ptr_q ? \\ram_q[1] [6] : \\ram_q[0] [6];\n  assign data_out_o[7] = rd_ptr_q ? \\ram_q[1] [7] : \\ram_q[0] [7];\n  assign data_out_o[8] = rd_ptr_q ? \\ram_q[1] [8] : \\ram_q[0] [8];\n  assign data_out_o[9] = rd_ptr_q ? \\ram_q[1] [9] : \\ram_q[0] [9];\n  assign data_out_o[10] = rd_ptr_q ? \\ram_q[1] [10] : \\ram_q[0] [10];\n  assign data_out_o[11] = rd_ptr_q ? \\ram_q[1] [11] : \\ram_q[0] [11];\n  assign data_out_o[12] = rd_ptr_q ? \\ram_q[1] [12] : \\ram_q[0] [12];\n  assign data_out_o[13] = rd_ptr_q ? \\ram_q[1] [13] : \\ram_q[0] [13];\n  assign data_out_o[14] = rd_ptr_q ? \\ram_q[1] [14] : \\ram_q[0] [14];\n  assign data_out_o[15] = rd_ptr_q ? \\ram_q[1] [15] : \\ram_q[0] [15];\n  assign data_out_o[16] = rd_ptr_q ? \\ram_q[1] [16] : \\ram_q[0] [16];\n  assign data_out_o[17] = rd_ptr_q ? \\ram_q[1] [17] : \\ram_q[0] [17];\n  assign data_out_o[18] = rd_ptr_q ? \\ram_q[1] [18] : \\ram_q[0] [18];\n  assign data_out_o[19] = rd_ptr_q ? \\ram_q[1] [19] : \\ram_q[0] [19];\n  assign data_out_o[20] = rd_ptr_q ? \\ram_q[1] [20] : \\ram_q[0] [20];\n  assign data_out_o[21] = rd_ptr_q ? \\ram_q[1] [21] : \\ram_q[0] [21];\n  assign data_out_o[22] = rd_ptr_q ? \\ram_q[1] [22] : \\ram_q[0] [22];\n  assign data_out_o[23] = rd_ptr_q ? \\ram_q[1] [23] : \\ram_q[0] [23];\n  assign data_out_o[24] = rd_ptr_q ? \\ram_q[1] [24] : \\ram_q[0] [24];\n  assign data_out_o[25] = rd_ptr_q ? \\ram_q[1] [25] : \\ram_q[0] [25];\n  assign data_out_o[26] = rd_ptr_q ? \\ram_q[1] [26] : \\ram_q[0] [26];\n  assign data_out_o[27] = rd_ptr_q ? \\ram_q[1] [27] : \\ram_q[0] [27];\n  assign data_out_o[28] = rd_ptr_q ? \\ram_q[1] [28] : \\ram_q[0] [28];\n  assign data_out_o[29] = rd_ptr_q ? \\ram_q[1] [29] : \\ram_q[0] [29];\n  assign data_out_o[30] = rd_ptr_q ? \\ram_q[1] [30] : \\ram_q[0] [30];\n  assign data_out_o[31] = rd_ptr_q ? \\ram_q[1] [31] : \\ram_q[0] [31];\n  assign data_out_o[32] = rd_ptr_q ? \\ram_q[1] [32] : \\ram_q[0] [32];\n  assign data_out_o[33] = rd_ptr_q ? \\ram_q[1] [33] : \\ram_q[0] [33];\n  assign data_out_o[34] = rd_ptr_q ? \\ram_q[1] [34] : \\ram_q[0] [34];\n  assign data_out_o[35] = rd_ptr_q ? \\ram_q[1] [35] : \\ram_q[0] [35];\n  assign _009_[0] = ~count_q[0];\n  assign _005_ = _000_ & ~(_001_);\n  assign _006_ = _005_ ^ count_q[1];\n  assign _010_[1] = _006_ ^ _009_[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [0] <= 1'h0;\n    else if (_003_) \\ram_q[1] [0] <= data_in_i[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [1] <= 1'h0;\n    else if (_003_) \\ram_q[1] [1] <= data_in_i[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [2] <= 1'h0;\n    else if (_003_) \\ram_q[1] [2] <= data_in_i[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [3] <= 1'h0;\n    else if (_003_) \\ram_q[1] [3] <= data_in_i[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [4] <= 1'h0;\n    else if (_003_) \\ram_q[1] [4] <= data_in_i[4];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [5] <= 1'h0;\n    else if (_003_) \\ram_q[1] [5] <= data_in_i[5];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [6] <= 1'h0;\n    else if (_003_) \\ram_q[1] [6] <= data_in_i[6];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [7] <= 1'h0;\n    else if (_003_) \\ram_q[1] [7] <= data_in_i[7];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [8] <= 1'h0;\n    else if (_003_) \\ram_q[1] [8] <= data_in_i[8];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [9] <= 1'h0;\n    else if (_003_) \\ram_q[1] [9] <= data_in_i[9];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [10] <= 1'h0;\n    else if (_003_) \\ram_q[1] [10] <= data_in_i[10];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [11] <= 1'h0;\n    else if (_003_) \\ram_q[1] [11] <= data_in_i[11];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [12] <= 1'h0;\n    else if (_003_) \\ram_q[1] [12] <= data_in_i[12];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [13] <= 1'h0;\n    else if (_003_) \\ram_q[1] [13] <= data_in_i[13];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [14] <= 1'h0;\n    else if (_003_) \\ram_q[1] [14] <= data_in_i[14];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [15] <= 1'h0;\n    else if (_003_) \\ram_q[1] [15] <= data_in_i[15];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [16] <= 1'h0;\n    else if (_003_) \\ram_q[1] [16] <= data_in_i[16];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [17] <= 1'h0;\n    else if (_003_) \\ram_q[1] [17] <= data_in_i[17];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [18] <= 1'h0;\n    else if (_003_) \\ram_q[1] [18] <= data_in_i[18];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [19] <= 1'h0;\n    else if (_003_) \\ram_q[1] [19] <= data_in_i[19];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [20] <= 1'h0;\n    else if (_003_) \\ram_q[1] [20] <= data_in_i[20];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [21] <= 1'h0;\n    else if (_003_) \\ram_q[1] [21] <= data_in_i[21];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [22] <= 1'h0;\n    else if (_003_) \\ram_q[1] [22] <= data_in_i[22];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [23] <= 1'h0;\n    else if (_003_) \\ram_q[1] [23] <= data_in_i[23];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [24] <= 1'h0;\n    else if (_003_) \\ram_q[1] [24] <= data_in_i[24];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [25] <= 1'h0;\n    else if (_003_) \\ram_q[1] [25] <= data_in_i[25];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [26] <= 1'h0;\n    else if (_003_) \\ram_q[1] [26] <= data_in_i[26];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [27] <= 1'h0;\n    else if (_003_) \\ram_q[1] [27] <= data_in_i[27];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [28] <= 1'h0;\n    else if (_003_) \\ram_q[1] [28] <= data_in_i[28];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [29] <= 1'h0;\n    else if (_003_) \\ram_q[1] [29] <= data_in_i[29];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [30] <= 1'h0;\n    else if (_003_) \\ram_q[1] [30] <= data_in_i[30];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [31] <= 1'h0;\n    else if (_003_) \\ram_q[1] [31] <= data_in_i[31];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [32] <= 1'h0;\n    else if (_003_) \\ram_q[1] [32] <= data_in_i[32];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [33] <= 1'h0;\n    else if (_003_) \\ram_q[1] [33] <= data_in_i[33];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [34] <= 1'h0;\n    else if (_003_) \\ram_q[1] [34] <= data_in_i[34];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [35] <= 1'h0;\n    else if (_003_) \\ram_q[1] [35] <= data_in_i[35];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) rd_ptr_q <= 1'h0;\n    else if (_001_) rd_ptr_q <= _008_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) wr_ptr_q <= 1'h0;\n    else if (_000_) wr_ptr_q <= _007_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) count_q[0] <= 1'h0;\n    else if (_002_) count_q[0] <= _009_[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) count_q[1] <= 1'h0;\n    else if (_002_) count_q[1] <= _010_[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [0] <= 1'h0;\n    else if (_004_) \\ram_q[0] [0] <= data_in_i[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [1] <= 1'h0;\n    else if (_004_) \\ram_q[0] [1] <= data_in_i[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [2] <= 1'h0;\n    else if (_004_) \\ram_q[0] [2] <= data_in_i[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [3] <= 1'h0;\n    else if (_004_) \\ram_q[0] [3] <= data_in_i[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [4] <= 1'h0;\n    else if (_004_) \\ram_q[0] [4] <= data_in_i[4];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [5] <= 1'h0;\n    else if (_004_) \\ram_q[0] [5] <= data_in_i[5];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [6] <= 1'h0;\n    else if (_004_) \\ram_q[0] [6] <= data_in_i[6];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [7] <= 1'h0;\n    else if (_004_) \\ram_q[0] [7] <= data_in_i[7];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [8] <= 1'h0;\n    else if (_004_) \\ram_q[0] [8] <= data_in_i[8];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [9] <= 1'h0;\n    else if (_004_) \\ram_q[0] [9] <= data_in_i[9];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [10] <= 1'h0;\n    else if (_004_) \\ram_q[0] [10] <= data_in_i[10];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [11] <= 1'h0;\n    else if (_004_) \\ram_q[0] [11] <= data_in_i[11];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [12] <= 1'h0;\n    else if (_004_) \\ram_q[0] [12] <= data_in_i[12];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [13] <= 1'h0;\n    else if (_004_) \\ram_q[0] [13] <= data_in_i[13];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [14] <= 1'h0;\n    else if (_004_) \\ram_q[0] [14] <= data_in_i[14];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [15] <= 1'h0;\n    else if (_004_) \\ram_q[0] [15] <= data_in_i[15];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [16] <= 1'h0;\n    else if (_004_) \\ram_q[0] [16] <= data_in_i[16];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [17] <= 1'h0;\n    else if (_004_) \\ram_q[0] [17] <= data_in_i[17];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [18] <= 1'h0;\n    else if (_004_) \\ram_q[0] [18] <= data_in_i[18];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [19] <= 1'h0;\n    else if (_004_) \\ram_q[0] [19] <= data_in_i[19];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [20] <= 1'h0;\n    else if (_004_) \\ram_q[0] [20] <= data_in_i[20];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [21] <= 1'h0;\n    else if (_004_) \\ram_q[0] [21] <= data_in_i[21];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [22] <= 1'h0;\n    else if (_004_) \\ram_q[0] [22] <= data_in_i[22];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [23] <= 1'h0;\n    else if (_004_) \\ram_q[0] [23] <= data_in_i[23];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [24] <= 1'h0;\n    else if (_004_) \\ram_q[0] [24] <= data_in_i[24];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [25] <= 1'h0;\n    else if (_004_) \\ram_q[0] [25] <= data_in_i[25];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [26] <= 1'h0;\n    else if (_004_) \\ram_q[0] [26] <= data_in_i[26];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [27] <= 1'h0;\n    else if (_004_) \\ram_q[0] [27] <= data_in_i[27];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [28] <= 1'h0;\n    else if (_004_) \\ram_q[0] [28] <= data_in_i[28];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [29] <= 1'h0;\n    else if (_004_) \\ram_q[0] [29] <= data_in_i[29];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [30] <= 1'h0;\n    else if (_004_) \\ram_q[0] [30] <= data_in_i[30];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [31] <= 1'h0;\n    else if (_004_) \\ram_q[0] [31] <= data_in_i[31];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [32] <= 1'h0;\n    else if (_004_) \\ram_q[0] [32] <= data_in_i[32];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [33] <= 1'h0;\n    else if (_004_) \\ram_q[0] [33] <= data_in_i[33];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [34] <= 1'h0;\n    else if (_004_) \\ram_q[0] [34] <= data_in_i[34];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [35] <= 1'h0;\n    else if (_004_) \\ram_q[0] [35] <= data_in_i[35];\n  assign _010_[0] = _009_[0];\nendmodule\n\n(* src = \"../riscv/core/riscv/riscv_lsu.v:42.1-436.10\" *)\nmodule riscv_lsu(clk_i, rst_i, opcode_valid_i, opcode_opcode_i, opcode_pc_i, opcode_invalid_i, opcode_rd_idx_i, opcode_ra_idx_i, opcode_rb_idx_i, opcode_ra_operand_i, opcode_rb_operand_i, mem_data_rd_i, mem_accept_i, mem_ack_i, mem_error_i, mem_resp_tag_i, mem_load_fault_i, mem_store_fault_i, mem_addr_o, mem_data_wr_o, mem_rd_o\n, mem_wr_o, mem_cacheable_o, mem_req_tag_o, mem_invalidate_o, mem_writeback_o, mem_flush_o, writeback_valid_o, writeback_value_o, writeback_exception_o, stall_o);\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire [31:0] _0000_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0001_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire [31:0] _0002_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0003_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0004_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0005_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0006_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0007_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0008_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:139.1-143.64\" *)\n  wire _0009_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire [3:0] _0010_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0011_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0012_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  wire _0013_;\n  wire _0014_;\n  wire _0015_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:356.14-356.154\" *)\n  wire _0016_;\n  wire _0017_;\n  wire _0018_;\n  wire _0019_;\n  wire _0020_;\n  wire _0021_;\n  wire _0022_;\n  wire _0023_;\n  wire _0024_;\n  wire _0025_;\n  wire _0026_;\n  wire _0027_;\n  wire _0028_;\n  wire _0029_;\n  wire _0030_;\n  wire _0031_;\n  wire _0032_;\n  wire _0033_;\n  wire _0034_;\n  wire _0035_;\n  wire _0036_;\n  wire _0037_;\n  wire _0038_;\n  wire _0039_;\n  wire _0040_;\n  wire _0041_;\n  wire _0042_;\n  wire _0043_;\n  wire _0044_;\n  wire _0045_;\n  wire _0046_;\n  wire _0047_;\n  wire _0048_;\n  wire _0049_;\n  wire _0050_;\n  wire _0051_;\n  wire _0052_;\n  wire _0053_;\n  wire _0054_;\n  wire _0055_;\n  wire _0056_;\n  wire _0057_;\n  wire _0058_;\n  wire _0059_;\n  wire _0060_;\n  wire _0061_;\n  wire _0062_;\n  wire _0063_;\n  wire _0064_;\n  wire _0065_;\n  wire _0066_;\n  wire _0067_;\n  wire _0068_;\n  wire _0069_;\n  wire _0070_;\n  wire _0071_;\n  wire _0072_;\n  wire _0073_;\n  wire _0074_;\n  wire _0075_;\n  wire _0076_;\n  wire _0077_;\n  wire _0078_;\n  wire _0079_;\n  wire _0080_;\n  wire _0081_;\n  wire _0082_;\n  wire _0083_;\n  wire _0084_;\n  wire _0085_;\n  wire _0086_;\n  wire _0087_;\n  wire _0088_;\n  wire _0089_;\n  wire _0090_;\n  wire _0091_;\n  wire _0092_;\n  wire _0093_;\n  wire _0094_;\n  wire _0095_;\n  wire _0096_;\n  wire _0097_;\n  wire _0098_;\n  wire _0099_;\n  wire _0100_;\n  wire _0101_;\n  wire _0102_;\n  wire _0103_;\n  wire _0104_;\n  wire _0105_;\n  wire _0106_;\n  wire _0107_;\n  wire _0108_;\n  wire _0109_;\n  wire _0110_;\n  wire _0111_;\n  wire _0112_;\n  wire _0113_;\n  wire _0114_;\n  wire _0115_;\n  wire _0116_;\n  wire _0117_;\n  wire _0118_;\n  wire _0119_;\n  wire _0120_;\n  wire _0121_;\n  wire _0122_;\n  wire _0123_;\n  wire _0124_;\n  wire _0125_;\n  wire _0126_;\n  wire _0127_;\n  wire _0128_;\n  wire _0129_;\n  wire _0130_;\n  wire _0131_;\n  wire _0132_;\n  wire _0133_;\n  wire _0134_;\n  wire _0135_;\n  wire _0136_;\n  wire _0137_;\n  wire _0138_;\n  wire _0139_;\n  wire _0140_;\n  wire _0141_;\n  wire _0142_;\n  wire _0143_;\n  wire _0144_;\n  wire _0145_;\n  wire _0146_;\n  wire _0147_;\n  wire _0148_;\n  wire _0149_;\n  wire _0150_;\n  wire _0151_;\n  wire _0152_;\n  wire _0153_;\n  wire _0154_;\n  wire _0155_;\n  wire _0156_;\n  wire _0157_;\n  wire _0158_;\n  wire _0159_;\n  wire _0160_;\n  wire _0161_;\n  wire _0162_;\n  wire _0163_;\n  wire _0164_;\n  wire _0165_;\n  wire _0166_;\n  wire _0167_;\n  wire _0168_;\n  wire _0169_;\n  wire _0170_;\n  wire _0171_;\n  wire _0172_;\n  wire _0173_;\n  wire _0174_;\n  wire _0175_;\n  wire _0176_;\n  wire _0177_;\n  wire _0178_;\n  wire _0179_;\n  wire _0180_;\n  wire _0181_;\n  wire _0182_;\n  wire _0183_;\n  wire _0184_;\n  wire _0185_;\n  wire _0186_;\n  wire _0187_;\n  wire _0188_;\n  wire _0189_;\n  wire _0190_;\n  wire _0191_;\n  wire _0192_;\n  wire _0193_;\n  wire _0194_;\n  wire _0195_;\n  wire _0196_;\n  wire _0197_;\n  wire _0198_;\n  wire _0199_;\n  wire _0200_;\n  wire _0201_;\n  wire _0202_;\n  wire _0203_;\n  wire _0204_;\n  wire _0205_;\n  wire _0206_;\n  wire _0207_;\n  wire _0208_;\n  wire _0209_;\n  wire _0210_;\n  wire _0211_;\n  wire _0212_;\n  wire _0213_;\n  wire _0214_;\n  wire _0215_;\n  wire _0216_;\n  wire _0217_;\n  wire _0218_;\n  wire _0219_;\n  wire _0220_;\n  wire _0221_;\n  wire _0222_;\n  wire _0223_;\n  wire _0224_;\n  wire _0225_;\n  wire _0226_;\n  wire _0227_;\n  wire _0228_;\n  wire _0229_;\n  wire _0230_;\n  wire _0231_;\n  wire _0232_;\n  wire _0233_;\n  wire _0234_;\n  wire _0235_;\n  wire _0236_;\n  wire _0237_;\n  wire _0238_;\n  wire _0239_;\n  wire _0240_;\n  wire _0241_;\n  wire _0242_;\n  wire _0243_;\n  wire _0244_;\n  wire _0245_;\n  wire _0246_;\n  wire _0247_;\n  wire _0248_;\n  wire _0249_;\n  wire _0250_;\n  wire _0251_;\n  wire _0252_;\n  wire _0253_;\n  wire _0254_;\n  wire _0255_;\n  wire _0256_;\n  wire _0257_;\n  wire _0258_;\n  wire _0259_;\n  wire _0260_;\n  wire _0261_;\n  wire _0262_;\n  wire _0263_;\n  wire _0264_;\n  wire _0265_;\n  wire _0266_;\n  wire _0267_;\n  wire _0268_;\n  wire _0269_;\n  wire _0270_;\n  wire _0271_;\n  wire _0272_;\n  wire _0273_;\n  wire _0274_;\n  wire _0275_;\n  wire _0276_;\n  wire _0277_;\n  wire _0278_;\n  wire _0279_;\n  wire _0280_;\n  wire _0281_;\n  wire _0282_;\n  wire _0283_;\n  wire _0284_;\n  wire _0285_;\n  wire _0286_;\n  wire _0287_;\n  wire _0288_;\n  wire _0289_;\n  wire _0290_;\n  wire _0291_;\n  wire _0292_;\n  wire _0293_;\n  wire _0294_;\n  wire _0295_;\n  wire _0296_;\n  wire _0297_;\n  wire _0298_;\n  wire _0299_;\n  wire _0300_;\n  wire _0301_;\n  wire _0302_;\n  wire _0303_;\n  wire _0304_;\n  wire _0305_;\n  wire _0306_;\n  wire _0307_;\n  wire _0308_;\n  wire _0309_;\n  wire _0310_;\n  wire _0311_;\n  wire _0312_;\n  wire _0313_;\n  wire _0314_;\n  wire _0315_;\n  wire _0316_;\n  wire _0317_;\n  wire _0318_;\n  wire _0319_;\n  wire _0320_;\n  wire _0321_;\n  wire _0322_;\n  wire _0323_;\n  wire _0324_;\n  wire _0325_;\n  wire _0326_;\n  wire _0327_;\n  wire _0328_;\n  wire _0329_;\n  wire _0330_;\n  wire _0331_;\n  wire _0332_;\n  wire _0333_;\n  wire _0334_;\n  wire _0335_;\n  wire _0336_;\n  wire _0337_;\n  wire _0338_;\n  wire _0339_;\n  wire _0340_;\n  wire _0341_;\n  wire _0342_;\n  wire _0343_;\n  wire _0344_;\n  wire _0345_;\n  wire _0346_;\n  wire _0347_;\n  wire _0348_;\n  wire _0349_;\n  wire _0350_;\n  wire _0351_;\n  wire _0352_;\n  wire _0353_;\n  wire _0354_;\n  wire _0355_;\n  wire _0356_;\n  wire _0357_;\n  wire _0358_;\n  wire _0359_;\n  wire _0360_;\n  wire _0361_;\n  wire _0362_;\n  wire _0363_;\n  wire _0364_;\n  wire _0365_;\n  wire _0366_;\n  wire _0367_;\n  wire _0368_;\n  wire _0369_;\n  wire _0370_;\n  wire _0371_;\n  wire _0372_;\n  wire _0373_;\n  wire _0374_;\n  wire _0375_;\n  wire _0376_;\n  wire _0377_;\n  wire _0378_;\n  wire _0379_;\n  wire _0380_;\n  wire _0381_;\n  wire _0382_;\n  wire _0383_;\n  wire _0384_;\n  wire _0385_;\n  wire _0386_;\n  wire _0387_;\n  wire _0388_;\n  wire _0389_;\n  wire _0390_;\n  wire _0391_;\n  wire _0392_;\n  wire _0393_;\n  wire _0394_;\n  wire _0395_;\n  wire _0396_;\n  wire _0397_;\n  wire _0398_;\n  wire _0399_;\n  wire _0400_;\n  wire _0401_;\n  wire _0402_;\n  wire _0403_;\n  wire _0404_;\n  wire _0405_;\n  wire _0406_;\n  wire _0407_;\n  wire _0408_;\n  wire _0409_;\n  wire _0410_;\n  wire _0411_;\n  wire _0412_;\n  wire _0413_;\n  wire _0414_;\n  wire _0415_;\n  wire _0416_;\n  wire _0417_;\n  wire _0418_;\n  wire _0419_;\n  wire _0420_;\n  wire _0421_;\n  wire _0422_;\n  wire _0423_;\n  wire _0424_;\n  wire _0425_;\n  wire _0426_;\n  wire _0427_;\n  wire _0428_;\n  wire _0429_;\n  wire _0430_;\n  wire _0431_;\n  wire _0432_;\n  wire _0433_;\n  wire _0434_;\n  wire _0435_;\n  wire _0436_;\n  wire _0437_;\n  wire _0438_;\n  wire _0439_;\n  wire _0440_;\n  wire _0441_;\n  wire _0442_;\n  wire _0443_;\n  wire _0444_;\n  wire _0445_;\n  wire _0446_;\n  wire _0447_;\n  wire _0448_;\n  wire _0449_;\n  wire _0450_;\n  wire _0451_;\n  wire _0452_;\n  wire _0453_;\n  wire _0454_;\n  wire _0455_;\n  wire _0456_;\n  wire _0457_;\n  wire _0458_;\n  wire _0459_;\n  wire _0460_;\n  wire _0461_;\n  wire _0462_;\n  wire _0463_;\n  wire _0464_;\n  wire _0465_;\n  wire _0466_;\n  wire _0467_;\n  wire _0468_;\n  wire _0469_;\n  wire _0470_;\n  wire _0471_;\n  wire _0472_;\n  wire _0473_;\n  wire _0474_;\n  wire _0475_;\n  wire _0476_;\n  wire _0477_;\n  wire _0478_;\n  wire _0479_;\n  wire _0480_;\n  wire _0481_;\n  wire _0482_;\n  wire _0483_;\n  wire _0484_;\n  wire _0485_;\n  wire _0486_;\n  wire _0487_;\n  wire _0488_;\n  wire _0489_;\n  wire _0490_;\n  wire _0491_;\n  wire _0492_;\n  wire _0493_;\n  wire _0494_;\n  wire _0495_;\n  wire _0496_;\n  wire _0497_;\n  wire _0498_;\n  wire _0499_;\n  wire _0500_;\n  wire _0501_;\n  wire _0502_;\n  wire _0503_;\n  wire _0504_;\n  wire _0505_;\n  wire _0506_;\n  wire _0507_;\n  wire _0508_;\n  wire _0509_;\n  wire _0510_;\n  wire _0511_;\n  wire _0512_;\n  wire _0513_;\n  wire _0514_;\n  wire _0515_;\n  wire _0516_;\n  wire _0517_;\n  wire _0518_;\n  wire _0519_;\n  wire _0520_;\n  wire _0521_;\n  wire _0522_;\n  wire _0523_;\n  wire _0524_;\n  wire _0525_;\n  wire _0526_;\n  wire _0527_;\n  wire _0528_;\n  wire _0529_;\n  wire _0530_;\n  wire _0531_;\n  wire _0532_;\n  wire _0533_;\n  wire _0534_;\n  wire _0535_;\n  wire _0536_;\n  wire _0537_;\n  wire _0538_;\n  wire _0539_;\n  wire _0540_;\n  wire _0541_;\n  wire _0542_;\n  wire _0543_;\n  wire _0544_;\n  wire _0545_;\n  wire _0546_;\n  wire _0547_;\n  wire _0548_;\n  wire _0549_;\n  wire _0550_;\n  wire _0551_;\n  wire _0552_;\n  wire _0553_;\n  wire _0554_;\n  wire _0555_;\n  wire _0556_;\n  wire _0557_;\n  wire _0558_;\n  wire _0559_;\n  wire _0560_;\n  wire _0561_;\n  wire _0562_;\n  wire _0563_;\n  wire _0564_;\n  wire _0565_;\n  wire _0566_;\n  wire _0567_;\n  wire _0568_;\n  wire _0569_;\n  wire _0570_;\n  wire _0571_;\n  wire _0572_;\n  wire _0573_;\n  wire _0574_;\n  wire _0575_;\n  wire _0576_;\n  wire _0577_;\n  wire _0578_;\n  wire _0579_;\n  wire _0580_;\n  wire _0581_;\n  wire _0582_;\n  wire _0583_;\n  wire _0584_;\n  wire _0585_;\n  wire _0586_;\n  wire _0587_;\n  wire _0588_;\n  wire _0589_;\n  wire _0590_;\n  wire _0591_;\n  wire _0592_;\n  wire _0593_;\n  wire _0594_;\n  wire _0595_;\n  wire _0596_;\n  wire _0597_;\n  wire _0598_;\n  wire _0599_;\n  wire _0600_;\n  wire _0601_;\n  wire _0602_;\n  wire _0603_;\n  wire _0604_;\n  wire _0605_;\n  wire _0606_;\n  wire _0607_;\n  wire _0608_;\n  wire _0609_;\n  wire _0610_;\n  wire _0611_;\n  wire _0612_;\n  wire _0613_;\n  wire _0614_;\n  wire _0615_;\n  wire _0616_;\n  wire _0617_;\n  wire _0618_;\n  wire _0619_;\n  wire _0620_;\n  wire _0621_;\n  wire _0622_;\n  wire _0623_;\n  wire _0624_;\n  wire _0625_;\n  wire _0626_;\n  wire _0627_;\n  wire _0628_;\n  wire _0629_;\n  wire _0630_;\n  wire _0631_;\n  wire _0632_;\n  wire _0633_;\n  wire _0634_;\n  wire _0635_;\n  wire _0636_;\n  wire _0637_;\n  wire _0638_;\n  wire _0639_;\n  wire _0640_;\n  wire _0641_;\n  wire _0642_;\n  wire _0643_;\n  wire _0644_;\n  wire _0645_;\n  wire _0646_;\n  wire _0647_;\n  wire _0648_;\n  wire _0649_;\n  wire _0650_;\n  wire _0651_;\n  wire _0652_;\n  wire _0653_;\n  wire _0654_;\n  wire _0655_;\n  wire _0656_;\n  wire _0657_;\n  wire _0658_;\n  wire _0659_;\n  wire _0660_;\n  wire _0661_;\n  wire _0662_;\n  wire _0663_;\n  wire _0664_;\n  wire _0665_;\n  wire _0666_;\n  wire _0667_;\n  wire _0668_;\n  wire _0669_;\n  wire _0670_;\n  wire _0671_;\n  wire _0672_;\n  wire _0673_;\n  wire _0674_;\n  wire _0675_;\n  wire _0676_;\n  wire _0677_;\n  wire _0678_;\n  wire _0679_;\n  wire _0680_;\n  wire _0681_;\n  wire _0682_;\n  wire _0683_;\n  wire _0684_;\n  wire _0685_;\n  wire _0686_;\n  wire _0687_;\n  wire _0688_;\n  wire _0689_;\n  wire _0690_;\n  wire _0691_;\n  wire _0692_;\n  wire _0693_;\n  wire _0694_;\n  wire _0695_;\n  wire _0696_;\n  wire _0697_;\n  wire _0698_;\n  wire _0699_;\n  wire _0700_;\n  wire _0701_;\n  wire _0702_;\n  wire _0703_;\n  wire _0704_;\n  wire _0705_;\n  wire _0706_;\n  wire _0707_;\n  wire _0708_;\n  wire _0709_;\n  wire _0710_;\n  wire _0711_;\n  wire _0712_;\n  wire _0713_;\n  wire _0714_;\n  wire _0715_;\n  wire _0716_;\n  wire _0717_;\n  wire _0718_;\n  wire _0719_;\n  wire _0720_;\n  wire _0721_;\n  wire _0722_;\n  wire _0723_;\n  wire _0724_;\n  wire _0725_;\n  wire _0726_;\n  wire _0727_;\n  wire _0728_;\n  wire _0729_;\n  wire _0730_;\n  wire _0731_;\n  wire _0732_;\n  wire _0733_;\n  wire _0734_;\n  wire _0735_;\n  wire _0736_;\n  wire _0737_;\n  wire _0738_;\n  wire _0739_;\n  wire _0740_;\n  wire _0741_;\n  wire _0742_;\n  wire _0743_;\n  wire _0744_;\n  wire _0745_;\n  wire _0746_;\n  wire _0747_;\n  wire _0748_;\n  wire _0749_;\n  wire _0750_;\n  wire _0751_;\n  wire _0752_;\n  wire _0753_;\n  wire _0754_;\n  wire _0755_;\n  wire _0756_;\n  wire _0757_;\n  wire _0758_;\n  wire _0759_;\n  wire _0760_;\n  wire _0761_;\n  wire _0762_;\n  wire _0763_;\n  wire _0764_;\n  wire _0765_;\n  wire _0766_;\n  wire _0767_;\n  wire _0768_;\n  wire _0769_;\n  wire _0770_;\n  wire _0771_;\n  wire _0772_;\n  wire _0773_;\n  wire _0774_;\n  wire _0775_;\n  wire _0776_;\n  wire _0777_;\n  wire _0778_;\n  wire _0779_;\n  wire _0780_;\n  wire _0781_;\n  wire _0782_;\n  wire _0783_;\n  wire _0784_;\n  wire _0785_;\n  wire _0786_;\n  wire _0787_;\n  wire _0788_;\n  wire _0789_;\n  wire _0790_;\n  wire _0791_;\n  wire _0792_;\n  wire _0793_;\n  wire _0794_;\n  wire _0795_;\n  wire _0796_;\n  wire _0797_;\n  wire _0798_;\n  wire _0799_;\n  wire _0800_;\n  wire _0801_;\n  wire _0802_;\n  wire _0803_;\n  wire _0804_;\n  wire _0805_;\n  wire _0806_;\n  wire _0807_;\n  wire _0808_;\n  wire _0809_;\n  wire _0810_;\n  wire _0811_;\n  wire _0812_;\n  wire _0813_;\n  wire _0814_;\n  wire _0815_;\n  wire _0816_;\n  wire _0817_;\n  wire _0818_;\n  wire _0819_;\n  wire _0820_;\n  wire _0821_;\n  wire _0822_;\n  wire _0823_;\n  wire _0824_;\n  wire _0825_;\n  wire _0826_;\n  wire _0827_;\n  wire _0828_;\n  wire _0829_;\n  wire _0830_;\n  wire _0831_;\n  wire _0832_;\n  wire _0833_;\n  wire _0834_;\n  wire _0835_;\n  wire _0836_;\n  wire _0837_;\n  wire _0838_;\n  wire _0839_;\n  wire _0840_;\n  wire _0841_;\n  wire _0842_;\n  wire _0843_;\n  wire _0844_;\n  wire _0845_;\n  wire _0846_;\n  wire _0847_;\n  wire _0848_;\n  wire _0849_;\n  wire _0850_;\n  wire _0851_;\n  wire _0852_;\n  wire _0853_;\n  wire _0854_;\n  wire _0855_;\n  wire _0856_;\n  wire _0857_;\n  wire _0858_;\n  wire _0859_;\n  wire _0860_;\n  wire _0861_;\n  wire _0862_;\n  wire _0863_;\n  wire _0864_;\n  wire _0865_;\n  wire _0866_;\n  wire _0867_;\n  wire _0868_;\n  wire _0869_;\n  wire _0870_;\n  wire _0871_;\n  wire _0872_;\n  wire _0873_;\n  wire _0874_;\n  wire _0875_;\n  wire _0876_;\n  wire _0877_;\n  wire _0878_;\n  wire _0879_;\n  wire _0880_;\n  wire _0881_;\n  wire _0882_;\n  wire _0883_;\n  wire _0884_;\n  wire _0885_;\n  wire _0886_;\n  wire _0887_;\n  wire _0888_;\n  wire _0889_;\n  wire _0890_;\n  wire _0891_;\n  wire _0892_;\n  wire _0893_;\n  wire _0894_;\n  wire _0895_;\n  wire _0896_;\n  wire _0897_;\n  wire _0898_;\n  wire _0899_;\n  wire _0900_;\n  wire _0901_;\n  wire _0902_;\n  wire _0903_;\n  wire _0904_;\n  wire _0905_;\n  wire _0906_;\n  wire _0907_;\n  wire _0908_;\n  wire _0909_;\n  wire _0910_;\n  wire _0911_;\n  wire _0912_;\n  wire _0913_;\n  wire _0914_;\n  wire _0915_;\n  wire _0916_;\n  wire _0917_;\n  wire _0918_;\n  wire _0919_;\n  wire _0920_;\n  wire _0921_;\n  wire _0922_;\n  wire _0923_;\n  wire _0924_;\n  wire _0925_;\n  wire _0926_;\n  wire _0927_;\n  wire _0928_;\n  wire _0929_;\n  wire _0930_;\n  wire _0931_;\n  wire _0932_;\n  wire _0933_;\n  wire _0934_;\n  wire _0935_;\n  wire _0936_;\n  wire _0937_;\n  wire _0938_;\n  wire _0939_;\n  wire _0940_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:368.12-368.22\" *)\n  wire [1:0] addr_lsb_r;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:55.22-55.27\" *)\n  input clk_i;\n  wire clk_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:121.6-121.20\" *)\n  wire issue_lsu_e1_w;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:369.12-369.23\" *)\n  wire load_byte_r;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:370.12-370.23\" *)\n  wire load_half_r;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:371.12-371.25\" *)\n  wire load_signed_r;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:67.22-67.34\" *)\n  input mem_accept_i;\n  wire mem_accept_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:68.22-68.31\" *)\n  input mem_ack_i;\n  wire mem_ack_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:75.22-75.32\" *)\n  output [31:0] mem_addr_o;\n  wire [31:0] mem_addr_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:100.14-100.24\" *)\n  reg [31:0] mem_addr_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:79.22-79.37\" *)\n  output mem_cacheable_o;\n  wire mem_cacheable_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:104.14-104.29\" *)\n  reg mem_cacheable_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:66.22-66.35\" *)\n  input [31:0] mem_data_rd_i;\n  wire [31:0] mem_data_rd_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:76.22-76.35\" *)\n  output [31:0] mem_data_wr_o;\n  wire [31:0] mem_data_wr_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:101.14-101.27\" *)\n  reg [31:0] mem_data_wr_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:69.22-69.33\" *)\n  input mem_error_i;\n  wire mem_error_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:83.22-83.33\" *)\n  output mem_flush_o;\n  wire mem_flush_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:107.14-107.25\" *)\n  reg mem_flush_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:81.22-81.38\" *)\n  output mem_invalidate_o;\n  wire mem_invalidate_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:105.14-105.30\" *)\n  reg mem_invalidate_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:71.22-71.38\" *)\n  input mem_load_fault_i;\n  wire mem_load_fault_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:111.14-111.24\" *)\n  reg mem_load_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:114.14-114.22\" *)\n  reg mem_ls_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:77.22-77.30\" *)\n  output mem_rd_o;\n  wire mem_rd_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:102.14-102.22\" *)\n  reg mem_rd_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:80.22-80.35\" *)\n  output [10:0] mem_req_tag_o;\n  wire [10:0] mem_req_tag_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:70.22-70.36\" *)\n  input [10:0] mem_resp_tag_i;\n  wire [10:0] mem_resp_tag_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:72.22-72.39\" *)\n  input mem_store_fault_i;\n  wire mem_store_fault_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:108.14-108.32\" *)\n  reg mem_unaligned_e1_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:109.14-109.32\" *)\n  reg mem_unaligned_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:78.22-78.30\" *)\n  output [3:0] mem_wr_o;\n  wire [3:0] mem_wr_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:103.14-103.22\" *)\n  reg [3:0] mem_wr_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:82.22-82.37\" *)\n  output mem_writeback_o;\n  wire mem_writeback_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:106.14-106.29\" *)\n  reg mem_writeback_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:112.14-112.22\" *)\n  reg mem_xb_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:113.14-113.22\" *)\n  reg mem_xh_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:60.22-60.38\" *)\n  input opcode_invalid_i;\n  wire opcode_invalid_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:58.22-58.37\" *)\n  input [31:0] opcode_opcode_i;\n  wire [31:0] opcode_opcode_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:59.22-59.33\" *)\n  input [31:0] opcode_pc_i;\n  wire [31:0] opcode_pc_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:62.22-62.37\" *)\n  input [4:0] opcode_ra_idx_i;\n  wire [4:0] opcode_ra_idx_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:64.22-64.41\" *)\n  input [31:0] opcode_ra_operand_i;\n  wire [31:0] opcode_ra_operand_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:63.22-63.37\" *)\n  input [4:0] opcode_rb_idx_i;\n  wire [4:0] opcode_rb_idx_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:65.22-65.41\" *)\n  input [31:0] opcode_rb_operand_i;\n  wire [31:0] opcode_rb_operand_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:61.22-61.37\" *)\n  input [4:0] opcode_rd_idx_i;\n  wire [4:0] opcode_rd_idx_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:57.22-57.36\" *)\n  input opcode_valid_i;\n  wire opcode_valid_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:119.5-119.21\" *)\n  reg pending_lsu_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:340.13-340.24\" *)\n  wire [31:0] resp_addr_w;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:341.13-341.24\" *)\n  wire resp_byte_w;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:342.13-342.24\" *)\n  wire resp_half_w;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:339.13-339.24\" *)\n  wire resp_load_w;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:343.13-343.26\" *)\n  wire resp_signed_w;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:56.22-56.27\" *)\n  input rst_i;\n  wire rst_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:87.22-87.29\" *)\n  output stall_o;\n  wire stall_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:372.12-372.23\" *)\n  wire [31:0] wb_result_r;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:86.22-86.43\" *)\n  output [5:0] writeback_exception_o;\n  wire [5:0] writeback_exception_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:84.22-84.39\" *)\n  output writeback_valid_o;\n  wire writeback_valid_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:85.22-85.39\" *)\n  output [31:0] writeback_value_o;\n  wire [31:0] writeback_value_o;\n  assign _0303_ = mem_ack_i & ~(mem_error_i);\n  assign _0304_ = pending_lsu_e2_q & ~(_0303_);\n  assign mem_rd_o = mem_rd_q & ~(_0304_);\n  assign mem_wr_o[0] = mem_wr_q[0] & ~(_0304_);\n  assign mem_wr_o[1] = mem_wr_q[1] & ~(_0304_);\n  assign _0305_ = ~(mem_wr_o[1] | mem_wr_o[0]);\n  assign mem_wr_o[2] = mem_wr_q[2] & ~(_0304_);\n  assign mem_wr_o[3] = mem_wr_q[3] & ~(_0304_);\n  assign _0306_ = mem_wr_o[3] | mem_wr_o[2];\n  assign _0307_ = _0305_ & ~(_0306_);\n  assign _0308_ = mem_rd_o | ~(_0307_);\n  assign _0309_ = _0308_ | mem_writeback_q;\n  assign _0310_ = ~(_0309_ | mem_invalidate_q);\n  assign _0311_ = _0310_ & ~(mem_flush_q);\n  assign issue_lsu_e1_w = mem_accept_i & ~(_0311_);\n  assign _0312_ = mem_error_i & mem_ack_i;\n  assign _0313_ = _0312_ | _0303_;\n  assign _0014_ = _0313_ | issue_lsu_e1_w;\n  assign _0314_ = ~(_0312_ | mem_unaligned_e2_q);\n  assign _0315_ = ~_0314_;\n  assign _0316_ = mem_wr_q[1] | mem_wr_q[0];\n  assign _0317_ = mem_wr_q[3] | mem_wr_q[2];\n  assign _0318_ = _0317_ | _0316_;\n  assign _0319_ = ~(_0318_ | mem_rd_q);\n  assign _0320_ = _0319_ & ~(mem_unaligned_e1_q);\n  assign _0321_ = _0320_ | ~(_0304_);\n  assign _0322_ = _0321_ & ~(_0315_);\n  assign _0323_ = mem_invalidate_q | mem_writeback_q;\n  assign _0324_ = _0323_ | mem_flush_q;\n  assign _0325_ = _0324_ | mem_rd_o;\n  assign _0326_ = _0307_ & ~(_0325_);\n  assign _0327_ = ~(_0326_ | mem_accept_i);\n  assign _0328_ = ~(_0327_ & _0322_);\n  assign _0329_ = _0314_ & ~(_0321_);\n  assign _0015_ = _0328_ & ~(_0329_);\n  assign _0330_ = _0327_ | _0304_;\n  assign stall_o = _0330_ | mem_unaligned_e1_q;\n  assign _0009_ = mem_unaligned_e1_q & ~(_0304_);\n  assign _0016_ = _0009_ | issue_lsu_e1_w;\n  assign writeback_valid_o = mem_ack_i | mem_unaligned_e2_q;\n  assign _0331_ = mem_load_fault_i & mem_error_i;\n  assign _0332_ = mem_store_fault_i & mem_error_i;\n  assign _0333_ = mem_error_i & resp_load_w;\n  assign _0334_ = mem_error_i & ~(resp_load_w);\n  assign _0335_ = _0334_ | _0333_;\n  assign _0336_ = _0335_ | _0332_;\n  assign _0337_ = _0336_ | _0331_;\n  assign _0338_ = mem_unaligned_e2_q & ~(resp_load_w);\n  assign _0339_ = _0337_ & ~(_0338_);\n  assign _0340_ = resp_load_w & mem_unaligned_e2_q;\n  assign writeback_exception_o[0] = _0339_ & ~(_0340_);\n  assign _0341_ = ~resp_load_w;\n  assign _0342_ = _0334_ | _0332_;\n  assign _0343_ = _0342_ & ~(_0331_);\n  assign writeback_exception_o[1] = mem_unaligned_e2_q ? _0341_ : _0343_;\n  assign _0344_ = mem_unaligned_e2_q ? _0341_ : mem_error_i;\n  assign writeback_exception_o[4] = _0344_ | _0340_;\n  assign _0345_ = ~(_0332_ | _0331_);\n  assign _0346_ = ~(_0345_ | _0338_);\n  assign writeback_exception_o[3] = _0346_ & ~(_0340_);\n  assign _0347_ = resp_addr_w[1] ? mem_data_rd_i[16] : mem_data_rd_i[0];\n  assign _0348_ = resp_half_w ? _0347_ : mem_data_rd_i[0];\n  assign _0349_ = resp_addr_w[0] & resp_addr_w[1];\n  assign _0350_ = resp_addr_w[0] | resp_addr_w[1];\n  assign _0351_ = mem_data_rd_i[0] & ~(_0350_);\n  assign _0352_ = resp_addr_w[1] | ~(resp_addr_w[0]);\n  assign _0353_ = mem_data_rd_i[8] & ~(_0352_);\n  assign _0354_ = _0353_ | _0351_;\n  assign _0355_ = resp_addr_w[0] | ~(resp_addr_w[1]);\n  assign _0356_ = mem_data_rd_i[16] & ~(_0355_);\n  assign _0357_ = _0356_ | _0354_;\n  assign _0358_ = _0349_ ? mem_data_rd_i[24] : _0357_;\n  assign _0359_ = resp_byte_w ? _0358_ : _0348_;\n  assign _0360_ = resp_load_w & mem_ack_i;\n  assign _0361_ = _0360_ & _0359_;\n  assign writeback_value_o[0] = _0314_ ? _0361_ : resp_addr_w[0];\n  assign _0362_ = ~mem_data_rd_i[1];\n  assign _0363_ = ~mem_data_rd_i[17];\n  assign _0364_ = resp_addr_w[1] ? _0363_ : _0362_;\n  assign _0365_ = resp_half_w ? _0364_ : _0362_;\n  assign _0366_ = ~mem_data_rd_i[25];\n  assign _0367_ = _0350_ | _0362_;\n  assign _0368_ = mem_data_rd_i[9] & ~(_0352_);\n  assign _0369_ = _0367_ & ~(_0368_);\n  assign _0370_ = mem_data_rd_i[17] & ~(_0355_);\n  assign _0371_ = _0369_ & ~(_0370_);\n  assign _0372_ = _0349_ ? _0366_ : _0371_;\n  assign _0373_ = resp_byte_w ? _0372_ : _0365_;\n  assign _0374_ = _0360_ & ~(_0373_);\n  assign writeback_value_o[1] = _0314_ ? _0374_ : resp_addr_w[1];\n  assign _0375_ = ~mem_data_rd_i[2];\n  assign _0376_ = ~mem_data_rd_i[18];\n  assign _0377_ = resp_addr_w[1] ? _0376_ : _0375_;\n  assign _0378_ = resp_half_w ? _0377_ : _0375_;\n  assign _0379_ = ~mem_data_rd_i[26];\n  assign _0380_ = _0350_ | _0375_;\n  assign _0381_ = mem_data_rd_i[10] & ~(_0352_);\n  assign _0382_ = _0380_ & ~(_0381_);\n  assign _0383_ = mem_data_rd_i[18] & ~(_0355_);\n  assign _0384_ = _0382_ & ~(_0383_);\n  assign _0385_ = _0349_ ? _0379_ : _0384_;\n  assign _0386_ = resp_byte_w ? _0385_ : _0378_;\n  assign _0387_ = _0360_ & ~(_0386_);\n  assign writeback_value_o[2] = _0314_ ? _0387_ : resp_addr_w[2];\n  assign _0388_ = ~mem_data_rd_i[3];\n  assign _0389_ = ~mem_data_rd_i[19];\n  assign _0390_ = resp_addr_w[1] ? _0389_ : _0388_;\n  assign _0391_ = resp_half_w ? _0390_ : _0388_;\n  assign _0392_ = ~mem_data_rd_i[27];\n  assign _0393_ = _0350_ | _0388_;\n  assign _0394_ = mem_data_rd_i[11] & ~(_0352_);\n  assign _0395_ = _0393_ & ~(_0394_);\n  assign _0396_ = mem_data_rd_i[19] & ~(_0355_);\n  assign _0397_ = _0395_ & ~(_0396_);\n  assign _0398_ = _0349_ ? _0392_ : _0397_;\n  assign _0399_ = resp_byte_w ? _0398_ : _0391_;\n  assign _0400_ = _0360_ & ~(_0399_);\n  assign writeback_value_o[3] = _0314_ ? _0400_ : resp_addr_w[3];\n  assign _0401_ = ~mem_data_rd_i[4];\n  assign _0402_ = ~mem_data_rd_i[20];\n  assign _0403_ = resp_addr_w[1] ? _0402_ : _0401_;\n  assign _0404_ = resp_half_w ? _0403_ : _0401_;\n  assign _0405_ = ~mem_data_rd_i[28];\n  assign _0406_ = _0350_ | _0401_;\n  assign _0407_ = mem_data_rd_i[12] & ~(_0352_);\n  assign _0408_ = _0406_ & ~(_0407_);\n  assign _0409_ = mem_data_rd_i[20] & ~(_0355_);\n  assign _0410_ = _0408_ & ~(_0409_);\n  assign _0411_ = _0349_ ? _0405_ : _0410_;\n  assign _0412_ = resp_byte_w ? _0411_ : _0404_;\n  assign _0413_ = _0360_ & ~(_0412_);\n  assign writeback_value_o[4] = _0314_ ? _0413_ : resp_addr_w[4];\n  assign _0414_ = ~mem_data_rd_i[5];\n  assign _0415_ = ~mem_data_rd_i[21];\n  assign _0416_ = resp_addr_w[1] ? _0415_ : _0414_;\n  assign _0417_ = resp_half_w ? _0416_ : _0414_;\n  assign _0418_ = ~mem_data_rd_i[29];\n  assign _0419_ = _0350_ | _0414_;\n  assign _0420_ = mem_data_rd_i[13] & ~(_0352_);\n  assign _0421_ = _0419_ & ~(_0420_);\n  assign _0422_ = mem_data_rd_i[21] & ~(_0355_);\n  assign _0423_ = _0421_ & ~(_0422_);\n  assign _0424_ = _0349_ ? _0418_ : _0423_;\n  assign _0425_ = resp_byte_w ? _0424_ : _0417_;\n  assign _0426_ = _0360_ & ~(_0425_);\n  assign writeback_value_o[5] = _0314_ ? _0426_ : resp_addr_w[5];\n  assign _0427_ = ~mem_data_rd_i[6];\n  assign _0428_ = ~mem_data_rd_i[22];\n  assign _0429_ = resp_addr_w[1] ? _0428_ : _0427_;\n  assign _0430_ = resp_half_w ? _0429_ : _0427_;\n  assign _0431_ = ~mem_data_rd_i[30];\n  assign _0432_ = _0350_ | _0427_;\n  assign _0433_ = mem_data_rd_i[14] & ~(_0352_);\n  assign _0434_ = _0432_ & ~(_0433_);\n  assign _0435_ = mem_data_rd_i[22] & ~(_0355_);\n  assign _0436_ = _0434_ & ~(_0435_);\n  assign _0437_ = _0349_ ? _0431_ : _0436_;\n  assign _0438_ = resp_byte_w ? _0437_ : _0430_;\n  assign _0439_ = _0360_ & ~(_0438_);\n  assign writeback_value_o[6] = _0314_ ? _0439_ : resp_addr_w[6];\n  assign _0440_ = ~mem_data_rd_i[7];\n  assign _0441_ = ~mem_data_rd_i[23];\n  assign _0442_ = resp_addr_w[1] ? _0441_ : _0440_;\n  assign _0443_ = resp_half_w ? _0442_ : _0440_;\n  assign _0444_ = ~mem_data_rd_i[31];\n  assign _0445_ = _0350_ | _0440_;\n  assign _0446_ = mem_data_rd_i[15] & ~(_0352_);\n  assign _0447_ = _0445_ & ~(_0446_);\n  assign _0448_ = mem_data_rd_i[23] & ~(_0355_);\n  assign _0449_ = _0447_ & ~(_0448_);\n  assign _0450_ = _0349_ ? _0444_ : _0449_;\n  assign _0451_ = resp_byte_w ? _0450_ : _0443_;\n  assign _0452_ = _0360_ & ~(_0451_);\n  assign writeback_value_o[7] = _0314_ ? _0452_ : resp_addr_w[7];\n  assign _0453_ = ~mem_data_rd_i[8];\n  assign _0454_ = ~mem_data_rd_i[24];\n  assign _0455_ = resp_addr_w[1] ? _0454_ : _0453_;\n  assign _0456_ = resp_half_w ? _0455_ : _0453_;\n  assign _0457_ = _0450_ | ~(resp_signed_w);\n  assign _0458_ = resp_byte_w ? _0457_ : _0456_;\n  assign _0459_ = _0360_ & ~(_0458_);\n  assign writeback_value_o[8] = _0314_ ? _0459_ : resp_addr_w[8];\n  assign _0460_ = ~mem_data_rd_i[9];\n  assign _0461_ = resp_addr_w[1] ? _0366_ : _0460_;\n  assign _0462_ = resp_half_w ? _0461_ : _0460_;\n  assign _0463_ = resp_byte_w ? _0457_ : _0462_;\n  assign _0464_ = _0360_ & ~(_0463_);\n  assign writeback_value_o[9] = _0314_ ? _0464_ : resp_addr_w[9];\n  assign _0465_ = ~mem_data_rd_i[10];\n  assign _0466_ = resp_addr_w[1] ? _0379_ : _0465_;\n  assign _0467_ = resp_half_w ? _0466_ : _0465_;\n  assign _0468_ = resp_byte_w ? _0457_ : _0467_;\n  assign _0469_ = _0360_ & ~(_0468_);\n  assign writeback_value_o[10] = _0314_ ? _0469_ : resp_addr_w[10];\n  assign _0470_ = ~mem_data_rd_i[11];\n  assign _0471_ = resp_addr_w[1] ? _0392_ : _0470_;\n  assign _0472_ = resp_half_w ? _0471_ : _0470_;\n  assign _0473_ = resp_byte_w ? _0457_ : _0472_;\n  assign _0474_ = _0360_ & ~(_0473_);\n  assign writeback_value_o[11] = _0314_ ? _0474_ : resp_addr_w[11];\n  assign _0475_ = ~mem_data_rd_i[12];\n  assign _0476_ = resp_addr_w[1] ? _0405_ : _0475_;\n  assign _0477_ = resp_half_w ? _0476_ : _0475_;\n  assign _0478_ = resp_byte_w ? _0457_ : _0477_;\n  assign _0479_ = _0360_ & ~(_0478_);\n  assign writeback_value_o[12] = _0314_ ? _0479_ : resp_addr_w[12];\n  assign _0480_ = ~mem_data_rd_i[13];\n  assign _0481_ = resp_addr_w[1] ? _0418_ : _0480_;\n  assign _0482_ = resp_half_w ? _0481_ : _0480_;\n  assign _0483_ = resp_byte_w ? _0457_ : _0482_;\n  assign _0484_ = _0360_ & ~(_0483_);\n  assign writeback_value_o[13] = _0314_ ? _0484_ : resp_addr_w[13];\n  assign _0485_ = ~mem_data_rd_i[14];\n  assign _0486_ = resp_addr_w[1] ? _0431_ : _0485_;\n  assign _0487_ = resp_half_w ? _0486_ : _0485_;\n  assign _0488_ = resp_byte_w ? _0457_ : _0487_;\n  assign _0489_ = _0360_ & ~(_0488_);\n  assign writeback_value_o[14] = _0314_ ? _0489_ : resp_addr_w[14];\n  assign _0490_ = ~mem_data_rd_i[15];\n  assign _0491_ = resp_addr_w[1] ? _0444_ : _0490_;\n  assign _0492_ = resp_half_w ? _0491_ : _0490_;\n  assign _0493_ = resp_byte_w ? _0457_ : _0492_;\n  assign _0494_ = _0360_ & ~(_0493_);\n  assign writeback_value_o[15] = _0314_ ? _0494_ : resp_addr_w[15];\n  assign _0495_ = ~mem_data_rd_i[16];\n  assign _0496_ = _0491_ | ~(resp_signed_w);\n  assign _0497_ = resp_half_w ? _0496_ : _0495_;\n  assign _0498_ = resp_byte_w ? _0457_ : _0497_;\n  assign _0499_ = _0360_ & ~(_0498_);\n  assign writeback_value_o[16] = _0314_ ? _0499_ : resp_addr_w[16];\n  assign _0500_ = resp_half_w ? _0496_ : _0363_;\n  assign _0501_ = resp_byte_w ? _0457_ : _0500_;\n  assign _0502_ = _0360_ & ~(_0501_);\n  assign writeback_value_o[17] = _0314_ ? _0502_ : resp_addr_w[17];\n  assign _0503_ = resp_half_w ? _0496_ : _0376_;\n  assign _0504_ = resp_byte_w ? _0457_ : _0503_;\n  assign _0505_ = _0360_ & ~(_0504_);\n  assign writeback_value_o[18] = _0314_ ? _0505_ : resp_addr_w[18];\n  assign _0506_ = resp_half_w ? _0496_ : _0389_;\n  assign _0507_ = resp_byte_w ? _0457_ : _0506_;\n  assign _0508_ = _0360_ & ~(_0507_);\n  assign writeback_value_o[19] = _0314_ ? _0508_ : resp_addr_w[19];\n  assign _0509_ = resp_half_w ? _0496_ : _0402_;\n  assign _0510_ = resp_byte_w ? _0457_ : _0509_;\n  assign _0511_ = _0360_ & ~(_0510_);\n  assign writeback_value_o[20] = _0314_ ? _0511_ : resp_addr_w[20];\n  assign _0512_ = resp_half_w ? _0496_ : _0415_;\n  assign _0513_ = resp_byte_w ? _0457_ : _0512_;\n  assign _0514_ = _0360_ & ~(_0513_);\n  assign writeback_value_o[21] = _0314_ ? _0514_ : resp_addr_w[21];\n  assign _0515_ = resp_half_w ? _0496_ : _0428_;\n  assign _0516_ = resp_byte_w ? _0457_ : _0515_;\n  assign _0517_ = _0360_ & ~(_0516_);\n  assign writeback_value_o[22] = _0314_ ? _0517_ : resp_addr_w[22];\n  assign _0518_ = resp_half_w ? _0496_ : _0441_;\n  assign _0519_ = resp_byte_w ? _0457_ : _0518_;\n  assign _0520_ = _0360_ & ~(_0519_);\n  assign writeback_value_o[23] = _0314_ ? _0520_ : resp_addr_w[23];\n  assign _0521_ = resp_half_w ? _0496_ : _0454_;\n  assign _0522_ = resp_byte_w ? _0457_ : _0521_;\n  assign _0523_ = _0360_ & ~(_0522_);\n  assign writeback_value_o[24] = _0314_ ? _0523_ : resp_addr_w[24];\n  assign _0524_ = resp_half_w ? _0496_ : _0366_;\n  assign _0525_ = resp_byte_w ? _0457_ : _0524_;\n  assign _0526_ = _0360_ & ~(_0525_);\n  assign writeback_value_o[25] = _0314_ ? _0526_ : resp_addr_w[25];\n  assign _0527_ = resp_half_w ? _0496_ : _0379_;\n  assign _0528_ = resp_byte_w ? _0457_ : _0527_;\n  assign _0529_ = _0360_ & ~(_0528_);\n  assign writeback_value_o[26] = _0314_ ? _0529_ : resp_addr_w[26];\n  assign _0530_ = resp_half_w ? _0496_ : _0392_;\n  assign _0531_ = resp_byte_w ? _0457_ : _0530_;\n  assign _0532_ = _0360_ & ~(_0531_);\n  assign writeback_value_o[27] = _0314_ ? _0532_ : resp_addr_w[27];\n  assign _0533_ = resp_half_w ? _0496_ : _0405_;\n  assign _0534_ = resp_byte_w ? _0457_ : _0533_;\n  assign _0535_ = _0360_ & ~(_0534_);\n  assign writeback_value_o[28] = _0314_ ? _0535_ : resp_addr_w[28];\n  assign _0536_ = resp_half_w ? _0496_ : _0418_;\n  assign _0537_ = resp_byte_w ? _0457_ : _0536_;\n  assign _0538_ = _0360_ & ~(_0537_);\n  assign writeback_value_o[29] = _0314_ ? _0538_ : resp_addr_w[29];\n  assign _0539_ = resp_half_w ? _0496_ : _0431_;\n  assign _0540_ = resp_byte_w ? _0457_ : _0539_;\n  assign _0541_ = _0360_ & ~(_0540_);\n  assign writeback_value_o[30] = _0314_ ? _0541_ : resp_addr_w[30];\n  assign _0542_ = resp_half_w ? _0496_ : _0444_;\n  assign _0543_ = resp_byte_w ? _0457_ : _0542_;\n  assign _0544_ = _0360_ & ~(_0543_);\n  assign writeback_value_o[31] = _0314_ ? _0544_ : resp_addr_w[31];\n  assign _0545_ = ~(opcode_opcode_i[1] & opcode_opcode_i[0]);\n  assign _0546_ = opcode_opcode_i[3] | opcode_opcode_i[2];\n  assign _0547_ = _0546_ | _0545_;\n  assign _0548_ = opcode_opcode_i[5] | opcode_opcode_i[4];\n  assign _0549_ = opcode_opcode_i[12] | opcode_opcode_i[6];\n  assign _0550_ = _0549_ | _0548_;\n  assign _0551_ = ~(_0550_ | _0547_);\n  assign _0552_ = opcode_opcode_i[13] | opcode_opcode_i[14];\n  assign _0553_ = _0552_ | ~(_0551_);\n  assign _0554_ = opcode_opcode_i[6] | ~(opcode_opcode_i[12]);\n  assign _0555_ = _0554_ | _0548_;\n  assign _0556_ = _0555_ | _0547_;\n  assign _0557_ = ~(_0556_ | _0552_);\n  assign _0558_ = _0557_ | ~(_0553_);\n  assign _0559_ = opcode_opcode_i[14] | ~(opcode_opcode_i[13]);\n  assign _0560_ = _0551_ & ~(_0559_);\n  assign _0561_ = _0560_ | _0558_;\n  assign _0006_ = _0561_ & ~(_0315_);\n  assign _0562_ = opcode_opcode_i[13] | ~(opcode_opcode_i[14]);\n  assign _0563_ = _0562_ | _0556_;\n  assign _0564_ = _0563_ & ~(_0557_);\n  assign _0565_ = opcode_opcode_i[4] | ~(opcode_opcode_i[5]);\n  assign _0566_ = _0565_ | _0554_;\n  assign _0567_ = _0566_ | _0547_;\n  assign _0568_ = ~(_0567_ | _0552_);\n  assign _0569_ = _0564_ & ~(_0568_);\n  assign _0013_ = _0314_ & ~(_0569_);\n  assign _0570_ = _0551_ & ~(_0562_);\n  assign _0571_ = _0553_ & ~(_0570_);\n  assign _0572_ = _0565_ | _0549_;\n  assign _0573_ = _0572_ | _0547_;\n  assign _0574_ = _0573_ | _0552_;\n  assign _0575_ = _0574_ & _0571_;\n  assign _0012_ = _0314_ & ~(_0575_);\n  assign _0576_ = _0570_ | _0561_;\n  assign _0577_ = _0563_ & ~(_0576_);\n  assign _0578_ = ~(opcode_opcode_i[13] & opcode_opcode_i[14]);\n  assign _0579_ = _0551_ & ~(_0578_);\n  assign _0580_ = _0577_ & ~(_0579_);\n  assign _0581_ = opcode_valid_i & ~(_0580_);\n  assign _0005_ = _0581_ & _0314_;\n  assign _0582_ = _0568_ | _0557_;\n  assign _0583_ = _0563_ & ~(_0582_);\n  assign _0584_ = opcode_valid_i & ~(_0583_);\n  assign _0585_ = ~opcode_ra_operand_i[0];\n  assign _0586_ = ~opcode_opcode_i[20];\n  assign _0587_ = ~opcode_opcode_i[7];\n  assign _0588_ = _0581_ ? _0586_ : _0587_;\n  assign _0589_ = _0588_ ^ opcode_ra_operand_i[0];\n  assign _0590_ = ~(opcode_opcode_i[5] & opcode_opcode_i[4]);\n  assign _0591_ = ~(opcode_opcode_i[12] & opcode_opcode_i[6]);\n  assign _0592_ = _0591_ | _0590_;\n  assign _0593_ = _0592_ | _0547_;\n  assign _0594_ = _0593_ | _0552_;\n  assign _0595_ = opcode_valid_i & ~(_0594_);\n  assign _0596_ = _0595_ ? _0585_ : _0589_;\n  assign _0597_ = _0584_ & ~(_0596_);\n  assign _0598_ = ~opcode_valid_i;\n  assign _0599_ = ~(_0573_ | _0559_);\n  assign _0600_ = ~(_0599_ | _0560_);\n  assign _0601_ = _0600_ & ~(_0579_);\n  assign _0602_ = _0601_ | _0598_;\n  assign _0603_ = ~opcode_ra_operand_i[1];\n  assign _0604_ = ~opcode_opcode_i[21];\n  assign _0605_ = ~opcode_opcode_i[8];\n  assign _0606_ = _0581_ ? _0604_ : _0605_;\n  assign _0607_ = _0606_ ^ _0603_;\n  assign _0608_ = _0588_ | _0585_;\n  assign _0609_ = _0608_ ^ _0607_;\n  assign _0610_ = _0595_ ? _0603_ : _0609_;\n  assign _0611_ = ~(_0610_ & _0596_);\n  assign _0612_ = _0602_ ? _0597_ : _0611_;\n  assign _0008_ = _0612_ & _0314_;\n  assign _0613_ = opcode_opcode_i[21] | opcode_opcode_i[20];\n  assign _0614_ = opcode_opcode_i[23] | opcode_opcode_i[22];\n  assign _0615_ = _0614_ | _0613_;\n  assign _0616_ = opcode_opcode_i[24] | ~(opcode_opcode_i[25]);\n  assign _0617_ = opcode_opcode_i[26] | ~(opcode_opcode_i[27]);\n  assign _0618_ = _0617_ | _0616_;\n  assign _0619_ = _0618_ | _0615_;\n  assign _0620_ = ~(opcode_opcode_i[29] & opcode_opcode_i[28]);\n  assign _0621_ = opcode_opcode_i[31] | opcode_opcode_i[30];\n  assign _0622_ = _0621_ | _0620_;\n  assign _0623_ = _0622_ | _0619_;\n  assign _0624_ = _0623_ | _0594_;\n  assign _0625_ = _0624_ | _0598_;\n  assign _0003_ = _0314_ & ~(_0625_);\n  assign _0626_ = opcode_opcode_i[21] | ~(opcode_opcode_i[20]);\n  assign _0627_ = _0626_ | _0614_;\n  assign _0628_ = _0627_ | _0618_;\n  assign _0629_ = _0628_ | _0622_;\n  assign _0630_ = ~(_0629_ | _0594_);\n  assign _0631_ = ~(_0630_ & opcode_valid_i);\n  assign _0011_ = _0314_ & ~(_0631_);\n  assign _0632_ = opcode_opcode_i[20] | ~(opcode_opcode_i[21]);\n  assign _0633_ = _0632_ | _0614_;\n  assign _0634_ = _0633_ | _0618_;\n  assign _0635_ = _0634_ | _0622_;\n  assign _0636_ = ~(_0635_ | _0594_);\n  assign _0637_ = ~(_0636_ & opcode_valid_i);\n  assign _0004_ = _0314_ & ~(_0637_);\n  assign _0638_ = ~opcode_ra_operand_i[31];\n  assign _0639_ = ~(opcode_ra_operand_i[31] ^ opcode_opcode_i[31]);\n  assign _0640_ = ~(opcode_ra_operand_i[30] & opcode_opcode_i[31]);\n  assign _0641_ = opcode_ra_operand_i[30] ^ opcode_opcode_i[31];\n  assign _0642_ = ~(opcode_ra_operand_i[29] & opcode_opcode_i[31]);\n  assign _0643_ = opcode_ra_operand_i[29] ^ opcode_opcode_i[31];\n  assign _0644_ = ~(opcode_ra_operand_i[28] & opcode_opcode_i[31]);\n  assign _0645_ = _0643_ & ~(_0644_);\n  assign _0646_ = _0642_ & ~(_0645_);\n  assign _0647_ = ~(opcode_ra_operand_i[28] ^ opcode_opcode_i[31]);\n  assign _0648_ = _0643_ & ~(_0647_);\n  assign _0649_ = ~(opcode_ra_operand_i[27] & opcode_opcode_i[31]);\n  assign _0650_ = ~(opcode_ra_operand_i[27] ^ opcode_opcode_i[31]);\n  assign _0651_ = ~(opcode_ra_operand_i[26] & opcode_opcode_i[31]);\n  assign _0652_ = ~(_0651_ | _0650_);\n  assign _0653_ = _0649_ & ~(_0652_);\n  assign _0654_ = opcode_ra_operand_i[25] & opcode_opcode_i[31];\n  assign _0655_ = ~(opcode_ra_operand_i[25] ^ opcode_opcode_i[31]);\n  assign _0656_ = ~(opcode_ra_operand_i[24] & opcode_opcode_i[31]);\n  assign _0657_ = ~(_0656_ | _0655_);\n  assign _0658_ = ~(_0657_ | _0654_);\n  assign _0659_ = ~(opcode_ra_operand_i[26] ^ opcode_opcode_i[31]);\n  assign _0660_ = _0650_ | _0659_;\n  assign _0661_ = ~(_0660_ | _0658_);\n  assign _0662_ = _0653_ & ~(_0661_);\n  assign _0663_ = ~(opcode_ra_operand_i[23] & opcode_opcode_i[31]);\n  assign _0664_ = ~(opcode_ra_operand_i[23] ^ opcode_opcode_i[31]);\n  assign _0665_ = ~(opcode_ra_operand_i[22] & opcode_opcode_i[31]);\n  assign _0666_ = ~(_0665_ | _0664_);\n  assign _0667_ = _0663_ & ~(_0666_);\n  assign _0668_ = opcode_ra_operand_i[21] & opcode_opcode_i[31];\n  assign _0669_ = ~(opcode_ra_operand_i[21] ^ opcode_opcode_i[31]);\n  assign _0670_ = ~(opcode_ra_operand_i[20] & opcode_opcode_i[31]);\n  assign _0671_ = ~(_0670_ | _0669_);\n  assign _0672_ = ~(_0671_ | _0668_);\n  assign _0673_ = ~(opcode_ra_operand_i[22] ^ opcode_opcode_i[31]);\n  assign _0674_ = _0664_ | _0673_;\n  assign _0675_ = ~(_0674_ | _0672_);\n  assign _0676_ = _0667_ & ~(_0675_);\n  assign _0677_ = opcode_ra_operand_i[19] & opcode_opcode_i[31];\n  assign _0678_ = ~(opcode_ra_operand_i[19] ^ opcode_opcode_i[31]);\n  assign _0679_ = ~(opcode_ra_operand_i[18] & opcode_opcode_i[31]);\n  assign _0680_ = ~(_0679_ | _0678_);\n  assign _0681_ = _0680_ | _0677_;\n  assign _0682_ = opcode_ra_operand_i[17] & opcode_opcode_i[31];\n  assign _0683_ = ~(opcode_ra_operand_i[17] ^ opcode_opcode_i[31]);\n  assign _0684_ = ~(opcode_ra_operand_i[16] & opcode_opcode_i[31]);\n  assign _0685_ = ~(_0684_ | _0683_);\n  assign _0686_ = ~(_0685_ | _0682_);\n  assign _0687_ = ~(opcode_ra_operand_i[18] ^ opcode_opcode_i[31]);\n  assign _0688_ = _0678_ | _0687_;\n  assign _0689_ = ~(_0688_ | _0686_);\n  assign _0690_ = _0689_ | _0681_;\n  assign _0691_ = ~(opcode_ra_operand_i[20] ^ opcode_opcode_i[31]);\n  assign _0692_ = _0669_ | _0691_;\n  assign _0693_ = _0674_ | _0692_;\n  assign _0694_ = _0690_ & ~(_0693_);\n  assign _0695_ = _0676_ & ~(_0694_);\n  assign _0696_ = opcode_ra_operand_i[15] & opcode_opcode_i[31];\n  assign _0697_ = ~(opcode_ra_operand_i[15] ^ opcode_opcode_i[31]);\n  assign _0698_ = ~(opcode_ra_operand_i[14] & opcode_opcode_i[31]);\n  assign _0699_ = ~(_0698_ | _0697_);\n  assign _0700_ = ~(_0699_ | _0696_);\n  assign _0701_ = opcode_ra_operand_i[13] & opcode_opcode_i[31];\n  assign _0702_ = ~(opcode_ra_operand_i[13] ^ opcode_opcode_i[31]);\n  assign _0703_ = ~(opcode_ra_operand_i[12] & opcode_opcode_i[31]);\n  assign _0704_ = ~(_0703_ | _0702_);\n  assign _0705_ = ~(_0704_ | _0701_);\n  assign _0706_ = ~(opcode_ra_operand_i[14] ^ opcode_opcode_i[31]);\n  assign _0707_ = _0697_ | _0706_;\n  assign _0708_ = ~(_0707_ | _0705_);\n  assign _0709_ = _0700_ & ~(_0708_);\n  assign _0710_ = opcode_ra_operand_i[11] & opcode_opcode_i[31];\n  assign _0711_ = ~(opcode_ra_operand_i[11] ^ opcode_opcode_i[31]);\n  assign _0712_ = ~(opcode_ra_operand_i[10] & opcode_opcode_i[30]);\n  assign _0713_ = ~(_0712_ | _0711_);\n  assign _0714_ = _0713_ | _0710_;\n  assign _0715_ = opcode_opcode_i[29] & opcode_ra_operand_i[9];\n  assign _0716_ = ~(opcode_opcode_i[29] ^ opcode_ra_operand_i[9]);\n  assign _0717_ = ~(opcode_opcode_i[28] & opcode_ra_operand_i[8]);\n  assign _0718_ = ~(_0717_ | _0716_);\n  assign _0719_ = ~(_0718_ | _0715_);\n  assign _0720_ = ~(opcode_ra_operand_i[10] ^ opcode_opcode_i[30]);\n  assign _0721_ = _0711_ | _0720_;\n  assign _0722_ = ~(_0721_ | _0719_);\n  assign _0723_ = _0722_ | _0714_;\n  assign _0724_ = ~(opcode_ra_operand_i[12] ^ opcode_opcode_i[31]);\n  assign _0725_ = _0702_ | _0724_;\n  assign _0726_ = _0707_ | _0725_;\n  assign _0727_ = _0723_ & ~(_0726_);\n  assign _0728_ = _0709_ & ~(_0727_);\n  assign _0729_ = opcode_opcode_i[27] & opcode_ra_operand_i[7];\n  assign _0730_ = ~(opcode_opcode_i[27] ^ opcode_ra_operand_i[7]);\n  assign _0731_ = ~(opcode_ra_operand_i[6] & opcode_opcode_i[26]);\n  assign _0732_ = ~(_0731_ | _0730_);\n  assign _0733_ = ~(_0732_ | _0729_);\n  assign _0734_ = opcode_opcode_i[25] & opcode_ra_operand_i[5];\n  assign _0735_ = ~(opcode_opcode_i[25] ^ opcode_ra_operand_i[5]);\n  assign _0736_ = ~_0735_;\n  assign _0737_ = ~opcode_ra_operand_i[4];\n  assign _0738_ = ~opcode_opcode_i[24];\n  assign _0739_ = ~opcode_opcode_i[11];\n  assign _0740_ = _0581_ ? _0738_ : _0739_;\n  assign _0741_ = _0740_ | _0737_;\n  assign _0742_ = _0736_ & ~(_0741_);\n  assign _0743_ = _0742_ | _0734_;\n  assign _0744_ = ~(opcode_ra_operand_i[6] ^ opcode_opcode_i[26]);\n  assign _0745_ = _0730_ | _0744_;\n  assign _0746_ = _0743_ & ~(_0745_);\n  assign _0747_ = _0746_ | ~(_0733_);\n  assign _0748_ = ~opcode_ra_operand_i[3];\n  assign _0749_ = ~opcode_opcode_i[23];\n  assign _0750_ = ~opcode_opcode_i[10];\n  assign _0751_ = _0581_ ? _0749_ : _0750_;\n  assign _0752_ = _0751_ | _0748_;\n  assign _0753_ = _0751_ ^ _0748_;\n  assign _0754_ = ~opcode_ra_operand_i[2];\n  assign _0755_ = ~opcode_opcode_i[22];\n  assign _0756_ = ~opcode_opcode_i[9];\n  assign _0757_ = _0581_ ? _0755_ : _0756_;\n  assign _0758_ = _0757_ | _0754_;\n  assign _0759_ = _0753_ & ~(_0758_);\n  assign _0760_ = _0752_ & ~(_0759_);\n  assign _0761_ = _0606_ | _0603_;\n  assign _0762_ = _0607_ & ~(_0608_);\n  assign _0763_ = _0761_ & ~(_0762_);\n  assign _0764_ = _0757_ ^ opcode_ra_operand_i[2];\n  assign _0765_ = _0764_ | ~(_0753_);\n  assign _0766_ = ~(_0765_ | _0763_);\n  assign _0767_ = _0760_ & ~(_0766_);\n  assign _0768_ = _0740_ ^ opcode_ra_operand_i[4];\n  assign _0769_ = _0735_ | _0768_;\n  assign _0770_ = _0745_ | _0769_;\n  assign _0771_ = ~(_0770_ | _0767_);\n  assign _0772_ = _0771_ | _0747_;\n  assign _0773_ = ~(opcode_opcode_i[28] ^ opcode_ra_operand_i[8]);\n  assign _0774_ = _0716_ | _0773_;\n  assign _0775_ = _0721_ | _0774_;\n  assign _0776_ = _0726_ | _0775_;\n  assign _0777_ = _0772_ & ~(_0776_);\n  assign _0778_ = _0777_ | ~(_0728_);\n  assign _0779_ = ~(opcode_ra_operand_i[16] ^ opcode_opcode_i[31]);\n  assign _0780_ = _0683_ | _0779_;\n  assign _0781_ = _0688_ | _0780_;\n  assign _0782_ = _0693_ | _0781_;\n  assign _0783_ = _0778_ & ~(_0782_);\n  assign _0784_ = _0695_ & ~(_0783_);\n  assign _0785_ = ~(opcode_ra_operand_i[24] ^ opcode_opcode_i[31]);\n  assign _0786_ = _0655_ | _0785_;\n  assign _0787_ = _0660_ | _0786_;\n  assign _0788_ = ~(_0787_ | _0784_);\n  assign _0789_ = _0662_ & ~(_0788_);\n  assign _0790_ = _0648_ & ~(_0789_);\n  assign _0791_ = _0646_ & ~(_0790_);\n  assign _0792_ = _0641_ & ~(_0791_);\n  assign _0793_ = _0640_ & ~(_0792_);\n  assign _0794_ = ~(_0793_ ^ _0639_);\n  assign _0795_ = _0595_ ? _0638_ : _0794_;\n  assign _0796_ = ~_0764_;\n  assign _0797_ = _0763_ ^ _0796_;\n  assign _0798_ = _0595_ ? _0754_ : _0797_;\n  assign _0799_ = _0796_ & ~(_0763_);\n  assign _0800_ = _0758_ & ~(_0799_);\n  assign _0801_ = _0800_ ^ _0753_;\n  assign _0802_ = _0595_ ? _0748_ : _0801_;\n  assign _0803_ = ~(_0802_ & _0798_);\n  assign _0804_ = ~(_0803_ | _0611_);\n  assign _0805_ = ~_0768_;\n  assign _0806_ = _0767_ ^ _0805_;\n  assign _0807_ = _0595_ ? _0737_ : _0806_;\n  assign _0808_ = ~opcode_ra_operand_i[5];\n  assign _0809_ = _0805_ & ~(_0767_);\n  assign _0810_ = _0741_ & ~(_0809_);\n  assign _0811_ = _0810_ ^ _0736_;\n  assign _0812_ = _0595_ ? _0808_ : _0811_;\n  assign _0813_ = ~(_0812_ & _0807_);\n  assign _0814_ = ~opcode_ra_operand_i[6];\n  assign _0815_ = ~_0744_;\n  assign _0816_ = _0769_ | _0767_;\n  assign _0817_ = _0816_ & ~(_0743_);\n  assign _0818_ = _0817_ ^ _0815_;\n  assign _0819_ = _0595_ ? _0814_ : _0818_;\n  assign _0820_ = ~opcode_ra_operand_i[7];\n  assign _0821_ = _0815_ & ~(_0817_);\n  assign _0822_ = _0821_ | ~(_0731_);\n  assign _0823_ = _0822_ ^ _0730_;\n  assign _0824_ = _0595_ ? _0820_ : _0823_;\n  assign _0825_ = ~(_0824_ & _0819_);\n  assign _0826_ = _0825_ | _0813_;\n  assign _0827_ = _0804_ & ~(_0826_);\n  assign _0828_ = ~opcode_ra_operand_i[8];\n  assign _0829_ = _0772_ ^ _0773_;\n  assign _0830_ = _0595_ ? _0828_ : _0829_;\n  assign _0831_ = ~opcode_ra_operand_i[9];\n  assign _0832_ = _0772_ & ~(_0773_);\n  assign _0833_ = _0832_ | ~(_0717_);\n  assign _0834_ = _0833_ ^ _0716_;\n  assign _0835_ = _0595_ ? _0831_ : _0834_;\n  assign _0836_ = ~(_0835_ & _0830_);\n  assign _0837_ = ~opcode_ra_operand_i[10];\n  assign _0838_ = ~_0720_;\n  assign _0839_ = _0772_ & ~(_0774_);\n  assign _0840_ = _0719_ & ~(_0839_);\n  assign _0841_ = _0840_ ^ _0838_;\n  assign _0842_ = _0595_ ? _0837_ : _0841_;\n  assign _0843_ = ~opcode_ra_operand_i[11];\n  assign _0844_ = _0838_ & ~(_0840_);\n  assign _0845_ = _0844_ | ~(_0712_);\n  assign _0846_ = _0845_ ^ _0711_;\n  assign _0847_ = _0595_ ? _0843_ : _0846_;\n  assign _0848_ = ~(_0847_ & _0842_);\n  assign _0849_ = _0848_ | _0836_;\n  assign _0850_ = ~opcode_ra_operand_i[12];\n  assign _0851_ = ~_0724_;\n  assign _0852_ = _0772_ & ~(_0775_);\n  assign _0853_ = ~(_0852_ | _0723_);\n  assign _0854_ = _0853_ ^ _0851_;\n  assign _0855_ = _0595_ ? _0850_ : _0854_;\n  assign _0856_ = ~opcode_ra_operand_i[13];\n  assign _0857_ = _0851_ & ~(_0853_);\n  assign _0858_ = _0857_ | ~(_0703_);\n  assign _0859_ = _0858_ ^ _0702_;\n  assign _0860_ = _0595_ ? _0856_ : _0859_;\n  assign _0861_ = ~(_0860_ & _0855_);\n  assign _0862_ = ~opcode_ra_operand_i[14];\n  assign _0863_ = ~_0706_;\n  assign _0864_ = ~(_0725_ | _0853_);\n  assign _0865_ = _0705_ & ~(_0864_);\n  assign _0866_ = _0865_ ^ _0863_;\n  assign _0867_ = _0595_ ? _0862_ : _0866_;\n  assign _0868_ = ~opcode_ra_operand_i[15];\n  assign _0869_ = _0863_ & ~(_0865_);\n  assign _0870_ = _0869_ | ~(_0698_);\n  assign _0871_ = _0870_ ^ _0697_;\n  assign _0872_ = _0595_ ? _0868_ : _0871_;\n  assign _0873_ = ~(_0872_ & _0867_);\n  assign _0874_ = _0873_ | _0861_;\n  assign _0875_ = _0874_ | _0849_;\n  assign _0876_ = _0827_ & ~(_0875_);\n  assign _0877_ = ~opcode_ra_operand_i[16];\n  assign _0878_ = _0778_ ^ _0779_;\n  assign _0879_ = _0595_ ? _0877_ : _0878_;\n  assign _0880_ = ~opcode_ra_operand_i[17];\n  assign _0881_ = _0778_ & ~(_0779_);\n  assign _0882_ = _0881_ | ~(_0684_);\n  assign _0883_ = _0882_ ^ _0683_;\n  assign _0884_ = _0595_ ? _0880_ : _0883_;\n  assign _0885_ = ~(_0884_ & _0879_);\n  assign _0886_ = ~opcode_ra_operand_i[18];\n  assign _0887_ = ~_0687_;\n  assign _0888_ = _0778_ & ~(_0780_);\n  assign _0889_ = _0686_ & ~(_0888_);\n  assign _0890_ = _0889_ ^ _0887_;\n  assign _0891_ = _0595_ ? _0886_ : _0890_;\n  assign _0892_ = ~opcode_ra_operand_i[19];\n  assign _0893_ = _0887_ & ~(_0889_);\n  assign _0894_ = _0893_ | ~(_0679_);\n  assign _0895_ = _0894_ ^ _0678_;\n  assign _0896_ = _0595_ ? _0892_ : _0895_;\n  assign _0897_ = ~(_0896_ & _0891_);\n  assign _0898_ = _0897_ | _0885_;\n  assign _0899_ = ~opcode_ra_operand_i[20];\n  assign _0900_ = ~_0691_;\n  assign _0901_ = _0778_ & ~(_0781_);\n  assign _0902_ = ~(_0901_ | _0690_);\n  assign _0903_ = _0902_ ^ _0900_;\n  assign _0904_ = _0595_ ? _0899_ : _0903_;\n  assign _0905_ = ~opcode_ra_operand_i[21];\n  assign _0906_ = _0900_ & ~(_0902_);\n  assign _0907_ = _0906_ | ~(_0670_);\n  assign _0908_ = _0907_ ^ _0669_;\n  assign _0909_ = _0595_ ? _0905_ : _0908_;\n  assign _0910_ = ~(_0909_ & _0904_);\n  assign _0911_ = ~opcode_ra_operand_i[22];\n  assign _0912_ = ~_0673_;\n  assign _0913_ = ~(_0692_ | _0902_);\n  assign _0914_ = _0672_ & ~(_0913_);\n  assign _0915_ = _0914_ ^ _0912_;\n  assign _0916_ = _0595_ ? _0911_ : _0915_;\n  assign _0917_ = ~opcode_ra_operand_i[23];\n  assign _0918_ = _0912_ & ~(_0914_);\n  assign _0919_ = _0918_ | ~(_0665_);\n  assign _0920_ = _0919_ ^ _0664_;\n  assign _0921_ = _0595_ ? _0917_ : _0920_;\n  assign _0922_ = ~(_0921_ & _0916_);\n  assign _0923_ = _0922_ | _0910_;\n  assign _0924_ = _0923_ | _0898_;\n  assign _0925_ = ~opcode_ra_operand_i[24];\n  assign _0926_ = ~_0785_;\n  assign _0927_ = _0784_ ^ _0926_;\n  assign _0928_ = _0595_ ? _0925_ : _0927_;\n  assign _0929_ = ~opcode_ra_operand_i[25];\n  assign _0930_ = _0926_ & ~(_0784_);\n  assign _0931_ = _0930_ | ~(_0656_);\n  assign _0932_ = _0931_ ^ _0655_;\n  assign _0933_ = _0595_ ? _0929_ : _0932_;\n  assign _0934_ = ~(_0933_ & _0928_);\n  assign _0935_ = ~opcode_ra_operand_i[26];\n  assign _0936_ = ~_0659_;\n  assign _0937_ = ~(_0786_ | _0784_);\n  assign _0938_ = _0658_ & ~(_0937_);\n  assign _0939_ = _0938_ ^ _0936_;\n  assign _0940_ = _0595_ ? _0935_ : _0939_;\n  assign _0017_ = ~opcode_ra_operand_i[27];\n  assign _0018_ = _0936_ & ~(_0938_);\n  assign _0019_ = _0018_ | ~(_0651_);\n  assign _0020_ = _0019_ ^ _0650_;\n  assign _0021_ = _0595_ ? _0017_ : _0020_;\n  assign _0022_ = ~(_0021_ & _0940_);\n  assign _0023_ = _0022_ | _0934_;\n  assign _0024_ = ~(_0791_ ^ _0641_);\n  assign _0025_ = _0595_ ? opcode_ra_operand_i[30] : _0024_;\n  assign _0026_ = ~_0025_;\n  assign _0027_ = _0026_ & ~(_0795_);\n  assign _0028_ = ~opcode_ra_operand_i[29];\n  assign _0029_ = ~(_0789_ | _0647_);\n  assign _0030_ = _0644_ & ~(_0029_);\n  assign _0031_ = _0030_ ^ _0643_;\n  assign _0032_ = _0595_ ? _0028_ : _0031_;\n  assign _0033_ = _0789_ ^ _0647_;\n  assign _0034_ = _0595_ ? opcode_ra_operand_i[28] : _0033_;\n  assign _0035_ = _0032_ & ~(_0034_);\n  assign _0036_ = ~(_0035_ & _0027_);\n  assign _0037_ = _0036_ | _0023_;\n  assign _0038_ = _0037_ | _0924_;\n  assign _0039_ = _0876_ & ~(_0038_);\n  assign _0040_ = _0795_ & ~(_0039_);\n  assign _0041_ = _0921_ | _0916_;\n  assign _0042_ = _0909_ | _0904_;\n  assign _0043_ = _0042_ | _0041_;\n  assign _0044_ = _0896_ | _0891_;\n  assign _0045_ = _0884_ | _0879_;\n  assign _0046_ = _0045_ | _0044_;\n  assign _0047_ = _0046_ | _0043_;\n  assign _0048_ = _0021_ | _0940_;\n  assign _0049_ = _0933_ | _0928_;\n  assign _0050_ = _0049_ | _0048_;\n  assign _0051_ = _0050_ | _0036_;\n  assign _0052_ = _0051_ | _0047_;\n  assign _0053_ = _0872_ | _0867_;\n  assign _0054_ = _0860_ | _0855_;\n  assign _0055_ = _0054_ | _0053_;\n  assign _0056_ = _0847_ | _0842_;\n  assign _0057_ = _0835_ | _0830_;\n  assign _0058_ = _0057_ | _0056_;\n  assign _0059_ = _0058_ | _0055_;\n  assign _0060_ = _0824_ | _0819_;\n  assign _0061_ = _0812_ | _0807_;\n  assign _0062_ = _0061_ | _0060_;\n  assign _0063_ = _0802_ | _0798_;\n  assign _0064_ = _0610_ | _0596_;\n  assign _0065_ = _0064_ | _0063_;\n  assign _0066_ = _0065_ | _0062_;\n  assign _0067_ = _0066_ | _0059_;\n  assign _0068_ = _0067_ | _0052_;\n  assign _0069_ = _0026_ | _0795_;\n  assign _0070_ = _0027_ & ~(_0035_);\n  assign _0071_ = _0069_ & ~(_0070_);\n  assign _0072_ = _0068_ & ~(_0071_);\n  assign _0073_ = _0072_ | _0040_;\n  assign _0074_ = _0636_ | _0630_;\n  assign _0075_ = _0624_ & ~(_0074_);\n  assign _0076_ = opcode_valid_i & ~(_0075_);\n  assign _0077_ = _0073_ & ~(_0076_);\n  assign _0001_ = _0314_ & ~(_0077_);\n  assign _0078_ = ~(_0599_ & opcode_valid_i);\n  assign _0079_ = ~(_0078_ | _0612_);\n  assign _0080_ = _0596_ & ~(_0610_);\n  assign _0081_ = ~_0080_;\n  assign _0082_ = _0610_ & _0596_;\n  assign _0083_ = _0574_ | _0598_;\n  assign _0084_ = _0082_ & ~(_0083_);\n  assign _0085_ = ~(_0568_ & opcode_valid_i);\n  assign _0086_ = ~(_0085_ | _0612_);\n  assign _0087_ = _0086_ ? _0081_ : _0084_;\n  assign _0088_ = ~(_0087_ | _0079_);\n  assign _0010_[0] = _0314_ & ~(_0088_);\n  assign _0089_ = _0596_ | ~(_0610_);\n  assign _0090_ = ~(_0089_ | _0083_);\n  assign _0091_ = _0086_ ? _0081_ : _0090_;\n  assign _0092_ = ~(_0091_ | _0079_);\n  assign _0010_[1] = _0314_ & ~(_0092_);\n  assign _0093_ = _0610_ | ~(_0596_);\n  assign _0094_ = ~(_0093_ | _0083_);\n  assign _0095_ = _0086_ ? _0080_ : _0094_;\n  assign _0096_ = ~(_0095_ | _0079_);\n  assign _0010_[2] = _0314_ & ~(_0096_);\n  assign _0097_ = ~(_0610_ | _0596_);\n  assign _0098_ = _0083_ | ~(_0097_);\n  assign _0099_ = _0086_ ? _0081_ : _0098_;\n  assign _0100_ = _0099_ & ~(_0079_);\n  assign _0010_[3] = _0314_ & ~(_0100_);\n  assign _0101_ = _0612_ | ~(_0581_);\n  assign _0007_ = _0314_ & ~(_0101_);\n  assign _0102_ = ~opcode_rb_operand_i[0];\n  assign _0103_ = _0610_ & ~(_0596_);\n  assign _0104_ = _0611_ | _0102_;\n  assign _0105_ = _0104_ | _0083_;\n  assign _0106_ = _0080_ | _0102_;\n  assign _0107_ = _0086_ ? _0106_ : _0105_;\n  assign _0108_ = _0079_ ? _0102_ : _0107_;\n  assign _0002_[0] = _0314_ & ~(_0108_);\n  assign _0109_ = ~opcode_rb_operand_i[1];\n  assign _0110_ = _0611_ | _0109_;\n  assign _0111_ = _0110_ | _0083_;\n  assign _0112_ = _0080_ | _0109_;\n  assign _0113_ = _0086_ ? _0112_ : _0111_;\n  assign _0114_ = _0079_ ? _0109_ : _0113_;\n  assign _0002_[1] = _0314_ & ~(_0114_);\n  assign _0115_ = ~opcode_rb_operand_i[2];\n  assign _0116_ = _0611_ | _0115_;\n  assign _0117_ = _0116_ | _0083_;\n  assign _0118_ = _0080_ | _0115_;\n  assign _0119_ = _0086_ ? _0118_ : _0117_;\n  assign _0120_ = _0079_ ? _0115_ : _0119_;\n  assign _0002_[2] = _0314_ & ~(_0120_);\n  assign _0121_ = ~opcode_rb_operand_i[3];\n  assign _0122_ = _0611_ | _0121_;\n  assign _0123_ = _0122_ | _0083_;\n  assign _0124_ = _0080_ | _0121_;\n  assign _0125_ = _0086_ ? _0124_ : _0123_;\n  assign _0126_ = _0079_ ? _0121_ : _0125_;\n  assign _0002_[3] = _0314_ & ~(_0126_);\n  assign _0127_ = ~opcode_rb_operand_i[4];\n  assign _0128_ = _0611_ | _0127_;\n  assign _0129_ = _0128_ | _0083_;\n  assign _0130_ = _0080_ | _0127_;\n  assign _0131_ = _0086_ ? _0130_ : _0129_;\n  assign _0132_ = _0079_ ? _0127_ : _0131_;\n  assign _0002_[4] = _0314_ & ~(_0132_);\n  assign _0133_ = ~opcode_rb_operand_i[5];\n  assign _0134_ = _0611_ | _0133_;\n  assign _0135_ = _0134_ | _0083_;\n  assign _0136_ = _0080_ | _0133_;\n  assign _0137_ = _0086_ ? _0136_ : _0135_;\n  assign _0138_ = _0079_ ? _0133_ : _0137_;\n  assign _0002_[5] = _0314_ & ~(_0138_);\n  assign _0139_ = ~opcode_rb_operand_i[6];\n  assign _0140_ = _0611_ | _0139_;\n  assign _0141_ = _0140_ | _0083_;\n  assign _0142_ = _0080_ | _0139_;\n  assign _0143_ = _0086_ ? _0142_ : _0141_;\n  assign _0144_ = _0079_ ? _0139_ : _0143_;\n  assign _0002_[6] = _0314_ & ~(_0144_);\n  assign _0145_ = ~opcode_rb_operand_i[7];\n  assign _0146_ = _0611_ | _0145_;\n  assign _0147_ = _0146_ | _0083_;\n  assign _0148_ = _0080_ | _0145_;\n  assign _0149_ = _0086_ ? _0148_ : _0147_;\n  assign _0150_ = _0079_ ? _0145_ : _0149_;\n  assign _0002_[7] = _0314_ & ~(_0150_);\n  assign _0151_ = ~opcode_rb_operand_i[8];\n  assign _0152_ = ~(_0103_ & opcode_rb_operand_i[0]);\n  assign _0153_ = _0152_ | _0097_;\n  assign _0154_ = _0153_ | _0083_;\n  assign _0155_ = _0080_ | _0151_;\n  assign _0156_ = _0086_ ? _0155_ : _0154_;\n  assign _0157_ = _0079_ ? _0151_ : _0156_;\n  assign _0002_[8] = _0314_ & ~(_0157_);\n  assign _0158_ = ~opcode_rb_operand_i[9];\n  assign _0159_ = ~(_0103_ & opcode_rb_operand_i[1]);\n  assign _0160_ = _0159_ | _0097_;\n  assign _0161_ = _0160_ | _0083_;\n  assign _0162_ = _0080_ | _0158_;\n  assign _0163_ = _0086_ ? _0162_ : _0161_;\n  assign _0164_ = _0079_ ? _0158_ : _0163_;\n  assign _0002_[9] = _0314_ & ~(_0164_);\n  assign _0165_ = ~opcode_rb_operand_i[10];\n  assign _0166_ = ~(_0103_ & opcode_rb_operand_i[2]);\n  assign _0167_ = _0166_ | _0097_;\n  assign _0168_ = _0167_ | _0083_;\n  assign _0169_ = _0080_ | _0165_;\n  assign _0170_ = _0086_ ? _0169_ : _0168_;\n  assign _0171_ = _0079_ ? _0165_ : _0170_;\n  assign _0002_[10] = _0314_ & ~(_0171_);\n  assign _0172_ = ~opcode_rb_operand_i[11];\n  assign _0173_ = ~(_0103_ & opcode_rb_operand_i[3]);\n  assign _0174_ = _0173_ | _0097_;\n  assign _0175_ = _0174_ | _0083_;\n  assign _0176_ = _0080_ | _0172_;\n  assign _0177_ = _0086_ ? _0176_ : _0175_;\n  assign _0178_ = _0079_ ? _0172_ : _0177_;\n  assign _0002_[11] = _0314_ & ~(_0178_);\n  assign _0179_ = ~opcode_rb_operand_i[12];\n  assign _0180_ = ~(_0103_ & opcode_rb_operand_i[4]);\n  assign _0181_ = _0180_ | _0097_;\n  assign _0182_ = _0181_ | _0083_;\n  assign _0183_ = _0080_ | _0179_;\n  assign _0184_ = _0086_ ? _0183_ : _0182_;\n  assign _0185_ = _0079_ ? _0179_ : _0184_;\n  assign _0002_[12] = _0314_ & ~(_0185_);\n  assign _0186_ = ~opcode_rb_operand_i[13];\n  assign _0187_ = ~(_0103_ & opcode_rb_operand_i[5]);\n  assign _0188_ = _0187_ | _0097_;\n  assign _0189_ = _0188_ | _0083_;\n  assign _0190_ = _0080_ | _0186_;\n  assign _0191_ = _0086_ ? _0190_ : _0189_;\n  assign _0192_ = _0079_ ? _0186_ : _0191_;\n  assign _0002_[13] = _0314_ & ~(_0192_);\n  assign _0193_ = ~opcode_rb_operand_i[14];\n  assign _0194_ = ~(_0103_ & opcode_rb_operand_i[6]);\n  assign _0195_ = _0194_ | _0097_;\n  assign _0196_ = _0195_ | _0083_;\n  assign _0197_ = _0080_ | _0193_;\n  assign _0198_ = _0086_ ? _0197_ : _0196_;\n  assign _0199_ = _0079_ ? _0193_ : _0198_;\n  assign _0002_[14] = _0314_ & ~(_0199_);\n  assign _0200_ = ~opcode_rb_operand_i[15];\n  assign _0201_ = ~(_0103_ & opcode_rb_operand_i[7]);\n  assign _0202_ = _0201_ | _0097_;\n  assign _0203_ = _0202_ | _0083_;\n  assign _0204_ = _0080_ | _0200_;\n  assign _0205_ = _0086_ ? _0204_ : _0203_;\n  assign _0206_ = _0079_ ? _0200_ : _0205_;\n  assign _0002_[15] = _0314_ & ~(_0206_);\n  assign _0207_ = ~opcode_rb_operand_i[16];\n  assign _0208_ = ~(_0080_ & opcode_rb_operand_i[0]);\n  assign _0209_ = _0208_ | _0097_;\n  assign _0210_ = _0209_ | _0083_;\n  assign _0211_ = _0086_ ? _0208_ : _0210_;\n  assign _0212_ = _0079_ ? _0207_ : _0211_;\n  assign _0002_[16] = _0314_ & ~(_0212_);\n  assign _0213_ = ~opcode_rb_operand_i[17];\n  assign _0214_ = ~(_0080_ & opcode_rb_operand_i[1]);\n  assign _0215_ = _0214_ | _0097_;\n  assign _0216_ = _0215_ | _0083_;\n  assign _0217_ = _0086_ ? _0214_ : _0216_;\n  assign _0218_ = _0079_ ? _0213_ : _0217_;\n  assign _0002_[17] = _0314_ & ~(_0218_);\n  assign _0219_ = ~opcode_rb_operand_i[18];\n  assign _0220_ = ~(_0080_ & opcode_rb_operand_i[2]);\n  assign _0221_ = _0220_ | _0097_;\n  assign _0222_ = _0221_ | _0083_;\n  assign _0223_ = _0086_ ? _0220_ : _0222_;\n  assign _0224_ = _0079_ ? _0219_ : _0223_;\n  assign _0002_[18] = _0314_ & ~(_0224_);\n  assign _0225_ = ~opcode_rb_operand_i[19];\n  assign _0226_ = ~(_0080_ & opcode_rb_operand_i[3]);\n  assign _0227_ = _0226_ | _0097_;\n  assign _0228_ = _0227_ | _0083_;\n  assign _0229_ = _0086_ ? _0226_ : _0228_;\n  assign _0230_ = _0079_ ? _0225_ : _0229_;\n  assign _0002_[19] = _0314_ & ~(_0230_);\n  assign _0231_ = ~opcode_rb_operand_i[20];\n  assign _0232_ = ~(_0080_ & opcode_rb_operand_i[4]);\n  assign _0233_ = _0232_ | _0097_;\n  assign _0234_ = _0233_ | _0083_;\n  assign _0235_ = _0086_ ? _0232_ : _0234_;\n  assign _0236_ = _0079_ ? _0231_ : _0235_;\n  assign _0002_[20] = _0314_ & ~(_0236_);\n  assign _0237_ = ~opcode_rb_operand_i[21];\n  assign _0238_ = ~(_0080_ & opcode_rb_operand_i[5]);\n  assign _0239_ = _0238_ | _0097_;\n  assign _0240_ = _0239_ | _0083_;\n  assign _0241_ = _0086_ ? _0238_ : _0240_;\n  assign _0242_ = _0079_ ? _0237_ : _0241_;\n  assign _0002_[21] = _0314_ & ~(_0242_);\n  assign _0243_ = ~opcode_rb_operand_i[22];\n  assign _0244_ = ~(_0080_ & opcode_rb_operand_i[6]);\n  assign _0245_ = _0244_ | _0097_;\n  assign _0246_ = _0245_ | _0083_;\n  assign _0247_ = _0086_ ? _0244_ : _0246_;\n  assign _0248_ = _0079_ ? _0243_ : _0247_;\n  assign _0002_[22] = _0314_ & ~(_0248_);\n  assign _0249_ = ~opcode_rb_operand_i[23];\n  assign _0250_ = ~(_0080_ & opcode_rb_operand_i[7]);\n  assign _0251_ = _0250_ | _0097_;\n  assign _0252_ = _0251_ | _0083_;\n  assign _0253_ = _0086_ ? _0250_ : _0252_;\n  assign _0254_ = _0079_ ? _0249_ : _0253_;\n  assign _0002_[23] = _0314_ & ~(_0254_);\n  assign _0255_ = ~opcode_rb_operand_i[24];\n  assign _0256_ = ~(_0097_ & opcode_rb_operand_i[0]);\n  assign _0257_ = _0256_ | _0083_;\n  assign _0258_ = ~(_0080_ & opcode_rb_operand_i[8]);\n  assign _0259_ = _0086_ ? _0258_ : _0257_;\n  assign _0260_ = _0079_ ? _0255_ : _0259_;\n  assign _0002_[24] = _0314_ & ~(_0260_);\n  assign _0261_ = ~opcode_rb_operand_i[25];\n  assign _0262_ = ~(_0097_ & opcode_rb_operand_i[1]);\n  assign _0263_ = _0262_ | _0083_;\n  assign _0264_ = ~(_0080_ & opcode_rb_operand_i[9]);\n  assign _0265_ = _0086_ ? _0264_ : _0263_;\n  assign _0266_ = _0079_ ? _0261_ : _0265_;\n  assign _0002_[25] = _0314_ & ~(_0266_);\n  assign _0267_ = ~opcode_rb_operand_i[26];\n  assign _0268_ = ~(_0097_ & opcode_rb_operand_i[2]);\n  assign _0269_ = _0268_ | _0083_;\n  assign _0270_ = ~(_0080_ & opcode_rb_operand_i[10]);\n  assign _0271_ = _0086_ ? _0270_ : _0269_;\n  assign _0272_ = _0079_ ? _0267_ : _0271_;\n  assign _0002_[26] = _0314_ & ~(_0272_);\n  assign _0273_ = ~opcode_rb_operand_i[27];\n  assign _0274_ = ~(_0097_ & opcode_rb_operand_i[3]);\n  assign _0275_ = _0274_ | _0083_;\n  assign _0276_ = ~(_0080_ & opcode_rb_operand_i[11]);\n  assign _0277_ = _0086_ ? _0276_ : _0275_;\n  assign _0278_ = _0079_ ? _0273_ : _0277_;\n  assign _0002_[27] = _0314_ & ~(_0278_);\n  assign _0279_ = ~opcode_rb_operand_i[28];\n  assign _0280_ = ~(_0097_ & opcode_rb_operand_i[4]);\n  assign _0281_ = _0280_ | _0083_;\n  assign _0282_ = ~(_0080_ & opcode_rb_operand_i[12]);\n  assign _0283_ = _0086_ ? _0282_ : _0281_;\n  assign _0284_ = _0079_ ? _0279_ : _0283_;\n  assign _0002_[28] = _0314_ & ~(_0284_);\n  assign _0285_ = ~opcode_rb_operand_i[29];\n  assign _0286_ = ~(_0097_ & opcode_rb_operand_i[5]);\n  assign _0287_ = _0286_ | _0083_;\n  assign _0288_ = ~(_0080_ & opcode_rb_operand_i[13]);\n  assign _0289_ = _0086_ ? _0288_ : _0287_;\n  assign _0290_ = _0079_ ? _0285_ : _0289_;\n  assign _0002_[29] = _0314_ & ~(_0290_);\n  assign _0291_ = ~opcode_rb_operand_i[30];\n  assign _0292_ = ~(_0097_ & opcode_rb_operand_i[6]);\n  assign _0293_ = _0292_ | _0083_;\n  assign _0294_ = ~(_0080_ & opcode_rb_operand_i[14]);\n  assign _0295_ = _0086_ ? _0294_ : _0293_;\n  assign _0296_ = _0079_ ? _0291_ : _0295_;\n  assign _0002_[30] = _0314_ & ~(_0296_);\n  assign _0297_ = ~opcode_rb_operand_i[31];\n  assign _0298_ = ~(_0097_ & opcode_rb_operand_i[7]);\n  assign _0299_ = _0298_ | _0083_;\n  assign _0300_ = ~(_0080_ & opcode_rb_operand_i[15]);\n  assign _0301_ = _0086_ ? _0300_ : _0299_;\n  assign _0302_ = _0079_ ? _0297_ : _0301_;\n  assign _0002_[31] = _0314_ & ~(_0302_);\n  assign _0000_[0] = _0314_ & ~(_0596_);\n  assign _0000_[1] = _0314_ & ~(_0610_);\n  assign _0000_[2] = _0314_ & ~(_0798_);\n  assign _0000_[3] = _0314_ & ~(_0802_);\n  assign _0000_[4] = _0314_ & ~(_0807_);\n  assign _0000_[5] = _0314_ & ~(_0812_);\n  assign _0000_[6] = _0314_ & ~(_0819_);\n  assign _0000_[7] = _0314_ & ~(_0824_);\n  assign _0000_[8] = _0314_ & ~(_0830_);\n  assign _0000_[9] = _0314_ & ~(_0835_);\n  assign _0000_[10] = _0314_ & ~(_0842_);\n  assign _0000_[11] = _0314_ & ~(_0847_);\n  assign _0000_[12] = _0314_ & ~(_0855_);\n  assign _0000_[13] = _0314_ & ~(_0860_);\n  assign _0000_[14] = _0314_ & ~(_0867_);\n  assign _0000_[15] = _0314_ & ~(_0872_);\n  assign _0000_[16] = _0314_ & ~(_0879_);\n  assign _0000_[17] = _0314_ & ~(_0884_);\n  assign _0000_[18] = _0314_ & ~(_0891_);\n  assign _0000_[19] = _0314_ & ~(_0896_);\n  assign _0000_[20] = _0314_ & ~(_0904_);\n  assign _0000_[21] = _0314_ & ~(_0909_);\n  assign _0000_[22] = _0314_ & ~(_0916_);\n  assign _0000_[23] = _0314_ & ~(_0921_);\n  assign _0000_[24] = _0314_ & ~(_0928_);\n  assign _0000_[25] = _0314_ & ~(_0933_);\n  assign _0000_[26] = _0314_ & ~(_0940_);\n  assign _0000_[27] = _0314_ & ~(_0021_);\n  assign _0000_[28] = _0034_ & ~(_0315_);\n  assign _0000_[29] = _0314_ & ~(_0032_);\n  assign _0000_[30] = _0025_ & ~(_0315_);\n  assign _0000_[31] = _0314_ & ~(_0795_);\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:125.1-131.30\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pending_lsu_e2_q <= 1'h0;\n    else if (_0014_) pending_lsu_e2_q <= issue_lsu_e1_w;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[0] <= 1'h0;\n    else if (_0015_) mem_addr_q[0] <= _0000_[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[1] <= 1'h0;\n    else if (_0015_) mem_addr_q[1] <= _0000_[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[2] <= 1'h0;\n    else if (_0015_) mem_addr_q[2] <= _0000_[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[3] <= 1'h0;\n    else if (_0015_) mem_addr_q[3] <= _0000_[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[4] <= 1'h0;\n    else if (_0015_) mem_addr_q[4] <= _0000_[4];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[5] <= 1'h0;\n    else if (_0015_) mem_addr_q[5] <= _0000_[5];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[6] <= 1'h0;\n    else if (_0015_) mem_addr_q[6] <= _0000_[6];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[7] <= 1'h0;\n    else if (_0015_) mem_addr_q[7] <= _0000_[7];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[8] <= 1'h0;\n    else if (_0015_) mem_addr_q[8] <= _0000_[8];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[9] <= 1'h0;\n    else if (_0015_) mem_addr_q[9] <= _0000_[9];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[10] <= 1'h0;\n    else if (_0015_) mem_addr_q[10] <= _0000_[10];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[11] <= 1'h0;\n    else if (_0015_) mem_addr_q[11] <= _0000_[11];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[12] <= 1'h0;\n    else if (_0015_) mem_addr_q[12] <= _0000_[12];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[13] <= 1'h0;\n    else if (_0015_) mem_addr_q[13] <= _0000_[13];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[14] <= 1'h0;\n    else if (_0015_) mem_addr_q[14] <= _0000_[14];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[15] <= 1'h0;\n    else if (_0015_) mem_addr_q[15] <= _0000_[15];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[16] <= 1'h0;\n    else if (_0015_) mem_addr_q[16] <= _0000_[16];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[17] <= 1'h0;\n    else if (_0015_) mem_addr_q[17] <= _0000_[17];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[18] <= 1'h0;\n    else if (_0015_) mem_addr_q[18] <= _0000_[18];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[19] <= 1'h0;\n    else if (_0015_) mem_addr_q[19] <= _0000_[19];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[20] <= 1'h0;\n    else if (_0015_) mem_addr_q[20] <= _0000_[20];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[21] <= 1'h0;\n    else if (_0015_) mem_addr_q[21] <= _0000_[21];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[22] <= 1'h0;\n    else if (_0015_) mem_addr_q[22] <= _0000_[22];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[23] <= 1'h0;\n    else if (_0015_) mem_addr_q[23] <= _0000_[23];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[24] <= 1'h0;\n    else if (_0015_) mem_addr_q[24] <= _0000_[24];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[25] <= 1'h0;\n    else if (_0015_) mem_addr_q[25] <= _0000_[25];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[26] <= 1'h0;\n    else if (_0015_) mem_addr_q[26] <= _0000_[26];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[27] <= 1'h0;\n    else if (_0015_) mem_addr_q[27] <= _0000_[27];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[28] <= 1'h0;\n    else if (_0015_) mem_addr_q[28] <= _0000_[28];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[29] <= 1'h0;\n    else if (_0015_) mem_addr_q[29] <= _0000_[29];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[30] <= 1'h0;\n    else if (_0015_) mem_addr_q[30] <= _0000_[30];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_addr_q[31] <= 1'h0;\n    else if (_0015_) mem_addr_q[31] <= _0000_[31];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[0] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[0] <= _0002_[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[1] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[1] <= _0002_[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[2] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[2] <= _0002_[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[3] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[3] <= _0002_[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[4] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[4] <= _0002_[4];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[5] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[5] <= _0002_[5];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[6] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[6] <= _0002_[6];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[7] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[7] <= _0002_[7];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[8] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[8] <= _0002_[8];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[9] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[9] <= _0002_[9];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[10] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[10] <= _0002_[10];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[11] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[11] <= _0002_[11];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[12] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[12] <= _0002_[12];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[13] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[13] <= _0002_[13];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[14] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[14] <= _0002_[14];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[15] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[15] <= _0002_[15];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[16] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[16] <= _0002_[16];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[17] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[17] <= _0002_[17];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[18] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[18] <= _0002_[18];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[19] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[19] <= _0002_[19];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[20] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[20] <= _0002_[20];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[21] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[21] <= _0002_[21];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[22] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[22] <= _0002_[22];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[23] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[23] <= _0002_[23];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[24] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[24] <= _0002_[24];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[25] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[25] <= _0002_[25];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[26] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[26] <= _0002_[26];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[27] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[27] <= _0002_[27];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[28] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[28] <= _0002_[28];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[29] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[29] <= _0002_[29];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[30] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[30] <= _0002_[30];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_data_wr_q[31] <= 1'h0;\n    else if (_0015_) mem_data_wr_q[31] <= _0002_[31];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_rd_q <= 1'h0;\n    else if (_0015_) mem_rd_q <= _0007_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_wr_q[0] <= 1'h0;\n    else if (_0015_) mem_wr_q[0] <= _0010_[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_wr_q[1] <= 1'h0;\n    else if (_0015_) mem_wr_q[1] <= _0010_[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_wr_q[2] <= 1'h0;\n    else if (_0015_) mem_wr_q[2] <= _0010_[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_wr_q[3] <= 1'h0;\n    else if (_0015_) mem_wr_q[3] <= _0010_[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_cacheable_q <= 1'h0;\n    else if (_0015_) mem_cacheable_q <= _0001_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_invalidate_q <= 1'h0;\n    else if (_0015_) mem_invalidate_q <= _0004_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_writeback_q <= 1'h0;\n    else if (_0015_) mem_writeback_q <= _0011_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_flush_q <= 1'h0;\n    else if (_0015_) mem_flush_q <= _0003_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_unaligned_e1_q <= 1'h0;\n    else if (_0015_) mem_unaligned_e1_q <= _0008_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_load_q <= 1'h0;\n    else if (_0015_) mem_load_q <= _0005_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_xb_q <= 1'h0;\n    else if (_0015_) mem_xb_q <= _0012_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_xh_q <= 1'h0;\n    else if (_0015_) mem_xh_q <= _0013_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:139.1-143.64\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_unaligned_e2_q <= 1'h0;\n    else mem_unaligned_e2_q <= _0009_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:261.1-324.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) mem_ls_q <= 1'h0;\n    else if (_0015_) mem_ls_q <= _0006_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:351.1-363.2\" *)\n  \\$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\\riscv_lsu_fifo  u_lsu_request (\n    .clk_i(clk_i),\n    .data_in_i({ mem_addr_q, mem_ls_q, mem_xh_q, mem_xb_q, mem_load_q }),\n    .data_out_o({ resp_addr_w, resp_signed_w, resp_half_w, resp_byte_w, resp_load_w }),\n    .pop_i(writeback_valid_o),\n    .push_i(_0016_),\n    .rst_i(rst_i)\n  );\n  assign addr_lsb_r = resp_addr_w[1:0];\n  assign load_byte_r = resp_byte_w;\n  assign load_half_r = resp_half_w;\n  assign load_signed_r = resp_signed_w;\n  assign mem_addr_o = { mem_addr_q[31:2], 2'h0 };\n  assign mem_cacheable_o = mem_cacheable_q;\n  assign mem_data_wr_o = mem_data_wr_q;\n  assign mem_flush_o = mem_flush_q;\n  assign mem_invalidate_o = mem_invalidate_q;\n  assign mem_req_tag_o = 11'h000;\n  assign mem_writeback_o = mem_writeback_q;\n  assign wb_result_r = writeback_value_o;\n  assign { writeback_exception_o[5], writeback_exception_o[2] } = { 1'h0, writeback_exception_o[4] };\nendmodule\n\n(* dynports =  1  *)\n(* src = \"../riscv/core/riscv/riscv_lsu.v:438.1-527.10\" *)\nmodule riscv_lsu_fifo(clk_i, rst_i, data_in_i, push_i, pop_i, data_out_o, accept_o, valid_o);\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:497.9-497.26\" *)\n  wire _000_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:504.9-504.24\" *)\n  wire _001_;\n  wire _002_;\n  wire _003_;\n  wire _004_;\n  wire _005_;\n  wire _006_;\n  wire _007_;\n  wire _008_;\n  wire _009_;\n  wire _010_;\n  wire _011_;\n  wire _012_;\n  wire _013_;\n  wire _014_;\n  wire _015_;\n  wire _016_;\n  wire _017_;\n  wire _018_;\n  wire _019_;\n  wire _020_;\n  wire _021_;\n  wire _022_;\n  wire _023_;\n  wire _024_;\n  wire _025_;\n  wire _026_;\n  wire _027_;\n  wire _028_;\n  wire _029_;\n  wire _030_;\n  wire _031_;\n  wire _032_;\n  wire _033_;\n  wire _034_;\n  wire _035_;\n  wire _036_;\n  wire _037_;\n  wire _038_;\n  wire _039_;\n  wire _040_;\n  wire _041_;\n  wire _042_;\n  wire _043_;\n  wire _044_;\n  wire _045_;\n  wire _046_;\n  wire _047_;\n  wire _048_;\n  wire _049_;\n  wire _050_;\n  wire _051_;\n  wire _052_;\n  wire _053_;\n  wire _054_;\n  wire _055_;\n  wire _056_;\n  wire _057_;\n  wire _058_;\n  wire _059_;\n  wire _060_;\n  wire _061_;\n  wire _062_;\n  wire _063_;\n  wire _064_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:500.28-500.40|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.23-270.24\" *)\n  wire [1:0] _065_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:500.28-500.40|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.26-270.27\" *)\n  wire [1:0] _066_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:505.26-505.38|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.23-270.24\" *)\n  wire [1:0] _067_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:505.26-505.38|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.26-270.27\" *)\n  wire [1:0] _068_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:509.20-509.31|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.23-270.24\" *)\n  (* unused_bits = \"1 2\" *)\n  wire [2:0] _069_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:509.20-509.31|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.26-270.27\" *)\n  wire [2:0] _070_;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:460.26-460.34\" *)\n  output accept_o;\n  wire accept_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:452.26-452.31\" *)\n  input clk_i;\n  wire clk_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:475.19-475.26\" *)\n  reg [2:0] count_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:454.26-454.35\" *)\n  input [7:0] data_in_i;\n  wire [7:0] data_in_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:459.26-459.36\" *)\n  output [7:0] data_out_o;\n  wire [7:0] data_out_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:456.26-456.31\" *)\n  input pop_i;\n  wire pop_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:455.26-455.32\" *)\n  input push_i;\n  wire push_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:472.19-472.24\" *)\n  reg [7:0] \\ram_q[0] ;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:472.19-472.24\" *)\n  reg [7:0] \\ram_q[1] ;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:472.19-472.24\" *)\n  reg [7:0] \\ram_q[2] ;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:472.19-472.24\" *)\n  reg [7:0] \\ram_q[3] ;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:473.19-473.27\" *)\n  reg [1:0] rd_ptr_q;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:453.26-453.31\" *)\n  input rst_i;\n  wire rst_i;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:461.26-461.33\" *)\n  output valid_o;\n  wire valid_o;\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:474.19-474.27\" *)\n  reg [1:0] wr_ptr_q;\n  assign _065_[0] = ~wr_ptr_q[0];\n  assign _067_[0] = ~rd_ptr_q[0];\n  assign _043_ = ~count_q[2];\n  assign _044_ = count_q[1] | count_q[0];\n  assign _045_ = _043_ & ~(_044_);\n  assign valid_o = ~_045_;\n  assign _046_ = count_q[2] & ~(_044_);\n  assign accept_o = ~_046_;\n  assign _000_ = push_i & ~(_046_);\n  assign _001_ = pop_i & ~(_045_);\n  assign _002_ = _001_ ^ _000_;\n  assign _047_ = wr_ptr_q[0] | wr_ptr_q[1];\n  assign _006_ = _000_ & ~(_047_);\n  assign _048_ = wr_ptr_q[1] | ~(wr_ptr_q[0]);\n  assign _005_ = _000_ & ~(_048_);\n  assign _049_ = wr_ptr_q[0] | ~(wr_ptr_q[1]);\n  assign _004_ = _000_ & ~(_049_);\n  assign _050_ = ~(wr_ptr_q[0] & wr_ptr_q[1]);\n  assign _003_ = _000_ & ~(_050_);\n  assign _051_ = ~(rd_ptr_q[1] | rd_ptr_q[0]);\n  assign _052_ = ~(rd_ptr_q[1] & rd_ptr_q[0]);\n  assign _053_ = \\ram_q[3] [0] & ~(_052_);\n  assign _054_ = rd_ptr_q[0] | ~(rd_ptr_q[1]);\n  assign _055_ = \\ram_q[2] [0] & ~(_054_);\n  assign _056_ = _055_ | _053_;\n  assign _057_ = rd_ptr_q[1] | ~(rd_ptr_q[0]);\n  assign _058_ = \\ram_q[1] [0] & ~(_057_);\n  assign _059_ = _058_ | _056_;\n  assign data_out_o[0] = _051_ ? \\ram_q[0] [0] : _059_;\n  assign _060_ = \\ram_q[3] [1] & ~(_052_);\n  assign _061_ = \\ram_q[2] [1] & ~(_054_);\n  assign _062_ = _061_ | _060_;\n  assign _063_ = \\ram_q[1] [1] & ~(_057_);\n  assign _064_ = _063_ | _062_;\n  assign data_out_o[1] = _051_ ? \\ram_q[0] [1] : _064_;\n  assign _007_ = \\ram_q[3] [2] & ~(_052_);\n  assign _008_ = \\ram_q[2] [2] & ~(_054_);\n  assign _009_ = _008_ | _007_;\n  assign _010_ = \\ram_q[1] [2] & ~(_057_);\n  assign _011_ = _010_ | _009_;\n  assign data_out_o[2] = _051_ ? \\ram_q[0] [2] : _011_;\n  assign _012_ = \\ram_q[3] [3] & ~(_052_);\n  assign _013_ = \\ram_q[2] [3] & ~(_054_);\n  assign _014_ = _013_ | _012_;\n  assign _015_ = \\ram_q[1] [3] & ~(_057_);\n  assign _016_ = _015_ | _014_;\n  assign data_out_o[3] = _051_ ? \\ram_q[0] [3] : _016_;\n  assign _017_ = \\ram_q[3] [4] & ~(_052_);\n  assign _018_ = \\ram_q[2] [4] & ~(_054_);\n  assign _019_ = _018_ | _017_;\n  assign _020_ = \\ram_q[1] [4] & ~(_057_);\n  assign _021_ = _020_ | _019_;\n  assign data_out_o[4] = _051_ ? \\ram_q[0] [4] : _021_;\n  assign _022_ = \\ram_q[3] [5] & ~(_052_);\n  assign _023_ = \\ram_q[2] [5] & ~(_054_);\n  assign _024_ = _023_ | _022_;\n  assign _025_ = \\ram_q[1] [5] & ~(_057_);\n  assign _026_ = _025_ | _024_;\n  assign data_out_o[5] = _051_ ? \\ram_q[0] [5] : _026_;\n  assign _027_ = \\ram_q[3] [6] & ~(_052_);\n  assign _028_ = \\ram_q[2] [6] & ~(_054_);\n  assign _029_ = _028_ | _027_;\n  assign _030_ = \\ram_q[1] [6] & ~(_057_);\n  assign _031_ = _030_ | _029_;\n  assign data_out_o[6] = _051_ ? \\ram_q[0] [6] : _031_;\n  assign _032_ = \\ram_q[3] [7] & ~(_052_);\n  assign _033_ = \\ram_q[2] [7] & ~(_054_);\n  assign _034_ = _033_ | _032_;\n  assign _035_ = \\ram_q[1] [7] & ~(_057_);\n  assign _036_ = _035_ | _034_;\n  assign data_out_o[7] = _051_ ? \\ram_q[0] [7] : _036_;\n  assign _069_[0] = ~count_q[0];\n  assign _037_ = _000_ & ~(_001_);\n  assign _038_ = _037_ ^ count_q[1];\n  assign _070_[1] = _038_ ^ _069_[0];\n  assign _039_ = _037_ ^ count_q[2];\n  assign _040_ = _037_ | ~(count_q[1]);\n  assign _041_ = count_q[0] & ~(_038_);\n  assign _042_ = _040_ & ~(_041_);\n  assign _070_[2] = _042_ ^ _039_;\n  assign _068_[1] = ~(_054_ & _057_);\n  assign _066_[1] = ~(_049_ & _048_);\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) rd_ptr_q[0] <= 1'h0;\n    else if (_001_) rd_ptr_q[0] <= _067_[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) rd_ptr_q[1] <= 1'h0;\n    else if (_001_) rd_ptr_q[1] <= _068_[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) wr_ptr_q[0] <= 1'h0;\n    else if (_000_) wr_ptr_q[0] <= _065_[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) wr_ptr_q[1] <= 1'h0;\n    else if (_000_) wr_ptr_q[1] <= _066_[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) count_q[0] <= 1'h0;\n    else if (_002_) count_q[0] <= _069_[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) count_q[1] <= 1'h0;\n    else if (_002_) count_q[1] <= _070_[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) count_q[2] <= 1'h0;\n    else if (_002_) count_q[2] <= _070_[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [0] <= 1'h0;\n    else if (_006_) \\ram_q[0] [0] <= data_in_i[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [1] <= 1'h0;\n    else if (_006_) \\ram_q[0] [1] <= data_in_i[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [2] <= 1'h0;\n    else if (_006_) \\ram_q[0] [2] <= data_in_i[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [3] <= 1'h0;\n    else if (_006_) \\ram_q[0] [3] <= data_in_i[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [4] <= 1'h0;\n    else if (_006_) \\ram_q[0] [4] <= data_in_i[4];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [5] <= 1'h0;\n    else if (_006_) \\ram_q[0] [5] <= data_in_i[5];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [6] <= 1'h0;\n    else if (_006_) \\ram_q[0] [6] <= data_in_i[6];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[0] [7] <= 1'h0;\n    else if (_006_) \\ram_q[0] [7] <= data_in_i[7];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [0] <= 1'h0;\n    else if (_005_) \\ram_q[1] [0] <= data_in_i[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [1] <= 1'h0;\n    else if (_005_) \\ram_q[1] [1] <= data_in_i[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [2] <= 1'h0;\n    else if (_005_) \\ram_q[1] [2] <= data_in_i[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [3] <= 1'h0;\n    else if (_005_) \\ram_q[1] [3] <= data_in_i[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [4] <= 1'h0;\n    else if (_005_) \\ram_q[1] [4] <= data_in_i[4];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [5] <= 1'h0;\n    else if (_005_) \\ram_q[1] [5] <= data_in_i[5];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [6] <= 1'h0;\n    else if (_005_) \\ram_q[1] [6] <= data_in_i[6];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[1] [7] <= 1'h0;\n    else if (_005_) \\ram_q[1] [7] <= data_in_i[7];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[2] [0] <= 1'h0;\n    else if (_004_) \\ram_q[2] [0] <= data_in_i[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[2] [1] <= 1'h0;\n    else if (_004_) \\ram_q[2] [1] <= data_in_i[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[2] [2] <= 1'h0;\n    else if (_004_) \\ram_q[2] [2] <= data_in_i[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[2] [3] <= 1'h0;\n    else if (_004_) \\ram_q[2] [3] <= data_in_i[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[2] [4] <= 1'h0;\n    else if (_004_) \\ram_q[2] [4] <= data_in_i[4];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[2] [5] <= 1'h0;\n    else if (_004_) \\ram_q[2] [5] <= data_in_i[5];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[2] [6] <= 1'h0;\n    else if (_004_) \\ram_q[2] [6] <= data_in_i[6];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[2] [7] <= 1'h0;\n    else if (_004_) \\ram_q[2] [7] <= data_in_i[7];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[3] [0] <= 1'h0;\n    else if (_003_) \\ram_q[3] [0] <= data_in_i[0];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[3] [1] <= 1'h0;\n    else if (_003_) \\ram_q[3] [1] <= data_in_i[1];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[3] [2] <= 1'h0;\n    else if (_003_) \\ram_q[3] [2] <= data_in_i[2];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[3] [3] <= 1'h0;\n    else if (_003_) \\ram_q[3] [3] <= data_in_i[3];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[3] [4] <= 1'h0;\n    else if (_003_) \\ram_q[3] [4] <= data_in_i[4];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[3] [5] <= 1'h0;\n    else if (_003_) \\ram_q[3] [5] <= data_in_i[5];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[3] [6] <= 1'h0;\n    else if (_003_) \\ram_q[3] [6] <= data_in_i[6];\n  (* src = \"../riscv/core/riscv/riscv_lsu.v:482.1-513.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ram_q[3] [7] <= 1'h0;\n    else if (_003_) \\ram_q[3] [7] <= data_in_i[7];\n  assign _065_[1] = wr_ptr_q[1];\n  assign _066_[0] = _065_[0];\n  assign _067_[1] = rd_ptr_q[1];\n  assign _068_[0] = _067_[0];\n  assign _070_[0] = _069_[0];\nendmodule\n", "answer": "//-----------------------------------------------------------------\n//                         RISC-V Core\n//                            V1.0.1\n//                     Ultra-Embedded.com\n//                     Copyright 2014-2019\n//\n//                   admin@ultra-embedded.com\n//\n//                       License: BSD\n//-----------------------------------------------------------------\n//\n// Copyright (c) 2014-2019, Ultra-Embedded.com\n// All rights reserved.\n// \n// Redistribution and use in source and binary forms, with or without\n// modification, are permitted provided that the following conditions \n// are met:\n//   - Redistributions of source code must retain the above copyright\n//     notice, this list of conditions and the following disclaimer.\n//   - Redistributions in binary form must reproduce the above copyright\n//     notice, this list of conditions and the following disclaimer \n//     in the documentation and/or other materials provided with the \n//     distribution.\n//   - Neither the name of the author nor the names of its contributors \n//     may be used to endorse or promote products derived from this \n//     software without specific prior written permission.\n// \n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \n// \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT \n// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR \n// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE \n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR \n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF \n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR \n// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF \n// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF \n// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF \n// SUCH DAMAGE.\n//-----------------------------------------------------------------\n\nmodule riscv_lsu\n//-----------------------------------------------------------------\n// Params\n//-----------------------------------------------------------------\n#(\n     parameter MEM_CACHE_ADDR_MIN = 32'h80000000\n    ,parameter MEM_CACHE_ADDR_MAX = 32'h8fffffff\n)\n//-----------------------------------------------------------------\n// Ports\n//-----------------------------------------------------------------\n(\n    // Inputs\n     input           clk_i\n    ,input           rst_i\n    ,input           opcode_valid_i\n    ,input  [ 31:0]  opcode_opcode_i\n    ,input  [ 31:0]  opcode_pc_i\n    ,input           opcode_invalid_i\n    ,input  [  4:0]  opcode_rd_idx_i\n    ,input  [  4:0]  opcode_ra_idx_i\n    ,input  [  4:0]  opcode_rb_idx_i\n    ,input  [ 31:0]  opcode_ra_operand_i\n    ,input  [ 31:0]  opcode_rb_operand_i\n    ,input  [ 31:0]  mem_data_rd_i\n    ,input           mem_accept_i\n    ,input           mem_ack_i\n    ,input           mem_error_i\n    ,input  [ 10:0]  mem_resp_tag_i\n    ,input           mem_load_fault_i\n    ,input           mem_store_fault_i\n\n    // Outputs\n    ,output [ 31:0]  mem_addr_o\n    ,output [ 31:0]  mem_data_wr_o\n    ,output          mem_rd_o\n    ,output [  3:0]  mem_wr_o\n    ,output          mem_cacheable_o\n    ,output [ 10:0]  mem_req_tag_o\n    ,output          mem_invalidate_o\n    ,output          mem_writeback_o\n    ,output          mem_flush_o\n    ,output          writeback_valid_o\n    ,output [ 31:0]  writeback_value_o\n    ,output [  5:0]  writeback_exception_o\n    ,output          stall_o\n);\n\n\n\n//-----------------------------------------------------------------\n// Includes\n//-----------------------------------------------------------------\n`include \"riscv_defs.v\"\n\n//-----------------------------------------------------------------\n// Registers / Wires\n//-----------------------------------------------------------------\nreg [ 31:0]  mem_addr_q;\nreg [ 31:0]  mem_data_wr_q;\nreg          mem_rd_q;\nreg [  3:0]  mem_wr_q;\nreg          mem_cacheable_q;\nreg          mem_invalidate_q;\nreg          mem_writeback_q;\nreg          mem_flush_q;\nreg          mem_unaligned_e1_q;\nreg          mem_unaligned_e2_q;\n\nreg          mem_load_q;\nreg          mem_xb_q;\nreg          mem_xh_q;\nreg          mem_ls_q;\n\n//-----------------------------------------------------------------\n// Outstanding Access Tracking\n//-----------------------------------------------------------------\nreg pending_lsu_e2_q;\n\nwire issue_lsu_e1_w    = (mem_rd_o || (|mem_wr_o) || mem_writeback_o || mem_invalidate_o || mem_flush_o) && mem_accept_i;\nwire complete_ok_e2_w  = mem_ack_i & ~mem_error_i;\nwire complete_err_e2_w = mem_ack_i & mem_error_i;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    pending_lsu_e2_q <= 1'b0;\nelse if (issue_lsu_e1_w)\n    pending_lsu_e2_q <= 1'b1;\nelse if (complete_ok_e2_w || complete_err_e2_w)\n    pending_lsu_e2_q <= 1'b0;\n\n// Delay next instruction if outstanding response is late\nwire delay_lsu_e2_w = pending_lsu_e2_q && !complete_ok_e2_w;\n\n//-----------------------------------------------------------------\n// Dummy Ack (unaligned access /E2)\n//-----------------------------------------------------------------\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    mem_unaligned_e2_q <= 1'b0;\nelse\n    mem_unaligned_e2_q <= mem_unaligned_e1_q & ~delay_lsu_e2_w;\n\n//-----------------------------------------------------------------\n// Opcode decode\n//-----------------------------------------------------------------\n\nwire load_inst_w = (((opcode_opcode_i & `INST_LB_MASK) == `INST_LB)  || \n                    ((opcode_opcode_i & `INST_LH_MASK) == `INST_LH)  || \n                    ((opcode_opcode_i & `INST_LW_MASK) == `INST_LW)  || \n                    ((opcode_opcode_i & `INST_LBU_MASK) == `INST_LBU) || \n                    ((opcode_opcode_i & `INST_LHU_MASK) == `INST_LHU) || \n                    ((opcode_opcode_i & `INST_LWU_MASK) == `INST_LWU));\n\nwire load_signed_inst_w = (((opcode_opcode_i & `INST_LB_MASK) == `INST_LB)  || \n                           ((opcode_opcode_i & `INST_LH_MASK) == `INST_LH)  || \n                           ((opcode_opcode_i & `INST_LW_MASK) == `INST_LW));\n\nwire store_inst_w = (((opcode_opcode_i & `INST_SB_MASK) == `INST_SB)  || \n                     ((opcode_opcode_i & `INST_SH_MASK) == `INST_SH)  || \n                     ((opcode_opcode_i & `INST_SW_MASK) == `INST_SW));\n\nwire req_lb_w = ((opcode_opcode_i & `INST_LB_MASK) == `INST_LB) || ((opcode_opcode_i & `INST_LBU_MASK) == `INST_LBU);\nwire req_lh_w = ((opcode_opcode_i & `INST_LH_MASK) == `INST_LH) || ((opcode_opcode_i & `INST_LHU_MASK) == `INST_LHU);\nwire req_lw_w = ((opcode_opcode_i & `INST_LW_MASK) == `INST_LW) || ((opcode_opcode_i & `INST_LWU_MASK) == `INST_LWU);\nwire req_sb_w = ((opcode_opcode_i & `INST_LB_MASK) == `INST_SB);\nwire req_sh_w = ((opcode_opcode_i & `INST_LH_MASK) == `INST_SH);\nwire req_sw_w = ((opcode_opcode_i & `INST_LW_MASK) == `INST_SW);\n\nwire req_sw_lw_w = ((opcode_opcode_i & `INST_SW_MASK) == `INST_SW) || ((opcode_opcode_i & `INST_LW_MASK) == `INST_LW) || ((opcode_opcode_i & `INST_LWU_MASK) == `INST_LWU);\nwire req_sh_lh_w = ((opcode_opcode_i & `INST_SH_MASK) == `INST_SH) || ((opcode_opcode_i & `INST_LH_MASK) == `INST_LH) || ((opcode_opcode_i & `INST_LHU_MASK) == `INST_LHU);\n\nreg [31:0]  mem_addr_r;\nreg         mem_unaligned_r;\nreg [31:0]  mem_data_r;\nreg         mem_rd_r;\nreg [3:0]   mem_wr_r;\n\nalways @ *\nbegin\n    mem_addr_r      = 32'b0;\n    mem_data_r      = 32'b0;\n    mem_unaligned_r = 1'b0;\n    mem_wr_r        = 4'b0;\n    mem_rd_r        = 1'b0;\n\n    if (opcode_valid_i && ((opcode_opcode_i & `INST_CSRRW_MASK) == `INST_CSRRW))\n        mem_addr_r = opcode_ra_operand_i;\n    else if (opcode_valid_i && load_inst_w)\n        mem_addr_r = opcode_ra_operand_i + {{20{opcode_opcode_i[31]}}, opcode_opcode_i[31:20]};\n    else\n        mem_addr_r = opcode_ra_operand_i + {{20{opcode_opcode_i[31]}}, opcode_opcode_i[31:25], opcode_opcode_i[11:7]};\n\n    if (opcode_valid_i && req_sw_lw_w)\n        mem_unaligned_r = (mem_addr_r[1:0] != 2'b0);\n    else if (opcode_valid_i && req_sh_lh_w)\n        mem_unaligned_r = mem_addr_r[0];\n\n    mem_rd_r = (opcode_valid_i && load_inst_w && !mem_unaligned_r);\n\n    if (opcode_valid_i && ((opcode_opcode_i & `INST_SW_MASK) == `INST_SW) && !mem_unaligned_r)\n    begin\n        mem_data_r  = opcode_rb_operand_i;\n        mem_wr_r    = 4'hF;\n    end\n    else if (opcode_valid_i && ((opcode_opcode_i & `INST_SH_MASK) == `INST_SH) && !mem_unaligned_r)\n    begin\n        case (mem_addr_r[1:0])\n        2'h2 :\n        begin\n            mem_data_r  = {opcode_rb_operand_i[15:0],16'h0000};\n            mem_wr_r    = 4'b1100;\n        end\n        default :\n        begin\n            mem_data_r  = {16'h0000,opcode_rb_operand_i[15:0]};\n            mem_wr_r    = 4'b0011;\n        end\n        endcase\n    end\n    else if (opcode_valid_i && ((opcode_opcode_i & `INST_SB_MASK) == `INST_SB))\n    begin\n        case (mem_addr_r[1:0])\n        2'h3 :\n        begin\n            mem_data_r  = {opcode_rb_operand_i[7:0],24'h000000};\n            mem_wr_r    = 4'b1000;\n        end\n        2'h2 :\n        begin\n            mem_data_r  = {{8'h00,opcode_rb_operand_i[7:0]},16'h0000};\n            mem_wr_r    = 4'b0100;\n        end\n        2'h1 :\n        begin\n            mem_data_r  = {{16'h0000,opcode_rb_operand_i[7:0]},8'h00};\n            mem_wr_r    = 4'b0010;\n        end\n        2'h0 :\n        begin\n            mem_data_r  = {24'h000000,opcode_rb_operand_i[7:0]};\n            mem_wr_r    = 4'b0001;\n        end\n        default :\n        ;\n        endcase\n    end\n    else\n        mem_wr_r    = 4'b0;\nend\n\nwire dcache_flush_w      = ((opcode_opcode_i & `INST_CSRRW_MASK) == `INST_CSRRW) && (opcode_opcode_i[31:20] == `CSR_DFLUSH);\nwire dcache_writeback_w  = ((opcode_opcode_i & `INST_CSRRW_MASK) == `INST_CSRRW) && (opcode_opcode_i[31:20] == `CSR_DWRITEBACK);\nwire dcache_invalidate_w = ((opcode_opcode_i & `INST_CSRRW_MASK) == `INST_CSRRW) && (opcode_opcode_i[31:20] == `CSR_DINVALIDATE);\n\n//-----------------------------------------------------------------\n// Sequential\n//-----------------------------------------------------------------\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    mem_addr_q         <= 32'b0;\n    mem_data_wr_q      <= 32'b0;\n    mem_rd_q           <= 1'b0;\n    mem_wr_q           <= 4'b0;\n    mem_cacheable_q    <= 1'b0;\n    mem_invalidate_q   <= 1'b0;\n    mem_writeback_q    <= 1'b0;\n    mem_flush_q        <= 1'b0;\n    mem_unaligned_e1_q <= 1'b0;\n    mem_load_q         <= 1'b0;\n    mem_xb_q           <= 1'b0;\n    mem_xh_q           <= 1'b0;\n    mem_ls_q           <= 1'b0;\nend\n// Memory access fault - squash next operation (exception coming...)\nelse if (complete_err_e2_w || mem_unaligned_e2_q)\nbegin\n    mem_addr_q         <= 32'b0;\n    mem_data_wr_q      <= 32'b0;\n    mem_rd_q           <= 1'b0;\n    mem_wr_q           <= 4'b0;\n    mem_cacheable_q    <= 1'b0;\n    mem_invalidate_q   <= 1'b0;\n    mem_writeback_q    <= 1'b0;\n    mem_flush_q        <= 1'b0;\n    mem_unaligned_e1_q <= 1'b0;\n    mem_load_q         <= 1'b0;\n    mem_xb_q           <= 1'b0;\n    mem_xh_q           <= 1'b0;\n    mem_ls_q           <= 1'b0;\nend\nelse if ((mem_rd_q || (|mem_wr_q) || mem_unaligned_e1_q) && delay_lsu_e2_w)\n    ;\nelse if (!((mem_writeback_o || mem_invalidate_o || mem_flush_o || mem_rd_o || mem_wr_o != 4'b0) && !mem_accept_i))\nbegin\n    mem_addr_q         <= 32'b0;\n    mem_data_wr_q      <= mem_data_r;\n    mem_rd_q           <= mem_rd_r;\n    mem_wr_q           <= mem_wr_r;\n    mem_cacheable_q    <= 1'b0;\n    mem_invalidate_q   <= 1'b0;\n    mem_writeback_q    <= 1'b0;\n    mem_flush_q        <= 1'b0;\n    mem_unaligned_e1_q <= mem_unaligned_r;\n    mem_load_q         <= opcode_valid_i && load_inst_w;\n    mem_xb_q           <= req_lb_w | req_sb_w;\n    mem_xh_q           <= req_lh_w | req_sh_w;\n    mem_ls_q           <= load_signed_inst_w;\n\n/* verilator lint_off UNSIGNED */\n/* verilator lint_off CMPCONST */\n    mem_cacheable_q  <= (mem_addr_r >= MEM_CACHE_ADDR_MIN && mem_addr_r <= MEM_CACHE_ADDR_MAX) ||\n                        (opcode_valid_i && (dcache_invalidate_w || dcache_writeback_w || dcache_flush_w));\n/* verilator lint_on CMPCONST */\n/* verilator lint_on UNSIGNED */\n\n    mem_invalidate_q <= opcode_valid_i & dcache_invalidate_w;\n    mem_writeback_q  <= opcode_valid_i & dcache_writeback_w;\n    mem_flush_q      <= opcode_valid_i & dcache_flush_w;\n    mem_addr_q       <= mem_addr_r;\nend\n\nassign mem_addr_o       = {mem_addr_q[31:2], 2'b0};\nassign mem_data_wr_o    = mem_data_wr_q;\nassign mem_rd_o         = mem_rd_q & ~delay_lsu_e2_w;\nassign mem_wr_o         = mem_wr_q & ~{4{delay_lsu_e2_w}};\nassign mem_cacheable_o  = mem_cacheable_q;\nassign mem_req_tag_o    = 11'b0;\nassign mem_invalidate_o = mem_invalidate_q;\nassign mem_writeback_o  = mem_writeback_q;\nassign mem_flush_o      = mem_flush_q;\n\n// Stall upstream if cache is busy\nassign stall_o          = ((mem_writeback_o || mem_invalidate_o || mem_flush_o || mem_rd_o || mem_wr_o != 4'b0) && !mem_accept_i) || delay_lsu_e2_w || mem_unaligned_e1_q;\n\nwire        resp_load_w;\nwire [31:0] resp_addr_w;\nwire        resp_byte_w;\nwire        resp_half_w;\nwire        resp_signed_w;\n\nriscv_lsu_fifo\n#(\n     .WIDTH(36)\n    ,.DEPTH(2)\n    ,.ADDR_W(1)\n)\nu_lsu_request\n(\n     .clk_i(clk_i)\n    ,.rst_i(rst_i)\n\n    ,.push_i(((mem_rd_o || (|mem_wr_o) || mem_writeback_o || mem_invalidate_o || mem_flush_o) && mem_accept_i) || (mem_unaligned_e1_q && ~delay_lsu_e2_w))\n    ,.data_in_i({mem_addr_q, mem_ls_q, mem_xh_q, mem_xb_q, mem_load_q})\n    ,.accept_o()\n\n    ,.valid_o()\n    ,.data_out_o({resp_addr_w, resp_signed_w, resp_half_w, resp_byte_w, resp_load_w})\n    ,.pop_i(mem_ack_i || mem_unaligned_e2_q)\n);\n\n//-----------------------------------------------------------------\n// Load response\n//-----------------------------------------------------------------\nreg [1:0]  addr_lsb_r;\nreg        load_byte_r;\nreg        load_half_r;\nreg        load_signed_r;\nreg [31:0] wb_result_r;\n\nalways @ *\nbegin\n    wb_result_r   = 32'b0;\n\n    // Tag associated with load\n    addr_lsb_r    = resp_addr_w[1:0];\n    load_byte_r   = resp_byte_w;\n    load_half_r   = resp_half_w;\n    load_signed_r = resp_signed_w;\n\n    // Access fault - pass badaddr on writeback result bus\n    if ((mem_ack_i && mem_error_i) || mem_unaligned_e2_q)\n        wb_result_r = resp_addr_w;\n    // Handle responses\n    else if (mem_ack_i && resp_load_w)\n    begin\n        if (load_byte_r)\n        begin\n            case (addr_lsb_r[1:0])\n            2'h3: wb_result_r = {24'b0, mem_data_rd_i[31:24]};\n            2'h2: wb_result_r = {24'b0, mem_data_rd_i[23:16]};\n            2'h1: wb_result_r = {24'b0, mem_data_rd_i[15:8]};\n            2'h0: wb_result_r = {24'b0, mem_data_rd_i[7:0]};\n            endcase\n\n            if (load_signed_r && wb_result_r[7])\n                wb_result_r = {24'hFFFFFF, wb_result_r[7:0]};\n        end\n        else if (load_half_r)\n        begin\n            if (addr_lsb_r[1])\n                wb_result_r = {16'b0, mem_data_rd_i[31:16]};\n            else\n                wb_result_r = {16'b0, mem_data_rd_i[15:0]};\n\n            if (load_signed_r && wb_result_r[15])\n                wb_result_r = {16'hFFFF, wb_result_r[15:0]};\n        end\n        else\n            wb_result_r = mem_data_rd_i;\n    end\nend\n\nassign writeback_valid_o    = mem_ack_i | mem_unaligned_e2_q;\nassign writeback_value_o    = wb_result_r;\n\nwire fault_load_align_w     = mem_unaligned_e2_q & resp_load_w;\nwire fault_store_align_w    = mem_unaligned_e2_q & ~resp_load_w;\nwire fault_load_bus_w       = mem_error_i &&  resp_load_w;\nwire fault_store_bus_w      = mem_error_i && ~resp_load_w;\nwire fault_load_page_w      = mem_error_i && mem_load_fault_i;\nwire fault_store_page_w     = mem_error_i && mem_store_fault_i;\n\n\nassign writeback_exception_o         = fault_load_align_w  ? `EXCEPTION_MISALIGNED_LOAD:\n                                       fault_store_align_w ? `EXCEPTION_MISALIGNED_STORE:\n                                       fault_load_page_w   ? `EXCEPTION_PAGE_FAULT_LOAD:\n                                       fault_store_page_w  ? `EXCEPTION_PAGE_FAULT_STORE:\n                                       fault_load_bus_w    ? `EXCEPTION_FAULT_LOAD:\n                                       fault_store_bus_w   ? `EXCEPTION_FAULT_STORE:\n                                       `EXCEPTION_W'b0;\n\nendmodule \n\nmodule riscv_lsu_fifo\n//-----------------------------------------------------------------\n// Params\n//-----------------------------------------------------------------\n#(\n    parameter WIDTH   = 8,\n    parameter DEPTH   = 4,\n    parameter ADDR_W  = 2\n)\n//-----------------------------------------------------------------\n// Ports\n//-----------------------------------------------------------------\n(\n    // Inputs\n     input               clk_i\n    ,input               rst_i\n    ,input  [WIDTH-1:0]  data_in_i\n    ,input               push_i\n    ,input               pop_i\n\n    // Outputs\n    ,output [WIDTH-1:0]  data_out_o\n    ,output              accept_o\n    ,output              valid_o\n);\n\n//-----------------------------------------------------------------\n// Local Params\n//-----------------------------------------------------------------\nlocalparam COUNT_W = ADDR_W + 1;\n\n//-----------------------------------------------------------------\n// Registers\n//-----------------------------------------------------------------\nreg [WIDTH-1:0]   ram_q[DEPTH-1:0];\nreg [ADDR_W-1:0]  rd_ptr_q;\nreg [ADDR_W-1:0]  wr_ptr_q;\nreg [COUNT_W-1:0] count_q;\n\ninteger i;\n\n//-----------------------------------------------------------------\n// Sequential\n//-----------------------------------------------------------------\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    count_q   <= {(COUNT_W) {1'b0}};\n    rd_ptr_q  <= {(ADDR_W) {1'b0}};\n    wr_ptr_q  <= {(ADDR_W) {1'b0}};\n\n    for (i=0;i<DEPTH;i=i+1)\n    begin\n        ram_q[i] <= {(WIDTH) {1'b0}};\n    end\nend\nelse\nbegin\n    // Push\n    if (push_i & accept_o)\n    begin\n        ram_q[wr_ptr_q] <= data_in_i;\n        wr_ptr_q        <= wr_ptr_q + 1;\n    end\n\n    // Pop\n    if (pop_i & valid_o)\n        rd_ptr_q      <= rd_ptr_q + 1;\n\n    // Count up\n    if ((push_i & accept_o) & ~(pop_i & valid_o))\n        count_q <= count_q + 1;\n    // Count down\n    else if (~(push_i & accept_o) & (pop_i & valid_o))\n        count_q <= count_q - 1;\nend\n\n//-------------------------------------------------------------------\n// Combinatorial\n//-------------------------------------------------------------------\n/* verilator lint_off WIDTH */\nassign valid_o       = (count_q != 0);\nassign accept_o      = (count_q != DEPTH);\n/* verilator lint_on WIDTH */\n\nassign data_out_o    = ram_q[rd_ptr_q];\n\n\n\nendmodule\n"}