SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/factorial.sv
TOPLEVEL        = factorial
MODULE          = test_factorial
PYTHONPATH      = /src
HASH            = 1-rtl-design-for-factorial