module_name sample
module_type normal
//option_port{
//}
//use_fifo_8
//use_fifo_32
//make_8_alw{
//}
//make_32_alw{
//}
sub_module_name pwm_ctl uut
assign_port pwm_ctl{
	para_in=
	dir_in=
	dir_out=
	en_out=
}
end