Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  3 16:30:18 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GateKeeper_BD_wrapper_timing_summary_routed.rpt -pb GateKeeper_BD_wrapper_timing_summary_routed.pb -rpx GateKeeper_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : GateKeeper_BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                        Violations  
---------  --------  -------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                              52          
TIMING-18  Warning   Missing input or output delay                      14          
XDCC-2     Warning   Scoped Non-Timing constraint/property overwritten  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.679      -75.335                     93                 1676        0.049        0.000                      0                 1676        0.345        0.000                       0                   876  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
GCLK                                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 1.250}        2.500           400.000         
  clkfbout_GateKeeper_BD_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0        4.678        0.000                      0                  326        0.128        0.000                      0                  326        4.500        0.000                       0                   172  
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0       -1.679      -57.760                     73                  105        0.080        0.000                      0                  105        0.345        0.000                       0                    59  
  clkfbout_GateKeeper_BD_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                    3.224        0.000                      0                 1245        0.055        0.000                      0                 1245        4.020        0.000                       0                   641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_GateKeeper_BD_clk_wiz_0_0  clk_400MHz_GateKeeper_BD_clk_wiz_0_0       -1.640      -75.256                     93                  105        0.049        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                                                                                            
(none)                                clk_100MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clk_400MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clkfbout_GateKeeper_BD_clk_wiz_0_0                                          
(none)                                                                      clk_100MHz_GateKeeper_BD_clk_wiz_0_0  
(none)                                                                      clk_400MHz_GateKeeper_BD_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.885ns (18.670%)  route 3.855ns (81.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          1.268     3.917    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.699     8.626    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[1]/C
                         clock pessimism              0.462     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X111Y46        FDRE (Setup_fdre_C_CE)      -0.413     8.594    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.885ns (18.670%)  route 3.855ns (81.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          1.268     3.917    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.699     8.626    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
                         clock pessimism              0.462     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X111Y46        FDRE (Setup_fdre_C_CE)      -0.413     8.594    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.885ns (20.080%)  route 3.522ns (79.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          0.935     3.584    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[10]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X112Y48        FDRE (Setup_fdre_C_CE)      -0.377     8.631    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[10]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.885ns (20.080%)  route 3.522ns (79.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          0.935     3.584    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[11]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X112Y48        FDRE (Setup_fdre_C_CE)      -0.377     8.631    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[11]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.885ns (20.080%)  route 3.522ns (79.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          0.935     3.584    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[8]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X112Y48        FDRE (Setup_fdre_C_CE)      -0.377     8.631    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.885ns (20.080%)  route 3.522ns (79.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          0.935     3.584    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[9]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X112Y48        FDRE (Setup_fdre_C_CE)      -0.377     8.631    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.885ns (20.291%)  route 3.477ns (79.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          0.890     3.538    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X111Y47        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y47        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[0]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X111Y47        FDRE (Setup_fdre_C_CE)      -0.413     8.595    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.885ns (20.291%)  route 3.477ns (79.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          0.890     3.538    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X111Y47        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y47        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[4]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X111Y47        FDRE (Setup_fdre_C_CE)      -0.413     8.595    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.885ns (20.291%)  route 3.477ns (79.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          0.890     3.538    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X111Y47        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y47        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[6]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X111Y47        FDRE (Setup_fdre_C_CE)      -0.413     8.595    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.885ns (20.291%)  route 3.477ns (79.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.788    -0.824    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.812     0.506    GateKeeper_BD_i/control_parametros_0/inst/ctrl[10]
    SLICE_X104Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.630 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.666     1.297    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.421 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           1.109     2.530    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.119     2.649 r  GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1/O
                         net (fo=16, routed)          0.890     3.538    GateKeeper_BD_i/control_parametros_0/inst/window2[15]_i_1_n_0
    SLICE_X111Y47        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y47        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[7]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X111Y47        FDRE (Setup_fdre_C_CE)      -0.413     8.595    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[7]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  5.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.211%)  route 0.311ns (59.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.611    -0.568    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X104Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[0]/Q
                         net (fo=21, routed)          0.311    -0.093    GateKeeper_BD_i/control_parametros_0/inst/ctrl[0]
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.045    -0.048 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_i_1/O
                         net (fo=1, routed)           0.000    -0.048    GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_i_1_n_0
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.911    -0.774    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                         clock pessimism              0.507    -0.267    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.091    -0.176    GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.340    GateKeeper_BD_i/control_parametros_0/inst/orden[10]
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.880    -0.805    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X102Y53        FDRE (Hold_fdre_C_D)         0.085    -0.471    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/tick_generator_0/inst/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.635    -0.544    GateKeeper_BD_i/tick_generator_0/inst/clk
    SLICE_X106Y61        FDRE                                         r  GateKeeper_BD_i/tick_generator_0/inst/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  GateKeeper_BD_i/tick_generator_0/inst/tick_reg/Q
                         net (fo=2, routed)           0.065    -0.337    GateKeeper_BD_i/UART_Rx_0/inst/o1/tick
    SLICE_X106Y61        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.780    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X106Y61        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/C
                         clock pessimism              0.236    -0.544    
    SLICE_X106Y61        FDRE (Hold_fdre_C_D)         0.075    -0.469    GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.340    GateKeeper_BD_i/control_parametros_0/inst/orden[4]
    SLICE_X104Y53        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    GateKeeper_BD_i/control_parametros_0/inst/ctrl[4]_i_1_n_0
    SLICE_X104Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.881    -0.804    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X104Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/C
                         clock pessimism              0.248    -0.556    
    SLICE_X104Y53        FDRE (Hold_fdre_C_D)         0.120    -0.436    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.186%)  route 0.342ns (70.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/d1_reg[3]/Q
                         net (fo=6, routed)           0.342    -0.057    GateKeeper_BD_i/control_parametros_0/inst/p_1_in[3]
    SLICE_X106Y45        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.910    -0.775    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y45        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[3]/C
                         clock pessimism              0.507    -0.268    
    SLICE_X106Y45        FDRE (Hold_fdre_C_D)         0.070    -0.198    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.465%)  route 0.338ns (70.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/d2_reg[6]/Q
                         net (fo=3, routed)           0.338    -0.062    GateKeeper_BD_i/control_parametros_0/inst/p_1_in[14]
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.912    -0.773    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[14]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.060    -0.206    GateKeeper_BD_i/control_parametros_0/inst/window2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.315    GateKeeper_BD_i/control_parametros_0/inst/orden[13]
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.880    -0.805    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X102Y53        FDRE (Hold_fdre_C_D)         0.076    -0.480    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.525%)  route 0.371ns (72.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/d1_reg[7]/Q
                         net (fo=6, routed)           0.371    -0.028    GateKeeper_BD_i/control_parametros_0/inst/p_1_in[7]
    SLICE_X107Y45        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.910    -0.775    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y45        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[7]/C
                         clock pessimism              0.507    -0.268    
    SLICE_X107Y45        FDRE (Hold_fdre_C_D)         0.070    -0.198    GateKeeper_BD_i/control_parametros_0/inst/window1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.611    -0.568    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.304    GateKeeper_BD_i/control_parametros_0/inst/orden[2]
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    GateKeeper_BD_i/control_parametros_0/inst/ctrl[2]_i_1_n_0
    SLICE_X104Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.882    -0.803    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X104Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/C
                         clock pessimism              0.248    -0.555    
    SLICE_X104Y51        FDRE (Hold_fdre_C_D)         0.121    -0.434    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/tick_generator_0/inst/reg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/tick_generator_0/inst/tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.474%)  route 0.102ns (35.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.635    -0.544    GateKeeper_BD_i/tick_generator_0/inst/clk
    SLICE_X107Y61        FDRE                                         r  GateKeeper_BD_i/tick_generator_0/inst/reg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  GateKeeper_BD_i/tick_generator_0/inst/reg_counter_reg[0]/Q
                         net (fo=7, routed)           0.102    -0.300    GateKeeper_BD_i/tick_generator_0/inst/reg_counter_reg[0]
    SLICE_X106Y61        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  GateKeeper_BD_i/tick_generator_0/inst/tick_i_1/O
                         net (fo=1, routed)           0.000    -0.255    GateKeeper_BD_i/tick_generator_0/inst/tick_i_1_n_0
    SLICE_X106Y61        FDRE                                         r  GateKeeper_BD_i/tick_generator_0/inst/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.780    GateKeeper_BD_i/tick_generator_0/inst/clk
    SLICE_X106Y61        FDRE                                         r  GateKeeper_BD_i/tick_generator_0/inst/tick_reg/C
                         clock pessimism              0.249    -0.531    
    SLICE_X106Y61        FDRE (Hold_fdre_C_D)         0.091    -0.440    GateKeeper_BD_i/tick_generator_0/inst/tick_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y56    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y56    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :           73  Failing Endpoints,  Worst Slack       -1.679ns,  Total Violation      -57.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.440ns (36.419%)  route 2.514ns (63.581%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          0.937     2.486    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I2_O)        0.124     2.610 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_2_comp/O
                         net (fo=1, routed)           0.488     3.098    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_2_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     3.222 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_1_comp/O
                         net (fo=1, routed)           0.000     3.222    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_1_n_0
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
                         clock pessimism              0.462     1.578    
                         clock uncertainty           -0.066     1.512    
    SLICE_X110Y50        FDRE (Setup_fdre_C_D)        0.031     1.543    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg
  -------------------------------------------------------------------
                         required time                          1.543    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.419ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.316ns (34.090%)  route 2.544ns (65.910%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.455     3.005    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X113Y48        LUT5 (Prop_lut5_I4_O)        0.124     3.129 r  GateKeeper_BD_i/GateKeeper_2/inst/c[9]_i_1/O
                         net (fo=1, routed)           0.000     3.129    GateKeeper_BD_i/GateKeeper_2/inst/c[9]
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/C
                         clock pessimism              0.617     1.743    
                         clock uncertainty           -0.066     1.678    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)        0.032     1.710    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 -1.419    

Slack (VIOLATED) :        -1.417ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.316ns (34.108%)  route 2.542ns (65.892%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.453     3.003    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X113Y49        LUT5 (Prop_lut5_I4_O)        0.124     3.127 r  GateKeeper_BD_i/GateKeeper_2/inst/c[14]_i_1/O
                         net (fo=1, routed)           0.000     3.127    GateKeeper_BD_i/GateKeeper_2/inst/c[14]
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/C
                         clock pessimism              0.620     1.746    
                         clock uncertainty           -0.066     1.681    
    SLICE_X113Y49        FDRE (Setup_fdre_C_D)        0.029     1.710    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 -1.417    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.316ns (36.211%)  route 2.318ns (63.789%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 f  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.229     2.779    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I1_O)        0.124     2.903 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.903    GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.462     1.578    
                         clock uncertainty           -0.066     1.512    
    SLICE_X110Y50        FDRE (Setup_fdre_C_D)        0.029     1.541    GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.541    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.316ns (34.891%)  route 2.456ns (65.109%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.367     2.916    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X113Y48        LUT5 (Prop_lut5_I4_O)        0.124     3.040 r  GateKeeper_BD_i/GateKeeper_2/inst/c[13]_i_1/O
                         net (fo=1, routed)           0.000     3.040    GateKeeper_BD_i/GateKeeper_2/inst/c[13]
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/C
                         clock pessimism              0.617     1.743    
                         clock uncertainty           -0.066     1.678    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)        0.031     1.709    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]
  -------------------------------------------------------------------
                         required time                          1.709    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                 -1.332    

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.316ns (34.710%)  route 2.475ns (65.290%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.386     2.936    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     3.060 r  GateKeeper_BD_i/GateKeeper_2/inst/c[10]_i_1/O
                         net (fo=1, routed)           0.000     3.060    GateKeeper_BD_i/GateKeeper_2/inst/c[10]
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                         clock pessimism              0.642     1.768    
                         clock uncertainty           -0.066     1.703    
    SLICE_X112Y49        FDRE (Setup_fdre_C_D)        0.079     1.782    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]
  -------------------------------------------------------------------
                         required time                          1.782    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -1.278    

Slack (VIOLATED) :        -1.240ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.470ns (39.445%)  route 2.257ns (60.555%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 1.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.868    -0.744    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.288 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/Q
                         net (fo=6, routed)           0.978     0.690    GateKeeper_BD_i/GateKeeper_0/inst/c_reg_n_0_[0]
    SLICE_X111Y50        LUT4 (Prop_lut4_I1_O)        0.124     0.814 r  GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry_i_8/O
                         net (fo=1, routed)           0.000     0.814    GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry_i_8_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.346 r  GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.346    GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.460 r  GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry__0/CO[3]
                         net (fo=19, routed)          0.999     2.460    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in
    SLICE_X110Y53        LUT6 (Prop_lut6_I1_O)        0.124     2.584 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_2/O
                         net (fo=1, routed)           0.280     2.863    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_2_n_0
    SLICE_X110Y53        LUT2 (Prop_lut2_I0_O)        0.120     2.983 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_1/O
                         net (fo=1, routed)           0.000     2.983    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_1_n_0
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.689     1.115    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
                         clock pessimism              0.619     1.734    
                         clock uncertainty           -0.066     1.669    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)        0.075     1.744    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg
  -------------------------------------------------------------------
                         required time                          1.744    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                 -1.240    

Slack (VIOLATED) :        -1.188ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 1.316ns (36.270%)  route 2.312ns (63.730%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.223     2.773    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X113Y48        LUT5 (Prop_lut5_I4_O)        0.124     2.897 r  GateKeeper_BD_i/GateKeeper_2/inst/c[6]_i_1/O
                         net (fo=1, routed)           0.000     2.897    GateKeeper_BD_i/GateKeeper_2/inst/c[6]
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/C
                         clock pessimism              0.617     1.743    
                         clock uncertainty           -0.066     1.678    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)        0.031     1.709    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]
  -------------------------------------------------------------------
                         required time                          1.709    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                 -1.188    

Slack (VIOLATED) :        -1.172ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.316ns (36.456%)  route 2.294ns (63.544%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.205     2.754    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X111Y49        LUT5 (Prop_lut5_I4_O)        0.124     2.878 r  GateKeeper_BD_i/GateKeeper_2/inst/c[12]_i_1/O
                         net (fo=1, routed)           0.000     2.878    GateKeeper_BD_i/GateKeeper_2/inst/c[12]
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/C
                         clock pessimism              0.617     1.743    
                         clock uncertainty           -0.066     1.678    
    SLICE_X111Y49        FDRE (Setup_fdre_C_D)        0.029     1.707    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]
  -------------------------------------------------------------------
                         required time                          1.707    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                 -1.172    

Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.316ns (36.750%)  route 2.265ns (63.250%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 1.126 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.880    -0.732    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/Q
                         net (fo=4, routed)           1.089     0.876    GateKeeper_BD_i/GateKeeper_2/inst/c_reg_n_0_[10]
    SLICE_X111Y48        LUT4 (Prop_lut4_I1_O)        0.124     1.000 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.000    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_i_7_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.550 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.176     2.725    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X113Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  GateKeeper_BD_i/GateKeeper_2/inst/c[2]_i_1/O
                         net (fo=1, routed)           0.000     2.849    GateKeeper_BD_i/GateKeeper_2/inst/c[2]
    SLICE_X113Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.699     1.126    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/C
                         clock pessimism              0.617     1.742    
                         clock uncertainty           -0.066     1.677    
    SLICE_X113Y46        FDRE (Setup_fdre_C_D)        0.029     1.706    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]
  -------------------------------------------------------------------
                         required time                          1.706    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 -1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.247%)  route 0.288ns (60.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.288    -0.111    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X112Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.066 r  GateKeeper_BD_i/GateKeeper_2/inst/c[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    GateKeeper_BD_i/GateKeeper_2/inst/c[10]
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.121    -0.145    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.665%)  route 0.336ns (64.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.336    -0.063    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X112Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.018 r  GateKeeper_BD_i/GateKeeper_2/inst/c[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    GateKeeper_BD_i/GateKeeper_2/inst/c[7]
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.121    -0.145    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.461%)  route 0.339ns (64.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.339    -0.060    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X112Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.015 r  GateKeeper_BD_i/GateKeeper_2/inst/c[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    GateKeeper_BD_i/GateKeeper_2/inst/c[8]
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.121    -0.145    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.126%)  route 0.344ns (64.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.344    -0.055    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X112Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.010 r  GateKeeper_BD_i/GateKeeper_2/inst/c[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    GateKeeper_BD_i/GateKeeper_2/inst/c[5]
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.120    -0.146    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.984%)  route 0.317ns (63.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.317    -0.082    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X113Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.037 r  GateKeeper_BD_i/GateKeeper_2/inst/c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    GateKeeper_BD_i/GateKeeper_2/inst/c[3]
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X113Y49        FDRE (Hold_fdre_C_D)         0.092    -0.174    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.831%)  route 0.364ns (66.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.364    -0.035    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X111Y49        LUT5 (Prop_lut5_I1_O)        0.045     0.010 r  GateKeeper_BD_i/GateKeeper_2/inst/c[12]_i_1/O
                         net (fo=1, routed)           0.000     0.010    GateKeeper_BD_i/GateKeeper_2/inst/c[12]
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.091    -0.175    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.951%)  route 0.396ns (68.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.396    -0.002    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X112Y46        LUT6 (Prop_lut6_I4_O)        0.045     0.043 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_1/O
                         net (fo=1, routed)           0.000     0.043    GateKeeper_BD_i/GateKeeper_2/inst/c[0]
    SLICE_X112Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X112Y46        FDRE (Hold_fdre_C_D)         0.120    -0.147    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.926%)  route 0.397ns (68.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.397    -0.002    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X113Y48        LUT5 (Prop_lut5_I1_O)        0.045     0.043 r  GateKeeper_BD_i/GateKeeper_2/inst/c[13]_i_1/O
                         net (fo=1, routed)           0.000     0.043    GateKeeper_BD_i/GateKeeper_2/inst/c[13]
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.092    -0.174    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.850%)  route 0.398ns (68.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.398    -0.001    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X113Y48        LUT5 (Prop_lut5_I1_O)        0.045     0.044 r  GateKeeper_BD_i/GateKeeper_2/inst/c[6]_i_1/O
                         net (fo=1, routed)           0.000     0.044    GateKeeper_BD_i/GateKeeper_2/inst/c[6]
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.092    -0.174    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.871%)  route 0.398ns (68.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.398    -0.001    GateKeeper_BD_i/GateKeeper_2/inst/state[0]
    SLICE_X113Y48        LUT5 (Prop_lut5_I1_O)        0.045     0.044 r  GateKeeper_BD_i/GateKeeper_2/inst/c[11]_i_1/O
                         net (fo=1, routed)           0.000     0.044    GateKeeper_BD_i/GateKeeper_2/inst/c[11]
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.091    -0.175    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X109Y51    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X111Y52    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y53    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 2.495ns (37.383%)  route 4.179ns (62.617%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.531 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.800     9.331    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.334     9.665 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.665    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.075    12.889    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.373ns (36.195%)  route 4.183ns (63.805%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.406 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.804     9.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.337     9.547 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.547    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X31Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.075    12.888    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 2.460ns (38.343%)  route 3.956ns (61.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.523 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     9.100    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.307     9.407 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.407    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    12.845    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.166ns (34.025%)  route 4.200ns (65.975%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.201 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.821     9.022    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.335     9.357 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.357    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.075    12.888    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 2.378ns (37.546%)  route 3.956ns (62.454%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.427 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.577     9.004    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.321     9.325 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.325    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.075    12.889    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 2.235ns (36.102%)  route 3.956ns (63.898%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.310 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.577     8.887    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.295     9.182 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.182    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    12.845    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 2.378ns (38.581%)  route 3.786ns (61.419%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.447 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     8.854    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.301     9.155 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.155    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.029    12.843    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 2.257ns (36.487%)  route 3.929ns (63.513%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.330 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.550     8.880    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.297     9.177 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.177    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.075    12.889    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 2.350ns (38.290%)  route 3.787ns (61.710%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.697     2.991    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y90         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.066     4.513    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.637 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.539     5.176    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.701     6.001    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.226    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.558 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.558    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.414 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.408     8.822    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.306     9.128 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.128    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X31Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.031    12.844    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.320ns (21.745%)  route 4.750ns (78.255%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.694     2.988    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y86         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           2.082     5.489    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[39]
    SLICE_X29Y82         LUT5 (Prop_lut5_I2_O)        0.327     5.816 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0/O
                         net (fo=1, routed)           0.606     6.423    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r_reg[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.326     6.749 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[1]_i_1__0/O
                         net (fo=8, routed)           1.309     8.058    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset[1]
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_1__0/O
                         net (fo=3, routed)           0.753     8.934    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[3][1]
    SLICE_X34Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.058 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.058    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X34Y81         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.470    12.649    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y81         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)        0.077    12.801    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  3.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.577     0.913    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.164    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.845     1.211    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y89         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.056     1.106    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.842     1.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.019%)  route 0.153ns (51.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y89         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=27, routed)          0.153     1.203    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X26Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.841     1.207    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.562%)  route 0.177ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.659     0.995    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.177     1.320    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y98         SRL16E                                       r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.845     1.211    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.240    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.624%)  route 0.176ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.659     0.995    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.176     1.319    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y98         SRL16E                                       r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.845     1.211    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.237    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.557     0.893    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X33Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.114     1.148    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X34Y93         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.825     1.191    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.557     0.893    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.090    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.135 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.135    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[2]
    SLICE_X34Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.824     1.190    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120     1.026    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.659     0.995    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.065     1.201    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.246 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.246    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X30Y100        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.931     1.297    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y100        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.129    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.106    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X29Y88         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.842     1.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.078     0.988    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y89         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.059     1.097    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.842     1.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.978    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y90    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :           93  Failing Endpoints,  Worst Slack       -1.640ns,  Total Violation      -75.256ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.492ns (41.365%)  route 2.115ns (58.635%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.879    -0.733    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/Q
                         net (fo=2, routed)           0.690     0.414    GateKeeper_BD_i/GateKeeper_2/inst/window[2]
    SLICE_X111Y47        LUT4 (Prop_lut4_I0_O)        0.124     0.538 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.538    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.088 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          0.937     2.138    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I2_O)        0.124     2.262 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_2_comp/O
                         net (fo=1, routed)           0.488     2.750    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_2_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.874 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_1_comp/O
                         net (fo=1, routed)           0.000     2.874    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_1_n_0
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X110Y50        FDRE (Setup_fdre_C_D)        0.031     1.235    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg
  -------------------------------------------------------------------
                         required time                          1.235    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.368ns (38.960%)  route 2.143ns (61.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.879    -0.733    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/Q
                         net (fo=2, routed)           0.690     0.414    GateKeeper_BD_i/GateKeeper_2/inst/window[2]
    SLICE_X111Y47        LUT4 (Prop_lut4_I0_O)        0.124     0.538 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.538    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.088 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.453     2.655    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X113Y49        LUT5 (Prop_lut5_I4_O)        0.124     2.779 r  GateKeeper_BD_i/GateKeeper_2/inst/c[14]_i_1/O
                         net (fo=1, routed)           0.000     2.779    GateKeeper_BD_i/GateKeeper_2/inst/c[14]
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/C
                         clock pessimism              0.288     1.415    
                         clock uncertainty           -0.201     1.214    
    SLICE_X113Y49        FDRE (Setup_fdre_C_D)        0.029     1.243    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]
  -------------------------------------------------------------------
                         required time                          1.243    
                         arrival time                          -2.779    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.368ns (38.938%)  route 2.145ns (61.062%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.879    -0.733    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/Q
                         net (fo=2, routed)           0.690     0.414    GateKeeper_BD_i/GateKeeper_2/inst/window[2]
    SLICE_X111Y47        LUT4 (Prop_lut4_I0_O)        0.124     0.538 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.538    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.088 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.455     2.657    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X113Y48        LUT5 (Prop_lut5_I4_O)        0.124     2.781 r  GateKeeper_BD_i/GateKeeper_2/inst/c[9]_i_1/O
                         net (fo=1, routed)           0.000     2.781    GateKeeper_BD_i/GateKeeper_2/inst/c[9]
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/C
                         clock pessimism              0.288     1.415    
                         clock uncertainty           -0.201     1.214    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)        0.032     1.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]
  -------------------------------------------------------------------
                         required time                          1.246    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.447ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 1.368ns (39.945%)  route 2.057ns (60.055%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.879    -0.733    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/Q
                         net (fo=2, routed)           0.690     0.414    GateKeeper_BD_i/GateKeeper_2/inst/window[2]
    SLICE_X111Y47        LUT4 (Prop_lut4_I0_O)        0.124     0.538 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.538    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.088 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.367     2.568    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X113Y48        LUT5 (Prop_lut5_I4_O)        0.124     2.692 r  GateKeeper_BD_i/GateKeeper_2/inst/c[13]_i_1/O
                         net (fo=1, routed)           0.000     2.692    GateKeeper_BD_i/GateKeeper_2/inst/c[13]
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/C
                         clock pessimism              0.288     1.415    
                         clock uncertainty           -0.201     1.214    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)        0.031     1.245    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]
  -------------------------------------------------------------------
                         required time                          1.245    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 -1.447    

Slack (VIOLATED) :        -1.430ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.350ns (39.622%)  route 2.057ns (60.378%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 1.125 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.878    -0.734    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y45        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/Q
                         net (fo=2, routed)           0.797     0.520    GateKeeper_BD_i/GateKeeper_1/inst/window[0]
    SLICE_X107Y46        LUT4 (Prop_lut4_I0_O)        0.124     0.644 r  GateKeeper_BD_i/GateKeeper_1/inst/c1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.644    GateKeeper_BD_i/GateKeeper_1/inst/c1_carry_i_8_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.176 r  GateKeeper_BD_i/GateKeeper_1/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.176    GateKeeper_BD_i/GateKeeper_1/inst/c1_carry_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.290 r  GateKeeper_BD_i/GateKeeper_1/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.260     2.550    GateKeeper_BD_i/GateKeeper_1/inst/c1_carry__0_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I4_O)        0.124     2.674 r  GateKeeper_BD_i/GateKeeper_1/inst/c[8]_i_1/O
                         net (fo=1, routed)           0.000     2.674    GateKeeper_BD_i/GateKeeper_1/inst/c[8]
    SLICE_X107Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.698     1.125    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]/C
                         clock pessimism              0.288     1.413    
                         clock uncertainty           -0.201     1.212    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.031     1.243    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]
  -------------------------------------------------------------------
                         required time                          1.243    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 -1.430    

Slack (VIOLATED) :        -1.422ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.474ns (42.738%)  route 1.975ns (57.262%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 1.125 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.878    -0.734    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y45        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/Q
                         net (fo=2, routed)           0.797     0.520    GateKeeper_BD_i/GateKeeper_1/inst/window[0]
    SLICE_X107Y46        LUT4 (Prop_lut4_I0_O)        0.124     0.644 r  GateKeeper_BD_i/GateKeeper_1/inst/c1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.644    GateKeeper_BD_i/GateKeeper_1/inst/c1_carry_i_8_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.176 r  GateKeeper_BD_i/GateKeeper_1/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.176    GateKeeper_BD_i/GateKeeper_1/inst/c1_carry_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.290 r  GateKeeper_BD_i/GateKeeper_1/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.016     2.305    GateKeeper_BD_i/GateKeeper_1/inst/c1_carry__0_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_2/O
                         net (fo=1, routed)           0.162     2.591    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_2_n_0
    SLICE_X108Y48        LUT2 (Prop_lut2_I0_O)        0.124     2.715 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_1/O
                         net (fo=1, routed)           0.000     2.715    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.698     1.125    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
                         clock pessimism              0.288     1.413    
                         clock uncertainty           -0.201     1.212    
    SLICE_X108Y48        FDRE (Setup_fdre_C_D)        0.081     1.293    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg
  -------------------------------------------------------------------
                         required time                          1.293    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 -1.422    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.368ns (39.718%)  route 2.076ns (60.282%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.879    -0.733    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/Q
                         net (fo=2, routed)           0.690     0.414    GateKeeper_BD_i/GateKeeper_2/inst/window[2]
    SLICE_X111Y47        LUT4 (Prop_lut4_I0_O)        0.124     0.538 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.538    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.088 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.386     2.588    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  GateKeeper_BD_i/GateKeeper_2/inst/c[10]_i_1/O
                         net (fo=1, routed)           0.000     2.712    GateKeeper_BD_i/GateKeeper_2/inst/c[10]
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                         clock pessimism              0.288     1.415    
                         clock uncertainty           -0.201     1.214    
    SLICE_X112Y49        FDRE (Setup_fdre_C_D)        0.079     1.293    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]
  -------------------------------------------------------------------
                         required time                          1.293    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.470ns (43.510%)  route 1.909ns (56.490%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 1.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.869    -0.743    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X113Y50        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[0]/Q
                         net (fo=2, routed)           0.630     0.343    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[0]
    SLICE_X111Y50        LUT4 (Prop_lut4_I0_O)        0.124     0.467 r  GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry_i_8/O
                         net (fo=1, routed)           0.000     0.467    GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry_i_8_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.999 r  GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry/CO[3]
                         net (fo=1, routed)           0.000     0.999    GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  GateKeeper_BD_i/GateKeeper_0/inst/c1__7_carry__0/CO[3]
                         net (fo=19, routed)          0.999     2.112    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in
    SLICE_X110Y53        LUT6 (Prop_lut6_I1_O)        0.124     2.236 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_2/O
                         net (fo=1, routed)           0.280     2.516    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_2_n_0
    SLICE_X110Y53        LUT2 (Prop_lut2_I0_O)        0.120     2.636 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_1/O
                         net (fo=1, routed)           0.000     2.636    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_1_n_0
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.689     1.115    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
                         clock pessimism              0.288     1.403    
                         clock uncertainty           -0.201     1.203    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)        0.075     1.278    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg
  -------------------------------------------------------------------
                         required time                          1.278    
                         arrival time                          -2.636    
  -------------------------------------------------------------------
                         slack                                 -1.358    

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.368ns (41.492%)  route 1.929ns (58.508%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 1.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.869    -0.743    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/Q
                         net (fo=3, routed)           0.776     0.489    GateKeeper_BD_i/GateKeeper_0/inst/window[3]
    SLICE_X110Y51        LUT4 (Prop_lut4_I2_O)        0.124     0.613 r  GateKeeper_BD_i/GateKeeper_0/inst/c1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.613    GateKeeper_BD_i/GateKeeper_0/inst/c1_carry_i_7_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.163 r  GateKeeper_BD_i/GateKeeper_0/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.163    GateKeeper_BD_i/GateKeeper_0/inst/c1_carry_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  GateKeeper_BD_i/GateKeeper_0/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.153     2.430    GateKeeper_BD_i/GateKeeper_0/inst/c1_carry__0_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I4_O)        0.124     2.554 r  GateKeeper_BD_i/GateKeeper_0/inst/c[14]_i_1/O
                         net (fo=1, routed)           0.000     2.554    GateKeeper_BD_i/GateKeeper_0/inst/c[14]
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.687     1.113    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/C
                         clock pessimism              0.288     1.401    
                         clock uncertainty           -0.201     1.201    
    SLICE_X109Y52        FDRE (Setup_fdre_C_D)        0.029     1.230    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]
  -------------------------------------------------------------------
                         required time                          1.230    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 -1.325    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 1.368ns (41.617%)  route 1.919ns (58.383%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.879    -0.733    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y46        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/Q
                         net (fo=2, routed)           0.690     0.414    GateKeeper_BD_i/GateKeeper_2/inst/window[2]
    SLICE_X111Y47        LUT4 (Prop_lut4_I0_O)        0.124     0.538 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.538    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_i_7_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.088 r  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 f  GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0/CO[3]
                         net (fo=19, routed)          1.229     2.431    GateKeeper_BD_i/GateKeeper_2/inst/c1_carry__0_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I1_O)        0.124     2.555 r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.555    GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X110Y50        FDRE (Setup_fdre_C_D)        0.029     1.233    GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.233    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                 -1.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.007%)  route 0.345ns (64.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/Q
                         net (fo=5, routed)           0.181    -0.216    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.171 r  GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.164    -0.007    GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X109Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]/C
                         clock pessimism              0.556    -0.218    
                         clock uncertainty            0.201    -0.018    
    SLICE_X109Y48        FDRE (Hold_fdre_C_CE)       -0.039    -0.057    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.007%)  route 0.345ns (64.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/Q
                         net (fo=5, routed)           0.181    -0.216    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.171 r  GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.164    -0.007    GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X109Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[13]/C
                         clock pessimism              0.556    -0.218    
                         clock uncertainty            0.201    -0.018    
    SLICE_X109Y48        FDRE (Hold_fdre_C_CE)       -0.039    -0.057    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.007%)  route 0.345ns (64.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/Q
                         net (fo=5, routed)           0.181    -0.216    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.171 r  GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.164    -0.007    GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X109Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[15]/C
                         clock pessimism              0.556    -0.218    
                         clock uncertainty            0.201    -0.018    
    SLICE_X109Y48        FDRE (Hold_fdre_C_CE)       -0.039    -0.057    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.007%)  route 0.345ns (64.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/Q
                         net (fo=5, routed)           0.181    -0.216    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.171 r  GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.164    -0.007    GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X109Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/C
                         clock pessimism              0.556    -0.218    
                         clock uncertainty            0.201    -0.018    
    SLICE_X109Y48        FDRE (Hold_fdre_C_CE)       -0.039    -0.057    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.506%)  route 0.404ns (68.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/Q
                         net (fo=5, routed)           0.181    -0.216    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.171 r  GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.223     0.052    GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1_n_0
    SLICE_X109Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X109Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X109Y46        FDRE (Hold_fdre_C_CE)       -0.039    -0.058    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.506%)  route 0.404ns (68.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/Q
                         net (fo=5, routed)           0.181    -0.216    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.171 r  GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.223     0.052    GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1_n_0
    SLICE_X109Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X109Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X109Y46        FDRE (Hold_fdre_C_CE)       -0.039    -0.058    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.506%)  route 0.404ns (68.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/Q
                         net (fo=5, routed)           0.181    -0.216    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.171 r  GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.223     0.052    GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1_n_0
    SLICE_X109Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X109Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X109Y46        FDRE (Hold_fdre_C_CE)       -0.039    -0.058    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.506%)  route 0.404ns (68.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper1_reg/Q
                         net (fo=5, routed)           0.181    -0.216    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.171 r  GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.223     0.052    GateKeeper_BD_i/GateKeeper_1/inst/c[15]_i_1_n_0
    SLICE_X109Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X109Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X109Y46        FDRE (Hold_fdre_C_CE)       -0.039    -0.058    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.087%)  route 0.432ns (69.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper2_reg/Q
                         net (fo=5, routed)           0.223    -0.174    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X107Y49        LUT4 (Prop_lut4_I0_O)        0.045    -0.129 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.209     0.080    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C
                         clock pessimism              0.556    -0.217    
                         clock uncertainty            0.201    -0.017    
    SLICE_X112Y49        FDRE (Hold_fdre_C_CE)       -0.016    -0.033    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.087%)  route 0.432ns (69.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.640    -0.539    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper2_reg/Q
                         net (fo=5, routed)           0.223    -0.174    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X107Y49        LUT4 (Prop_lut4_I0_O)        0.045    -0.129 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.209     0.080    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/C
                         clock pessimism              0.556    -0.217    
                         clock uncertainty            0.201    -0.017    
    SLICE_X112Y49        FDRE (Hold_fdre_C_CE)       -0.016    -0.033    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.112    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 0.944ns (17.908%)  route 4.329ns (82.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.329     5.274    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X29Y80         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.514     2.693    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y80         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 0.955ns (18.129%)  route 4.311ns (81.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           4.311     5.265    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X28Y80         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.514     2.693    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 0.958ns (18.446%)  route 4.235ns (81.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.235     5.192    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X30Y76         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.510     2.689    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y76         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 0.933ns (18.109%)  route 4.219ns (81.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.219     5.152    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X35Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.476     2.655    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 0.976ns (18.961%)  route 4.170ns (81.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.170     5.146    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X31Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.521     2.700    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.686ns  (logic 0.124ns (7.357%)  route 1.562ns (92.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.562     1.562    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.686 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.686    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y102        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.879    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y102        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.045ns (7.431%)  route 0.561ns (92.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.561     0.561    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.606 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.606    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y102        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.931     1.297    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y102        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.114ns  (logic 0.162ns (7.674%)  route 1.951ns (92.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.951     2.114    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X35Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.821     1.187    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.165ns  (logic 0.204ns (9.445%)  route 1.960ns (90.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.960     2.165    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X31Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.840     1.206    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.183ns (8.213%)  route 2.051ns (91.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.051     2.234    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X28Y80         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.834     1.200    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.241ns  (logic 0.173ns (7.741%)  route 2.067ns (92.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.067     2.241    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X29Y80         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.834     1.200    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y80         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.245ns  (logic 0.187ns (8.316%)  route 2.059ns (91.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.059     2.245    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X30Y76         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.829     1.195    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y76         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.132ns  (logic 4.598ns (41.301%)  route 6.534ns (58.699%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.061     4.033    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     4.157 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           3.473     7.630    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    11.132 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.132    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.757ns  (logic 3.712ns (34.504%)  route 7.045ns (65.496%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           2.762     3.723    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y50        LUT2 (Prop_lut2_I1_O)        0.124     3.847 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           4.283     8.131    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    10.757 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000    10.757    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.061ns  (logic 4.854ns (48.244%)  route 5.207ns (51.756%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.345     4.317    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.150     4.467 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           1.861     6.329    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.732    10.061 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.061    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 4.842ns (48.405%)  route 5.161ns (51.595%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.343     4.315    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.150     4.465 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           1.818     6.283    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.720    10.003 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.003    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.849ns  (logic 4.633ns (47.038%)  route 5.216ns (52.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.345     4.317    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     4.441 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           1.871     6.312    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     9.849 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.849    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 4.627ns (47.006%)  route 5.216ns (52.994%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.343     4.315    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           1.873     6.312    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     9.843 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.843    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 4.503ns (53.187%)  route 3.963ns (46.813%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.963     4.935    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.466 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.466    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.313ns  (logic 4.485ns (53.960%)  route 3.827ns (46.040%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.827     4.799    LED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     8.313 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.313    LED[1]
    T21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 3.642ns (45.009%)  route 4.450ns (54.991%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.927     0.927 r  det_in_1_IBUF_inst/O
                         net (fo=6, routed)           2.048     2.975    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.124     3.099 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.402     5.501    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     8.092 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.092    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 3.660ns (47.188%)  route 4.096ns (52.812%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           1.846     2.767    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y57        LUT2 (Prop_lut2_I1_O)        0.124     2.891 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.250     5.141    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     7.756 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.756    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.415ns (54.362%)  route 1.188ns (45.638%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.188     1.389    LED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     2.603 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.603    LED[1]
    T21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.327ns (50.805%)  route 1.285ns (49.195%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           0.724     0.874    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y57        LUT2 (Prop_lut2_I1_O)        0.045     0.919 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.561     1.481    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     2.612 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.612    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.433ns (53.557%)  route 1.242ns (46.443%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.242     1.443    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.675 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.675    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.310ns (47.440%)  route 1.451ns (52.560%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=6, routed)           0.810     0.966    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.045     1.011 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.641     1.652    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     2.761 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.761    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.478ns (44.898%)  route 1.813ns (55.102%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.391     1.592    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.045     1.637 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           0.422     2.059    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.291 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.291    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.483ns (45.038%)  route 1.810ns (54.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.391     1.592    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.045     1.637 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           0.419     2.056    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.293 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.293    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.298ns  (logic 1.526ns (46.267%)  route 1.772ns (53.733%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.391     1.592    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.045     1.637 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           0.381     2.018    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.280     3.298 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.298    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.347ns  (logic 1.539ns (45.987%)  route 1.808ns (54.013%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.391     1.592    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.046     1.638 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           0.416     2.054    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.293     3.347 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.347    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.874ns  (logic 1.449ns (37.394%)  route 2.425ns (62.606%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.305     1.506    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.045     1.551 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           1.120     2.671    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.874 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.874    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.944ns  (logic 1.378ns (34.949%)  route 2.565ns (65.051%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           1.107     1.297    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y50        LUT2 (Prop_lut2_I1_O)        0.045     1.342 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           1.458     2.801    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     3.944 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.944    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 4.144ns (51.585%)  route 3.889ns (48.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.869    -0.743    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.518    -0.225 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/Q
                         net (fo=3, routed)           0.416     0.192    GateKeeper_BD_i/control_parametros_0/inst/window0[4]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.124     0.316 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           3.473     3.789    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.291 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.291    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 4.338ns (59.502%)  route 2.952ns (40.498%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.869    -0.743    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/Q
                         net (fo=3, routed)           1.091     0.804    GateKeeper_BD_i/control_parametros_0/inst/window0[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.150     0.954 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           1.861     2.816    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.732     6.548 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.548    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 4.173ns (60.697%)  route 2.702ns (39.303%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.869    -0.743    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.518    -0.225 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/Q
                         net (fo=3, routed)           0.829     0.605    GateKeeper_BD_i/control_parametros_0/inst/window0[2]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.124     0.729 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           1.873     2.602    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     6.133 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.133    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 4.117ns (60.515%)  route 2.686ns (39.485%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.869    -0.743    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/Q
                         net (fo=3, routed)           0.816     0.529    GateKeeper_BD_i/control_parametros_0/inst/window0[1]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.124     0.653 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           1.871     2.524    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     6.060 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.060    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 4.295ns (65.692%)  route 2.243ns (34.308%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.869    -0.743    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/Q
                         net (fo=3, routed)           0.426     0.139    GateKeeper_BD_i/control_parametros_0/inst/window0[3]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.119     0.258 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           1.818     2.076    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.720     5.796 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.796    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.470ns (73.904%)  route 0.519ns (26.096%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.639    -0.540    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/Q
                         net (fo=3, routed)           0.139    -0.260    GateKeeper_BD_i/control_parametros_0/inst/window0[3]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.049    -0.211 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           0.381     0.170    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.280     1.450 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.450    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.424ns (67.288%)  route 0.692ns (32.712%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.639    -0.540    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/Q
                         net (fo=3, routed)           0.274    -0.125    GateKeeper_BD_i/control_parametros_0/inst/window0[1]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.045    -0.080 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           0.419     0.339    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.576 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.576    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.441ns (66.955%)  route 0.711ns (33.045%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.639    -0.540    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/Q
                         net (fo=3, routed)           0.289    -0.086    GateKeeper_BD_i/control_parametros_0/inst/window0[2]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.045    -0.041 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           0.422     0.381    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     1.613 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.613    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.476ns (64.749%)  route 0.803ns (35.251%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.639    -0.540    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/Q
                         net (fo=3, routed)           0.387    -0.012    GateKeeper_BD_i/control_parametros_0/inst/window0[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.042     0.030 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           0.416     0.447    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.293     1.740 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.740    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.412ns (52.684%)  route 1.268ns (47.316%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.639    -0.540    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/Q
                         net (fo=3, routed)           0.148    -0.227    GateKeeper_BD_i/control_parametros_0/inst/window0[4]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           1.120     0.938    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     2.141 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.141    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 3.206ns (38.278%)  route 5.170ns (61.722%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/Q
                         net (fo=3, routed)           0.886     0.600    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.124     0.724 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           4.283     5.007    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626     7.633 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     7.633    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 3.233ns (50.226%)  route 3.204ns (49.774%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.879    -0.733    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.802     0.588    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper
    SLICE_X108Y53        LUT2 (Prop_lut2_I0_O)        0.124     0.712 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.402     3.114    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     5.705 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.705    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 3.330ns (52.129%)  route 3.058ns (47.871%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.868    -0.744    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.808     0.483    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper
    SLICE_X110Y57        LUT2 (Prop_lut2_I0_O)        0.297     0.780 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.250     3.031    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     5.645 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.645    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.357ns (60.986%)  route 0.868ns (39.014%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.307    -0.105    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper
    SLICE_X110Y57        LUT2 (Prop_lut2_I0_O)        0.098    -0.007 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.561     0.554    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     1.685 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.685    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.318ns (58.563%)  route 0.932ns (41.437%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.640    -0.539    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.291    -0.083    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper
    SLICE_X108Y53        LUT2 (Prop_lut2_I0_O)        0.045    -0.038 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.641     0.603    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     1.711 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.711    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.097ns  (logic 1.329ns (42.917%)  route 1.768ns (57.083%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/Q
                         net (fo=3, routed)           0.309    -0.089    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.045    -0.044 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           1.458     1.414    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     2.557 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.557    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  GCLK (IN)
                         net (fo=0)                   0.000     5.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.114ns  (logic 1.766ns (21.762%)  route 6.349ns (78.238%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.427     6.945    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     7.069 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.282     7.351    GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3_n_0
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     7.475 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.640     8.114    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[4]
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.766ns (22.700%)  route 6.013ns (77.300%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.165     6.683    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.124     6.807 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.500     7.307    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.348     7.779    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.766ns (22.700%)  route 6.013ns (77.300%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.165     6.683    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.124     6.807 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.500     7.307    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.348     7.779    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.766ns (22.700%)  route 6.013ns (77.300%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.165     6.683    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.124     6.807 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.500     7.307    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.348     7.779    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.766ns (22.700%)  route 6.013ns (77.300%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.165     6.683    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.124     6.807 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.500     7.307    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.348     7.779    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.766ns (22.700%)  route 6.013ns (77.300%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.165     6.683    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.124     6.807 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.500     7.307    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.348     7.779    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.766ns (22.700%)  route 6.013ns (77.300%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.165     6.683    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.124     6.807 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.500     7.307    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.348     7.779    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.252ns  (logic 1.664ns (22.944%)  route 5.588ns (77.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.588     7.106    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y57        LUT5 (Prop_lut5_I2_O)        0.146     7.252 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     7.252    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 1.642ns (22.709%)  route 5.588ns (77.291%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.588     7.106    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y57        LUT4 (Prop_lut4_I2_O)        0.124     7.230 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     7.230    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 1.642ns (24.632%)  route 5.024ns (75.368%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.024     6.542    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y57        LUT6 (Prop_lut6_I1_O)        0.124     6.666 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     6.666    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.624ns  (logic 0.330ns (12.590%)  route 2.294ns (87.410%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.294     2.579    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X105Y57        LUT6 (Prop_lut6_I5_O)        0.045     2.624 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[0]_i_1/O
                         net (fo=1, routed)           0.000     2.624    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[0]
    SLICE_X105Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.880    -0.805    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X105Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.632ns  (logic 0.330ns (12.551%)  route 2.302ns (87.449%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.302     2.587    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y57        LUT6 (Prop_lut6_I1_O)        0.045     2.632 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     2.632    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.880    -0.805    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.824ns  (logic 0.329ns (11.665%)  route 2.494ns (88.335%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.494     2.780    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y57        LUT5 (Prop_lut5_I2_O)        0.044     2.824 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     2.824    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.880    -0.805    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.825ns  (logic 0.330ns (11.696%)  route 2.494ns (88.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.494     2.780    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y57        LUT4 (Prop_lut4_I2_O)        0.045     2.825 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     2.825    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.880    -0.805    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.010ns  (logic 0.375ns (12.472%)  route 2.634ns (87.528%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.350     2.635    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.045     2.680 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.159     2.839    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.045     2.884 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.125     3.010    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.010ns  (logic 0.375ns (12.472%)  route 2.634ns (87.528%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.350     2.635    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.045     2.680 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.159     2.839    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.045     2.884 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.125     3.010    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.010ns  (logic 0.375ns (12.472%)  route 2.634ns (87.528%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.350     2.635    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.045     2.680 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.159     2.839    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.045     2.884 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.125     3.010    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.010ns  (logic 0.375ns (12.472%)  route 2.634ns (87.528%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.350     2.635    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.045     2.680 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.159     2.839    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.045     2.884 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.125     3.010    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.010ns  (logic 0.375ns (12.472%)  route 2.634ns (87.528%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.350     2.635    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.045     2.680 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.159     2.839    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.045     2.884 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.125     3.010    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.010ns  (logic 0.375ns (12.472%)  route 2.634ns (87.528%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.350     2.635    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y58        LUT4 (Prop_lut4_I2_O)        0.045     2.680 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.159     2.839    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.045     2.884 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.125     3.010    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.229ns  (logic 1.085ns (20.757%)  route 4.144ns (79.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.852     5.229    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X113Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.699    -1.374    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.229ns  (logic 1.085ns (20.757%)  route 4.144ns (79.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.852     5.229    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X113Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.699    -1.374    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.085ns (21.403%)  route 3.986ns (78.597%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.694     5.071    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.699    -1.374    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y46        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.051ns  (logic 1.085ns (21.488%)  route 3.966ns (78.512%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.674     5.051    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700    -1.373    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.051ns  (logic 1.085ns (21.488%)  route 3.966ns (78.512%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.674     5.051    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700    -1.373    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.051ns  (logic 1.085ns (21.488%)  route 3.966ns (78.512%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.674     5.051    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700    -1.373    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.051ns  (logic 1.085ns (21.488%)  route 3.966ns (78.512%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.674     5.051    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700    -1.373    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.049ns  (logic 1.209ns (23.956%)  route 3.839ns (76.044%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 f  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.351     4.313    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     4.437 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_2_comp/O
                         net (fo=1, routed)           0.488     4.925    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_2_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     5.049 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_1_comp/O
                         net (fo=1, routed)           0.000     5.049    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_1_n_0
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.690    -1.384    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 1.085ns (21.579%)  route 3.945ns (78.421%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.653     5.030    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700    -1.373    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 1.085ns (21.579%)  route 3.945ns (78.421%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=6, routed)           3.292     4.253    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.124     4.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.653     5.030    GateKeeper_BD_i/GateKeeper_2/inst/c[15]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.700    -1.373    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.196ns (18.831%)  route 0.843ns (81.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           0.843     0.994    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X111Y53        LUT6 (Prop_lut6_I3_O)        0.045     1.039 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.039    GateKeeper_BD_i/GateKeeper_0/inst/c[0]
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.201ns (18.360%)  route 0.894ns (81.640%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=6, routed)           0.894     1.049    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.045     1.094 r  GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.094    GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X108Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.201ns (17.399%)  route 0.954ns (82.601%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=6, routed)           0.954     1.110    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X108Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.155    GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.196ns (16.387%)  route 0.998ns (83.613%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           0.998     1.149    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y53        LUT6 (Prop_lut6_I5_O)        0.045     1.194 r  GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.194    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.196ns (16.248%)  route 1.009ns (83.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           1.009     1.159    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y53        LUT6 (Prop_lut6_I5_O)        0.045     1.204 r  GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.204    GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.246ns (19.584%)  route 1.010ns (80.416%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  det_in_1_IBUF_inst/O
                         net (fo=6, routed)           0.956     1.112    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.045     1.157 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_2/O
                         net (fo=1, routed)           0.054     1.211    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_2_n_0
    SLICE_X108Y48        LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_1/O
                         net (fo=1, routed)           0.000     1.256    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.196ns (15.444%)  route 1.071ns (84.556%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           0.792     0.943    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X107Y52        LUT4 (Prop_lut4_I1_O)        0.045     0.988 r  GateKeeper_BD_i/GateKeeper_0/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.279     1.267    GateKeeper_BD_i/GateKeeper_0/inst/c[15]_i_1_n_0
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.196ns (15.444%)  route 1.071ns (84.556%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           0.792     0.943    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X107Y52        LUT4 (Prop_lut4_I1_O)        0.045     0.988 r  GateKeeper_BD_i/GateKeeper_0/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.279     1.267    GateKeeper_BD_i/GateKeeper_0/inst/c[15]_i_1_n_0
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.196ns (15.444%)  route 1.071ns (84.556%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           0.792     0.943    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X107Y52        LUT4 (Prop_lut4_I1_O)        0.045     0.988 r  GateKeeper_BD_i/GateKeeper_0/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.279     1.267    GateKeeper_BD_i/GateKeeper_0/inst/c[15]_i_1_n_0
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.196ns (15.436%)  route 1.072ns (84.564%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=6, routed)           0.792     0.943    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X107Y52        LUT4 (Prop_lut4_I1_O)        0.045     0.988 r  GateKeeper_BD_i/GateKeeper_0/inst/c[15]_i_1/O
                         net (fo=16, routed)          0.280     1.268    GateKeeper_BD_i/GateKeeper_0/inst/c[15]_i_1_n_0
    SLICE_X113Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/C





