{"Jing-Rebecca Li": [0, ["An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect", ["Jing-Rebecca Li", "Frank Wang", "Jacob White"], "https://doi.org/10.1145/309847.309848", "dac", 1999]], "Frank Wang": [0.0067706366535276175, ["An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect", ["Jing-Rebecca Li", "Frank Wang", "Jacob White"], "https://doi.org/10.1145/309847.309848", "dac", 1999]], "Jacob White": [0, ["An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect", ["Jing-Rebecca Li", "Frank Wang", "Jacob White"], "https://doi.org/10.1145/309847.309848", "dac", 1999], ["Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach", ["Dan Feng", "Joel R. Phillips", "Keith Nabors", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/309847.310015", "dac", 1999], ["Time-Mapped Harmonic Balance", ["Ognen J. Nastov", "Jacob White"], "https://doi.org/10.1145/309847.310016", "dac", 1999], ["Interconnect Analysis: From 3-D Structures to Circuit Models", ["Mattan Kamon", "Nuno Alexandre Marques", "Yehia Massoud", "Luis Miguel Silveira", "Jacob White"], "https://doi.org/10.1145/309847.310097", "dac", 1999]], "Chung-Ping Chen": [0, ["Error Bounded Pad\u00e9 Approximation via Bilinear Conformal Transformation", ["Chung-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/309847.309850", "dac", 1999], ["Noise-Aware Repeater Insertion and Wire-Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching", ["Chung-Ping Chen", "Noel Menezes"], "https://doi.org/10.1145/309847.309987", "dac", 1999]], "D. F. Wong": [0, ["Error Bounded Pad\u00e9 Approximation via Bilinear Conformal Transformation", ["Chung-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/309847.309850", "dac", 1999], ["Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations", ["Hai Zhou", "D. F. Wong", "I-Min Liu", "Adnan Aziz"], "https://doi.org/10.1145/309847.309885", "dac", 1999]], "Pavan K. Gunupudi": [0, ["Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques", ["Pavan K. Gunupudi", "Michel S. Nakhla"], "https://doi.org/10.1145/309847.309854", "dac", 1999]], "Michel S. Nakhla": [0, ["Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques", ["Pavan K. Gunupudi", "Michel S. Nakhla"], "https://doi.org/10.1145/309847.309854", "dac", 1999]], "Bernard N. Sheehan": [0, ["ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization", ["Bernard N. Sheehan"], "https://doi.org/10.1145/309847.309855", "dac", 1999]], "Mukul R. Prasad": [0, ["Why is ATPG Easy?", ["Mukul R. Prasad", "Philip Chong", "Kurt Keutzer"], "https://doi.org/10.1145/309847.309857", "dac", 1999]], "Philip Chong": [0.052485739812254906, ["Why is ATPG Easy?", ["Mukul R. Prasad", "Philip Chong", "Kurt Keutzer"], "https://doi.org/10.1145/309847.309857", "dac", 1999]], "Kurt Keutzer": [0, ["Why is ATPG Easy?", ["Mukul R. Prasad", "Philip Chong", "Kurt Keutzer"], "https://doi.org/10.1145/309847.309857", "dac", 1999], ["HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night", ["Raul Camposano", "Kurt Keutzer", "Jerry Fiddler", "Alberto L. Sangiovanni-Vincentelli", "Jim Lansford"], "https://doi.org/10.1145/309847.309877", "dac", 1999], ["Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic", ["Kurt Keutzer", "Kurt Wolf", "David Pietromonaco", "Jay Maxey", "Jeff Lewis", "Martin Lefebvre", "Jeff Burns"], "https://doi.org/10.1145/309847.309951", "dac", 1999]], "Rolf Drechsler": [0, ["Using Lower Bounds During Dynamic BDD Minimization", ["Rolf Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/309847.309858", "dac", 1999]], "Wolfgang Gunther": [0, ["Using Lower Bounds During Dynamic BDD Minimization", ["Rolf Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/309847.309858", "dac", 1999]], "Gang Qu": [0, ["Optimization-Intensive Watermarking Techniques for Decision Problems", ["Gang Qu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309860", "dac", 1999], ["Effective Iterative Techniques for Fingerprinting Design IP", ["Andrew E. Caldwell", "Hyun-Jin Choi", "Andrew B. Kahng", "Stefanus Mantik", "Miodrag Potkonjak", "Gang Qu", "Jennifer L. Wong"], "https://doi.org/10.1145/309847.310083", "dac", 1999]], "Jennifer L. Wong": [0, ["Optimization-Intensive Watermarking Techniques for Decision Problems", ["Gang Qu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309860", "dac", 1999], ["Effective Iterative Techniques for Fingerprinting Design IP", ["Andrew E. Caldwell", "Hyun-Jin Choi", "Andrew B. Kahng", "Stefanus Mantik", "Miodrag Potkonjak", "Gang Qu", "Jennifer L. Wong"], "https://doi.org/10.1145/309847.310083", "dac", 1999]], "Miodrag Potkonjak": [0, ["Optimization-Intensive Watermarking Techniques for Decision Problems", ["Gang Qu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309860", "dac", 1999], ["Power Efficient Mediaprocessors: Design Space Exploration", ["Johnson Kin", "Chunho Lee", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309943", "dac", 1999], ["Low-Power Behavioral Synthesis Optimization Using Multiple Precision Arithmetic", ["Milos D. Ercegovac", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310000", "dac", 1999], ["Engineering Change: Methodology and Applications to Behavioral and System Synthesis", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310007", "dac", 1999], ["Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310080", "dac", 1999], ["Effective Iterative Techniques for Fingerprinting Design IP", ["Andrew E. Caldwell", "Hyun-Jin Choi", "Andrew B. Kahng", "Stefanus Mantik", "Miodrag Potkonjak", "Gang Qu", "Jennifer L. Wong"], "https://doi.org/10.1145/309847.310083", "dac", 1999], ["Behavioral Synthesis Techniques for Intellectual Property Protection", ["Inki Hong", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310085", "dac", 1999]], "Ali Dasdan": [0, ["Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems", ["Ali Dasdan", "Sandy Irani", "Rajesh K. Gupta"], "https://doi.org/10.1145/309847.309862", "dac", 1999]], "Sandy Irani": [0, ["Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems", ["Ali Dasdan", "Sandy Irani", "Rajesh K. Gupta"], "https://doi.org/10.1145/309847.309862", "dac", 1999]], "Rajesh K. Gupta": [0, ["Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems", ["Ali Dasdan", "Sandy Irani", "Rajesh K. Gupta"], "https://doi.org/10.1145/309847.309862", "dac", 1999]], "Daniel Gajski": [0, ["IP-based Design Methodology", ["Daniel Gajski"], "https://doi.org/10.1145/309847.309864", "dac", 1999], ["Soft Scheduling in High Level Synthesis", ["Jianwen Zhu", "Daniel Gajski"], "https://doi.org/10.1145/309847.309917", "dac", 1999]], "Pai H. Chou": [0, ["ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems", ["Pai H. Chou", "Ross B. Ortega", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/309847.309865", "dac", 1999]], "Ross B. Ortega": [0, ["ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems", ["Pai H. Chou", "Ross B. Ortega", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/309847.309865", "dac", 1999]], "Ken Hines": [0, ["ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems", ["Pai H. Chou", "Ross B. Ortega", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/309847.309865", "dac", 1999]], "Kurt Partridge": [0, ["ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems", ["Pai H. Chou", "Ross B. Ortega", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/309847.309865", "dac", 1999]], "Gaetano Borriello": [0, ["ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems", ["Pai H. Chou", "Ross B. Ortega", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/309847.309865", "dac", 1999]], "Marcello Dalpasso": [0, ["Virtual Simulation of Distributed IP-based Designs", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/309847.309866", "dac", 1999]], "Alessandro Bogliolo": [0, ["Virtual Simulation of Distributed IP-based Designs", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/309847.309866", "dac", 1999]], "Luca Benini": [0, ["Virtual Simulation of Distributed IP-based Designs", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/309847.309866", "dac", 1999], ["Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1145/309847.309898", "dac", 1999], ["Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/309847.309922", "dac", 1999], ["Cycle-Accurate Simulation of Energy Consumption in Embedded Systems", ["Tajana Simunic", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/309847.310090", "dac", 1999]], "Ganesh Lakshminarayana": [0, ["Common-Case Computation: A High-Level Technique for Power and Performance Optimization", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Kamal S. Khouri", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/309847.309867", "dac", 1999]], "Anand Raghunathan": [0, ["Common-Case Computation: A High-Level Technique for Power and Performance Optimization", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Kamal S. Khouri", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/309847.309867", "dac", 1999]], "Kamal S. Khouri": [0, ["Common-Case Computation: A High-Level Technique for Power and Performance Optimization", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Kamal S. Khouri", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/309847.309867", "dac", 1999]], "Niraj K. Jha": [0, ["Common-Case Computation: A High-Level Technique for Power and Performance Optimization", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Kamal S. Khouri", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/309847.309867", "dac", 1999]], "Sujit Dey": [0, ["Common-Case Computation: A High-Level Technique for Power and Performance Optimization", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Kamal S. Khouri", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/309847.309867", "dac", 1999]], "Ching-Wei Yeh": [0, ["Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs", ["Ching-Wei Yeh", "Yin-Shuin Kang", "Shan-Jih Shieh", "Jinn-Shyan Wang"], "https://doi.org/10.1145/309847.309872", "dac", 1999], ["Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications", ["Ching-Wei Yeh", "Min-Cheng Chang", "Shih-Chieh Chang", "Wen-Ben Jone"], "https://doi.org/10.1145/309847.309873", "dac", 1999]], "Yin-Shuin Kang": [2.516274355546244e-09, ["Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs", ["Ching-Wei Yeh", "Yin-Shuin Kang", "Shan-Jih Shieh", "Jinn-Shyan Wang"], "https://doi.org/10.1145/309847.309872", "dac", 1999]], "Shan-Jih Shieh": [0, ["Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs", ["Ching-Wei Yeh", "Yin-Shuin Kang", "Shan-Jih Shieh", "Jinn-Shyan Wang"], "https://doi.org/10.1145/309847.309872", "dac", 1999]], "Jinn-Shyan Wang": [1.5903467556199757e-05, ["Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs", ["Ching-Wei Yeh", "Yin-Shuin Kang", "Shan-Jih Shieh", "Jinn-Shyan Wang"], "https://doi.org/10.1145/309847.309872", "dac", 1999]], "Min-Cheng Chang": [0.011020407546311617, ["Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications", ["Ching-Wei Yeh", "Min-Cheng Chang", "Shih-Chieh Chang", "Wen-Ben Jone"], "https://doi.org/10.1145/309847.309873", "dac", 1999]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications", ["Ching-Wei Yeh", "Min-Cheng Chang", "Shih-Chieh Chang", "Wen-Ben Jone"], "https://doi.org/10.1145/309847.309873", "dac", 1999]], "Wen-Ben Jone": [0, ["Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications", ["Ching-Wei Yeh", "Min-Cheng Chang", "Shih-Chieh Chang", "Wen-Ben Jone"], "https://doi.org/10.1145/309847.309873", "dac", 1999]], "Vijay Sundararajan": [0, ["Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages", ["Vijay Sundararajan", "Keshab K. Parhi"], "https://doi.org/10.1145/309847.309876", "dac", 1999]], "Keshab K. Parhi": [0, ["Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages", ["Vijay Sundararajan", "Keshab K. Parhi"], "https://doi.org/10.1145/309847.309876", "dac", 1999]], "Raul Camposano": [0, ["HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night", ["Raul Camposano", "Kurt Keutzer", "Jerry Fiddler", "Alberto L. Sangiovanni-Vincentelli", "Jim Lansford"], "https://doi.org/10.1145/309847.309877", "dac", 1999]], "Jerry Fiddler": [0, ["HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night", ["Raul Camposano", "Kurt Keutzer", "Jerry Fiddler", "Alberto L. Sangiovanni-Vincentelli", "Jim Lansford"], "https://doi.org/10.1145/309847.309877", "dac", 1999]], "Alberto L. Sangiovanni-Vincentelli": [0, ["HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night", ["Raul Camposano", "Kurt Keutzer", "Jerry Fiddler", "Alberto L. Sangiovanni-Vincentelli", "Jim Lansford"], "https://doi.org/10.1145/309847.309877", "dac", 1999], ["A Novel VLSI Layout Fabric for Deep Sub-Micron Applications", ["Sunil P. Khatri", "Amit Mehrotra", "Robert K. Brayton", "Ralph H. J. M. Otten", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/309847.309985", "dac", 1999], ["On Thermal Effects in Deep Sub-Micron VLSI Interconnects", ["Kaustav Banerjee", "Amit Mehrotra", "Alberto L. Sangiovanni-Vincentelli", "Chenming Hu"], "https://doi.org/10.1145/309847.310093", "dac", 1999]], "Jim Lansford": [0, ["HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night", ["Raul Camposano", "Kurt Keutzer", "Jerry Fiddler", "Alberto L. Sangiovanni-Vincentelli", "Jim Lansford"], "https://doi.org/10.1145/309847.309877", "dac", 1999]], "Xiang-Dong Tan": [0, ["Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings", ["Xiang-Dong Tan", "C.-J. Richard Shi", "Dragos Lungeanu", "Jyh-Chwen Lee", "Li-Pen Yuan"], "https://doi.org/10.1145/309847.309880", "dac", 1999]], "C.-J. Richard Shi": [0, ["Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings", ["Xiang-Dong Tan", "C.-J. Richard Shi", "Dragos Lungeanu", "Jyh-Chwen Lee", "Li-Pen Yuan"], "https://doi.org/10.1145/309847.309880", "dac", 1999]], "Dragos Lungeanu": [0, ["Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings", ["Xiang-Dong Tan", "C.-J. Richard Shi", "Dragos Lungeanu", "Jyh-Chwen Lee", "Li-Pen Yuan"], "https://doi.org/10.1145/309847.309880", "dac", 1999]], "Jyh-Chwen Lee": [4.338164814043921e-07, ["Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings", ["Xiang-Dong Tan", "C.-J. Richard Shi", "Dragos Lungeanu", "Jyh-Chwen Lee", "Li-Pen Yuan"], "https://doi.org/10.1145/309847.309880", "dac", 1999]], "Li-Pen Yuan": [0, ["Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings", ["Xiang-Dong Tan", "C.-J. Richard Shi", "Dragos Lungeanu", "Jyh-Chwen Lee", "Li-Pen Yuan"], "https://doi.org/10.1145/309847.309880", "dac", 1999]], "Jiang Hu": [0, ["FAR-DS: Full-Plane AWE Routing with Driver Sizing", ["Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/309847.309881", "dac", 1999]], "Sachin S. Sapatnekar": [0, ["FAR-DS: Full-Plane AWE Routing with Driver Sizing", ["Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/309847.309881", "dac", 1999]], "Iris Hui-Ru Jiang": [0, ["Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation", ["Iris Hui-Ru Jiang", "Jing-Yang Jou", "Yao-Wen Chang"], "https://doi.org/10.1145/309847.309882", "dac", 1999]], "Jing-Yang Jou": [0, ["Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation", ["Iris Hui-Ru Jiang", "Jing-Yang Jou", "Yao-Wen Chang"], "https://doi.org/10.1145/309847.309882", "dac", 1999]], "Yao-Wen Chang": [4.253035257306692e-08, ["Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation", ["Iris Hui-Ru Jiang", "Jing-Yang Jou", "Yao-Wen Chang"], "https://doi.org/10.1145/309847.309882", "dac", 1999]], "Hai Zhou": [0, ["Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations", ["Hai Zhou", "D. F. Wong", "I-Min Liu", "Adnan Aziz"], "https://doi.org/10.1145/309847.309885", "dac", 1999]], "I-Min Liu": [0, ["Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations", ["Hai Zhou", "D. F. Wong", "I-Min Liu", "Adnan Aziz"], "https://doi.org/10.1145/309847.309885", "dac", 1999]], "Adnan Aziz": [0, ["Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations", ["Hai Zhou", "D. F. Wong", "I-Min Liu", "Adnan Aziz"], "https://doi.org/10.1145/309847.309885", "dac", 1999], ["Enhancing Simulation with BDDs and ATPG", ["Malay K. Ganai", "Adnan Aziz", "Andreas Kuehlmann"], "https://doi.org/10.1145/309847.309965", "dac", 1999]], "Prashant Saxena": [0, ["Crosstalk Minimization Using Wire Perturbations", ["Prashant Saxena", "C. L. Liu"], "https://doi.org/10.1145/309847.309887", "dac", 1999]], "C. L. Liu": [0, ["Crosstalk Minimization Using Wire Perturbations", ["Prashant Saxena", "C. L. Liu"], "https://doi.org/10.1145/309847.309887", "dac", 1999]], "Erik Brunvand": [0, ["Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces", ["Erik Brunvand", "Steven M. Nowick", "Kenneth Y. Yun"], "https://doi.org/10.1145/309847.309889", "dac", 1999]], "Steven M. Nowick": [0, ["Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces", ["Erik Brunvand", "Steven M. Nowick", "Kenneth Y. Yun"], "https://doi.org/10.1145/309847.309889", "dac", 1999]], "Kenneth Y. Yun": [1.5729759161864365e-10, ["Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces", ["Erik Brunvand", "Steven M. Nowick", "Kenneth Y. Yun"], "https://doi.org/10.1145/309847.309889", "dac", 1999]], "Alex Kondratyev": [0, ["Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems", ["Alex Kondratyev", "Jordi Cortadella", "Michael Kishinevsky", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/309847.309891", "dac", 1999]], "Jordi Cortadella": [0, ["Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems", ["Alex Kondratyev", "Jordi Cortadella", "Michael Kishinevsky", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/309847.309891", "dac", 1999], ["CAD Directions for High Performance Asynchronous Circuits", ["Ken S. Stevens", "Shai Rotem", "Steven M. Burns", "Jordi Cortadella", "Ran Ginosar", "Michael Kishinevsky", "Marly Roncken"], "https://doi.org/10.1145/309847.309893", "dac", 1999]], "Michael Kishinevsky": [0, ["Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems", ["Alex Kondratyev", "Jordi Cortadella", "Michael Kishinevsky", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/309847.309891", "dac", 1999], ["CAD Directions for High Performance Asynchronous Circuits", ["Ken S. Stevens", "Shai Rotem", "Steven M. Burns", "Jordi Cortadella", "Ran Ginosar", "Michael Kishinevsky", "Marly Roncken"], "https://doi.org/10.1145/309847.309893", "dac", 1999]], "Luciano Lavagno": [0, ["Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems", ["Alex Kondratyev", "Jordi Cortadella", "Michael Kishinevsky", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/309847.309891", "dac", 1999], ["ECL: A Specification Environment for System-Level Design", ["Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/309847.309989", "dac", 1999], ["Synthesis of Embedded Software Using Free-Choice Petri Nets", ["Marco Sgroi", "Luciano Lavagno"], "https://doi.org/10.1145/309847.310073", "dac", 1999]], "Alexandre Yakovlev": [0, ["Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems", ["Alex Kondratyev", "Jordi Cortadella", "Michael Kishinevsky", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/309847.309891", "dac", 1999]], "Ken S. Stevens": [0, ["CAD Directions for High Performance Asynchronous Circuits", ["Ken S. Stevens", "Shai Rotem", "Steven M. Burns", "Jordi Cortadella", "Ran Ginosar", "Michael Kishinevsky", "Marly Roncken"], "https://doi.org/10.1145/309847.309893", "dac", 1999]], "Shai Rotem": [0, ["CAD Directions for High Performance Asynchronous Circuits", ["Ken S. Stevens", "Shai Rotem", "Steven M. Burns", "Jordi Cortadella", "Ran Ginosar", "Michael Kishinevsky", "Marly Roncken"], "https://doi.org/10.1145/309847.309893", "dac", 1999]], "Steven M. Burns": [0, ["CAD Directions for High Performance Asynchronous Circuits", ["Ken S. Stevens", "Shai Rotem", "Steven M. Burns", "Jordi Cortadella", "Ran Ginosar", "Michael Kishinevsky", "Marly Roncken"], "https://doi.org/10.1145/309847.309893", "dac", 1999]], "Ran Ginosar": [0, ["CAD Directions for High Performance Asynchronous Circuits", ["Ken S. Stevens", "Shai Rotem", "Steven M. Burns", "Jordi Cortadella", "Ran Ginosar", "Michael Kishinevsky", "Marly Roncken"], "https://doi.org/10.1145/309847.309893", "dac", 1999]], "Marly Roncken": [0, ["CAD Directions for High Performance Asynchronous Circuits", ["Ken S. Stevens", "Shai Rotem", "Steven M. Burns", "Jordi Cortadella", "Ran Ginosar", "Michael Kishinevsky", "Marly Roncken"], "https://doi.org/10.1145/309847.309893", "dac", 1999]], "Jorg Henkel": [0, ["A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems", ["Jorg Henkel"], "https://doi.org/10.1145/309847.309896", "dac", 1999]], "Alberto Macii": [0, ["Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1145/309847.309898", "dac", 1999]], "Enrico Macii": [0, ["Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1145/309847.309898", "dac", 1999], ["Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/309847.309922", "dac", 1999]], "Massimo Poncino": [0, ["Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1145/309847.309898", "dac", 1999], ["Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/309847.309922", "dac", 1999]], "Riccardo Scarsi": [0, ["Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1145/309847.309898", "dac", 1999]], "Youngsoo Shin": [0.9997629821300507, ["Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems", ["Youngsoo Shin", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309901", "dac", 1999]], "Kiyoung Choi": [1, ["Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems", ["Youngsoo Shin", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309901", "dac", 1999], ["Performance-Driven Scheduling with Bit-Level Chaining", ["Sanghun Park", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309932", "dac", 1999]], "Wen-Tsong Shiue": [0, ["Memory Exploration for Low Power, Embedded Systems", ["Wen-Tsong Shiue", "Chaitali Chakrabarti"], "https://doi.org/10.1145/309847.309902", "dac", 1999]], "Chaitali Chakrabarti": [0, ["Memory Exploration for Low Power, Embedded Systems", ["Wen-Tsong Shiue", "Chaitali Chakrabarti"], "https://doi.org/10.1145/309847.309902", "dac", 1999]], "Ravi Sharma": [0, ["Distributed Application Development with Inferno", ["Ravi Sharma"], "https://doi.org/10.1145/309847.309904", "dac", 1999]], "David Stepner": [0, ["Embedded Application Design Using a Real-Time OS", ["David Stepner", "Nagarajan Rajan", "David Hui"], "https://doi.org/10.1145/309847.310566", "dac", 1999]], "Nagarajan Rajan": [0, ["Embedded Application Design Using a Real-Time OS", ["David Stepner", "Nagarajan Rajan", "David Hui"], "https://doi.org/10.1145/309847.310566", "dac", 1999]], "David Hui": [0, ["Embedded Application Design Using a Real-Time OS", ["David Stepner", "Nagarajan Rajan", "David Hui"], "https://doi.org/10.1145/309847.310566", "dac", 1999]], "Ken Arnold": [0, ["The Jini Architecture: Dynamic Services in a Flexible Network", ["Ken Arnold"], "https://doi.org/10.1145/309847.309906", "dac", 1999]], "Dennis Abts": [0, ["Verifying Large-Scale Multiprocessors Using an Abstract Verification Environment", ["Dennis Abts", "Mike Roberts"], "https://doi.org/10.1145/309847.309907", "dac", 1999]], "Mike Roberts": [0, ["Verifying Large-Scale Multiprocessors Using an Abstract Verification Environment", ["Dennis Abts", "Mike Roberts"], "https://doi.org/10.1145/309847.309907", "dac", 1999]], "Jian Shen": [0, ["Functional Verification of the Equator MAP1000 Microprocessor", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", "dac", 1999]], "Jacob A. Abraham": [0, ["Functional Verification of the Equator MAP1000 Microprocessor", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", "dac", 1999], ["Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor", ["Raghuram S. Tupuri", "Arun Krishnamachary", "Jacob A. Abraham"], "https://doi.org/10.1145/309847.310018", "dac", 1999], ["Detecting False Timing Paths: Experiments on PowerPC Microprocessors", ["Richard Raimi", "Jacob A. Abraham"], "https://doi.org/10.1145/309847.310047", "dac", 1999]], "Dave Baker": [0, ["Functional Verification of the Equator MAP1000 Microprocessor", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", "dac", 1999]], "Tony Hurson": [0, ["Functional Verification of the Equator MAP1000 Microprocessor", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", "dac", 1999]], "Martin Kinkade": [0, ["Functional Verification of the Equator MAP1000 Microprocessor", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", "dac", 1999]], "Gregorio Gervasio": [0, ["Functional Verification of the Equator MAP1000 Microprocessor", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", "dac", 1999]], "Chen-chau Chu": [1.1363935126240676e-08, ["Functional Verification of the Equator MAP1000 Microprocessor", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", "dac", 1999]], "Guanghui Hu": [0, ["Functional Verification of the Equator MAP1000 Microprocessor", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", "dac", 1999]], "Shmuel Ur": [0, ["Micro Architecture Coverage Directed Generation of Test Programs", ["Shmuel Ur", "Yaov Yadin"], "https://doi.org/10.1145/309847.309909", "dac", 1999]], "Yaov Yadin": [0, ["Micro Architecture Coverage Directed Generation of Test Programs", ["Shmuel Ur", "Yaov Yadin"], "https://doi.org/10.1145/309847.309909", "dac", 1999]], "You-Sung Chang": [0.5, ["Verification of a Microprocessor Using Real World Applications", ["You-Sung Chang", "Seungjong Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.311478", "dac", 1999]], "Seungjong Lee": [0.9996034353971481, ["Verification of a Microprocessor Using Real World Applications", ["You-Sung Chang", "Seungjong Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.311478", "dac", 1999]], "In-Cheol Park": [0.9998304396867752, ["Verification of a Microprocessor Using Real World Applications", ["You-Sung Chang", "Seungjong Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.311478", "dac", 1999], ["Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software", ["Hoon Choi", "Ju Hwan Yi", "Jong-Yeol Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310103", "dac", 1999]], "Chong-Min Kyung": [0.5, ["Verification of a Microprocessor Using Real World Applications", ["You-Sung Chang", "Seungjong Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.311478", "dac", 1999], ["Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design", ["Joon-Seo Yim", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.309984", "dac", 1999], ["A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs", ["Joon-Seo Yim", "Seong-Ok Bae", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310054", "dac", 1999], ["Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software", ["Hoon Choi", "Ju Hwan Yi", "Jong-Yeol Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310103", "dac", 1999]], "David Van Campenhout": [0, ["High-Level Test Generation for Design Verification of Pipelined Microprocessors", ["David Van Campenhout", "Trevor N. Mudge", "John P. Hayes"], "https://doi.org/10.1145/309847.309912", "dac", 1999]], "Trevor N. Mudge": [0, ["High-Level Test Generation for Design Verification of Pipelined Microprocessors", ["David Van Campenhout", "Trevor N. Mudge", "John P. Hayes"], "https://doi.org/10.1145/309847.309912", "dac", 1999]], "John P. Hayes": [0, ["High-Level Test Generation for Design Verification of Pipelined Microprocessors", ["David Van Campenhout", "Trevor N. Mudge", "John P. Hayes"], "https://doi.org/10.1145/309847.309912", "dac", 1999]], "Laurent Fournier": [0, ["Developing an Architecture Validation Suite: Applicaiton to the PowerPC Architecture", ["Laurent Fournier", "Anatoly Koyfman", "Moshe Levinger"], "https://doi.org/10.1145/309847.309911", "dac", 1999]], "Anatoly Koyfman": [0, ["Developing an Architecture Validation Suite: Applicaiton to the PowerPC Architecture", ["Laurent Fournier", "Anatoly Koyfman", "Moshe Levinger"], "https://doi.org/10.1145/309847.309911", "dac", 1999]], "Moshe Levinger": [0, ["Developing an Architecture Validation Suite: Applicaiton to the PowerPC Architecture", ["Laurent Fournier", "Anatoly Koyfman", "Moshe Levinger"], "https://doi.org/10.1145/309847.309911", "dac", 1999]], "Roland W. Freund": [0, ["Passive Reduced-Order Models for Interconnect Simulation and Their Computation via Krylov-Subspace Algorithms", ["Roland W. Freund"], "https://doi.org/10.1145/309847.309913", "dac", 1999]], "Ying Liu": [0, ["Model Order-Reduction of RC(L) Interconnect Including Variational Analysis", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/309847.309914", "dac", 1999]], "Lawrence T. Pileggi": [0, ["Model Order-Reduction of RC(L) Interconnect Including Variational Analysis", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/309847.309914", "dac", 1999], ["IC Analyses Including Extracted Inductance Models", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/309847.310098", "dac", 1999]], "Andrzej J. Strojwas": [0, ["Model Order-Reduction of RC(L) Interconnect Including Variational Analysis", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/309847.309914", "dac", 1999]], "Carlos P. Coelho": [0, ["Robust Rational Function Approximation Algorithm for Model Generation", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1145/309847.309915", "dac", 1999]], "Joel R. Phillips": [0, ["Robust Rational Function Approximation Algorithm for Model Generation", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1145/309847.309915", "dac", 1999], ["Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach", ["Dan Feng", "Joel R. Phillips", "Keith Nabors", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/309847.310015", "dac", 1999]], "Luis Miguel Silveira": [0, ["Robust Rational Function Approximation Algorithm for Model Generation", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1145/309847.309915", "dac", 1999], ["Interconnect Analysis: From 3-D Structures to Circuit Models", ["Mattan Kamon", "Nuno Alexandre Marques", "Yehia Massoud", "Luis Miguel Silveira", "Jacob White"], "https://doi.org/10.1145/309847.310097", "dac", 1999]], "Reinaldo A. Bergamaschi": [0, ["Behavioral Network Graph: Unifying the Domains of High-Level and Logic Synthesis", ["Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/309847.309916", "dac", 1999]], "Jianwen Zhu": [0, ["Soft Scheduling in High Level Synthesis", ["Jianwen Zhu", "Daniel Gajski"], "https://doi.org/10.1145/309847.309917", "dac", 1999]], "Marek A. Perkowski": [0, ["Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions", ["Marek A. Perkowski", "Rahul Malvi", "Stan Grygiel", "Michael Burns", "Alan Mishchenko"], "https://doi.org/10.1145/309847.309918", "dac", 1999]], "Rahul Malvi": [0, ["Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions", ["Marek A. Perkowski", "Rahul Malvi", "Stan Grygiel", "Michael Burns", "Alan Mishchenko"], "https://doi.org/10.1145/309847.309918", "dac", 1999]], "Stan Grygiel": [0, ["Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions", ["Marek A. Perkowski", "Rahul Malvi", "Stan Grygiel", "Michael Burns", "Alan Mishchenko"], "https://doi.org/10.1145/309847.309918", "dac", 1999]], "Michael Burns": [0, ["Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions", ["Marek A. Perkowski", "Rahul Malvi", "Stan Grygiel", "Michael Burns", "Alan Mishchenko"], "https://doi.org/10.1145/309847.309918", "dac", 1999]], "Alan Mishchenko": [0, ["Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions", ["Marek A. Perkowski", "Rahul Malvi", "Stan Grygiel", "Michael Burns", "Alan Mishchenko"], "https://doi.org/10.1145/309847.309918", "dac", 1999]], "Xun Liu": [0, ["Maximizing Performance by Retiming and Clock Skew Scheduling", ["Xun Liu", "Marios C. Papaefthymiou", "Eby G. Friedman"], "https://doi.org/10.1145/309847.309919", "dac", 1999]], "Marios C. Papaefthymiou": [0, ["Maximizing Performance by Retiming and Clock Skew Scheduling", ["Xun Liu", "Marios C. Papaefthymiou", "Eby G. Friedman"], "https://doi.org/10.1145/309847.309919", "dac", 1999]], "Eby G. Friedman": [0, ["Maximizing Performance by Retiming and Clock Skew Scheduling", ["Xun Liu", "Marios C. Papaefthymiou", "Eby G. Friedman"], "https://doi.org/10.1145/309847.309919", "dac", 1999], ["Equivalent Elmore Delay for RLC Trees", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/309847.310041", "dac", 1999], ["Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits", ["Yehea I. Ismail", "Eby G. Friedman"], "https://doi.org/10.1145/309847.310042", "dac", 1999]], "Klaus Eckl": [0, ["A Practical Approach to Multiple-Class Retiming", ["Klaus Eckl", "Jean Christophe Madre", "Peter Zepter", "Christian Legl"], "https://doi.org/10.1145/309847.309920", "dac", 1999]], "Jean Christophe Madre": [0, ["A Practical Approach to Multiple-Class Retiming", ["Klaus Eckl", "Jean Christophe Madre", "Peter Zepter", "Christian Legl"], "https://doi.org/10.1145/309847.309920", "dac", 1999]], "Peter Zepter": [0, ["A Practical Approach to Multiple-Class Retiming", ["Klaus Eckl", "Jean Christophe Madre", "Peter Zepter", "Christian Legl"], "https://doi.org/10.1145/309847.309920", "dac", 1999]], "Christian Legl": [0, ["A Practical Approach to Multiple-Class Retiming", ["Klaus Eckl", "Jean Christophe Madre", "Peter Zepter", "Christian Legl"], "https://doi.org/10.1145/309847.309920", "dac", 1999]], "Peichen Pan": [0, ["Performance-Driven Integration of Retiming and Resynthesis", ["Peichen Pan"], "https://doi.org/10.1145/309847.309921", "dac", 1999]], "Giovanni De Micheli": [0, ["Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/309847.309922", "dac", 1999], ["Cycle-Accurate Simulation of Energy Consumption in Embedded Systems", ["Tajana Simunic", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/309847.310090", "dac", 1999]], "Giuseppe Odasso": [0, ["Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/309847.309922", "dac", 1999]], "Joseph A. Fisher": [0, ["Customized Instruction-Sets for Embedded Processors", ["Joseph A. Fisher"], "https://doi.org/10.1145/309847.309923", "dac", 1999]], "Samuel P. Harbison": [0, ["System-Level Hardware/Software Trade-offs", ["Samuel P. Harbison"], "https://doi.org/10.1145/309847.309924", "dac", 1999]], "Jonah McLeod": [0, ["Functional Verification - Real Users, Real Problems, Real Opportunities (Panel)", ["Jonah McLeod", "Nozar Azarakhsh", "Glen Ewing", "Paul Gingras", "Scott Reedstrom", "Chris Rowen"], "https://doi.org/10.1145/309847.309925", "dac", 1999]], "Nozar Azarakhsh": [0, ["Functional Verification - Real Users, Real Problems, Real Opportunities (Panel)", ["Jonah McLeod", "Nozar Azarakhsh", "Glen Ewing", "Paul Gingras", "Scott Reedstrom", "Chris Rowen"], "https://doi.org/10.1145/309847.309925", "dac", 1999]], "Glen Ewing": [0, ["Functional Verification - Real Users, Real Problems, Real Opportunities (Panel)", ["Jonah McLeod", "Nozar Azarakhsh", "Glen Ewing", "Paul Gingras", "Scott Reedstrom", "Chris Rowen"], "https://doi.org/10.1145/309847.309925", "dac", 1999]], "Paul Gingras": [0, ["Functional Verification - Real Users, Real Problems, Real Opportunities (Panel)", ["Jonah McLeod", "Nozar Azarakhsh", "Glen Ewing", "Paul Gingras", "Scott Reedstrom", "Chris Rowen"], "https://doi.org/10.1145/309847.309925", "dac", 1999]], "Scott Reedstrom": [0, ["Functional Verification - Real Users, Real Problems, Real Opportunities (Panel)", ["Jonah McLeod", "Nozar Azarakhsh", "Glen Ewing", "Paul Gingras", "Scott Reedstrom", "Chris Rowen"], "https://doi.org/10.1145/309847.309925", "dac", 1999]], "Chris Rowen": [0, ["Functional Verification - Real Users, Real Problems, Real Opportunities (Panel)", ["Jonah McLeod", "Nozar Azarakhsh", "Glen Ewing", "Paul Gingras", "Scott Reedstrom", "Chris Rowen"], "https://doi.org/10.1145/309847.309925", "dac", 1999]], "Hsiao-Pin Su": [0, ["A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning", ["Hsiao-Pin Su", "Allen C.-H. Wu", "Youn-Long Lin"], "https://doi.org/10.1145/309847.309926", "dac", 1999]], "Allen C.-H. Wu": [1.682977819605913e-10, ["A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning", ["Hsiao-Pin Su", "Allen C.-H. Wu", "Youn-Long Lin"], "https://doi.org/10.1145/309847.309926", "dac", 1999]], "Youn-Long Lin": [0, ["A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning", ["Hsiao-Pin Su", "Allen C.-H. Wu", "Youn-Long Lin"], "https://doi.org/10.1145/309847.309926", "dac", 1999]], "Pei-Ning Guo": [0, ["An O-Tree Representation of Non-Slicing Floorplan and Its Applications", ["Pei-Ning Guo", "Chung-Kuan Cheng", "Takeshi Yoshimura"], "https://doi.org/10.1145/309847.309928", "dac", 1999]], "Chung-Kuan Cheng": [0, ["An O-Tree Representation of Non-Slicing Floorplan and Its Applications", ["Pei-Ning Guo", "Chung-Kuan Cheng", "Takeshi Yoshimura"], "https://doi.org/10.1145/309847.309928", "dac", 1999]], "Takeshi Yoshimura": [0, ["An O-Tree Representation of Non-Slicing Floorplan and Its Applications", ["Pei-Ning Guo", "Chung-Kuan Cheng", "Takeshi Yoshimura"], "https://doi.org/10.1145/309847.309928", "dac", 1999]], "Florin Balasa": [0, ["Module Placement for Analog Layout Using the Sequence-Pair Representation", ["Florin Balasa", "Koen Lampaert"], "https://doi.org/10.1145/309847.309930", "dac", 1999]], "Koen Lampaert": [0, ["Module Placement for Analog Layout Using the Sequence-Pair Representation", ["Florin Balasa", "Koen Lampaert"], "https://doi.org/10.1145/309847.309930", "dac", 1999]], "Martin Grajcar": [0, ["Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System", ["Martin Grajcar"], "https://doi.org/10.1145/309847.309931", "dac", 1999]], "Sanghun Park": [0.9204378575086594, ["Performance-Driven Scheduling with Bit-Level Chaining", ["Sanghun Park", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309932", "dac", 1999]], "Steve Haynal": [0, ["A Model for Scheduling Protocol-Constrained Components and Environments", ["Steve Haynal", "Forrest Brewer"], "https://doi.org/10.1145/309847.309933", "dac", 1999]], "Forrest Brewer": [0, ["A Model for Scheduling Protocol-Constrained Components and Environments", ["Steve Haynal", "Forrest Brewer"], "https://doi.org/10.1145/309847.309933", "dac", 1999]], "Luiz C. V. dos Santos": [0, ["A Reordering Technique for Efficient Code Motion", ["Luiz C. V. dos Santos", "Jochen A. G. Jess"], "https://doi.org/10.1145/309847.309935", "dac", 1999]], "Jochen A. G. Jess": [0, ["A Reordering Technique for Efficient Code Motion", ["Luiz C. V. dos Santos", "Jochen A. G. Jess"], "https://doi.org/10.1145/309847.309935", "dac", 1999]], "Yatin Vasant Hoskote": [0, ["Coverage Estimation for Symbolic Model Checking", ["Yatin Vasant Hoskote", "Timothy Kam", "Pei-Hsin Ho", "Xudong Zhao"], "https://doi.org/10.1145/309847.309936", "dac", 1999]], "Timothy Kam": [0, ["Coverage Estimation for Symbolic Model Checking", ["Yatin Vasant Hoskote", "Timothy Kam", "Pei-Hsin Ho", "Xudong Zhao"], "https://doi.org/10.1145/309847.309936", "dac", 1999]], "Pei-Hsin Ho": [0, ["Coverage Estimation for Symbolic Model Checking", ["Yatin Vasant Hoskote", "Timothy Kam", "Pei-Hsin Ho", "Xudong Zhao"], "https://doi.org/10.1145/309847.309936", "dac", 1999]], "Xudong Zhao": [0, ["Coverage Estimation for Symbolic Model Checking", ["Yatin Vasant Hoskote", "Timothy Kam", "Pei-Hsin Ho", "Xudong Zhao"], "https://doi.org/10.1145/309847.309936", "dac", 1999]], "Gianpiero Cabodi": [0, ["Improving Symbolic Traversals by Means of Activity Profiles", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/309847.309938", "dac", 1999]], "Paolo Camurati": [0, ["Improving Symbolic Traversals by Means of Activity Profiles", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/309847.309938", "dac", 1999]], "Stefano Quer": [0, ["Improving Symbolic Traversals by Means of Activity Profiles", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/309847.309938", "dac", 1999], ["Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits", ["Valeria Bertacco", "Maurizio Damiani", "Stefano Quer"], "https://doi.org/10.1145/309847.309966", "dac", 1999]], "Shankar G. Govindaraju": [0, ["Improved Approximate Reachability Using Auxiliary State Variables", ["Shankar G. Govindaraju", "David L. Dill", "Jules P. Bergmann"], "https://doi.org/10.1145/309847.309940", "dac", 1999]], "David L. Dill": [0, ["Improved Approximate Reachability Using Auxiliary State Variables", ["Shankar G. Govindaraju", "David L. Dill", "Jules P. Bergmann"], "https://doi.org/10.1145/309847.309940", "dac", 1999]], "Jules P. Bergmann": [0, ["Improved Approximate Reachability Using Auxiliary State Variables", ["Shankar G. Govindaraju", "David L. Dill", "Jules P. Bergmann"], "https://doi.org/10.1145/309847.309940", "dac", 1999], ["Vex - A CAD Toolbox", ["Jules P. Bergmann", "Mark Horowitz"], "https://doi.org/10.1145/309847.309991", "dac", 1999]], "Armin Biere": [0, ["Symbolic Model Checking Using SAT Procedures instead of BDDs", ["Armin Biere", "Alessandro Cimatti", "Edmund M. Clarke", "Masahiro Fujita", "Yunshan Zhu"], "https://doi.org/10.1145/309847.309942", "dac", 1999]], "Alessandro Cimatti": [0, ["Symbolic Model Checking Using SAT Procedures instead of BDDs", ["Armin Biere", "Alessandro Cimatti", "Edmund M. Clarke", "Masahiro Fujita", "Yunshan Zhu"], "https://doi.org/10.1145/309847.309942", "dac", 1999]], "Edmund M. Clarke": [0, ["Symbolic Model Checking Using SAT Procedures instead of BDDs", ["Armin Biere", "Alessandro Cimatti", "Edmund M. Clarke", "Masahiro Fujita", "Yunshan Zhu"], "https://doi.org/10.1145/309847.309942", "dac", 1999]], "Masahiro Fujita": [0, ["Symbolic Model Checking Using SAT Procedures instead of BDDs", ["Armin Biere", "Alessandro Cimatti", "Edmund M. Clarke", "Masahiro Fujita", "Yunshan Zhu"], "https://doi.org/10.1145/309847.309942", "dac", 1999], ["Multiple Error Diagnosis Based on Xlists", ["Vamsi Boppana", "Rajarshi Mukherjee", "Jawahar Jain", "Masahiro Fujita", "Pradeep Bollineni"], "https://doi.org/10.1145/309847.310021", "dac", 1999]], "Yunshan Zhu": [0, ["Symbolic Model Checking Using SAT Procedures instead of BDDs", ["Armin Biere", "Alessandro Cimatti", "Edmund M. Clarke", "Masahiro Fujita", "Yunshan Zhu"], "https://doi.org/10.1145/309847.309942", "dac", 1999]], "Johnson Kin": [0, ["Power Efficient Mediaprocessors: Design Space Exploration", ["Johnson Kin", "Chunho Lee", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309943", "dac", 1999]], "Chunho Lee": [0.5, ["Power Efficient Mediaprocessors: Design Space Exploration", ["Johnson Kin", "Chunho Lee", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309943", "dac", 1999]], "William H. Mangione-Smith": [0, ["Power Efficient Mediaprocessors: Design Space Exploration", ["Johnson Kin", "Chunho Lee", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309943", "dac", 1999], ["Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310080", "dac", 1999]], "Arnout Vandecappelle": [0, ["Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback", ["Arnout Vandecappelle", "Miguel Miranda", "Erik Brockmeyer", "Francky Catthoor", "Diederik Verkest"], "https://doi.org/10.1145/309847.309945", "dac", 1999]], "Miguel Miranda": [0, ["Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback", ["Arnout Vandecappelle", "Miguel Miranda", "Erik Brockmeyer", "Francky Catthoor", "Diederik Verkest"], "https://doi.org/10.1145/309847.309945", "dac", 1999]], "Erik Brockmeyer": [0, ["Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback", ["Arnout Vandecappelle", "Miguel Miranda", "Erik Brockmeyer", "Francky Catthoor", "Diederik Verkest"], "https://doi.org/10.1145/309847.309945", "dac", 1999]], "Francky Catthoor": [0, ["Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback", ["Arnout Vandecappelle", "Miguel Miranda", "Erik Brockmeyer", "Francky Catthoor", "Diederik Verkest"], "https://doi.org/10.1145/309847.309945", "dac", 1999]], "Diederik Verkest": [0, ["Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback", ["Arnout Vandecappelle", "Miguel Miranda", "Erik Brockmeyer", "Francky Catthoor", "Diederik Verkest"], "https://doi.org/10.1145/309847.309945", "dac", 1999]], "Lode Nachtergaele": [0, ["Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System", ["Lode Nachtergaele", "Bart Vanhoof", "Mercedes Peon", "Gauthier Lafruit", "Jan Bormans", "Ivo Bolsens"], "https://doi.org/10.1145/309847.309948", "dac", 1999]], "Bart Vanhoof": [0, ["Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System", ["Lode Nachtergaele", "Bart Vanhoof", "Mercedes Peon", "Gauthier Lafruit", "Jan Bormans", "Ivo Bolsens"], "https://doi.org/10.1145/309847.309948", "dac", 1999]], "Mercedes Peon": [0, ["Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System", ["Lode Nachtergaele", "Bart Vanhoof", "Mercedes Peon", "Gauthier Lafruit", "Jan Bormans", "Ivo Bolsens"], "https://doi.org/10.1145/309847.309948", "dac", 1999]], "Gauthier Lafruit": [0, ["Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System", ["Lode Nachtergaele", "Bart Vanhoof", "Mercedes Peon", "Gauthier Lafruit", "Jan Bormans", "Ivo Bolsens"], "https://doi.org/10.1145/309847.309948", "dac", 1999]], "Jan Bormans": [0, ["Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System", ["Lode Nachtergaele", "Bart Vanhoof", "Mercedes Peon", "Gauthier Lafruit", "Jan Bormans", "Ivo Bolsens"], "https://doi.org/10.1145/309847.309948", "dac", 1999]], "Ivo Bolsens": [0, ["Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System", ["Lode Nachtergaele", "Bart Vanhoof", "Mercedes Peon", "Gauthier Lafruit", "Jan Bormans", "Ivo Bolsens"], "https://doi.org/10.1145/309847.309948", "dac", 1999], ["Hardware Reuse at the Behavioral Level", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/309847.310058", "dac", 1999]], "Patrick Schaumont": [0, ["A 10 Mbit/s Upstream Cable Modem with Automatic equalization", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels"], "https://doi.org/10.1145/309847.309950", "dac", 1999], ["Hardware Reuse at the Behavioral Level", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/309847.310058", "dac", 1999]], "Radim Cmar": [0, ["A 10 Mbit/s Upstream Cable Modem with Automatic equalization", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels"], "https://doi.org/10.1145/309847.309950", "dac", 1999], ["Hardware Reuse at the Behavioral Level", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/309847.310058", "dac", 1999]], "Serge Vernalde": [0, ["A 10 Mbit/s Upstream Cable Modem with Automatic equalization", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels"], "https://doi.org/10.1145/309847.309950", "dac", 1999], ["Hardware Reuse at the Behavioral Level", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/309847.310058", "dac", 1999]], "Marc Engels": [0, ["A 10 Mbit/s Upstream Cable Modem with Automatic equalization", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels"], "https://doi.org/10.1145/309847.309950", "dac", 1999], ["Hardware Reuse at the Behavioral Level", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/309847.310058", "dac", 1999]], "Kurt Wolf": [0, ["Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic", ["Kurt Keutzer", "Kurt Wolf", "David Pietromonaco", "Jay Maxey", "Jeff Lewis", "Martin Lefebvre", "Jeff Burns"], "https://doi.org/10.1145/309847.309951", "dac", 1999]], "David Pietromonaco": [0, ["Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic", ["Kurt Keutzer", "Kurt Wolf", "David Pietromonaco", "Jay Maxey", "Jeff Lewis", "Martin Lefebvre", "Jeff Burns"], "https://doi.org/10.1145/309847.309951", "dac", 1999]], "Jay Maxey": [0, ["Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic", ["Kurt Keutzer", "Kurt Wolf", "David Pietromonaco", "Jay Maxey", "Jeff Lewis", "Martin Lefebvre", "Jeff Burns"], "https://doi.org/10.1145/309847.309951", "dac", 1999]], "Jeff Lewis": [0, ["Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic", ["Kurt Keutzer", "Kurt Wolf", "David Pietromonaco", "Jay Maxey", "Jeff Lewis", "Martin Lefebvre", "Jeff Burns"], "https://doi.org/10.1145/309847.309951", "dac", 1999]], "Martin Lefebvre": [0, ["Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic", ["Kurt Keutzer", "Kurt Wolf", "David Pietromonaco", "Jay Maxey", "Jeff Lewis", "Martin Lefebvre", "Jeff Burns"], "https://doi.org/10.1145/309847.309951", "dac", 1999]], "Jeff Burns": [0, ["Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic", ["Kurt Keutzer", "Kurt Wolf", "David Pietromonaco", "Jay Maxey", "Jeff Lewis", "Martin Lefebvre", "Jeff Burns"], "https://doi.org/10.1145/309847.309951", "dac", 1999]], "George Karypis": [0, ["Multilevel k-way Hypergraph Partitioning", ["George Karypis", "Vipin Kumar"], "https://doi.org/10.1145/309847.309954", "dac", 1999]], "Vipin Kumar": [0, ["Multilevel k-way Hypergraph Partitioning", ["George Karypis", "Vipin Kumar"], "https://doi.org/10.1145/309847.309954", "dac", 1999]], "Andrew E. Caldwell": [0, ["Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting", ["Andrew E. Caldwell", "Andrew B. Kahng", "Andrew A. Kennings", "Igor L. Markov"], "https://doi.org/10.1145/309847.309955", "dac", 1999], ["Hypergraph Partitioning with Fixed Vertices", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/309847.309957", "dac", 1999], ["Effective Iterative Techniques for Fingerprinting Design IP", ["Andrew E. Caldwell", "Hyun-Jin Choi", "Andrew B. Kahng", "Stefanus Mantik", "Miodrag Potkonjak", "Gang Qu", "Jennifer L. Wong"], "https://doi.org/10.1145/309847.310083", "dac", 1999]], "Andrew B. Kahng": [8.938485951404118e-09, ["Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting", ["Andrew E. Caldwell", "Andrew B. Kahng", "Andrew A. Kennings", "Igor L. Markov"], "https://doi.org/10.1145/309847.309955", "dac", 1999], ["Hypergraph Partitioning with Fixed Vertices", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/309847.309957", "dac", 1999], ["Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel)", ["Andrew B. Kahng", "Y. C. Pati", "Warren Grobman", "Robert Pack", "Lance A. Glasser"], "https://doi.org/10.1145/309847.310070", "dac", 1999], ["Subwavelength Lithography and Its Potential Impact on Design and EDA", ["Andrew B. Kahng", "Y. C. Pati"], "https://doi.org/10.1145/309847.310072", "dac", 1999], ["Effective Iterative Techniques for Fingerprinting Design IP", ["Andrew E. Caldwell", "Hyun-Jin Choi", "Andrew B. Kahng", "Stefanus Mantik", "Miodrag Potkonjak", "Gang Qu", "Jennifer L. Wong"], "https://doi.org/10.1145/309847.310083", "dac", 1999]], "Andrew A. Kennings": [0, ["Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting", ["Andrew E. Caldwell", "Andrew B. Kahng", "Andrew A. Kennings", "Igor L. Markov"], "https://doi.org/10.1145/309847.309955", "dac", 1999]], "Igor L. Markov": [0, ["Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting", ["Andrew E. Caldwell", "Andrew B. Kahng", "Andrew A. Kennings", "Igor L. Markov"], "https://doi.org/10.1145/309847.309955", "dac", 1999], ["Hypergraph Partitioning with Fixed Vertices", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/309847.309957", "dac", 1999]], "Sung-Woo Hur": [0.9945598095655441, ["Relaxation and Clustering in a Local Search Framework: Application to Linear Placement", ["Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/309847.309958", "dac", 1999]], "John Lillis": [0, ["Relaxation and Clustering in a Local Search Framework: Application to Linear Placement", ["Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/309847.309958", "dac", 1999]], "Sumit Roy": [0, ["An Approxmimate Algorithm for Delay-Constraint Technology Mapping", ["Sumit Roy", "Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1145/309847.309960", "dac", 1999]], "Krishna P. Belkhale": [0, ["An Approxmimate Algorithm for Delay-Constraint Technology Mapping", ["Sumit Roy", "Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1145/309847.309960", "dac", 1999]], "Prithviraj Banerjee": [0, ["An Approxmimate Algorithm for Delay-Constraint Technology Mapping", ["Sumit Roy", "Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1145/309847.309960", "dac", 1999]], "Jason Cong": [0, ["Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections", ["Jason Cong", "Yean-Yow Hwang", "Songjie Xu"], "https://doi.org/10.1145/309847.309963", "dac", 1999], ["Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization", ["Jason Cong", "Honching Li", "Chang Wu"], "https://doi.org/10.1145/309847.309980", "dac", 1999], ["Interconnect Estimation and Dlanning for Deep Submicron Designs", ["Jason Cong", "David Zhigang Pan"], "https://doi.org/10.1145/309847.309988", "dac", 1999]], "Yean-Yow Hwang": [0.011413458036258817, ["Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections", ["Jason Cong", "Yean-Yow Hwang", "Songjie Xu"], "https://doi.org/10.1145/309847.309963", "dac", 1999]], "Songjie Xu": [0, ["Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections", ["Jason Cong", "Yean-Yow Hwang", "Songjie Xu"], "https://doi.org/10.1145/309847.309963", "dac", 1999]], "Priyadarshan Patra": [0, ["Automated Phase Assignment for the Synthesis of Low Power Domino Circuits", ["Priyadarshan Patra", "Unni Narayanan"], "https://doi.org/10.1145/309847.309964", "dac", 1999]], "Unni Narayanan": [0, ["Automated Phase Assignment for the Synthesis of Low Power Domino Circuits", ["Priyadarshan Patra", "Unni Narayanan"], "https://doi.org/10.1145/309847.309964", "dac", 1999]], "Malay K. Ganai": [0, ["Enhancing Simulation with BDDs and ATPG", ["Malay K. Ganai", "Adnan Aziz", "Andreas Kuehlmann"], "https://doi.org/10.1145/309847.309965", "dac", 1999]], "Andreas Kuehlmann": [0, ["Enhancing Simulation with BDDs and ATPG", ["Malay K. Ganai", "Adnan Aziz", "Andreas Kuehlmann"], "https://doi.org/10.1145/309847.309965", "dac", 1999]], "Valeria Bertacco": [0, ["Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits", ["Valeria Bertacco", "Maurizio Damiani", "Stefano Quer"], "https://doi.org/10.1145/309847.309966", "dac", 1999]], "Maurizio Damiani": [0, ["Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits", ["Valeria Bertacco", "Maurizio Damiani", "Stefano Quer"], "https://doi.org/10.1145/309847.309966", "dac", 1999]], "Miroslav N. Velev": [0, ["Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/309847.309967", "dac", 1999]], "Randal E. Bryant": [0, ["Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/309847.309967", "dac", 1999]], "Mark Aagaard": [0, ["Parametric Representations of Boolean Constraints", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/309847.309968", "dac", 1999]], "Robert B. Jones": [0, ["Parametric Representations of Boolean Constraints", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/309847.309968", "dac", 1999]], "Carl-Johan H. Seger": [0, ["Parametric Representations of Boolean Constraints", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/309847.309968", "dac", 1999]], "Christopher Inacio": [0, ["Vertical Benchmarks for CAD", ["Christopher Inacio", "Herman Schmit", "David Nagle", "Andrew Ryan", "Donald E. Thomas", "Yingfai Tong", "Ben Klass"], "https://doi.org/10.1145/309847.309969", "dac", 1999]], "Herman Schmit": [0, ["Vertical Benchmarks for CAD", ["Christopher Inacio", "Herman Schmit", "David Nagle", "Andrew Ryan", "Donald E. Thomas", "Yingfai Tong", "Ben Klass"], "https://doi.org/10.1145/309847.309969", "dac", 1999]], "David Nagle": [0, ["Vertical Benchmarks for CAD", ["Christopher Inacio", "Herman Schmit", "David Nagle", "Andrew Ryan", "Donald E. Thomas", "Yingfai Tong", "Ben Klass"], "https://doi.org/10.1145/309847.309969", "dac", 1999]], "Andrew Ryan": [0, ["Vertical Benchmarks for CAD", ["Christopher Inacio", "Herman Schmit", "David Nagle", "Andrew Ryan", "Donald E. Thomas", "Yingfai Tong", "Ben Klass"], "https://doi.org/10.1145/309847.309969", "dac", 1999]], "Donald E. Thomas": [0, ["Vertical Benchmarks for CAD", ["Christopher Inacio", "Herman Schmit", "David Nagle", "Andrew Ryan", "Donald E. Thomas", "Yingfai Tong", "Ben Klass"], "https://doi.org/10.1145/309847.309969", "dac", 1999]], "Yingfai Tong": [0, ["Vertical Benchmarks for CAD", ["Christopher Inacio", "Herman Schmit", "David Nagle", "Andrew Ryan", "Donald E. Thomas", "Yingfai Tong", "Ben Klass"], "https://doi.org/10.1145/309847.309969", "dac", 1999]], "Ben Klass": [0, ["Vertical Benchmarks for CAD", ["Christopher Inacio", "Herman Schmit", "David Nagle", "Andrew Ryan", "Donald E. Thomas", "Yingfai Tong", "Ben Klass"], "https://doi.org/10.1145/309847.309969", "dac", 1999]], "Xiaobo Hu": [0, ["A Framework for User Assisted Design Space Exploration", ["Xiaobo Hu", "Garrison W. Greenwood", "S. Ravichandran", "Gang Quan"], "https://doi.org/10.1145/309847.309970", "dac", 1999]], "Garrison W. Greenwood": [0, ["A Framework for User Assisted Design Space Exploration", ["Xiaobo Hu", "Garrison W. Greenwood", "S. Ravichandran", "Gang Quan"], "https://doi.org/10.1145/309847.309970", "dac", 1999]], "S. Ravichandran": [0, ["A Framework for User Assisted Design Space Exploration", ["Xiaobo Hu", "Garrison W. Greenwood", "S. Ravichandran", "Gang Quan"], "https://doi.org/10.1145/309847.309970", "dac", 1999]], "Gang Quan": [0, ["A Framework for User Assisted Design Space Exploration", ["Xiaobo Hu", "Garrison W. Greenwood", "S. Ravichandran", "Gang Quan"], "https://doi.org/10.1145/309847.309970", "dac", 1999]], "Benoit Clement": [0, ["Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design", ["Benoit Clement", "Richard Hersemeule", "Etienne Lantreibecq", "Bernard Ramanadin", "Pierre Coulomb", "Francois Pogodalla"], "https://doi.org/10.1145/309847.309971", "dac", 1999]], "Richard Hersemeule": [0, ["Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design", ["Benoit Clement", "Richard Hersemeule", "Etienne Lantreibecq", "Bernard Ramanadin", "Pierre Coulomb", "Francois Pogodalla"], "https://doi.org/10.1145/309847.309971", "dac", 1999]], "Etienne Lantreibecq": [0, ["Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design", ["Benoit Clement", "Richard Hersemeule", "Etienne Lantreibecq", "Bernard Ramanadin", "Pierre Coulomb", "Francois Pogodalla"], "https://doi.org/10.1145/309847.309971", "dac", 1999]], "Bernard Ramanadin": [0, ["Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design", ["Benoit Clement", "Richard Hersemeule", "Etienne Lantreibecq", "Bernard Ramanadin", "Pierre Coulomb", "Francois Pogodalla"], "https://doi.org/10.1145/309847.309971", "dac", 1999]], "Pierre Coulomb": [0, ["Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design", ["Benoit Clement", "Richard Hersemeule", "Etienne Lantreibecq", "Bernard Ramanadin", "Pierre Coulomb", "Francois Pogodalla"], "https://doi.org/10.1145/309847.309971", "dac", 1999]], "Francois Pogodalla": [0, ["Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design", ["Benoit Clement", "Richard Hersemeule", "Etienne Lantreibecq", "Bernard Ramanadin", "Pierre Coulomb", "Francois Pogodalla"], "https://doi.org/10.1145/309847.309971", "dac", 1999]], "Johann Notbauer": [0, ["Verification and Management of a Multimillion-Gate Embedded Core Design", ["Johann Notbauer", "Thomas W. Albrecht", "Georg Niedrist", "Stefan Rohringer"], "https://doi.org/10.1145/309847.309972", "dac", 1999]], "Thomas W. Albrecht": [0, ["Verification and Management of a Multimillion-Gate Embedded Core Design", ["Johann Notbauer", "Thomas W. Albrecht", "Georg Niedrist", "Stefan Rohringer"], "https://doi.org/10.1145/309847.309972", "dac", 1999]], "Georg Niedrist": [0, ["Verification and Management of a Multimillion-Gate Embedded Core Design", ["Johann Notbauer", "Thomas W. Albrecht", "Georg Niedrist", "Stefan Rohringer"], "https://doi.org/10.1145/309847.309972", "dac", 1999]], "Stefan Rohringer": [0, ["Verification and Management of a Multimillion-Gate Embedded Core Design", ["Johann Notbauer", "Thomas W. Albrecht", "Georg Niedrist", "Stefan Rohringer"], "https://doi.org/10.1145/309847.309972", "dac", 1999]], "Paul D. Franzon": [0, ["Parasitic Extraction Accuracy - How Much is Enough?", ["Paul D. Franzon", "Mark Basel", "Aki Fujimara", "Sharad Mehrotra", "Ron Preston", "Robin C. Sarma", "Marty Walker"], "https://doi.org/10.1145/309847.309973", "dac", 1999]], "Mark Basel": [0, ["Parasitic Extraction Accuracy - How Much is Enough?", ["Paul D. Franzon", "Mark Basel", "Aki Fujimara", "Sharad Mehrotra", "Ron Preston", "Robin C. Sarma", "Marty Walker"], "https://doi.org/10.1145/309847.309973", "dac", 1999]], "Aki Fujimara": [0, ["Parasitic Extraction Accuracy - How Much is Enough?", ["Paul D. Franzon", "Mark Basel", "Aki Fujimara", "Sharad Mehrotra", "Ron Preston", "Robin C. Sarma", "Marty Walker"], "https://doi.org/10.1145/309847.309973", "dac", 1999]], "Sharad Mehrotra": [0, ["Parasitic Extraction Accuracy - How Much is Enough?", ["Paul D. Franzon", "Mark Basel", "Aki Fujimara", "Sharad Mehrotra", "Ron Preston", "Robin C. Sarma", "Marty Walker"], "https://doi.org/10.1145/309847.309973", "dac", 1999]], "Ron Preston": [0, ["Parasitic Extraction Accuracy - How Much is Enough?", ["Paul D. Franzon", "Mark Basel", "Aki Fujimara", "Sharad Mehrotra", "Ron Preston", "Robin C. Sarma", "Marty Walker"], "https://doi.org/10.1145/309847.309973", "dac", 1999]], "Robin C. Sarma": [0, ["Parasitic Extraction Accuracy - How Much is Enough?", ["Paul D. Franzon", "Mark Basel", "Aki Fujimara", "Sharad Mehrotra", "Ron Preston", "Robin C. Sarma", "Marty Walker"], "https://doi.org/10.1145/309847.309973", "dac", 1999]], "Marty Walker": [0, ["Parasitic Extraction Accuracy - How Much is Enough?", ["Paul D. Franzon", "Mark Basel", "Aki Fujimara", "Sharad Mehrotra", "Ron Preston", "Robin C. Sarma", "Marty Walker"], "https://doi.org/10.1145/309847.309973", "dac", 1999]], "Liqiong Wei": [0, ["Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications", ["Liqiong Wei", "Zhanping Chen", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/309847.309974", "dac", 1999]], "Zhanping Chen": [0, ["Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications", ["Liqiong Wei", "Zhanping Chen", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/309847.309974", "dac", 1999]], "Kaushik Roy": [0, ["Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications", ["Liqiong Wei", "Zhanping Chen", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/309847.309974", "dac", 1999], ["Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS", ["Mark C. Johnson", "Dinesh Somasekhar", "Kaushik Roy"], "https://doi.org/10.1145/309847.309976", "dac", 1999]], "Yibin Ye": [0.00622514309361577, ["Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications", ["Liqiong Wei", "Zhanping Chen", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/309847.309974", "dac", 1999]], "Vivek De": [0, ["Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications", ["Liqiong Wei", "Zhanping Chen", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/309847.309974", "dac", 1999]], "Supamas Sirichotiyakul": [0, ["Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing", ["Supamas Sirichotiyakul", "Tim Edwards", "Chanhee Oh", "Jingyan Zuo", "Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw"], "https://doi.org/10.1145/309847.309975", "dac", 1999]], "Tim Edwards": [0, ["Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing", ["Supamas Sirichotiyakul", "Tim Edwards", "Chanhee Oh", "Jingyan Zuo", "Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw"], "https://doi.org/10.1145/309847.309975", "dac", 1999]], "Chanhee Oh": [0.7742477208375931, ["Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing", ["Supamas Sirichotiyakul", "Tim Edwards", "Chanhee Oh", "Jingyan Zuo", "Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw"], "https://doi.org/10.1145/309847.309975", "dac", 1999]], "Jingyan Zuo": [0, ["Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing", ["Supamas Sirichotiyakul", "Tim Edwards", "Chanhee Oh", "Jingyan Zuo", "Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw"], "https://doi.org/10.1145/309847.309975", "dac", 1999]], "Abhijit Dharchoudhury": [0, ["Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing", ["Supamas Sirichotiyakul", "Tim Edwards", "Chanhee Oh", "Jingyan Zuo", "Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw"], "https://doi.org/10.1145/309847.309975", "dac", 1999]], "Rajendran Panda": [0, ["Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing", ["Supamas Sirichotiyakul", "Tim Edwards", "Chanhee Oh", "Jingyan Zuo", "Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw"], "https://doi.org/10.1145/309847.309975", "dac", 1999]], "David T. Blaauw": [0, ["Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing", ["Supamas Sirichotiyakul", "Tim Edwards", "Chanhee Oh", "Jingyan Zuo", "Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw"], "https://doi.org/10.1145/309847.309975", "dac", 1999]], "Mark C. Johnson": [0, ["Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS", ["Mark C. Johnson", "Dinesh Somasekhar", "Kaushik Roy"], "https://doi.org/10.1145/309847.309976", "dac", 1999]], "Dinesh Somasekhar": [0, ["Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS", ["Mark C. Johnson", "Dinesh Somasekhar", "Kaushik Roy"], "https://doi.org/10.1145/309847.309976", "dac", 1999]], "Masanori Hashimoto": [0, ["A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design", ["Masanori Hashimoto", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1145/309847.309977", "dac", 1999]], "Hidetoshi Onodera": [0, ["A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design", ["Masanori Hashimoto", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1145/309847.309977", "dac", 1999]], "Keikichi Tamaru": [0, ["A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design", ["Masanori Hashimoto", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1145/309847.309977", "dac", 1999]], "Andrew R. Conn": [0, ["Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation", ["Andrew R. Conn", "Ibrahim M. Elfadel", "W. W. Molzen", "P. R. OBrien", "Philip N. Strenski", "Chandramouli Visweswariah", "C. B. Whan"], "https://doi.org/10.1145/309847.309979", "dac", 1999]], "Ibrahim M. Elfadel": [0, ["Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation", ["Andrew R. Conn", "Ibrahim M. Elfadel", "W. W. Molzen", "P. R. OBrien", "Philip N. Strenski", "Chandramouli Visweswariah", "C. B. Whan"], "https://doi.org/10.1145/309847.309979", "dac", 1999]], "W. W. Molzen": [0, ["Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation", ["Andrew R. Conn", "Ibrahim M. Elfadel", "W. W. Molzen", "P. R. OBrien", "Philip N. Strenski", "Chandramouli Visweswariah", "C. B. Whan"], "https://doi.org/10.1145/309847.309979", "dac", 1999]], "P. R. OBrien": [0, ["Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation", ["Andrew R. Conn", "Ibrahim M. Elfadel", "W. W. Molzen", "P. R. OBrien", "Philip N. Strenski", "Chandramouli Visweswariah", "C. B. Whan"], "https://doi.org/10.1145/309847.309979", "dac", 1999]], "Philip N. Strenski": [0, ["Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation", ["Andrew R. Conn", "Ibrahim M. Elfadel", "W. W. Molzen", "P. R. OBrien", "Philip N. Strenski", "Chandramouli Visweswariah", "C. B. Whan"], "https://doi.org/10.1145/309847.309979", "dac", 1999]], "Chandramouli Visweswariah": [0, ["Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation", ["Andrew R. Conn", "Ibrahim M. Elfadel", "W. W. Molzen", "P. R. OBrien", "Philip N. Strenski", "Chandramouli Visweswariah", "C. B. Whan"], "https://doi.org/10.1145/309847.309979", "dac", 1999]], "C. B. Whan": [0, ["Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation", ["Andrew R. Conn", "Ibrahim M. Elfadel", "W. W. Molzen", "P. R. OBrien", "Philip N. Strenski", "Chandramouli Visweswariah", "C. B. Whan"], "https://doi.org/10.1145/309847.309979", "dac", 1999]], "Honching Li": [0, ["Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization", ["Jason Cong", "Honching Li", "Chang Wu"], "https://doi.org/10.1145/309847.309980", "dac", 1999]], "Chang Wu": [0.10330982878804207, ["Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization", ["Jason Cong", "Honching Li", "Chang Wu"], "https://doi.org/10.1145/309847.309980", "dac", 1999]], "Arindam Mukherjee": [0, ["Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique", ["Arindam Mukherjee", "Ranganathan Sudhakar", "Malgorzata Marek-Sadowska", "Stephen I. Long"], "https://doi.org/10.1145/309847.309981", "dac", 1999]], "Ranganathan Sudhakar": [0, ["Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique", ["Arindam Mukherjee", "Ranganathan Sudhakar", "Malgorzata Marek-Sadowska", "Stephen I. Long"], "https://doi.org/10.1145/309847.309981", "dac", 1999]], "Malgorzata Marek-Sadowska": [0, ["Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique", ["Arindam Mukherjee", "Ranganathan Sudhakar", "Malgorzata Marek-Sadowska", "Stephen I. Long"], "https://doi.org/10.1145/309847.309981", "dac", 1999]], "Stephen I. Long": [0, ["Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique", ["Arindam Mukherjee", "Ranganathan Sudhakar", "Malgorzata Marek-Sadowska", "Stephen I. Long"], "https://doi.org/10.1145/309847.309981", "dac", 1999]], "Amir H. Salek": [0, ["MERLIN: Semi-Order-Independent Hierarchical Buffered Routing Tree Generation Using Local Neighborhood Search", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/309847.309982", "dac", 1999]], "Jinan Lou": [0, ["MERLIN: Semi-Order-Independent Hierarchical Buffered Routing Tree Generation Using Local Neighborhood Search", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/309847.309982", "dac", 1999]], "Massoud Pedram": [0, ["MERLIN: Semi-Order-Independent Hierarchical Buffered Routing Tree Generation Using Local Neighborhood Search", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/309847.309982", "dac", 1999], ["Dynamic Power Management Based on Continuous-Time Markov Decision Processes", ["Qinru Qiu", "Massoud Pedram"], "https://doi.org/10.1145/309847.309997", "dac", 1999], ["Design Considerations for Battery-Powered Electronics", ["Massoud Pedram", "Qing Wu"], "https://doi.org/10.1145/309847.310089", "dac", 1999]], "Charles J. Alpert": [0, ["Buffer Insertion with Accurate Gate and Interconnect Delay Computation", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/309847.309983", "dac", 1999]], "Anirudh Devgan": [0, ["Buffer Insertion with Accurate Gate and Interconnect Delay Computation", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/309847.309983", "dac", 1999]], "Stephen T. Quay": [0, ["Buffer Insertion with Accurate Gate and Interconnect Delay Computation", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/309847.309983", "dac", 1999]], "Joon-Seo Yim": [0.9777763336896896, ["Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design", ["Joon-Seo Yim", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.309984", "dac", 1999], ["A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs", ["Joon-Seo Yim", "Seong-Ok Bae", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310054", "dac", 1999]], "Sunil P. Khatri": [0, ["A Novel VLSI Layout Fabric for Deep Sub-Micron Applications", ["Sunil P. Khatri", "Amit Mehrotra", "Robert K. Brayton", "Ralph H. J. M. Otten", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/309847.309985", "dac", 1999]], "Amit Mehrotra": [0, ["A Novel VLSI Layout Fabric for Deep Sub-Micron Applications", ["Sunil P. Khatri", "Amit Mehrotra", "Robert K. Brayton", "Ralph H. J. M. Otten", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/309847.309985", "dac", 1999], ["On Thermal Effects in Deep Sub-Micron VLSI Interconnects", ["Kaustav Banerjee", "Amit Mehrotra", "Alberto L. Sangiovanni-Vincentelli", "Chenming Hu"], "https://doi.org/10.1145/309847.310093", "dac", 1999]], "Robert K. Brayton": [0, ["A Novel VLSI Layout Fabric for Deep Sub-Micron Applications", ["Sunil P. Khatri", "Amit Mehrotra", "Robert K. Brayton", "Ralph H. J. M. Otten", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/309847.309985", "dac", 1999], ["Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints", ["Abdallah Tabbara", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1145/309847.310044", "dac", 1999]], "Ralph H. J. M. Otten": [0, ["A Novel VLSI Layout Fabric for Deep Sub-Micron Applications", ["Sunil P. Khatri", "Amit Mehrotra", "Robert K. Brayton", "Ralph H. J. M. Otten", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/309847.309985", "dac", 1999]], "Real G. Pomerleau": [0, ["Improved Selay Prediction for On-Chip Buses", ["Real G. Pomerleau", "Paul D. Frazon", "Griff L. Bilbro"], "https://doi.org/10.1145/309847.309986", "dac", 1999]], "Paul D. Frazon": [0, ["Improved Selay Prediction for On-Chip Buses", ["Real G. Pomerleau", "Paul D. Frazon", "Griff L. Bilbro"], "https://doi.org/10.1145/309847.309986", "dac", 1999]], "Griff L. Bilbro": [0, ["Improved Selay Prediction for On-Chip Buses", ["Real G. Pomerleau", "Paul D. Frazon", "Griff L. Bilbro"], "https://doi.org/10.1145/309847.309986", "dac", 1999]], "Noel Menezes": [0, ["Noise-Aware Repeater Insertion and Wire-Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching", ["Chung-Ping Chen", "Noel Menezes"], "https://doi.org/10.1145/309847.309987", "dac", 1999]], "David Zhigang Pan": [0, ["Interconnect Estimation and Dlanning for Deep Submicron Designs", ["Jason Cong", "David Zhigang Pan"], "https://doi.org/10.1145/309847.309988", "dac", 1999]], "Ellen Sentovich": [0, ["ECL: A Specification Environment for System-Level Design", ["Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/309847.309989", "dac", 1999]], "Kai Richter": [0, ["Representation of Function Variants for Embedded System Optimization and Synthesis", ["Kai Richter", "Dirk Ziegenbein", "Rolf Ernst", "Lothar Thiele", "Jurgen Teich"], "https://doi.org/10.1145/309847.309990", "dac", 1999]], "Dirk Ziegenbein": [0, ["Representation of Function Variants for Embedded System Optimization and Synthesis", ["Kai Richter", "Dirk Ziegenbein", "Rolf Ernst", "Lothar Thiele", "Jurgen Teich"], "https://doi.org/10.1145/309847.309990", "dac", 1999]], "Rolf Ernst": [0, ["Representation of Function Variants for Embedded System Optimization and Synthesis", ["Kai Richter", "Dirk Ziegenbein", "Rolf Ernst", "Lothar Thiele", "Jurgen Teich"], "https://doi.org/10.1145/309847.309990", "dac", 1999]], "Lothar Thiele": [0, ["Representation of Function Variants for Embedded System Optimization and Synthesis", ["Kai Richter", "Dirk Ziegenbein", "Rolf Ernst", "Lothar Thiele", "Jurgen Teich"], "https://doi.org/10.1145/309847.309990", "dac", 1999]], "Jurgen Teich": [0, ["Representation of Function Variants for Embedded System Optimization and Synthesis", ["Kai Richter", "Dirk Ziegenbein", "Rolf Ernst", "Lothar Thiele", "Jurgen Teich"], "https://doi.org/10.1145/309847.309990", "dac", 1999]], "Mark Horowitz": [0, ["Vex - A CAD Toolbox", ["Jules P. Bergmann", "Mark Horowitz"], "https://doi.org/10.1145/309847.309991", "dac", 1999], ["Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology", ["Hema Kapadia", "Mark Horowitz"], "https://doi.org/10.1145/309847.310005", "dac", 1999]], "Juan Antonio Carballo": [0, ["Constraint Management for Collaborative Electronic Design", ["Juan Antonio Carballo", "Stephen W. Director"], "https://doi.org/10.1145/309847.309992", "dac", 1999]], "Stephen W. Director": [0, ["Constraint Management for Collaborative Electronic Design", ["Juan Antonio Carballo", "Stephen W. Director"], "https://doi.org/10.1145/309847.309992", "dac", 1999]], "Kristofer S. J. Pister": [0, ["MEMS CAD Beyond Multi-Million Transistors (Panel)", ["Kristofer S. J. Pister", "Albert P. Pisano", "Nicholas Swart", "Mike Horton", "John Rychcik", "John R. Gilbert", "Gerry K. Fedder"], "https://doi.org/10.1145/309847.309993", "dac", 1999]], "Albert P. Pisano": [0, ["MEMS CAD Beyond Multi-Million Transistors (Panel)", ["Kristofer S. J. Pister", "Albert P. Pisano", "Nicholas Swart", "Mike Horton", "John Rychcik", "John R. Gilbert", "Gerry K. Fedder"], "https://doi.org/10.1145/309847.309993", "dac", 1999]], "Nicholas Swart": [0, ["MEMS CAD Beyond Multi-Million Transistors (Panel)", ["Kristofer S. J. Pister", "Albert P. Pisano", "Nicholas Swart", "Mike Horton", "John Rychcik", "John R. Gilbert", "Gerry K. Fedder"], "https://doi.org/10.1145/309847.309993", "dac", 1999]], "Mike Horton": [0, ["MEMS CAD Beyond Multi-Million Transistors (Panel)", ["Kristofer S. J. Pister", "Albert P. Pisano", "Nicholas Swart", "Mike Horton", "John Rychcik", "John R. Gilbert", "Gerry K. Fedder"], "https://doi.org/10.1145/309847.309993", "dac", 1999]], "John Rychcik": [0, ["MEMS CAD Beyond Multi-Million Transistors (Panel)", ["Kristofer S. J. Pister", "Albert P. Pisano", "Nicholas Swart", "Mike Horton", "John Rychcik", "John R. Gilbert", "Gerry K. Fedder"], "https://doi.org/10.1145/309847.309993", "dac", 1999]], "John R. Gilbert": [0, ["MEMS CAD Beyond Multi-Million Transistors (Panel)", ["Kristofer S. J. Pister", "Albert P. Pisano", "Nicholas Swart", "Mike Horton", "John Rychcik", "John R. Gilbert", "Gerry K. Fedder"], "https://doi.org/10.1145/309847.309993", "dac", 1999]], "Gerry K. Fedder": [0, ["MEMS CAD Beyond Multi-Million Transistors (Panel)", ["Kristofer S. J. Pister", "Albert P. Pisano", "Nicholas Swart", "Mike Horton", "John Rychcik", "John R. Gilbert", "Gerry K. Fedder"], "https://doi.org/10.1145/309847.309993", "dac", 1999]], "Johannes Tausch": [0, ["A Multiscale Method for Fast Capacitance Extraction", ["Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1145/309847.309994", "dac", 1999]], "Jacob K. White": [0, ["A Multiscale Method for Fast Capacitance Extraction", ["Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1145/309847.309994", "dac", 1999]], "Vikram Jandhyala": [0, ["Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes", ["Vikram Jandhyala", "Scott Savage", "J. Eric Bracken", "Zoltan J. Cendes"], "https://doi.org/10.1145/309847.309995", "dac", 1999]], "Scott Savage": [0, ["Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes", ["Vikram Jandhyala", "Scott Savage", "J. Eric Bracken", "Zoltan J. Cendes"], "https://doi.org/10.1145/309847.309995", "dac", 1999]], "J. Eric Bracken": [0, ["Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes", ["Vikram Jandhyala", "Scott Savage", "J. Eric Bracken", "Zoltan J. Cendes"], "https://doi.org/10.1145/309847.309995", "dac", 1999]], "Zoltan J. Cendes": [0, ["Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes", ["Vikram Jandhyala", "Scott Savage", "J. Eric Bracken", "Zoltan J. Cendes"], "https://doi.org/10.1145/309847.309995", "dac", 1999]], "Tong Li": [0, ["Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation", ["Tong Li", "Ching-Han Tsai", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/309847.309996", "dac", 1999]], "Ching-Han Tsai": [0, ["Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation", ["Tong Li", "Ching-Han Tsai", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/309847.309996", "dac", 1999]], "Elyse Rosenbaum": [0, ["Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation", ["Tong Li", "Ching-Han Tsai", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/309847.309996", "dac", 1999]], "Sung-Mo Kang": [0.8804949820041656, ["Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation", ["Tong Li", "Ching-Han Tsai", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/309847.309996", "dac", 1999]], "Qinru Qiu": [0, ["Dynamic Power Management Based on Continuous-Time Markov Decision Processes", ["Qinru Qiu", "Massoud Pedram"], "https://doi.org/10.1145/309847.309997", "dac", 1999]], "Mauro Chinosi": [0, ["Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning", ["Mauro Chinosi", "Roberto Zafalon", "Carlo Guardiani"], "https://doi.org/10.1145/309847.309998", "dac", 1999]], "Roberto Zafalon": [0, ["Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning", ["Mauro Chinosi", "Roberto Zafalon", "Carlo Guardiani"], "https://doi.org/10.1145/309847.309998", "dac", 1999]], "Carlo Guardiani": [0, ["Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning", ["Mauro Chinosi", "Roberto Zafalon", "Carlo Guardiani"], "https://doi.org/10.1145/309847.309998", "dac", 1999]], "Milos D. Ercegovac": [0, ["Low-Power Behavioral Synthesis Optimization Using Multiple Precision Arithmetic", ["Milos D. Ercegovac", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310000", "dac", 1999]], "Darko Kirovski": [0, ["Low-Power Behavioral Synthesis Optimization Using Multiple Precision Arithmetic", ["Milos D. Ercegovac", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310000", "dac", 1999], ["Engineering Change: Methodology and Applications to Behavioral and System Synthesis", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310007", "dac", 1999]], "Daniel Geist": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999], ["A Study in Coverage-Driven Test Generation", ["Mike Benjamin", "Daniel Geist", "Alan Hartman", "Gerard Mas", "Ralph Smeets", "Yaron Wolfsthal"], "https://doi.org/10.1145/309847.310108", "dac", 1999]], "Giora Biran": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Tamarah Arons": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Michael Slavkin": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Yvgeny Nustov": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Monica Farkas": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Karen Holtz": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Andy Long": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Dave King": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Steve Barret": [0, ["A Methodology for the Verification of a \"System on Chip\"", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", "dac", 1999]], "Ing-Jer Huang": [0, ["ICEBERG: An Embedded In-Circuit Emulator Synthesizer for Microcontrollers", ["Ing-Jer Huang", "Tai-An Lu"], "https://doi.org/10.1145/309847.310003", "dac", 1999]], "Tai-An Lu": [0, ["ICEBERG: An Embedded In-Circuit Emulator Synthesizer for Microcontrollers", ["Ing-Jer Huang", "Tai-An Lu"], "https://doi.org/10.1145/309847.310003", "dac", 1999]], "Christos A. Papachristou": [0, ["Microprocessor Based Testing for Core-Based System on Chip", ["Christos A. Papachristou", "F. Martin", "Mehrdad Nourani"], "https://doi.org/10.1145/309847.310004", "dac", 1999]], "F. Martin": [0, ["Microprocessor Based Testing for Core-Based System on Chip", ["Christos A. Papachristou", "F. Martin", "Mehrdad Nourani"], "https://doi.org/10.1145/309847.310004", "dac", 1999]], "Mehrdad Nourani": [0, ["Microprocessor Based Testing for Core-Based System on Chip", ["Christos A. Papachristou", "F. Martin", "Mehrdad Nourani"], "https://doi.org/10.1145/309847.310004", "dac", 1999]], "Hema Kapadia": [0, ["Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology", ["Hema Kapadia", "Mark Horowitz"], "https://doi.org/10.1145/309847.310005", "dac", 1999]], "Imed Moussa": [0, ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", "dac", 1999]], "Zoltan Sugar": [0, ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", "dac", 1999]], "Rodolph Suescun": [0, ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", "dac", 1999]], "Mario Diaz-Nava": [0, ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", "dac", 1999]], "Marco Pavesi": [0, ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", "dac", 1999]], "Salvatore Crudo": [0, ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", "dac", 1999]], "Luca Gazi": [0, ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", "dac", 1999]], "Ahmed Amine Jerraya": [0, ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", "dac", 1999]], "Andre DeHon": [0, ["Reconfigurable Computing: What, Why, and Implications for Design Automation", ["Andre DeHon", "John Wawrzynek"], "https://doi.org/10.1145/309847.310009", "dac", 1999]], "John Wawrzynek": [0, ["Reconfigurable Computing: What, Why, and Implications for Design Automation", ["Andre DeHon", "John Wawrzynek"], "https://doi.org/10.1145/309847.310009", "dac", 1999]], "Meenakshi Kaul": [0, ["An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications", ["Meenakshi Kaul", "Ranga Vemuri", "Sriram Govindarajan", "Iyad Ouaiss"], "https://doi.org/10.1145/309847.310010", "dac", 1999]], "Ranga Vemuri": [0, ["An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications", ["Meenakshi Kaul", "Ranga Vemuri", "Sriram Govindarajan", "Iyad Ouaiss"], "https://doi.org/10.1145/309847.310010", "dac", 1999], ["Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration", ["Alex Doboli", "Adrian Nunez-Aldana", "Nagu R. Dhanwada", "Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/309847.310105", "dac", 1999]], "Sriram Govindarajan": [0, ["An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications", ["Meenakshi Kaul", "Ranga Vemuri", "Sriram Govindarajan", "Iyad Ouaiss"], "https://doi.org/10.1145/309847.310010", "dac", 1999]], "Iyad Ouaiss": [0, ["An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications", ["Meenakshi Kaul", "Ranga Vemuri", "Sriram Govindarajan", "Iyad Ouaiss"], "https://doi.org/10.1145/309847.310010", "dac", 1999]], "Alexandro M. S. Adario": [0, ["Dynamically Reconfigurable Architecture for Image Processor Applications", ["Alexandro M. S. Adario", "Eduardo L. Roehe", "Sergio Bampi"], "https://doi.org/10.1145/309847.310012", "dac", 1999]], "Eduardo L. Roehe": [0, ["Dynamically Reconfigurable Architecture for Image Processor Applications", ["Alexandro M. S. Adario", "Eduardo L. Roehe", "Sergio Bampi"], "https://doi.org/10.1145/309847.310012", "dac", 1999]], "Sergio Bampi": [0, ["Dynamically Reconfigurable Architecture for Image Processor Applications", ["Alexandro M. S. Adario", "Eduardo L. Roehe", "Sergio Bampi"], "https://doi.org/10.1145/309847.310012", "dac", 1999]], "Onuttom Narayan": [0, ["Multi-Time Simulation of Voltage-Controlled Oscillators", ["Onuttom Narayan", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/309847.310014", "dac", 1999]], "Jaijeet S. Roychowdhury": [0, ["Multi-Time Simulation of Voltage-Controlled Oscillators", ["Onuttom Narayan", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/309847.310014", "dac", 1999]], "Dan Feng": [0, ["Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach", ["Dan Feng", "Joel R. Phillips", "Keith Nabors", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/309847.310015", "dac", 1999]], "Keith Nabors": [0, ["Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach", ["Dan Feng", "Joel R. Phillips", "Keith Nabors", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/309847.310015", "dac", 1999]], "Kenneth S. Kundert": [0, ["Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach", ["Dan Feng", "Joel R. Phillips", "Keith Nabors", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/309847.310015", "dac", 1999]], "Ognen J. Nastov": [0, ["Time-Mapped Harmonic Balance", ["Ognen J. Nastov", "Jacob White"], "https://doi.org/10.1145/309847.310016", "dac", 1999]], "Raghuram S. Tupuri": [0, ["Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor", ["Raghuram S. Tupuri", "Arun Krishnamachary", "Jacob A. Abraham"], "https://doi.org/10.1145/309847.310018", "dac", 1999]], "Arun Krishnamachary": [0, ["Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor", ["Raghuram S. Tupuri", "Arun Krishnamachary", "Jacob A. Abraham"], "https://doi.org/10.1145/309847.310018", "dac", 1999]], "Ruifeng Guo": [0, ["Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction", ["Ruifeng Guo", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/309847.310019", "dac", 1999]], "Sudhakar M. Reddy": [0, ["Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction", ["Ruifeng Guo", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/309847.310019", "dac", 1999], ["Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/309847.310052", "dac", 1999]], "Irith Pomeranz": [0, ["Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction", ["Ruifeng Guo", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/309847.310019", "dac", 1999], ["Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/309847.310052", "dac", 1999]], "Vamsi Boppana": [0, ["Multiple Error Diagnosis Based on Xlists", ["Vamsi Boppana", "Rajarshi Mukherjee", "Jawahar Jain", "Masahiro Fujita", "Pradeep Bollineni"], "https://doi.org/10.1145/309847.310021", "dac", 1999]], "Rajarshi Mukherjee": [0, ["Multiple Error Diagnosis Based on Xlists", ["Vamsi Boppana", "Rajarshi Mukherjee", "Jawahar Jain", "Masahiro Fujita", "Pradeep Bollineni"], "https://doi.org/10.1145/309847.310021", "dac", 1999]], "Jawahar Jain": [0, ["Multiple Error Diagnosis Based on Xlists", ["Vamsi Boppana", "Rajarshi Mukherjee", "Jawahar Jain", "Masahiro Fujita", "Pradeep Bollineni"], "https://doi.org/10.1145/309847.310021", "dac", 1999]], "Pradeep Bollineni": [0, ["Multiple Error Diagnosis Based on Xlists", ["Vamsi Boppana", "Rajarshi Mukherjee", "Jawahar Jain", "Masahiro Fujita", "Pradeep Bollineni"], "https://doi.org/10.1145/309847.310021", "dac", 1999]], "Farzan Fallah": [0, ["Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage", ["Farzan Fallah", "Pranav Ashar", "Srinivas Devadas"], "https://doi.org/10.1145/309847.310023", "dac", 1999]], "Pranav Ashar": [0, ["Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage", ["Farzan Fallah", "Pranav Ashar", "Srinivas Devadas"], "https://doi.org/10.1145/309847.310023", "dac", 1999]], "Srinivas Devadas": [0, ["Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage", ["Farzan Fallah", "Pranav Ashar", "Srinivas Devadas"], "https://doi.org/10.1145/309847.310023", "dac", 1999], ["A Methodology for Accurate Performance Evaluation in Architecture Exploration", ["George Hadjiyiannis", "Pietro Russo", "Srinivas Devadas"], "https://doi.org/10.1145/309847.310100", "dac", 1999]], "Lionel Bening": [0, ["A Two-State Methodology for RTL Logic Simulation", ["Lionel Bening"], "https://doi.org/10.1145/309847.310024", "dac", 1999]], "Cordula Hansen": [0, ["An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications", ["Cordula Hansen", "Francisco Nascimento", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/309847.310026", "dac", 1999]], "Francisco Nascimento": [0, ["An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications", ["Cordula Hansen", "Francisco Nascimento", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/309847.310026", "dac", 1999]], "Wolfgang Rosenstiel": [0, ["An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications", ["Cordula Hansen", "Francisco Nascimento", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/309847.310026", "dac", 1999], ["Description and Simulation of Hardware/Software Systems with Java", ["Tommy Kuhn", "Wolfgang Rosenstiel", "Udo Kebschull"], "https://doi.org/10.1145/309847.310059", "dac", 1999]], "Miron Abramovici": [0, ["A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware", ["Miron Abramovici", "Jose T. de Sousa", "Daniel G. Saab"], "https://doi.org/10.1145/309847.310028", "dac", 1999]], "Jose T. de Sousa": [0, ["A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware", ["Miron Abramovici", "Jose T. de Sousa", "Daniel G. Saab"], "https://doi.org/10.1145/309847.310028", "dac", 1999]], "Daniel G. Saab": [0, ["A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware", ["Miron Abramovici", "Jose T. de Sousa", "Daniel G. Saab"], "https://doi.org/10.1145/309847.310028", "dac", 1999], ["Dynamic Fault Diagnosis on Reconfigurable Hardware", ["Fatih Kocan", "Daniel G. Saab"], "https://doi.org/10.1145/309847.310029", "dac", 1999]], "Fatih Kocan": [0, ["Dynamic Fault Diagnosis on Reconfigurable Hardware", ["Fatih Kocan", "Daniel G. Saab"], "https://doi.org/10.1145/309847.310029", "dac", 1999]], "Xiaohan Zhu": [0, ["Hardware Compilation for FPGA-Based Configurable Computing Machines", ["Xiaohan Zhu", "Bill Lin"], "https://doi.org/10.1145/309847.310030", "dac", 1999]], "Bill Lin": [0, ["Hardware Compilation for FPGA-Based Configurable Computing Machines", ["Xiaohan Zhu", "Bill Lin"], "https://doi.org/10.1145/309847.310030", "dac", 1999]], "D. J. Eaglesham": [0, ["0.18m CMOS and Beyond", ["D. J. Eaglesham"], "https://doi.org/10.1145/309847.310032", "dac", 1999]], "Ching-Te Chuang": [0, ["SOI Digital CMOS VLSI - a Design Perspective", ["Ching-Te Chuang", "Ruchir Puri"], "https://doi.org/10.1145/309847.310034", "dac", 1999]], "Ruchir Puri": [0, ["SOI Digital CMOS VLSI - a Design Perspective", ["Ching-Te Chuang", "Ruchir Puri"], "https://doi.org/10.1145/309847.310034", "dac", 1999]], "Yehea I. Ismail": [0, ["Equivalent Elmore Delay for RLC Trees", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/309847.310041", "dac", 1999], ["Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits", ["Yehea I. Ismail", "Eby G. Friedman"], "https://doi.org/10.1145/309847.310042", "dac", 1999]], "Jose Luis Neves": [0, ["Equivalent Elmore Delay for RLC Trees", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/309847.310041", "dac", 1999]], "Abdallah Tabbara": [0, ["Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints", ["Abdallah Tabbara", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1145/309847.310044", "dac", 1999]], "A. Richard Newton": [0, ["Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints", ["Abdallah Tabbara", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1145/309847.310044", "dac", 1999]], "Hakan Yalcin": [0, ["Functional Timing Analysis for IP Characterization", ["Hakan Yalcin", "Mohammad Mortazavi", "Robert Palermo", "Cyrus Bamji", "Karem A. Sakallah"], "https://doi.org/10.1145/309847.310045", "dac", 1999]], "Mohammad Mortazavi": [0, ["Functional Timing Analysis for IP Characterization", ["Hakan Yalcin", "Mohammad Mortazavi", "Robert Palermo", "Cyrus Bamji", "Karem A. Sakallah"], "https://doi.org/10.1145/309847.310045", "dac", 1999]], "Robert Palermo": [0, ["Functional Timing Analysis for IP Characterization", ["Hakan Yalcin", "Mohammad Mortazavi", "Robert Palermo", "Cyrus Bamji", "Karem A. Sakallah"], "https://doi.org/10.1145/309847.310045", "dac", 1999]], "Cyrus Bamji": [0, ["Functional Timing Analysis for IP Characterization", ["Hakan Yalcin", "Mohammad Mortazavi", "Robert Palermo", "Cyrus Bamji", "Karem A. Sakallah"], "https://doi.org/10.1145/309847.310045", "dac", 1999]], "Karem A. Sakallah": [0, ["Functional Timing Analysis for IP Characterization", ["Hakan Yalcin", "Mohammad Mortazavi", "Robert Palermo", "Cyrus Bamji", "Karem A. Sakallah"], "https://doi.org/10.1145/309847.310045", "dac", 1999]], "Richard Raimi": [0, ["Detecting False Timing Paths: Experiments on PowerPC Microprocessors", ["Richard Raimi", "Jacob A. Abraham"], "https://doi.org/10.1145/309847.310047", "dac", 1999]], "Han Bin Kim": [0.7041981667280197, ["On ILP Formulations for Built-In Self-Testable Data Path Synthesis", ["Han Bin Kim", "Dong Sam Ha", "Takeshi Takahashi"], "https://doi.org/10.1145/309847.310048", "dac", 1999]], "Dong Sam Ha": [0.8138715028762817, ["On ILP Formulations for Built-In Self-Testable Data Path Synthesis", ["Han Bin Kim", "Dong Sam Ha", "Takeshi Takahashi"], "https://doi.org/10.1145/309847.310048", "dac", 1999]], "Takeshi Takahashi": [0, ["On ILP Formulations for Built-In Self-Testable Data Path Synthesis", ["Han Bin Kim", "Dong Sam Ha", "Takeshi Takahashi"], "https://doi.org/10.1145/309847.310048", "dac", 1999]], "Huan-Chih Tsai": [0, ["Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Sudipta Bhawmik"], "https://doi.org/10.1145/309847.310050", "dac", 1999]], "Kwang-Ting Cheng": [0, ["Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Sudipta Bhawmik"], "https://doi.org/10.1145/309847.310050", "dac", 1999], ["Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices", ["Yi-Min Jiang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/309847.310053", "dac", 1999]], "Sudipta Bhawmik": [0, ["Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Sudipta Bhawmik"], "https://doi.org/10.1145/309847.310050", "dac", 1999]], "Yi-Min Jiang": [0, ["Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices", ["Yi-Min Jiang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/309847.310053", "dac", 1999]], "Seong-Ok Bae": [0.9995097368955612, ["A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs", ["Joon-Seo Yim", "Seong-Ok Bae", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310054", "dac", 1999]], "Ramesh Harjani": [0, ["Digital Aetection of Analog Parametric Faults in SC Filters", ["Ramesh Harjani", "Bapiraju Vinnakota"], "https://doi.org/10.1145/309847.310056", "dac", 1999]], "Bapiraju Vinnakota": [0, ["Digital Aetection of Analog Parametric Faults in SC Filters", ["Ramesh Harjani", "Bapiraju Vinnakota"], "https://doi.org/10.1145/309847.310056", "dac", 1999], ["IC Test Using the Energy Consumption Ratio", ["Wanli Jiang", "Bapiraju Vinnakota"], "https://doi.org/10.1145/309847.310109", "dac", 1999]], "Dyson Wilkes": [0, ["Application of High Level Interface-Based Design to Telecommunications System Hardware", ["Dyson Wilkes", "M. M. Kamal Hashmi"], "https://doi.org/10.1145/309847.310057", "dac", 1999]], "M. M. Kamal Hashmi": [0, ["Application of High Level Interface-Based Design to Telecommunications System Hardware", ["Dyson Wilkes", "M. M. Kamal Hashmi"], "https://doi.org/10.1145/309847.310057", "dac", 1999]], "Tommy Kuhn": [0, ["Description and Simulation of Hardware/Software Systems with Java", ["Tommy Kuhn", "Wolfgang Rosenstiel", "Udo Kebschull"], "https://doi.org/10.1145/309847.310059", "dac", 1999]], "Udo Kebschull": [0, ["Description and Simulation of Hardware/Software Systems with Java", ["Tommy Kuhn", "Wolfgang Rosenstiel", "Udo Kebschull"], "https://doi.org/10.1145/309847.310059", "dac", 1999]], "Josef Fleischmann": [0, ["Java Driven Codesign and Prototyping of Networked Embedded Systems", ["Josef Fleischmann", "Klaus Buchenrieder", "Rainer Kress"], "https://doi.org/10.1145/309847.310068", "dac", 1999]], "Klaus Buchenrieder": [0, ["Java Driven Codesign and Prototyping of Networked Embedded Systems", ["Josef Fleischmann", "Klaus Buchenrieder", "Rainer Kress"], "https://doi.org/10.1145/309847.310068", "dac", 1999]], "Rainer Kress": [0, ["Java Driven Codesign and Prototyping of Networked Embedded Systems", ["Josef Fleischmann", "Klaus Buchenrieder", "Rainer Kress"], "https://doi.org/10.1145/309847.310068", "dac", 1999]], "Y. C. Pati": [0, ["Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel)", ["Andrew B. Kahng", "Y. C. Pati", "Warren Grobman", "Robert Pack", "Lance A. Glasser"], "https://doi.org/10.1145/309847.310070", "dac", 1999], ["Subwavelength Lithography and Its Potential Impact on Design and EDA", ["Andrew B. Kahng", "Y. C. Pati"], "https://doi.org/10.1145/309847.310072", "dac", 1999]], "Warren Grobman": [0, ["Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel)", ["Andrew B. Kahng", "Y. C. Pati", "Warren Grobman", "Robert Pack", "Lance A. Glasser"], "https://doi.org/10.1145/309847.310070", "dac", 1999]], "Robert Pack": [0, ["Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel)", ["Andrew B. Kahng", "Y. C. Pati", "Warren Grobman", "Robert Pack", "Lance A. Glasser"], "https://doi.org/10.1145/309847.310070", "dac", 1999]], "Lance A. Glasser": [0, ["Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel)", ["Andrew B. Kahng", "Y. C. Pati", "Warren Grobman", "Robert Pack", "Lance A. Glasser"], "https://doi.org/10.1145/309847.310070", "dac", 1999]], "Marco Sgroi": [0, ["Synthesis of Embedded Software Using Free-Choice Petri Nets", ["Marco Sgroi", "Luciano Lavagno"], "https://doi.org/10.1145/309847.310073", "dac", 1999]], "Ying Zhao": [0, ["Exact Memory Size Estimation for Array Computations without Loop Unrolling", ["Ying Zhao", "Sharad Malik"], "https://doi.org/10.1145/309847.310074", "dac", 1999]], "Sharad Malik": [0, ["Exact Memory Size Estimation for Array Computations without Loop Unrolling", ["Ying Zhao", "Sharad Malik"], "https://doi.org/10.1145/309847.310074", "dac", 1999]], "Steven Bashford": [0, ["Constraint Driven Code Selection for Fixed-Point DSPs", ["Steven Bashford", "Rainer Leupers"], "https://doi.org/10.1145/309847.310076", "dac", 1999]], "Rainer Leupers": [0, ["Constraint Driven Code Selection for Fixed-Point DSPs", ["Steven Bashford", "Rainer Leupers"], "https://doi.org/10.1145/309847.310076", "dac", 1999]], "Alain Pegatoquet": [0, ["Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations", ["Alain Pegatoquet", "Emmanuel Gresset", "Michel Auguin", "Luc Bianco"], "https://doi.org/10.1145/309847.310077", "dac", 1999]], "Emmanuel Gresset": [0, ["Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations", ["Alain Pegatoquet", "Emmanuel Gresset", "Michel Auguin", "Luc Bianco"], "https://doi.org/10.1145/309847.310077", "dac", 1999]], "Michel Auguin": [0, ["Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations", ["Alain Pegatoquet", "Emmanuel Gresset", "Michel Auguin", "Luc Bianco"], "https://doi.org/10.1145/309847.310077", "dac", 1999]], "Luc Bianco": [0, ["Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations", ["Alain Pegatoquet", "Emmanuel Gresset", "Michel Auguin", "Luc Bianco"], "https://doi.org/10.1145/309847.310077", "dac", 1999]], "Asawaree Kalavade": [0, ["Software Environment for a Multiprocessor DSP", ["Asawaree Kalavade", "Joe Othmer", "Bryan D. Ackland", "Kanwar Jit Singh"], "https://doi.org/10.1145/309847.310078", "dac", 1999]], "Joe Othmer": [0, ["Software Environment for a Multiprocessor DSP", ["Asawaree Kalavade", "Joe Othmer", "Bryan D. Ackland", "Kanwar Jit Singh"], "https://doi.org/10.1145/309847.310078", "dac", 1999]], "Bryan D. Ackland": [0, ["Software Environment for a Multiprocessor DSP", ["Asawaree Kalavade", "Joe Othmer", "Bryan D. Ackland", "Kanwar Jit Singh"], "https://doi.org/10.1145/309847.310078", "dac", 1999]], "Kanwar Jit Singh": [0, ["Software Environment for a Multiprocessor DSP", ["Asawaree Kalavade", "Joe Othmer", "Bryan D. Ackland", "Kanwar Jit Singh"], "https://doi.org/10.1145/309847.310078", "dac", 1999]], "John Lach": [0, ["Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310080", "dac", 1999]], "Arlindo L. Oliveira": [0, ["Robust Techniques for Watermarking Sequential Circuit Designs", ["Arlindo L. Oliveira"], "https://doi.org/10.1145/309847.310082", "dac", 1999]], "Hyun-Jin Choi": [0.980937585234642, ["Effective Iterative Techniques for Fingerprinting Design IP", ["Andrew E. Caldwell", "Hyun-Jin Choi", "Andrew B. Kahng", "Stefanus Mantik", "Miodrag Potkonjak", "Gang Qu", "Jennifer L. Wong"], "https://doi.org/10.1145/309847.310083", "dac", 1999]], "Stefanus Mantik": [0, ["Effective Iterative Techniques for Fingerprinting Design IP", ["Andrew E. Caldwell", "Hyun-Jin Choi", "Andrew B. Kahng", "Stefanus Mantik", "Miodrag Potkonjak", "Gang Qu", "Jennifer L. Wong"], "https://doi.org/10.1145/309847.310083", "dac", 1999]], "Inki Hong": [0.9229424595832825, ["Behavioral Synthesis Techniques for Intellectual Property Protection", ["Inki Hong", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310085", "dac", 1999]], "James Goodman": [0, ["Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter", ["James Goodman", "Anantha Chandrakasan", "Abram P. Dancy"], "https://doi.org/10.1145/309847.310087", "dac", 1999]], "Anantha Chandrakasan": [0, ["Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter", ["James Goodman", "Anantha Chandrakasan", "Abram P. Dancy"], "https://doi.org/10.1145/309847.310087", "dac", 1999], ["A Framework for Collaborative and Distributed Web-Based Design", ["Gangadhar Konduri", "Anantha Chandrakasan"], "https://doi.org/10.1145/309847.310095", "dac", 1999]], "Abram P. Dancy": [0, ["Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter", ["James Goodman", "Anantha Chandrakasan", "Abram P. Dancy"], "https://doi.org/10.1145/309847.310087", "dac", 1999]], "Qing Wu": [0.00010747280612122267, ["Design Considerations for Battery-Powered Electronics", ["Massoud Pedram", "Qing Wu"], "https://doi.org/10.1145/309847.310089", "dac", 1999]], "Tajana Simunic": [0, ["Cycle-Accurate Simulation of Energy Consumption in Embedded Systems", ["Tajana Simunic", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/309847.310090", "dac", 1999]], "Ahmed Hemani": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Thomas Meincke": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Shashi Kumar": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Adam Postula": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Thomas Olsson": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Peter Nilsson": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Johnny Oberg": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Peeter Ellervee": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Dan Lundqvist": [0, ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", "dac", 1999]], "Timothy P. Kurzweg": [0, ["A CAD Tool for Optical MEMS", ["Timothy P. Kurzweg", "Steven P. Levitan", "Philippe J. Marchand", "Jose A. Martinez", "Kurt R. Prough", "Donald M. Chiarulli"], "https://doi.org/10.1145/309847.310092", "dac", 1999]], "Steven P. Levitan": [0, ["A CAD Tool for Optical MEMS", ["Timothy P. Kurzweg", "Steven P. Levitan", "Philippe J. Marchand", "Jose A. Martinez", "Kurt R. Prough", "Donald M. Chiarulli"], "https://doi.org/10.1145/309847.310092", "dac", 1999]], "Philippe J. Marchand": [0, ["A CAD Tool for Optical MEMS", ["Timothy P. Kurzweg", "Steven P. Levitan", "Philippe J. Marchand", "Jose A. Martinez", "Kurt R. Prough", "Donald M. Chiarulli"], "https://doi.org/10.1145/309847.310092", "dac", 1999]], "Jose A. Martinez": [0, ["A CAD Tool for Optical MEMS", ["Timothy P. Kurzweg", "Steven P. Levitan", "Philippe J. Marchand", "Jose A. Martinez", "Kurt R. Prough", "Donald M. Chiarulli"], "https://doi.org/10.1145/309847.310092", "dac", 1999]], "Kurt R. Prough": [0, ["A CAD Tool for Optical MEMS", ["Timothy P. Kurzweg", "Steven P. Levitan", "Philippe J. Marchand", "Jose A. Martinez", "Kurt R. Prough", "Donald M. Chiarulli"], "https://doi.org/10.1145/309847.310092", "dac", 1999]], "Donald M. Chiarulli": [0, ["A CAD Tool for Optical MEMS", ["Timothy P. Kurzweg", "Steven P. Levitan", "Philippe J. Marchand", "Jose A. Martinez", "Kurt R. Prough", "Donald M. Chiarulli"], "https://doi.org/10.1145/309847.310092", "dac", 1999]], "Kaustav Banerjee": [0, ["On Thermal Effects in Deep Sub-Micron VLSI Interconnects", ["Kaustav Banerjee", "Amit Mehrotra", "Alberto L. Sangiovanni-Vincentelli", "Chenming Hu"], "https://doi.org/10.1145/309847.310093", "dac", 1999]], "Chenming Hu": [0, ["On Thermal Effects in Deep Sub-Micron VLSI Interconnects", ["Kaustav Banerjee", "Amit Mehrotra", "Alberto L. Sangiovanni-Vincentelli", "Chenming Hu"], "https://doi.org/10.1145/309847.310093", "dac", 1999]], "D. Allen": [0, ["Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology", ["D. Allen", "D. Behrends", "B. Stanisic"], "https://doi.org/10.1145/309847.310094", "dac", 1999]], "D. Behrends": [0, ["Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology", ["D. Allen", "D. Behrends", "B. Stanisic"], "https://doi.org/10.1145/309847.310094", "dac", 1999]], "B. Stanisic": [0, ["Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology", ["D. Allen", "D. Behrends", "B. Stanisic"], "https://doi.org/10.1145/309847.310094", "dac", 1999]], "Gangadhar Konduri": [0, ["A Framework for Collaborative and Distributed Web-Based Design", ["Gangadhar Konduri", "Anantha Chandrakasan"], "https://doi.org/10.1145/309847.310095", "dac", 1999]], "Phillip Restle": [0, ["Dealing with Inductance in High-Speed Chip Design", ["Phillip Restle", "Albert E. Ruehli", "Steven G. Walker"], "https://doi.org/10.1145/309847.310096", "dac", 1999]], "Albert E. Ruehli": [0, ["Dealing with Inductance in High-Speed Chip Design", ["Phillip Restle", "Albert E. Ruehli", "Steven G. Walker"], "https://doi.org/10.1145/309847.310096", "dac", 1999]], "Steven G. Walker": [0, ["Dealing with Inductance in High-Speed Chip Design", ["Phillip Restle", "Albert E. Ruehli", "Steven G. Walker"], "https://doi.org/10.1145/309847.310096", "dac", 1999]], "Mattan Kamon": [0, ["Interconnect Analysis: From 3-D Structures to Circuit Models", ["Mattan Kamon", "Nuno Alexandre Marques", "Yehia Massoud", "Luis Miguel Silveira", "Jacob White"], "https://doi.org/10.1145/309847.310097", "dac", 1999]], "Nuno Alexandre Marques": [0, ["Interconnect Analysis: From 3-D Structures to Circuit Models", ["Mattan Kamon", "Nuno Alexandre Marques", "Yehia Massoud", "Luis Miguel Silveira", "Jacob White"], "https://doi.org/10.1145/309847.310097", "dac", 1999]], "Yehia Massoud": [0, ["Interconnect Analysis: From 3-D Structures to Circuit Models", ["Mattan Kamon", "Nuno Alexandre Marques", "Yehia Massoud", "Luis Miguel Silveira", "Jacob White"], "https://doi.org/10.1145/309847.310097", "dac", 1999]], "Michael W. Beattie": [0, ["IC Analyses Including Extracted Inductance Models", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/309847.310098", "dac", 1999]], "Shannon V. Morton": [0, ["On-Chip Inductance Issues in Multiconductor Systems", ["Shannon V. Morton"], "https://doi.org/10.1145/309847.310099", "dac", 1999]], "George Hadjiyiannis": [0, ["A Methodology for Accurate Performance Evaluation in Architecture Exploration", ["George Hadjiyiannis", "Pietro Russo", "Srinivas Devadas"], "https://doi.org/10.1145/309847.310100", "dac", 1999]], "Pietro Russo": [0, ["A Methodology for Accurate Performance Evaluation in Architecture Exploration", ["George Hadjiyiannis", "Pietro Russo", "Srinivas Devadas"], "https://doi.org/10.1145/309847.310100", "dac", 1999]], "Stefan Pees": [0, ["LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures", ["Stefan Pees", "Andreas Hoffmann", "Vojin Zivojnovic", "Heinrich Meyr"], "https://doi.org/10.1145/309847.310101", "dac", 1999]], "Andreas Hoffmann": [0, ["LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures", ["Stefan Pees", "Andreas Hoffmann", "Vojin Zivojnovic", "Heinrich Meyr"], "https://doi.org/10.1145/309847.310101", "dac", 1999]], "Vojin Zivojnovic": [0, ["LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures", ["Stefan Pees", "Andreas Hoffmann", "Vojin Zivojnovic", "Heinrich Meyr"], "https://doi.org/10.1145/309847.310101", "dac", 1999], ["Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification", ["Lisa M. Guerra", "Joachim Fitzner", "Dipankar Talukdar", "Chris Schlager", "Bassam Tabbara", "Vojin Zivojnovic"], "https://doi.org/10.1145/309847.310107", "dac", 1999]], "Heinrich Meyr": [0, ["LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures", ["Stefan Pees", "Andreas Hoffmann", "Vojin Zivojnovic", "Heinrich Meyr"], "https://doi.org/10.1145/309847.310101", "dac", 1999]], "Hoon Choi": [0.5669037774205208, ["Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software", ["Hoon Choi", "Ju Hwan Yi", "Jong-Yeol Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310103", "dac", 1999]], "Ju Hwan Yi": [0.9877550005912781, ["Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software", ["Hoon Choi", "Ju Hwan Yi", "Jong-Yeol Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310103", "dac", 1999]], "Jong-Yeol Lee": [0.9999993741512299, ["Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software", ["Hoon Choi", "Ju Hwan Yi", "Jong-Yeol Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310103", "dac", 1999]], "Michael Krasnicki": [0, ["MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells", ["Michael Krasnicki", "Rodney Phelps", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/309847.310104", "dac", 1999]], "Rodney Phelps": [0, ["MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells", ["Michael Krasnicki", "Rodney Phelps", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/309847.310104", "dac", 1999]], "Rob A. Rutenbar": [0, ["MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells", ["Michael Krasnicki", "Rodney Phelps", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/309847.310104", "dac", 1999]], "L. Richard Carley": [0, ["MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells", ["Michael Krasnicki", "Rodney Phelps", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/309847.310104", "dac", 1999]], "Alex Doboli": [0, ["Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration", ["Alex Doboli", "Adrian Nunez-Aldana", "Nagu R. Dhanwada", "Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/309847.310105", "dac", 1999]], "Adrian Nunez-Aldana": [0, ["Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration", ["Alex Doboli", "Adrian Nunez-Aldana", "Nagu R. Dhanwada", "Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/309847.310105", "dac", 1999]], "Nagu R. Dhanwada": [0, ["Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration", ["Alex Doboli", "Adrian Nunez-Aldana", "Nagu R. Dhanwada", "Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/309847.310105", "dac", 1999]], "Sree Ganesan": [0, ["Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration", ["Alex Doboli", "Adrian Nunez-Aldana", "Nagu R. Dhanwada", "Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/309847.310105", "dac", 1999]], "Walter Daems": [0, ["Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/309847.310106", "dac", 1999]], "Georges G. E. Gielen": [0, ["Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/309847.310106", "dac", 1999]], "Willy M. C. Sansen": [0, ["Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/309847.310106", "dac", 1999]], "Lisa M. Guerra": [0, ["Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification", ["Lisa M. Guerra", "Joachim Fitzner", "Dipankar Talukdar", "Chris Schlager", "Bassam Tabbara", "Vojin Zivojnovic"], "https://doi.org/10.1145/309847.310107", "dac", 1999]], "Joachim Fitzner": [0, ["Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification", ["Lisa M. Guerra", "Joachim Fitzner", "Dipankar Talukdar", "Chris Schlager", "Bassam Tabbara", "Vojin Zivojnovic"], "https://doi.org/10.1145/309847.310107", "dac", 1999]], "Dipankar Talukdar": [0, ["Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification", ["Lisa M. Guerra", "Joachim Fitzner", "Dipankar Talukdar", "Chris Schlager", "Bassam Tabbara", "Vojin Zivojnovic"], "https://doi.org/10.1145/309847.310107", "dac", 1999]], "Chris Schlager": [0, ["Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification", ["Lisa M. Guerra", "Joachim Fitzner", "Dipankar Talukdar", "Chris Schlager", "Bassam Tabbara", "Vojin Zivojnovic"], "https://doi.org/10.1145/309847.310107", "dac", 1999]], "Bassam Tabbara": [0, ["Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification", ["Lisa M. Guerra", "Joachim Fitzner", "Dipankar Talukdar", "Chris Schlager", "Bassam Tabbara", "Vojin Zivojnovic"], "https://doi.org/10.1145/309847.310107", "dac", 1999]], "Mike Benjamin": [0, ["A Study in Coverage-Driven Test Generation", ["Mike Benjamin", "Daniel Geist", "Alan Hartman", "Gerard Mas", "Ralph Smeets", "Yaron Wolfsthal"], "https://doi.org/10.1145/309847.310108", "dac", 1999]], "Alan Hartman": [0, ["A Study in Coverage-Driven Test Generation", ["Mike Benjamin", "Daniel Geist", "Alan Hartman", "Gerard Mas", "Ralph Smeets", "Yaron Wolfsthal"], "https://doi.org/10.1145/309847.310108", "dac", 1999]], "Gerard Mas": [0, ["A Study in Coverage-Driven Test Generation", ["Mike Benjamin", "Daniel Geist", "Alan Hartman", "Gerard Mas", "Ralph Smeets", "Yaron Wolfsthal"], "https://doi.org/10.1145/309847.310108", "dac", 1999]], "Ralph Smeets": [0, ["A Study in Coverage-Driven Test Generation", ["Mike Benjamin", "Daniel Geist", "Alan Hartman", "Gerard Mas", "Ralph Smeets", "Yaron Wolfsthal"], "https://doi.org/10.1145/309847.310108", "dac", 1999]], "Yaron Wolfsthal": [0, ["A Study in Coverage-Driven Test Generation", ["Mike Benjamin", "Daniel Geist", "Alan Hartman", "Gerard Mas", "Ralph Smeets", "Yaron Wolfsthal"], "https://doi.org/10.1145/309847.310108", "dac", 1999]], "Wanli Jiang": [0, ["IC Test Using the Energy Consumption Ratio", ["Wanli Jiang", "Bapiraju Vinnakota"], "https://doi.org/10.1145/309847.310109", "dac", 1999]], "C. Patrick Yue": [0, ["Design Strategy of On-Chip Inductors for Highly Integrated RF Systems", ["C. Patrick Yue", "S. Simon Wong"], "https://doi.org/10.1145/309847.310110", "dac", 1999]], "S. Simon Wong": [0, ["Design Strategy of On-Chip Inductors for Highly Integrated RF Systems", ["C. Patrick Yue", "S. Simon Wong"], "https://doi.org/10.1145/309847.310110", "dac", 1999]], "N. R. Belk": [0, ["The Simulation and Design of Integrated Inductors", ["N. R. Belk", "M. R. Frei", "M. Tsai", "A. J. Becker", "K. L. Tokuda"], "https://doi.org/10.1145/309847.310111", "dac", 1999]], "M. R. Frei": [0, ["The Simulation and Design of Integrated Inductors", ["N. R. Belk", "M. R. Frei", "M. Tsai", "A. J. Becker", "K. L. Tokuda"], "https://doi.org/10.1145/309847.310111", "dac", 1999]], "M. Tsai": [0, ["The Simulation and Design of Integrated Inductors", ["N. R. Belk", "M. R. Frei", "M. Tsai", "A. J. Becker", "K. L. Tokuda"], "https://doi.org/10.1145/309847.310111", "dac", 1999]], "A. J. Becker": [0, ["The Simulation and Design of Integrated Inductors", ["N. R. Belk", "M. R. Frei", "M. Tsai", "A. J. Becker", "K. L. Tokuda"], "https://doi.org/10.1145/309847.310111", "dac", 1999]], "K. L. Tokuda": [0, ["The Simulation and Design of Integrated Inductors", ["N. R. Belk", "M. R. Frei", "M. Tsai", "A. J. Becker", "K. L. Tokuda"], "https://doi.org/10.1145/309847.310111", "dac", 1999]], "Maria del Mar Hershenson": [0, ["Optimization of Inductor Circuits via Geometric Programming", ["Maria del Mar Hershenson", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/309847.310112", "dac", 1999]], "Sunderarajan S. Mohan": [0, ["Optimization of Inductor Circuits via Geometric Programming", ["Maria del Mar Hershenson", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/309847.310112", "dac", 1999]], "Stephen P. Boyd": [0, ["Optimization of Inductor Circuits via Geometric Programming", ["Maria del Mar Hershenson", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/309847.310112", "dac", 1999]], "Thomas H. Lee": [6.507591861215634e-11, ["Optimization of Inductor Circuits via Geometric Programming", ["Maria del Mar Hershenson", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/309847.310112", "dac", 1999]], "Richard Goering": [0, ["Panel: What is the Proper System on Chip Design Methodology", ["Richard Goering", "Pierre Bricaud", "James G. Dougherty", "Steve Glaser", "Michael Keating", "Robert Payne", "Davoud Samani"], "https://doi.org/10.1145/309847.310113", "dac", 1999]], "Pierre Bricaud": [0, ["Panel: What is the Proper System on Chip Design Methodology", ["Richard Goering", "Pierre Bricaud", "James G. Dougherty", "Steve Glaser", "Michael Keating", "Robert Payne", "Davoud Samani"], "https://doi.org/10.1145/309847.310113", "dac", 1999]], "James G. Dougherty": [0, ["Panel: What is the Proper System on Chip Design Methodology", ["Richard Goering", "Pierre Bricaud", "James G. Dougherty", "Steve Glaser", "Michael Keating", "Robert Payne", "Davoud Samani"], "https://doi.org/10.1145/309847.310113", "dac", 1999]], "Steve Glaser": [0, ["Panel: What is the Proper System on Chip Design Methodology", ["Richard Goering", "Pierre Bricaud", "James G. Dougherty", "Steve Glaser", "Michael Keating", "Robert Payne", "Davoud Samani"], "https://doi.org/10.1145/309847.310113", "dac", 1999]], "Michael Keating": [0, ["Panel: What is the Proper System on Chip Design Methodology", ["Richard Goering", "Pierre Bricaud", "James G. Dougherty", "Steve Glaser", "Michael Keating", "Robert Payne", "Davoud Samani"], "https://doi.org/10.1145/309847.310113", "dac", 1999]], "Robert Payne": [0, ["Panel: What is the Proper System on Chip Design Methodology", ["Richard Goering", "Pierre Bricaud", "James G. Dougherty", "Steve Glaser", "Michael Keating", "Robert Payne", "Davoud Samani"], "https://doi.org/10.1145/309847.310113", "dac", 1999]], "Davoud Samani": [0, ["Panel: What is the Proper System on Chip Design Methodology", ["Richard Goering", "Pierre Bricaud", "James G. Dougherty", "Steve Glaser", "Michael Keating", "Robert Payne", "Davoud Samani"], "https://doi.org/10.1145/309847.310113", "dac", 1999]]}