// Seed: 386043208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output supply1 id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_31 = 32'd49
) (
    input uwire id_0,
    input wor id_1,
    output tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wor id_7,
    input tri0 id_8
    , id_36,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output tri0 id_17,
    inout uwire id_18,
    input tri id_19,
    input tri0 id_20,
    input wand id_21,
    input wire id_22,
    output uwire id_23
    , id_37,
    output tri1 id_24,
    input tri id_25,
    input supply0 id_26,
    input wire id_27,
    inout tri0 id_28,
    input wor id_29,
    output wand id_30,
    input tri0 _id_31,
    input supply1 id_32,
    input tri1 id_33,
    input tri0 id_34
);
  logic [1 'h0 : id_31] id_38;
  ;
  xor primCall (
      id_24,
      id_7,
      id_36,
      id_28,
      id_14,
      id_19,
      id_8,
      id_22,
      id_27,
      id_32,
      id_3,
      id_16,
      id_34,
      id_21,
      id_38,
      id_29,
      id_12,
      id_37,
      id_11,
      id_25,
      id_4,
      id_20,
      id_0,
      id_18,
      id_26,
      id_1,
      id_33
  );
  module_0 modCall_1 (
      id_37,
      id_36,
      id_38,
      id_38,
      id_36,
      id_38,
      id_36
  );
endmodule
