Debug-controlled processor reset controller