{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/mult_unsigned.v",
      "3": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v"
  },
  "hierTree": [
      {
          "file": "3",
          "internalSignals": [
              {
                  "name": "adder_output",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mult0",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mult1",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mult2",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mult3",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 7,
          "moduleInsts": [
              {
                   "file": "3",
                   "instName": "mult_inst0",
                   "line": 25,
                   "module":  "$paramod$38da512f941cb1f496e3eea22d344e9dac5d8c37\\mult_unsigned",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "mult_inst1",
                   "line": 31,
                   "module":  "$paramod$38da512f941cb1f496e3eea22d344e9dac5d8c37\\mult_unsigned",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "mult_inst2",
                   "line": 37,
                   "module":  "$paramod$38da512f941cb1f496e3eea22d344e9dac5d8c37\\mult_unsigned",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "mult_inst3",
                   "line": 43,
                   "module":  "$paramod$38da512f941cb1f496e3eea22d344e9dac5d8c37\\mult_unsigned",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "INPUT_WIDTH",
                  "value": 0 
              },
              {
                  "name": "OUTPUT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "a",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "b",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "y",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "add_output_of_four_multipliers"
      }
  ],
  "modules": {
      "$paramod$38da512f941cb1f496e3eea22d344e9dac5d8c37\\mult_unsigned": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 1,
          "module": "$paramod$38da512f941cb1f496e3eea22d344e9dac5d8c37\\mult_unsigned",
          "parameters": [
              {
                  "name": "INPUT_WIDTH",
                  "value": 0 
              },
              {
                  "name": "OUTPUT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "A",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "B",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Y",
                  "range": {
                      "lsb": 0,
                      "msb": 27
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
