Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 18 20:49:44 2020
| Host         : umma running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file ./Impl/TopDown/top-post-route-timing-summary.txt
| Design       : mkPcieTop
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.128       -0.740                     15               303899        0.009        0.000                      0               303635        0.000        0.000                       0                 93278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
pci_refclk               {0.000 5.000}        10.000          100.000         
txoutclk_x1y0            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x1y0        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x1y0  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x1y0        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x1y0  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 1.000}        2.000           500.000         
  userclk2               {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKFBOUT  {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKOUT0   {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKOUT1   {0.000 20.000}       40.000          25.000          
    clkgen_pll_CLKOUT2   {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pci_refclk                     9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    84  
txoutclk_x1y0                                                                                                                                                              3.000        0.000                       0                     3  
  clk_125mhz_x1y0              2.517        0.000                      0                 1773        0.088        0.000                      0                 1773        2.286        0.000                       0                   759  
    clk_125mhz_mux_x1y0        4.355        0.000                      0                 5701        0.058        0.000                      0                 5701        3.358        0.000                       0                  2527  
  clk_250mhz_x1y0                                                                                                                                                          2.592        0.000                       0                     2  
    clk_250mhz_mux_x1y0        0.361        0.000                      0                 5701        0.058        0.000                      0                 5701        0.000        0.000                       0                  2527  
  mmcm_fb                                                                                                                                                                  8.929        0.000                       0                     2  
  userclk1                     0.040        0.000                      0                  362        0.018        0.000                      0                  362        0.000        0.000                       0                    11  
  userclk2                    -0.128       -0.740                     15                29811        0.057        0.000                      0                29811        0.000        0.000                       0                 12799  
    clkgen_pll_CLKFBOUT                                                                                                                                                    2.592        0.000                       0                     3  
    clkgen_pll_CLKOUT1         3.139        0.000                      0               265718        0.009        0.000                      0               265718       19.232        0.000                       0                 77088  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x1y0  clk_125mhz_x1y0            6.034        0.000                      0                   27        0.257        0.000                      0                   27  
clk_250mhz_mux_x1y0  clk_125mhz_x1y0            1.914        0.000                      0                   27        0.066        0.000                      0                   27  
clk_125mhz_x1y0      clk_125mhz_mux_x1y0        6.396        0.000                      0                   10        0.261        0.000                      0                   10  
clk_125mhz_x1y0      clk_250mhz_mux_x1y0        2.276        0.000                      0                   10        0.070        0.000                      0                   10  
clkgen_pll_CLKOUT1   userclk2                   0.765        0.000                      0                  334                                                                        
userclk2             clkgen_pll_CLKOUT1         0.525        0.000                      0                  226                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clkgen_pll_CLKOUT1  clkgen_pll_CLKOUT1       36.574        0.000                      0                   75        0.804        0.000                      0                   75  
**async_default**   userclk2            userclk2                  0.271        0.000                      0                  102        0.522        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  host_pcieHostTop_clockGen/O
                         net (fo=11, routed)          2.019     4.374    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.467 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.664     6.131    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.131 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.131    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y143       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    AB8                                               0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  host_pcieHostTop_clockGen/O
                         net (fo=11, routed)          1.886    13.304    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.387 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.524    14.911    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.220    16.131    
                         clock uncertainty           -0.035    16.096    
    SLICE_X220Y143       FDRE (Setup_fdre_C_D)        0.064    16.160    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.160    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  host_pcieHostTop_clockGen/O
                         net (fo=11, routed)          0.903     1.344    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.370 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.756     2.126    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y137       SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y137       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.397 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.397    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y137       SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  host_pcieHostTop_clockGen/O
                         net (fo=11, routed)          0.987     1.719    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.749 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.978     2.727    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y137       SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.601     2.126    
    SLICE_X220Y137       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.225    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_pci_sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y143       host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y137       host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x1y0
  To Clock:  txoutclk_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x1y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3      host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.204ns (4.315%)  route 4.523ns (95.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 14.268 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.834     7.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK_DCLK
    SLICE_X209Y97        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y97        FDRE (Prop_fdre_C_Q)         0.204     7.205 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.523    11.728    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X211Y140       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.522    14.268    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X211Y140       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
                         clock pessimism              0.436    14.704    
                         clock uncertainty           -0.071    14.633    
    SLICE_X211Y140       FDRE (Setup_fdre_C_R)       -0.387    14.246    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rdy_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.155ns (53.239%)  route 0.136ns (46.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.812     2.994    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X218Y99        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rdy_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y99        FDRE (Prop_fdre_C_Q)         0.091     3.085 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rdy_reg2_reg/Q
                         net (fo=4, routed)           0.136     3.221    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rdy_reg2
    SLICE_X217Y100       LUT5 (Prop_lut5_I1_O)        0.064     3.285 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm[1]_i_1__3/O
                         net (fo=1, routed)           0.000     3.285    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm[1]
    SLICE_X217Y100       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.983     3.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X217Y100       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/C
                         clock pessimism             -0.395     3.137    
    SLICE_X217Y100       FDRE (Hold_fdre_C_D)         0.060     3.197    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3      host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y128       host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y139       host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.223ns (6.749%)  route 3.081ns (93.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 14.598 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        1.835     7.002    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK_RXUSRCLK
    SLICE_X210Y96        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y96        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        3.081    10.306    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X221Y27        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        1.852    14.598    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/CLK_RXUSRCLK
    SLICE_X221Y27        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.438    15.036    
                         clock uncertainty           -0.071    14.965    
    SLICE_X221Y27        FDRE (Setup_fdre_C_R)       -0.304    14.661    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  4.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.100ns (17.826%)  route 0.461ns (82.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        0.757     2.939    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pclk_sel_reg
    SLICE_X206Y101       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y101       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.461     3.500    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_4[2]
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        0.981     3.530    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pclk_sel_reg
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     2.953    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5STATUS[2])
                                                      0.489     3.442    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/PIPECLK  n/a            4.000         8.000       4.000      PCIE_X1Y0      host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.642         4.000       3.358      SLICE_X204Y99  host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.642         4.000       3.358      SLICE_X204Y99  host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x1y0
  To Clock:  clk_250mhz_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y1    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.223ns (6.749%)  route 3.081ns (93.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 10.598 - 4.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        1.835     7.002    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK_RXUSRCLK
    SLICE_X210Y96        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y96        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        3.081    10.306    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X221Y27        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     5.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        1.852    10.598    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/CLK_RXUSRCLK
    SLICE_X221Y27        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.438    11.036    
                         clock uncertainty           -0.065    10.971    
    SLICE_X221Y27        FDRE (Setup_fdre_C_R)       -0.304    10.667    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.100ns (17.826%)  route 0.461ns (82.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        0.757     2.939    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pclk_sel_reg
    SLICE_X206Y101       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y101       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.461     3.500    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_4[2]
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        0.981     3.530    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pclk_sel_reg
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     2.953    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5STATUS[2])
                                                      0.489     3.442    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/PIPECLK  n/a            4.000         4.000       0.000      PCIE_X1Y0      host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.642         2.000       1.358      SLICE_X204Y99  host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.642         2.000       1.358      SLICE_X204Y99  host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.526ns (39.569%)  route 0.803ns (60.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 8.291 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[65])
                                                      0.526     7.354 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[65]
                         net (fo=1, routed)           0.803     8.157    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[29]
    RAMB36_X13Y23        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.545     8.291    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X13Y23        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.800    
                         clock uncertainty           -0.059     8.740    
    RAMB36_X13Y23        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                     -0.543     8.197    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  0.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.026ns (6.860%)  route 0.353ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[5])
                                                      0.026     2.964 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[5]
                         net (fo=1, routed)           0.353     3.317    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[5]
    RAMB36_X13Y21        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.009     3.558    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X13Y21        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     3.299    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a               2.000         2.000       0.000      PCIE_X1Y0        host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a               213.360       2.000       211.360    MMCME2_ADV_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK  0.560         0.479       0.081      PCIE_X1Y0        host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :           15  Failing Endpoints,  Worst Slack       -0.128ns,  Total Violation       -0.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 2.071ns (51.509%)  route 1.950ns (48.491%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 10.381 - 4.000 ) 
    Source Clock Delay      (SCD):    6.969ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.802     6.969    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/CLK
    RAMB18_X12Y30        RAMB18E1                                     r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y30        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      1.800     8.769 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg/DOBDO[3]
                         net (fo=2, routed)           0.744     9.512    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DOB[19]
    SLICE_X188Y71        LUT3 (Prop_lut3_I0_O)        0.051     9.563 f  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/data1_reg[107]_i_5/O
                         net (fo=3, routed)           0.546    10.109    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg_30
    SLICE_X187Y69        LUT5 (Prop_lut5_I4_O)        0.134    10.243 f  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/data1_reg[75]_i_3/O
                         net (fo=1, routed)           0.328    10.571    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg_10
    SLICE_X186Y68        LUT6 (Prop_lut6_I2_O)        0.043    10.614 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/data1_reg[75]_i_1__0/O
                         net (fo=2, routed)           0.332    10.946    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/D[66]
    SLICE_X183Y67        LUT6 (Prop_lut6_I3_O)        0.043    10.989 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg[75]_i_1__2/O
                         net (fo=1, routed)           0.000    10.989    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg[75]_i_1__2_n_0
    SLICE_X183Y67        FDRE                                         r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     5.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.635    10.381    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/CLK
    SLICE_X183Y67        FDRE                                         r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg_reg[75]/C
                         clock pessimism              0.511    10.892    
                         clock uncertainty           -0.065    10.827    
    SLICE_X183Y67        FDRE (Setup_fdre_C_D)        0.034    10.861    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg_reg[75]
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 -0.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data1_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.226%)  route 0.282ns (68.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       0.775     2.957    host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/CLK_epPcieClock
    SLICE_X181Y50        FDRE                                         r  host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data1_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y50        FDRE (Prop_fdre_C_Q)         0.100     3.057 r  host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data1_reg_reg[26]/Q
                         net (fo=1, routed)           0.282     3.339    host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data1_reg[26]
    SLICE_X180Y49        LUT6 (Prop_lut6_I5_O)        0.028     3.367 r  host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data0_reg[26]_i_1__32/O
                         net (fo=1, routed)           0.000     3.367    host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data0_reg[26]_i_1__32_n_0
    SLICE_X180Y49        FDRE                                         r  host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.089     3.638    host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/CLK_epPcieClock
    SLICE_X180Y49        FDRE                                         r  host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data0_reg_reg[26]/C
                         clock pessimism             -0.415     3.223    
    SLICE_X180Y49        FDRE (Hold_fdre_C_D)         0.087     3.310    host_pcieHostTop_pciehost_arbiter/tlp_in_fifo_2/data0_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.310    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000         4.000       0.000      PCIE_X1Y0        host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKFBOUT
  To Clock:  clkgen_pll_CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKFBOUT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y4    host_pcieHostTop_ep7/clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        3.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tile_0/lHost_mem/cci_m4_pff_rv_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkgen_pll_CLKOUT1 rise@40.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        36.868ns  (logic 8.639ns (23.433%)  route 28.229ns (76.567%))
  Logic Levels:           65  (CARRY4=15 LUT2=4 LUT3=7 LUT4=9 LUT5=11 LUT6=19)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.067ns = ( 46.067 - 40.000 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.778     6.945    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.009     2.936 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, routed)           2.138     5.074    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, routed)       1.277     6.444    tile_0/lHost_mem/cci_m33_bram_bram/CLK_epPortalClock
    RAMB36_X5Y39         RAMB36E1                                     r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y39         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     8.244 r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/DOBDO[8]
                         net (fo=6, routed)           0.809     9.052    tile_0/lHost_mem/cci_m33_bram_bram/DOB_R[58]
    SLICE_X71Y197        LUT4 (Prop_lut4_I2_O)        0.043     9.095 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[478]_i_28/O
                         net (fo=1, routed)           0.000     9.095    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[478]_i_28_n_0
    SLICE_X71Y197        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.290 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[478]_i_17/CO[3]
                         net (fo=25, routed)          0.618     9.908    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_119_TO_112__ETC___d2164
    SLICE_X71Y195        LUT3 (Prop_lut3_I1_O)        0.052     9.960 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_73/O
                         net (fo=1, routed)           0.360    10.320    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_73_n_0
    SLICE_X71Y195        LUT6 (Prop_lut6_I1_O)        0.132    10.452 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_55/O
                         net (fo=1, routed)           0.472    10.924    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_55_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    11.193 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[479]_i_33/CO[3]
                         net (fo=10, routed)          0.661    11.854    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_111_TO_104__ETC___d2166
    SLICE_X73Y196        LUT5 (Prop_lut5_I3_O)        0.043    11.897 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_49/O
                         net (fo=5, routed)           0.553    12.450    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_49_n_0
    SLICE_X77Y194        LUT4 (Prop_lut4_I2_O)        0.043    12.493 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_83/O
                         net (fo=1, routed)           0.000    12.493    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_83_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.688 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_46/CO[3]
                         net (fo=26, routed)          0.607    13.296    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_103_TO_96_1_ETC___d2168
    SLICE_X75Y194        LUT3 (Prop_lut3_I1_O)        0.054    13.350 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_52/O
                         net (fo=1, routed)           0.359    13.709    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_52_n_0
    SLICE_X73Y194        LUT6 (Prop_lut6_I1_O)        0.137    13.846 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_16/O
                         net (fo=1, routed)           0.193    14.039    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_16_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.322 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_6/CO[3]
                         net (fo=11, routed)          0.622    14.944    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_95_TO_88_15_ETC___d2170
    SLICE_X71Y193        LUT5 (Prop_lut5_I3_O)        0.043    14.987 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_66/O
                         net (fo=5, routed)           0.492    15.478    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_66_n_0
    SLICE_X77Y192        LUT4 (Prop_lut4_I0_O)        0.043    15.521 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_27/O
                         net (fo=1, routed)           0.000    15.521    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_27_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.788 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_7/CO[3]
                         net (fo=27, routed)          0.497    16.285    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_87_TO_80_15_ETC___d2172
    SLICE_X77Y191        LUT3 (Prop_lut3_I1_O)        0.052    16.337 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_73/O
                         net (fo=1, routed)           0.376    16.713    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_73_n_0
    SLICE_X77Y190        LUT6 (Prop_lut6_I1_O)        0.132    16.845 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_40/O
                         net (fo=1, routed)           0.285    17.130    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_40_n_0
    SLICE_X75Y191        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    17.399 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_9/CO[3]
                         net (fo=11, routed)          0.598    17.997    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_79_TO_72_15_ETC___d2174
    SLICE_X77Y190        LUT5 (Prop_lut5_I3_O)        0.043    18.040 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_87/O
                         net (fo=5, routed)           0.562    18.601    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_87_n_0
    SLICE_X88Y191        LUT4 (Prop_lut4_I2_O)        0.043    18.644 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_36/O
                         net (fo=1, routed)           0.000    18.644    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_36_n_0
    SLICE_X88Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.903 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_8/CO[3]
                         net (fo=27, routed)          0.519    19.422    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_71_TO_64_15_ETC___d2176
    SLICE_X89Y191        LUT3 (Prop_lut3_I1_O)        0.051    19.473 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_86/O
                         net (fo=1, routed)           0.237    19.710    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_86_n_0
    SLICE_X89Y191        LUT6 (Prop_lut6_I1_O)        0.136    19.846 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_48/O
                         net (fo=1, routed)           0.277    20.122    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_48_n_0
    SLICE_X90Y191        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    20.391 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_13/CO[3]
                         net (fo=12, routed)          0.529    20.920    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_63_TO_56_15_ETC___d2178
    SLICE_X91Y191        LUT5 (Prop_lut5_I3_O)        0.043    20.963 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_113/O
                         net (fo=5, routed)           0.464    21.427    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_113_n_0
    SLICE_X95Y192        LUT4 (Prop_lut4_I2_O)        0.043    21.470 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_43/O
                         net (fo=1, routed)           0.000    21.470    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_43_n_0
    SLICE_X95Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.737 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_12/CO[3]
                         net (fo=28, routed)          0.619    22.357    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_55_TO_48_15_ETC___d2180
    SLICE_X97Y193        LUT3 (Prop_lut3_I1_O)        0.051    22.408 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_69/O
                         net (fo=1, routed)           0.234    22.641    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_69_n_0
    SLICE_X97Y193        LUT6 (Prop_lut6_I1_O)        0.136    22.777 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_30/O
                         net (fo=1, routed)           0.190    22.967    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_30_n_0
    SLICE_X97Y192        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    23.164 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_11/CO[3]
                         net (fo=12, routed)          0.480    23.644    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_47_TO_40_15_ETC___d2182
    SLICE_X97Y193        LUT5 (Prop_lut5_I3_O)        0.043    23.687 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_54/O
                         net (fo=5, routed)           0.531    24.218    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_54_n_0
    SLICE_X97Y190        LUT4 (Prop_lut4_I0_O)        0.043    24.261 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_28/O
                         net (fo=1, routed)           0.000    24.261    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_28_n_0
    SLICE_X97Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    24.520 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_10/CO[3]
                         net (fo=28, routed)          0.719    25.239    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_39_TO_32_15_ETC___d2184
    SLICE_X97Y187        LUT3 (Prop_lut3_I1_O)        0.049    25.288 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_37/O
                         net (fo=1, routed)           0.237    25.525    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_37_n_0
    SLICE_X97Y187        LUT6 (Prop_lut6_I1_O)        0.136    25.661 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_18/O
                         net (fo=1, routed)           0.309    25.970    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_18_n_0
    SLICE_X97Y189        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    26.239 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[479]_i_8/CO[3]
                         net (fo=13, routed)          0.480    26.719    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_31_TO_24_15_ETC___d2186
    SLICE_X97Y187        LUT5 (Prop_lut5_I3_O)        0.043    26.762 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_50/O
                         net (fo=5, routed)           0.421    27.184    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_50_n_0
    SLICE_X99Y188        LUT4 (Prop_lut4_I2_O)        0.043    27.227 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_62/O
                         net (fo=1, routed)           0.000    27.227    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_62_n_0
    SLICE_X99Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.486 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_22/CO[3]
                         net (fo=25, routed)          0.493    27.979    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_23_TO_16_15_ETC___d2188
    SLICE_X97Y187        LUT3 (Prop_lut3_I1_O)        0.054    28.033 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_112/O
                         net (fo=2, routed)           0.257    28.289    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_112_n_0
    SLICE_X99Y187        LUT6 (Prop_lut6_I4_O)        0.137    28.426 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_66/O
                         net (fo=1, routed)           0.282    28.708    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_66_n_0
    SLICE_X101Y187       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    28.977 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_23/CO[3]
                         net (fo=13, routed)          0.592    29.569    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_15_TO_8_149_ETC___d2190
    SLICE_X97Y187        LUT5 (Prop_lut5_I3_O)        0.043    29.612 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_5/O
                         net (fo=8, routed)           0.428    30.041    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_5_n_0
    SLICE_X99Y185        LUT4 (Prop_lut4_I0_O)        0.043    30.084 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_48/O
                         net (fo=1, routed)           0.000    30.084    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_48_n_0
    SLICE_X99Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    30.343 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_15/CO[3]
                         net (fo=7, routed)           0.576    30.919    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_7_TO_0_148__ETC___d2192
    SLICE_X89Y185        LUT6 (Prop_lut6_I5_O)        0.043    30.962 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_28/O
                         net (fo=1, routed)           0.238    31.201    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_28_n_0
    SLICE_X88Y185        LUT6 (Prop_lut6_I5_O)        0.043    31.244 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_8/O
                         net (fo=17, routed)          0.278    31.521    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_8_n_0
    SLICE_X86Y185        LUT6 (Prop_lut6_I4_O)        0.043    31.564 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_2/O
                         net (fo=127, routed)         0.728    32.292    tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_201
    SLICE_X85Y166        LUT5 (Prop_lut5_I0_O)        0.043    32.335 r  tile_0/lHost_mem/cci_m3_pff/cci_m6_pff_rv[255]_i_3/O
                         net (fo=129, routed)         0.436    32.770    tile_0/lHost_mem/cci_m3_pff/cci_m5_pff_rv_EN_port0__write
    SLICE_X77Y173        LUT2 (Prop_lut2_I0_O)        0.043    32.813 r  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_182__2/O
                         net (fo=1, routed)           0.099    32.912    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_ir_victims_000
    SLICE_X77Y173        LUT6 (Prop_lut6_I3_O)        0.043    32.955 f  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_161__2/O
                         net (fo=1, routed)           0.957    33.912    tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_161__2_n_0
    SLICE_X75Y200        LUT6 (Prop_lut6_I1_O)        0.043    33.955 f  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_99__7/O
                         net (fo=1, routed)           0.554    34.509    tile_0/lHost_mem/cci_m33_bram_bram/cci_m16_initDone_reg
    SLICE_X80Y211        LUT6 (Prop_lut6_I1_O)        0.043    34.552 f  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_55__5/O
                         net (fo=26, routed)          0.411    34.963    tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_55__5_n_0
    SLICE_X79Y214        LUT6 (Prop_lut6_I5_O)        0.043    35.006 r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_2__1/O
                         net (fo=55, routed)          0.999    36.005    tile_0/lHost_mem/cci_m33_bram_bram/ENB
    SLICE_X79Y173        LUT5 (Prop_lut5_I0_O)        0.043    36.048 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[339]_i_2/O
                         net (fo=480, routed)         0.663    36.710    tile_0/lHost_mem/cci_m33_bram_bram/cci_m5_pff_rv_reg[339]_0
    SLICE_X77Y164        LUT2 (Prop_lut2_I1_O)        0.049    36.759 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m34_maddrs_00[511]_i_30/O
                         net (fo=5, routed)           1.069    37.828    tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv_port1__read[0]
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.136    37.964 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_72/O
                         net (fo=1, routed)           0.190    38.155    tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_72_n_0
    SLICE_X52Y149        LUT6 (Prop_lut6_I5_O)        0.043    38.198 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_47/O
                         net (fo=1, routed)           0.281    38.479    tile_0/lHost_mem/cci_m3_pff/cci_m34_msts_00_reg[17]_4
    SLICE_X52Y152        LUT6 (Prop_lut6_I1_O)        0.043    38.522 f  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_26/O
                         net (fo=1, routed)           0.388    38.910    tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_26_n_0
    SLICE_X53Y158        LUT5 (Prop_lut5_I2_O)        0.043    38.953 f  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_10/O
                         net (fo=3, routed)           0.357    39.310    tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_10_n_0
    SLICE_X55Y158        LUT6 (Prop_lut6_I2_O)        0.043    39.353 r  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_4/O
                         net (fo=225, routed)         0.416    39.769    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_in_retry_00
    SLICE_X52Y155        LUT5 (Prop_lut5_I0_O)        0.043    39.812 f  tile_0/lHost_mem/cci_m3_pff/cci_m34_maddrs_00[511]_i_4/O
                         net (fo=73, routed)          0.477    40.289    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_in_crq_00
    SLICE_X55Y155        LUT2 (Prop_lut2_I1_O)        0.052    40.341 r  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_3/O
                         net (fo=41, routed)          0.863    41.204    tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_3_n_0
    SLICE_X67Y159        LUT4 (Prop_lut4_I2_O)        0.132    41.336 f  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[339]_i_3/O
                         net (fo=138, routed)         0.647    41.984    tile_0/lHost_mem/cci_m33_bram_bram/cci_m34_mshrs_00_reg[13]
    SLICE_X74Y154        LUT2 (Prop_lut2_I1_O)        0.043    42.027 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_6/O
                         net (fo=194, routed)         1.241    43.268    tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv_reg[339]
    SLICE_X63Y128        LUT6 (Prop_lut6_I4_O)        0.043    43.311 r  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[1]_i_1/O
                         net (fo=1, routed)           0.000    43.311    tile_0/lHost_mem/cci_m4_pff_rv_D_IN[1]
    SLICE_X63Y128        FDSE                                         r  tile_0/lHost_mem/cci_m4_pff_rv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                     40.000    40.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000    40.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885    41.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    41.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    43.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    43.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    44.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    44.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.619    46.365    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    42.650 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, routed)           2.013    44.663    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    44.746 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, routed)       1.321    46.067    tile_0/lHost_mem/CLK_epPortalClock
    SLICE_X63Y128        FDSE                                         r  tile_0/lHost_mem/cci_m4_pff_rv_reg[1]/C
                         clock pessimism              0.434    46.501    
                         clock uncertainty           -0.085    46.416    
    SLICE_X63Y128        FDSE (Setup_fdse_C_D)        0.034    46.450    tile_0/lHost_mem/cci_m4_pff_rv_reg[1]
  -------------------------------------------------------------------
                         required time                         46.450    
                         arrival time                         -43.311    
  -------------------------------------------------------------------
                         slack                                  3.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 tile_0/lHost_mem/cci_m62_pff/data1_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tile_0/lHost_mem/cci_m62_pff/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkgen_pll_CLKOUT1 rise@0.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.051%)  route 0.133ns (50.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       0.714     2.896    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.686     1.210 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, routed)           0.946     2.156    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, routed)       0.590     2.772    tile_0/lHost_mem/cci_m62_pff/CLK_epPortalClock
    SLICE_X57Y199        FDRE                                         r  tile_0/lHost_mem/cci_m62_pff/data1_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_fdre_C_Q)         0.100     2.872 r  tile_0/lHost_mem/cci_m62_pff/data1_reg_reg[68]/Q
                         net (fo=1, routed)           0.133     3.005    tile_0/lHost_mem/cci_m62_pff/data1_reg[68]
    SLICE_X57Y200        LUT6 (Prop_lut6_I5_O)        0.028     3.033 r  tile_0/lHost_mem/cci_m62_pff/data0_reg[68]_i_1__5/O
                         net (fo=1, routed)           0.000     3.033    tile_0/lHost_mem/cci_m62_pff/data0_reg[68]_i_1__5_n_0
    SLICE_X57Y200        FDRE                                         r  tile_0/lHost_mem/cci_m62_pff/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       0.964     3.513    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.006     1.507 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, routed)           1.012     2.519    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, routed)       0.782     3.331    tile_0/lHost_mem/cci_m62_pff/CLK_epPortalClock
    SLICE_X57Y200        FDRE                                         r  tile_0/lHost_mem/cci_m62_pff/data0_reg_reg[68]/C
                         clock pessimism             -0.367     2.964    
    SLICE_X57Y200        FDRE (Hold_fdre_C_D)         0.060     3.024    tile_0/lHost_mem/cci_m62_pff/data0_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB36_X3Y48     tile_0/lHost_mem/cci_m66_bram_bram/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         20.000      19.232     SLICE_X128Y182   tile_0/lHost_tester_refMem/arr_reg_1856_1919_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X176Y8     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/fifoMem_reg_0_7_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        6.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.302ns (18.257%)  route 1.352ns (81.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 14.436 - 8.000 ) 
    Source Clock Delay      (SCD):    7.000ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        1.833     7.000    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y88        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y88        FDRE (Prop_fdre_C_Q)         0.259     7.259 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=7, routed)           0.607     7.866    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[1]
    SLICE_X216Y88        LUT3 (Prop_lut3_I0_O)        0.043     7.909 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.745     8.654    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_START
    SLICE_X216Y85        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.690    14.436    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X216Y85        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.738    
                         clock uncertainty           -0.071    14.667    
    SLICE_X216Y85        FDRE (Setup_fdre_C_D)        0.021    14.688    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.118ns (19.405%)  route 0.490ns (80.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        0.760     2.942    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y102       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y102       FDRE (Prop_fdre_C_Q)         0.118     3.060 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.490     3.550    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X216Y101       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.983     3.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X216Y101       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.231    
    SLICE_X216Y101       FDRE (Hold_fdre_C_D)         0.062     3.293    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.257    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.654ns  (logic 0.302ns (18.257%)  route 1.352ns (81.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 14.436 - 8.000 ) 
    Source Clock Delay      (SCD):    7.000ns = ( 11.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     6.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        1.833    11.000    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y88        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y88        FDRE (Prop_fdre_C_Q)         0.259    11.259 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=7, routed)           0.607    11.866    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[1]
    SLICE_X216Y88        LUT3 (Prop_lut3_I0_O)        0.043    11.909 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.745    12.654    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_START
    SLICE_X216Y85        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.690    14.436    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X216Y85        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.738    
                         clock uncertainty           -0.191    14.547    
    SLICE_X216Y85        FDRE (Setup_fdre_C_D)        0.021    14.568    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -12.654    
  -------------------------------------------------------------------
                         slack                                  1.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.118ns (19.405%)  route 0.490ns (80.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        0.760     2.942    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y102       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y102       FDRE (Prop_fdre_C_Q)         0.118     3.060 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.490     3.550    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X216Y101       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.983     3.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X216Y101       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.231    
                         clock uncertainty            0.191     3.422    
    SLICE_X216Y101       FDRE (Hold_fdre_C_D)         0.062     3.484    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        6.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.223ns (17.474%)  route 1.053ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.652     6.819    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X217Y120       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.223     7.042 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.053     8.095    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X215Y109       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        1.523    14.269    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X215Y109       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.302    14.571    
                         clock uncertainty           -0.071    14.500    
    SLICE_X215Y109       FDRE (Setup_fdre_C_D)       -0.009    14.491    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.118ns (20.101%)  route 0.469ns (79.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.752     2.934    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X216Y131       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y131       FDRE (Prop_fdre_C_Q)         0.118     3.052 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.469     3.521    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y131       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        0.973     3.522    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y131       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.221    
    SLICE_X214Y131       FDRE (Hold_fdre_C_D)         0.039     3.260    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.223ns (17.474%)  route 1.053ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 10.269 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.652     6.819    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X217Y120       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.223     7.042 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.053     8.095    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X215Y109       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     5.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        1.523    10.269    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X215Y109       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.302    10.571    
                         clock uncertainty           -0.191    10.380    
    SLICE_X215Y109       FDRE (Setup_fdre_C_D)       -0.009    10.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.371    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  2.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.118ns (20.101%)  route 0.469ns (79.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.752     2.934    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X216Y131       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y131       FDRE (Prop_fdre_C_Q)         0.118     3.052 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.469     3.521    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y131       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, routed)        0.973     3.522    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y131       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.221    
                         clock uncertainty            0.191     3.412    
    SLICE_X214Y131       FDRE (Hold_fdre_C_D)         0.039     3.451    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            portalCnx_writeCnx_doneCnx_synchronizer/dEnqPtr_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.023ns  (logic 0.266ns (8.798%)  route 2.757ns (91.202%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y84                                     0.000     0.000 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
    SLICE_X175Y84        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/Q
                         net (fo=121, routed)         2.093     2.316    portalCnx_writeCnx_doneCnx_synchronizer/sRST
    SLICE_X148Y21        LUT1 (Prop_lut1_I0_O)        0.043     2.359 f  portalCnx_writeCnx_doneCnx_synchronizer/sNotFullReg_i_2/O
                         net (fo=35, routed)          0.665     3.023    portalCnx_writeCnx_doneCnx_synchronizer/sNotFullReg_i_2_n_0
    SLICE_X151Y24        FDCE                                         f  portalCnx_writeCnx_doneCnx_synchronizer/dEnqPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X151Y24        FDCE (Recov_fdce_C_CLR)     -0.212     3.788    portalCnx_writeCnx_doneCnx_synchronizer/dEnqPtr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.263ns  (logic 0.223ns (6.834%)  route 3.040ns (93.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y48                                     0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
    SLICE_X213Y48        FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/Q
                         net (fo=1975, routed)        3.040     3.263    portalCnx_writeCnx_reqCnx_synchronizer/sRST
    SLICE_X173Y26        FDCE                                         f  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X173Y26        FDCE (Recov_fdce_C_CLR)     -0.212     3.788    portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       36.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.574ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr1_reg[0]/PRE
                            (recovery check against rising-edge clock clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkgen_pll_CLKOUT1 rise@40.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.266ns (8.521%)  route 2.856ns (91.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 46.415 - 40.000 ) 
    Source Clock Delay      (SCD):    6.885ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.778     6.945    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.009     2.936 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, routed)           2.138     5.074    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, routed)       1.718     6.885    host_pcieHostTop_ep7/portalReset/clkgen_pll
    SLICE_X175Y84        FDRE                                         r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y84        FDRE (Prop_fdre_C_Q)         0.223     7.108 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/Q
                         net (fo=121, routed)         2.093     9.201    portalCnx_writeCnx_doneCnx_synchronizer/sRST
    SLICE_X148Y21        LUT1 (Prop_lut1_I0_O)        0.043     9.244 f  portalCnx_writeCnx_doneCnx_synchronizer/sNotFullReg_i_2/O
                         net (fo=35, routed)          0.763    10.007    portalCnx_writeCnx_doneCnx_synchronizer/sNotFullReg_i_2_n_0
    SLICE_X152Y21        FDPE                                         f  portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                     40.000    40.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000    40.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885    41.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    41.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    43.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    43.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    44.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    44.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.619    46.365    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    42.650 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, routed)           2.013    44.663    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    44.746 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, routed)       1.669    46.415    portalCnx_writeCnx_doneCnx_synchronizer/sCLK
    SLICE_X152Y21        FDPE                                         r  portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr1_reg[0]/C
                         clock pessimism              0.438    46.853    
                         clock uncertainty           -0.085    46.768    
    SLICE_X152Y21        FDPE (Recov_fdpe_C_PRE)     -0.187    46.581    portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 36.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            portalCnx_readCnx_dataCnx_synchronizer/sDeqPtr_reg[1]/CLR
                            (removal check against rising-edge clock clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkgen_pll_CLKOUT1 rise@0.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.128ns (12.498%)  route 0.896ns (87.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       0.714     2.896    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.686     1.210 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, routed)           0.946     2.156    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, routed)       0.728     2.910    host_pcieHostTop_ep7/portalReset/clkgen_pll
    SLICE_X171Y86        FDRE                                         r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y86        FDRE (Prop_fdre_C_Q)         0.100     3.010 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__3/Q
                         net (fo=119, routed)         0.723     3.733    portalCnx_readCnx_dataCnx_synchronizer/sRST
    SLICE_X170Y45        LUT1 (Prop_lut1_I0_O)        0.028     3.761 f  portalCnx_readCnx_dataCnx_synchronizer/sNotFullReg_i_2/O
                         net (fo=38, routed)          0.173     3.934    portalCnx_readCnx_dataCnx_synchronizer/sNotFullReg_i_2_n_0
    SLICE_X170Y45        FDCE                                         f  portalCnx_readCnx_dataCnx_synchronizer/sDeqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       0.964     3.513    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.006     1.507 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, routed)           1.012     2.519    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, routed)       1.046     3.595    portalCnx_readCnx_dataCnx_synchronizer/sCLK
    SLICE_X170Y45        FDCE                                         r  portalCnx_readCnx_dataCnx_synchronizer/sDeqPtr_reg[1]/C
                         clock pessimism             -0.415     3.180    
    SLICE_X170Y45        FDCE (Remov_fdce_C_CLR)     -0.050     3.130    portalCnx_readCnx_dataCnx_synchronizer/sDeqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.804    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            portalCnx_writeCnx_reqCnx_synchronizer/sGEnqPtr1_reg[4]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.823%)  route 3.045ns (93.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 10.477 - 4.000 ) 
    Source Clock Delay      (SCD):    7.174ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       2.007     7.174    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
    SLICE_X213Y48        FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y48        FDPE (Prop_fdpe_C_Q)         0.223     7.397 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/Q
                         net (fo=1975, routed)        3.045    10.442    portalCnx_writeCnx_reqCnx_synchronizer/sRST
    SLICE_X173Y28        FDCE                                         f  portalCnx_writeCnx_reqCnx_synchronizer/sGEnqPtr1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     5.968 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.731    10.477    portalCnx_writeCnx_reqCnx_synchronizer/sCLK
    SLICE_X173Y28        FDCE                                         r  portalCnx_writeCnx_reqCnx_synchronizer/sGEnqPtr1_reg[4]/C
                         clock pessimism              0.513    10.990    
                         clock uncertainty           -0.065    10.925    
    SLICE_X173Y28        FDCE (Recov_fdce_C_CLR)     -0.212    10.713    portalCnx_writeCnx_reqCnx_synchronizer/sGEnqPtr1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  0.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.113%)  route 0.382ns (74.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.928 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       0.783     2.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
    SLICE_X201Y92        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y92        FDRE (Prop_fdre_C_Q)         0.100     3.065 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.129     3.194    host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst
    SLICE_X201Y92        LUT2 (Prop_lut2_I0_O)        0.028     3.222 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_i_1/O
                         net (fo=7, routed)           0.253     3.475    host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_i_1_n_0
    SLICE_X209Y91        FDPE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.016 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12797, routed)       1.051     3.600    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
    SLICE_X209Y91        FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.575     3.025    
    SLICE_X209Y91        FDPE (Remov_fdpe_C_PRE)     -0.072     2.953    host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.522    





