;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_SAR_A_ADC_SAR */
ADC_SAR_A_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_A_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_A_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_A_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_A_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_A_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_A_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_A_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_A_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_A_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_A_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_A_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_A_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_A_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_A_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_A_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_A_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_A_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_A_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_A_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_A_Bypass */
ADC_SAR_A_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_A_Bypass__0__MASK EQU 0x04
ADC_SAR_A_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_A_Bypass__0__PORT EQU 0
ADC_SAR_A_Bypass__0__SHIFT EQU 2
ADC_SAR_A_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_A_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_A_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_A_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_A_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_A_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_A_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_A_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_A_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_A_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_A_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_A_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_A_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_A_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_A_Bypass__MASK EQU 0x04
ADC_SAR_A_Bypass__PORT EQU 0
ADC_SAR_A_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_A_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_A_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_A_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_A_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_A_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_A_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_A_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_A_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_A_Bypass__SHIFT EQU 2
ADC_SAR_A_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_A_IRQ */
ADC_SAR_A_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_A_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_A_IRQ__INTC_MASK EQU 0x04
ADC_SAR_A_IRQ__INTC_NUMBER EQU 2
ADC_SAR_A_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_A_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_A_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_A_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_A_theACLK */
ADC_SAR_A_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_A_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_A_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_A_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_A_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_A_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_A_theACLK__INDEX EQU 0x01
ADC_SAR_A_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_A_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_A_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_A_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_SAR_B_ADC_SAR */
ADC_SAR_B_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_B_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_B_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_B_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_B_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_B_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_B_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_B_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_B_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_B_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_B_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_B_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_B_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_B_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_B_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_B_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_B_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_B_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_B_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_B_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_B_Bypass */
ADC_SAR_B_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_B_Bypass__0__MASK EQU 0x10
ADC_SAR_B_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_B_Bypass__0__PORT EQU 0
ADC_SAR_B_Bypass__0__SHIFT EQU 4
ADC_SAR_B_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_B_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_B_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_B_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_B_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_B_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_B_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_B_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_B_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_B_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_B_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_B_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_B_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_B_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_B_Bypass__MASK EQU 0x10
ADC_SAR_B_Bypass__PORT EQU 0
ADC_SAR_B_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_B_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_B_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_B_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_B_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_B_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_B_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_B_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_B_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_B_Bypass__SHIFT EQU 4
ADC_SAR_B_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_B_IRQ */
ADC_SAR_B_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_B_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_B_IRQ__INTC_MASK EQU 0x08
ADC_SAR_B_IRQ__INTC_NUMBER EQU 3
ADC_SAR_B_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_B_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_SAR_B_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_B_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_B_theACLK */
ADC_SAR_B_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_B_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_B_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_B_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_B_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_B_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_B_theACLK__INDEX EQU 0x00
ADC_SAR_B_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_B_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_B_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_B_theACLK__PM_STBY_MSK EQU 0x01

/* CE */
CE__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
CE__0__MASK EQU 0x01
CE__0__PC EQU CYREG_PRT12_PC0
CE__0__PORT EQU 12
CE__0__SHIFT EQU 0
CE__AG EQU CYREG_PRT12_AG
CE__BIE EQU CYREG_PRT12_BIE
CE__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CE__BYP EQU CYREG_PRT12_BYP
CE__DM0 EQU CYREG_PRT12_DM0
CE__DM1 EQU CYREG_PRT12_DM1
CE__DM2 EQU CYREG_PRT12_DM2
CE__DR EQU CYREG_PRT12_DR
CE__INP_DIS EQU CYREG_PRT12_INP_DIS
CE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CE__MASK EQU 0x01
CE__PORT EQU 12
CE__PRT EQU CYREG_PRT12_PRT
CE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CE__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CE__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CE__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CE__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CE__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CE__PS EQU CYREG_PRT12_PS
CE__SHIFT EQU 0
CE__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CE__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CE__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CE__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CE__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

/* Clock_In */
Clock_In__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_In__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_In__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_In__CFG2_SRC_SEL_MASK EQU 0x07
Clock_In__INDEX EQU 0x00
Clock_In__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_In__PM_ACT_MSK EQU 0x01
Clock_In__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_In__PM_STBY_MSK EQU 0x01
Clock_In_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_In_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_In_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_In_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_In_1__INDEX EQU 0x01
Clock_In_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_In_1__PM_ACT_MSK EQU 0x02
Clock_In_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_In_1__PM_STBY_MSK EQU 0x02

/* DMA_A */
DMA_A__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_A__DRQ_NUMBER EQU 0
DMA_A__NUMBEROF_TDS EQU 0
DMA_A__PRIORITY EQU 2
DMA_A__TERMIN_EN EQU 0
DMA_A__TERMIN_SEL EQU 0
DMA_A__TERMOUT0_EN EQU 0
DMA_A__TERMOUT0_SEL EQU 0
DMA_A__TERMOUT1_EN EQU 0
DMA_A__TERMOUT1_SEL EQU 0
DMA_A_Filter__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_A_Filter__DRQ_NUMBER EQU 8
DMA_A_Filter__NUMBEROF_TDS EQU 0
DMA_A_Filter__PRIORITY EQU 2
DMA_A_Filter__TERMIN_EN EQU 0
DMA_A_Filter__TERMIN_SEL EQU 0
DMA_A_Filter__TERMOUT0_EN EQU 1
DMA_A_Filter__TERMOUT0_SEL EQU 8
DMA_A_Filter__TERMOUT1_EN EQU 0
DMA_A_Filter__TERMOUT1_SEL EQU 0

/* DMA_B */
DMA_B__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_B__DRQ_NUMBER EQU 1
DMA_B__NUMBEROF_TDS EQU 0
DMA_B__PRIORITY EQU 2
DMA_B__TERMIN_EN EQU 0
DMA_B__TERMIN_SEL EQU 0
DMA_B__TERMOUT0_EN EQU 0
DMA_B__TERMOUT0_SEL EQU 0
DMA_B__TERMOUT1_EN EQU 0
DMA_B__TERMOUT1_SEL EQU 0
DMA_B_Filter__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_B_Filter__DRQ_NUMBER EQU 9
DMA_B_Filter__NUMBEROF_TDS EQU 0
DMA_B_Filter__PRIORITY EQU 2
DMA_B_Filter__TERMIN_EN EQU 0
DMA_B_Filter__TERMIN_SEL EQU 0
DMA_B_Filter__TERMOUT0_EN EQU 1
DMA_B_Filter__TERMOUT0_SEL EQU 9
DMA_B_Filter__TERMOUT1_EN EQU 0
DMA_B_Filter__TERMOUT1_SEL EQU 0

/* Filter_DFB */
Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_DFB__COHER EQU CYREG_DFB0_COHER
Filter_DFB__CR EQU CYREG_DFB0_CR
Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_DFB__PM_ACT_MSK EQU 0x10
Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_DFB__PM_STBY_MSK EQU 0x10
Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_DFB__SR EQU CYREG_DFB0_SR
Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

/* IRQ */
IRQ__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
IRQ__0__MASK EQU 0x02
IRQ__0__PC EQU CYREG_PRT12_PC1
IRQ__0__PORT EQU 12
IRQ__0__SHIFT EQU 1
IRQ__AG EQU CYREG_PRT12_AG
IRQ__BIE EQU CYREG_PRT12_BIE
IRQ__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IRQ__BYP EQU CYREG_PRT12_BYP
IRQ__DM0 EQU CYREG_PRT12_DM0
IRQ__DM1 EQU CYREG_PRT12_DM1
IRQ__DM2 EQU CYREG_PRT12_DM2
IRQ__DR EQU CYREG_PRT12_DR
IRQ__INP_DIS EQU CYREG_PRT12_INP_DIS
IRQ__INTSTAT EQU CYREG_PICU12_INTSTAT
IRQ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IRQ__MASK EQU 0x02
IRQ__PORT EQU 12
IRQ__PRT EQU CYREG_PRT12_PRT
IRQ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IRQ__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IRQ__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IRQ__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IRQ__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IRQ__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IRQ__PS EQU CYREG_PRT12_PS
IRQ__SHIFT EQU 1
IRQ__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IRQ__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IRQ__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IRQ__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IRQ__SLW EQU CYREG_PRT12_SLW
IRQ__SNAP EQU CYREG_PICU12_SNAP

/* ISR_A */
ISR_A__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_A__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_A__INTC_MASK EQU 0x01
ISR_A__INTC_NUMBER EQU 0
ISR_A__INTC_PRIOR_NUM EQU 7
ISR_A__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_A__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_A__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_B */
ISR_B__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_B__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_B__INTC_MASK EQU 0x02
ISR_B__INTC_NUMBER EQU 1
ISR_B__INTC_PRIOR_NUM EQU 7
ISR_B__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_B__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_B__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
MISO__0__MASK EQU 0x04
MISO__0__PC EQU CYREG_PRT12_PC2
MISO__0__PORT EQU 12
MISO__0__SHIFT EQU 2
MISO__AG EQU CYREG_PRT12_AG
MISO__BIE EQU CYREG_PRT12_BIE
MISO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO__BYP EQU CYREG_PRT12_BYP
MISO__DM0 EQU CYREG_PRT12_DM0
MISO__DM1 EQU CYREG_PRT12_DM1
MISO__DM2 EQU CYREG_PRT12_DM2
MISO__DR EQU CYREG_PRT12_DR
MISO__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO__MASK EQU 0x04
MISO__PORT EQU 12
MISO__PRT EQU CYREG_PRT12_PRT
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO__PS EQU CYREG_PRT12_PS
MISO__SHIFT EQU 2
MISO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO__SLW EQU CYREG_PRT12_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOSI__0__MASK EQU 0x08
MOSI__0__PC EQU CYREG_PRT12_PC3
MOSI__0__PORT EQU 12
MOSI__0__SHIFT EQU 3
MOSI__AG EQU CYREG_PRT12_AG
MOSI__BIE EQU CYREG_PRT12_BIE
MOSI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI__BYP EQU CYREG_PRT12_BYP
MOSI__DM0 EQU CYREG_PRT12_DM0
MOSI__DM1 EQU CYREG_PRT12_DM1
MOSI__DM2 EQU CYREG_PRT12_DM2
MOSI__DR EQU CYREG_PRT12_DR
MOSI__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI__MASK EQU 0x08
MOSI__PORT EQU 12
MOSI__PRT EQU CYREG_PRT12_PRT
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI__PS EQU CYREG_PRT12_PS
MOSI__SHIFT EQU 3
MOSI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI__SLW EQU CYREG_PRT12_SLW

/* Maximum_Peak_Detector_A_Comp_1 */
Maximum_Peak_Detector_A_Comp_1_ctComp__CLK EQU CYREG_CMP2_CLK
Maximum_Peak_Detector_A_Comp_1_ctComp__CMP_MASK EQU 0x04
Maximum_Peak_Detector_A_Comp_1_ctComp__CMP_NUMBER EQU 2
Maximum_Peak_Detector_A_Comp_1_ctComp__CR EQU CYREG_CMP2_CR
Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__CR EQU CYREG_LUT2_CR
Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__MSK_MASK EQU 0x04
Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__MSK_SHIFT EQU 2
Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__MX EQU CYREG_LUT2_MX
Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__SR_MASK EQU 0x04
Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__SR_SHIFT EQU 2
Maximum_Peak_Detector_A_Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Maximum_Peak_Detector_A_Comp_1_ctComp__PM_ACT_MSK EQU 0x04
Maximum_Peak_Detector_A_Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Maximum_Peak_Detector_A_Comp_1_ctComp__PM_STBY_MSK EQU 0x04
Maximum_Peak_Detector_A_Comp_1_ctComp__SW0 EQU CYREG_CMP2_SW0
Maximum_Peak_Detector_A_Comp_1_ctComp__SW2 EQU CYREG_CMP2_SW2
Maximum_Peak_Detector_A_Comp_1_ctComp__SW3 EQU CYREG_CMP2_SW3
Maximum_Peak_Detector_A_Comp_1_ctComp__SW4 EQU CYREG_CMP2_SW4
Maximum_Peak_Detector_A_Comp_1_ctComp__SW6 EQU CYREG_CMP2_SW6
Maximum_Peak_Detector_A_Comp_1_ctComp__TR0 EQU CYREG_CMP2_TR0
Maximum_Peak_Detector_A_Comp_1_ctComp__TR1 EQU CYREG_CMP2_TR1
Maximum_Peak_Detector_A_Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Maximum_Peak_Detector_A_Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Maximum_Peak_Detector_A_Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Maximum_Peak_Detector_A_Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Maximum_Peak_Detector_A_Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Maximum_Peak_Detector_A_Comp_1_ctComp__WRK_MASK EQU 0x04
Maximum_Peak_Detector_A_Comp_1_ctComp__WRK_SHIFT EQU 2

/* Maximum_Peak_Detector_A_Sample_Hold_SC */
Maximum_Peak_Detector_A_Sample_Hold_SC__BST EQU CYREG_SC0_BST
Maximum_Peak_Detector_A_Sample_Hold_SC__CLK EQU CYREG_SC0_CLK
Maximum_Peak_Detector_A_Sample_Hold_SC__CMPINV EQU CYREG_SC_CMPINV
Maximum_Peak_Detector_A_Sample_Hold_SC__CMPINV_MASK EQU 0x01
Maximum_Peak_Detector_A_Sample_Hold_SC__CPTR EQU CYREG_SC_CPTR
Maximum_Peak_Detector_A_Sample_Hold_SC__CPTR_MASK EQU 0x01
Maximum_Peak_Detector_A_Sample_Hold_SC__CR0 EQU CYREG_SC0_CR0
Maximum_Peak_Detector_A_Sample_Hold_SC__CR1 EQU CYREG_SC0_CR1
Maximum_Peak_Detector_A_Sample_Hold_SC__CR2 EQU CYREG_SC0_CR2
Maximum_Peak_Detector_A_Sample_Hold_SC__MSK EQU CYREG_SC_MSK
Maximum_Peak_Detector_A_Sample_Hold_SC__MSK_MASK EQU 0x01
Maximum_Peak_Detector_A_Sample_Hold_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Maximum_Peak_Detector_A_Sample_Hold_SC__PM_ACT_MSK EQU 0x01
Maximum_Peak_Detector_A_Sample_Hold_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Maximum_Peak_Detector_A_Sample_Hold_SC__PM_STBY_MSK EQU 0x01
Maximum_Peak_Detector_A_Sample_Hold_SC__SR EQU CYREG_SC_SR
Maximum_Peak_Detector_A_Sample_Hold_SC__SR_MASK EQU 0x01
Maximum_Peak_Detector_A_Sample_Hold_SC__SW0 EQU CYREG_SC0_SW0
Maximum_Peak_Detector_A_Sample_Hold_SC__SW10 EQU CYREG_SC0_SW10
Maximum_Peak_Detector_A_Sample_Hold_SC__SW2 EQU CYREG_SC0_SW2
Maximum_Peak_Detector_A_Sample_Hold_SC__SW3 EQU CYREG_SC0_SW3
Maximum_Peak_Detector_A_Sample_Hold_SC__SW4 EQU CYREG_SC0_SW4
Maximum_Peak_Detector_A_Sample_Hold_SC__SW6 EQU CYREG_SC0_SW6
Maximum_Peak_Detector_A_Sample_Hold_SC__SW7 EQU CYREG_SC0_SW7
Maximum_Peak_Detector_A_Sample_Hold_SC__SW8 EQU CYREG_SC0_SW8
Maximum_Peak_Detector_A_Sample_Hold_SC__WRK1 EQU CYREG_SC_WRK1
Maximum_Peak_Detector_A_Sample_Hold_SC__WRK1_MASK EQU 0x01

/* Maximum_Peak_Detector_B_Comp_1 */
Maximum_Peak_Detector_B_Comp_1_ctComp__CLK EQU CYREG_CMP0_CLK
Maximum_Peak_Detector_B_Comp_1_ctComp__CMP_MASK EQU 0x01
Maximum_Peak_Detector_B_Comp_1_ctComp__CMP_NUMBER EQU 0
Maximum_Peak_Detector_B_Comp_1_ctComp__CR EQU CYREG_CMP0_CR
Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__CR EQU CYREG_LUT0_CR
Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__MSK_MASK EQU 0x01
Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__MSK_SHIFT EQU 0
Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__MX EQU CYREG_LUT0_MX
Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__SR_MASK EQU 0x01
Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__SR_SHIFT EQU 0
Maximum_Peak_Detector_B_Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Maximum_Peak_Detector_B_Comp_1_ctComp__PM_ACT_MSK EQU 0x01
Maximum_Peak_Detector_B_Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Maximum_Peak_Detector_B_Comp_1_ctComp__PM_STBY_MSK EQU 0x01
Maximum_Peak_Detector_B_Comp_1_ctComp__SW0 EQU CYREG_CMP0_SW0
Maximum_Peak_Detector_B_Comp_1_ctComp__SW2 EQU CYREG_CMP0_SW2
Maximum_Peak_Detector_B_Comp_1_ctComp__SW3 EQU CYREG_CMP0_SW3
Maximum_Peak_Detector_B_Comp_1_ctComp__SW4 EQU CYREG_CMP0_SW4
Maximum_Peak_Detector_B_Comp_1_ctComp__SW6 EQU CYREG_CMP0_SW6
Maximum_Peak_Detector_B_Comp_1_ctComp__TR0 EQU CYREG_CMP0_TR0
Maximum_Peak_Detector_B_Comp_1_ctComp__TR1 EQU CYREG_CMP0_TR1
Maximum_Peak_Detector_B_Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Maximum_Peak_Detector_B_Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Maximum_Peak_Detector_B_Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Maximum_Peak_Detector_B_Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Maximum_Peak_Detector_B_Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Maximum_Peak_Detector_B_Comp_1_ctComp__WRK_MASK EQU 0x01
Maximum_Peak_Detector_B_Comp_1_ctComp__WRK_SHIFT EQU 0

/* Maximum_Peak_Detector_B_Sample_Hold_SC */
Maximum_Peak_Detector_B_Sample_Hold_SC__BST EQU CYREG_SC2_BST
Maximum_Peak_Detector_B_Sample_Hold_SC__CLK EQU CYREG_SC2_CLK
Maximum_Peak_Detector_B_Sample_Hold_SC__CMPINV EQU CYREG_SC_CMPINV
Maximum_Peak_Detector_B_Sample_Hold_SC__CMPINV_MASK EQU 0x04
Maximum_Peak_Detector_B_Sample_Hold_SC__CPTR EQU CYREG_SC_CPTR
Maximum_Peak_Detector_B_Sample_Hold_SC__CPTR_MASK EQU 0x04
Maximum_Peak_Detector_B_Sample_Hold_SC__CR0 EQU CYREG_SC2_CR0
Maximum_Peak_Detector_B_Sample_Hold_SC__CR1 EQU CYREG_SC2_CR1
Maximum_Peak_Detector_B_Sample_Hold_SC__CR2 EQU CYREG_SC2_CR2
Maximum_Peak_Detector_B_Sample_Hold_SC__MSK EQU CYREG_SC_MSK
Maximum_Peak_Detector_B_Sample_Hold_SC__MSK_MASK EQU 0x04
Maximum_Peak_Detector_B_Sample_Hold_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Maximum_Peak_Detector_B_Sample_Hold_SC__PM_ACT_MSK EQU 0x04
Maximum_Peak_Detector_B_Sample_Hold_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Maximum_Peak_Detector_B_Sample_Hold_SC__PM_STBY_MSK EQU 0x04
Maximum_Peak_Detector_B_Sample_Hold_SC__SR EQU CYREG_SC_SR
Maximum_Peak_Detector_B_Sample_Hold_SC__SR_MASK EQU 0x04
Maximum_Peak_Detector_B_Sample_Hold_SC__SW0 EQU CYREG_SC2_SW0
Maximum_Peak_Detector_B_Sample_Hold_SC__SW10 EQU CYREG_SC2_SW10
Maximum_Peak_Detector_B_Sample_Hold_SC__SW2 EQU CYREG_SC2_SW2
Maximum_Peak_Detector_B_Sample_Hold_SC__SW3 EQU CYREG_SC2_SW3
Maximum_Peak_Detector_B_Sample_Hold_SC__SW4 EQU CYREG_SC2_SW4
Maximum_Peak_Detector_B_Sample_Hold_SC__SW6 EQU CYREG_SC2_SW6
Maximum_Peak_Detector_B_Sample_Hold_SC__SW7 EQU CYREG_SC2_SW7
Maximum_Peak_Detector_B_Sample_Hold_SC__SW8 EQU CYREG_SC2_SW8
Maximum_Peak_Detector_B_Sample_Hold_SC__WRK1 EQU CYREG_SC_WRK1
Maximum_Peak_Detector_B_Sample_Hold_SC__WRK1_MASK EQU 0x04

/* N1 */
N1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
N1__0__MASK EQU 0x08
N1__0__PC EQU CYREG_PRT2_PC3
N1__0__PORT EQU 2
N1__0__SHIFT EQU 3
N1__AG EQU CYREG_PRT2_AG
N1__AMUX EQU CYREG_PRT2_AMUX
N1__BIE EQU CYREG_PRT2_BIE
N1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
N1__BYP EQU CYREG_PRT2_BYP
N1__CTL EQU CYREG_PRT2_CTL
N1__DM0 EQU CYREG_PRT2_DM0
N1__DM1 EQU CYREG_PRT2_DM1
N1__DM2 EQU CYREG_PRT2_DM2
N1__DR EQU CYREG_PRT2_DR
N1__INP_DIS EQU CYREG_PRT2_INP_DIS
N1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
N1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
N1__LCD_EN EQU CYREG_PRT2_LCD_EN
N1__MASK EQU 0x08
N1__PORT EQU 2
N1__PRT EQU CYREG_PRT2_PRT
N1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
N1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
N1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
N1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
N1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
N1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
N1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
N1__PS EQU CYREG_PRT2_PS
N1__SHIFT EQU 3
N1__SLW EQU CYREG_PRT2_SLW

/* N2 */
N2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
N2__0__MASK EQU 0x20
N2__0__PC EQU CYREG_PRT2_PC5
N2__0__PORT EQU 2
N2__0__SHIFT EQU 5
N2__AG EQU CYREG_PRT2_AG
N2__AMUX EQU CYREG_PRT2_AMUX
N2__BIE EQU CYREG_PRT2_BIE
N2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
N2__BYP EQU CYREG_PRT2_BYP
N2__CTL EQU CYREG_PRT2_CTL
N2__DM0 EQU CYREG_PRT2_DM0
N2__DM1 EQU CYREG_PRT2_DM1
N2__DM2 EQU CYREG_PRT2_DM2
N2__DR EQU CYREG_PRT2_DR
N2__INP_DIS EQU CYREG_PRT2_INP_DIS
N2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
N2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
N2__LCD_EN EQU CYREG_PRT2_LCD_EN
N2__MASK EQU 0x20
N2__PORT EQU 2
N2__PRT EQU CYREG_PRT2_PRT
N2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
N2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
N2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
N2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
N2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
N2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
N2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
N2__PS EQU CYREG_PRT2_PS
N2__SHIFT EQU 5
N2__SLW EQU CYREG_PRT2_SLW

/* P1 */
P1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
P1__0__MASK EQU 0x40
P1__0__PC EQU CYREG_PRT2_PC6
P1__0__PORT EQU 2
P1__0__SHIFT EQU 6
P1__AG EQU CYREG_PRT2_AG
P1__AMUX EQU CYREG_PRT2_AMUX
P1__BIE EQU CYREG_PRT2_BIE
P1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1__BYP EQU CYREG_PRT2_BYP
P1__CTL EQU CYREG_PRT2_CTL
P1__DM0 EQU CYREG_PRT2_DM0
P1__DM1 EQU CYREG_PRT2_DM1
P1__DM2 EQU CYREG_PRT2_DM2
P1__DR EQU CYREG_PRT2_DR
P1__INP_DIS EQU CYREG_PRT2_INP_DIS
P1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1__LCD_EN EQU CYREG_PRT2_LCD_EN
P1__MASK EQU 0x40
P1__PORT EQU 2
P1__PRT EQU CYREG_PRT2_PRT
P1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1__PS EQU CYREG_PRT2_PS
P1__SHIFT EQU 6
P1__SLW EQU CYREG_PRT2_SLW

/* P2 */
P2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
P2__0__MASK EQU 0x10
P2__0__PC EQU CYREG_PRT2_PC4
P2__0__PORT EQU 2
P2__0__SHIFT EQU 4
P2__AG EQU CYREG_PRT2_AG
P2__AMUX EQU CYREG_PRT2_AMUX
P2__BIE EQU CYREG_PRT2_BIE
P2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2__BYP EQU CYREG_PRT2_BYP
P2__CTL EQU CYREG_PRT2_CTL
P2__DM0 EQU CYREG_PRT2_DM0
P2__DM1 EQU CYREG_PRT2_DM1
P2__DM2 EQU CYREG_PRT2_DM2
P2__DR EQU CYREG_PRT2_DR
P2__INP_DIS EQU CYREG_PRT2_INP_DIS
P2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2__LCD_EN EQU CYREG_PRT2_LCD_EN
P2__MASK EQU 0x10
P2__PORT EQU 2
P2__PRT EQU CYREG_PRT2_PRT
P2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2__PS EQU CYREG_PRT2_PS
P2__SHIFT EQU 4
P2__SLW EQU CYREG_PRT2_SLW

/* PWM_H_BRIDGE */
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* PWM_SERVO */
PWM_SERVO_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_SERVO_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_SERVO_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_SERVO_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_SERVO_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_SERVO_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_SERVO_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_SERVO_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_SERVO_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_SERVO_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_SERVO_PWMHW__PM_ACT_MSK EQU 0x01
PWM_SERVO_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_SERVO_PWMHW__PM_STBY_MSK EQU 0x01
PWM_SERVO_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_SERVO_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_SERVO_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_PRT0_PC5
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 5
Pin_1__SLW EQU CYREG_PRT0_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_2__0__MASK EQU 0x40
Pin_2__0__PC EQU CYREG_PRT0_PC6
Pin_2__0__PORT EQU 0
Pin_2__0__SHIFT EQU 6
Pin_2__AG EQU CYREG_PRT0_AG
Pin_2__AMUX EQU CYREG_PRT0_AMUX
Pin_2__BIE EQU CYREG_PRT0_BIE
Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_2__BYP EQU CYREG_PRT0_BYP
Pin_2__CTL EQU CYREG_PRT0_CTL
Pin_2__DM0 EQU CYREG_PRT0_DM0
Pin_2__DM1 EQU CYREG_PRT0_DM1
Pin_2__DM2 EQU CYREG_PRT0_DM2
Pin_2__DR EQU CYREG_PRT0_DR
Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_2__MASK EQU 0x40
Pin_2__PORT EQU 0
Pin_2__PRT EQU CYREG_PRT0_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_2__PS EQU CYREG_PRT0_PS
Pin_2__SHIFT EQU 6
Pin_2__SLW EQU CYREG_PRT0_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_3__0__MASK EQU 0x08
Pin_3__0__PC EQU CYREG_PRT0_PC3
Pin_3__0__PORT EQU 0
Pin_3__0__SHIFT EQU 3
Pin_3__AG EQU CYREG_PRT0_AG
Pin_3__AMUX EQU CYREG_PRT0_AMUX
Pin_3__BIE EQU CYREG_PRT0_BIE
Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_3__BYP EQU CYREG_PRT0_BYP
Pin_3__CTL EQU CYREG_PRT0_CTL
Pin_3__DM0 EQU CYREG_PRT0_DM0
Pin_3__DM1 EQU CYREG_PRT0_DM1
Pin_3__DM2 EQU CYREG_PRT0_DM2
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_3__MASK EQU 0x08
Pin_3__PORT EQU 0
Pin_3__PRT EQU CYREG_PRT0_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__SHIFT EQU 3
Pin_3__SLW EQU CYREG_PRT0_SLW

/* Pin_servo */
Pin_servo__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_servo__0__MASK EQU 0x80
Pin_servo__0__PC EQU CYREG_PRT2_PC7
Pin_servo__0__PORT EQU 2
Pin_servo__0__SHIFT EQU 7
Pin_servo__AG EQU CYREG_PRT2_AG
Pin_servo__AMUX EQU CYREG_PRT2_AMUX
Pin_servo__BIE EQU CYREG_PRT2_BIE
Pin_servo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_servo__BYP EQU CYREG_PRT2_BYP
Pin_servo__CTL EQU CYREG_PRT2_CTL
Pin_servo__DM0 EQU CYREG_PRT2_DM0
Pin_servo__DM1 EQU CYREG_PRT2_DM1
Pin_servo__DM2 EQU CYREG_PRT2_DM2
Pin_servo__DR EQU CYREG_PRT2_DR
Pin_servo__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_servo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_servo__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_servo__MASK EQU 0x80
Pin_servo__PORT EQU 2
Pin_servo__PRT EQU CYREG_PRT2_PRT
Pin_servo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_servo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_servo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_servo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_servo__PS EQU CYREG_PRT2_PS
Pin_servo__SHIFT EQU 7
Pin_servo__SLW EQU CYREG_PRT2_SLW

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCLK__0__MASK EQU 0x10
SCLK__0__PC EQU CYREG_PRT12_PC4
SCLK__0__PORT EQU 12
SCLK__0__SHIFT EQU 4
SCLK__AG EQU CYREG_PRT12_AG
SCLK__BIE EQU CYREG_PRT12_BIE
SCLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK__BYP EQU CYREG_PRT12_BYP
SCLK__DM0 EQU CYREG_PRT12_DM0
SCLK__DM1 EQU CYREG_PRT12_DM1
SCLK__DM2 EQU CYREG_PRT12_DM2
SCLK__DR EQU CYREG_PRT12_DR
SCLK__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK__MASK EQU 0x10
SCLK__PORT EQU 12
SCLK__PRT EQU CYREG_PRT12_PRT
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK__PS EQU CYREG_PRT12_PS
SCLK__SHIFT EQU 4
SCLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK__SLW EQU CYREG_PRT12_SLW

/* SPI_BSPIM */
SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_BSPIM_RxStsReg__4__POS EQU 4
SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_BSPIM_RxStsReg__5__POS EQU 5
SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_BSPIM_RxStsReg__6__POS EQU 6
SPI_BSPIM_RxStsReg__MASK EQU 0x70
SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB06_A0
SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB06_A1
SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB06_D0
SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB06_D1
SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB06_F0
SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB06_F1
SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_BSPIM_TxStsReg__0__POS EQU 0
SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_BSPIM_TxStsReg__1__POS EQU 1
SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_BSPIM_TxStsReg__2__POS EQU 2
SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_BSPIM_TxStsReg__3__POS EQU 3
SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_BSPIM_TxStsReg__4__POS EQU 4
SPI_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* SPI_IntClock */
SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_IntClock__INDEX EQU 0x02
SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_IntClock__PM_ACT_MSK EQU 0x04
SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_IntClock__PM_STBY_MSK EQU 0x04

/* SS */
SS__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SS__0__MASK EQU 0x20
SS__0__PC EQU CYREG_PRT12_PC5
SS__0__PORT EQU 12
SS__0__SHIFT EQU 5
SS__AG EQU CYREG_PRT12_AG
SS__BIE EQU CYREG_PRT12_BIE
SS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SS__BYP EQU CYREG_PRT12_BYP
SS__DM0 EQU CYREG_PRT12_DM0
SS__DM1 EQU CYREG_PRT12_DM1
SS__DM2 EQU CYREG_PRT12_DM2
SS__DR EQU CYREG_PRT12_DR
SS__INP_DIS EQU CYREG_PRT12_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SS__MASK EQU 0x20
SS__PORT EQU 12
SS__PRT EQU CYREG_PRT12_PRT
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SS__PS EQU CYREG_PRT12_PS
SS__SHIFT EQU 5
SS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SS__SLW EQU CYREG_PRT12_SLW

/* Signal_A */
Signal_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Signal_A__0__MASK EQU 0x01
Signal_A__0__PC EQU CYREG_PRT0_PC0
Signal_A__0__PORT EQU 0
Signal_A__0__SHIFT EQU 0
Signal_A__AG EQU CYREG_PRT0_AG
Signal_A__AMUX EQU CYREG_PRT0_AMUX
Signal_A__BIE EQU CYREG_PRT0_BIE
Signal_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Signal_A__BYP EQU CYREG_PRT0_BYP
Signal_A__CTL EQU CYREG_PRT0_CTL
Signal_A__DM0 EQU CYREG_PRT0_DM0
Signal_A__DM1 EQU CYREG_PRT0_DM1
Signal_A__DM2 EQU CYREG_PRT0_DM2
Signal_A__DR EQU CYREG_PRT0_DR
Signal_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Signal_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Signal_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Signal_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Signal_A__MASK EQU 0x01
Signal_A__PORT EQU 0
Signal_A__PRT EQU CYREG_PRT0_PRT
Signal_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Signal_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Signal_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Signal_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Signal_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Signal_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Signal_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Signal_A__PS EQU CYREG_PRT0_PS
Signal_A__SHIFT EQU 0
Signal_A__SLW EQU CYREG_PRT0_SLW

/* Signal_B */
Signal_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Signal_B__0__MASK EQU 0x02
Signal_B__0__PC EQU CYREG_PRT0_PC1
Signal_B__0__PORT EQU 0
Signal_B__0__SHIFT EQU 1
Signal_B__AG EQU CYREG_PRT0_AG
Signal_B__AMUX EQU CYREG_PRT0_AMUX
Signal_B__BIE EQU CYREG_PRT0_BIE
Signal_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Signal_B__BYP EQU CYREG_PRT0_BYP
Signal_B__CTL EQU CYREG_PRT0_CTL
Signal_B__DM0 EQU CYREG_PRT0_DM0
Signal_B__DM1 EQU CYREG_PRT0_DM1
Signal_B__DM2 EQU CYREG_PRT0_DM2
Signal_B__DR EQU CYREG_PRT0_DR
Signal_B__INP_DIS EQU CYREG_PRT0_INP_DIS
Signal_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Signal_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Signal_B__LCD_EN EQU CYREG_PRT0_LCD_EN
Signal_B__MASK EQU 0x02
Signal_B__PORT EQU 0
Signal_B__PRT EQU CYREG_PRT0_PRT
Signal_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Signal_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Signal_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Signal_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Signal_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Signal_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Signal_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Signal_B__PS EQU CYREG_PRT0_PS
Signal_B__SHIFT EQU 1
Signal_B__SLW EQU CYREG_PRT0_SLW

/* Tx */
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT12_PC7
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x80
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 7
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x05
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x20
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x20

/* isr_IRQ */
isr_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_IRQ__INTC_MASK EQU 0x800
isr_IRQ__INTC_NUMBER EQU 11
isr_IRQ__INTC_PRIOR_NUM EQU 7
isr_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* killswitchP */
killswitchP__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
killswitchP__0__MASK EQU 0x20
killswitchP__0__PC EQU CYREG_PRT1_PC5
killswitchP__0__PORT EQU 1
killswitchP__0__SHIFT EQU 5
killswitchP__AG EQU CYREG_PRT1_AG
killswitchP__AMUX EQU CYREG_PRT1_AMUX
killswitchP__BIE EQU CYREG_PRT1_BIE
killswitchP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
killswitchP__BYP EQU CYREG_PRT1_BYP
killswitchP__CTL EQU CYREG_PRT1_CTL
killswitchP__DM0 EQU CYREG_PRT1_DM0
killswitchP__DM1 EQU CYREG_PRT1_DM1
killswitchP__DM2 EQU CYREG_PRT1_DM2
killswitchP__DR EQU CYREG_PRT1_DR
killswitchP__INP_DIS EQU CYREG_PRT1_INP_DIS
killswitchP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
killswitchP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
killswitchP__LCD_EN EQU CYREG_PRT1_LCD_EN
killswitchP__MASK EQU 0x20
killswitchP__PORT EQU 1
killswitchP__PRT EQU CYREG_PRT1_PRT
killswitchP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
killswitchP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
killswitchP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
killswitchP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
killswitchP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
killswitchP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
killswitchP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
killswitchP__PS EQU CYREG_PRT1_PS
killswitchP__SHIFT EQU 5
killswitchP__SLW EQU CYREG_PRT1_SLW

/* killswitchS */
killswitchS__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
killswitchS__0__MASK EQU 0x10
killswitchS__0__PC EQU CYREG_PRT1_PC4
killswitchS__0__PORT EQU 1
killswitchS__0__SHIFT EQU 4
killswitchS__AG EQU CYREG_PRT1_AG
killswitchS__AMUX EQU CYREG_PRT1_AMUX
killswitchS__BIE EQU CYREG_PRT1_BIE
killswitchS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
killswitchS__BYP EQU CYREG_PRT1_BYP
killswitchS__CTL EQU CYREG_PRT1_CTL
killswitchS__DM0 EQU CYREG_PRT1_DM0
killswitchS__DM1 EQU CYREG_PRT1_DM1
killswitchS__DM2 EQU CYREG_PRT1_DM2
killswitchS__DR EQU CYREG_PRT1_DR
killswitchS__INP_DIS EQU CYREG_PRT1_INP_DIS
killswitchS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
killswitchS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
killswitchS__LCD_EN EQU CYREG_PRT1_LCD_EN
killswitchS__MASK EQU 0x10
killswitchS__PORT EQU 1
killswitchS__PRT EQU CYREG_PRT1_PRT
killswitchS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
killswitchS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
killswitchS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
killswitchS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
killswitchS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
killswitchS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
killswitchS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
killswitchS__PS EQU CYREG_PRT1_PS
killswitchS__SHIFT EQU 4
killswitchS__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000303
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
