simSeconds 0.017978445779000003
simTicks 17978422284.892998
finalTick 150696559632295.44
simFreq 1000002000000.0
hostSeconds 169.78177923
hostTickRate 106908725.00920199
hostMemory 52643053.58130399
simInsts 110000242.735362
simOps 115751357.776126
hostInstRate 656751.560374
hostOpRate 691357.1219390001
system.clk_domain.clock 1000.0020000000001
system.cpu_clk_domain.clock 500.00100000000003
system.cpu_voltage_domain.voltage 1.0000020000000003
system.l2.demandHits::switch_cpus.inst 23177.504148
system.l2.demandHits::switch_cpus.data 37024.389223
system.l2.demandHits::total 60201.89337100001
system.l2.overallHits::switch_cpus.inst 23177.504148
system.l2.overallHits::switch_cpus.data 37024.389223
system.l2.overallHits::total 60201.89337100001
system.l2.demandMisses::cpu.inst 2.526921000000001
system.l2.demandMisses::cpu.data 3.027122
system.l2.demandMisses::switch_cpus.inst 488.99254799999994
system.l2.demandMisses::switch_cpus.data 52229.042865999996
system.l2.demandMisses::total 52718.03541400001
system.l2.overallMisses::cpu.inst 2.526921000000001
system.l2.overallMisses::cpu.data 3.027122
system.l2.overallMisses::switch_cpus.inst 488.99254799999994
system.l2.overallMisses::switch_cpus.data 52229.042865999996
system.l2.overallMisses::total 52718.03541400001
system.l2.demandMissLatency::switch_cpus.inst 39353094.631000005
system.l2.demandMissLatency::switch_cpus.data 4366897666.247
system.l2.demandMissLatency::total 4406250760.878
system.l2.overallMissLatency::switch_cpus.inst 39353094.631000005
system.l2.overallMissLatency::switch_cpus.data 4366897666.247
system.l2.overallMissLatency::total 4406250760.878
system.l2.demandAccesses::cpu.inst 2.526921000000001
system.l2.demandAccesses::cpu.data 3.027122
system.l2.demandAccesses::switch_cpus.inst 23666.496695999995
system.l2.demandAccesses::switch_cpus.data 89253.43208900002
system.l2.demandAccesses::total 112919.928785
system.l2.overallAccesses::cpu.inst 2.526921000000001
system.l2.overallAccesses::cpu.data 3.027122
system.l2.overallAccesses::switch_cpus.inst 23666.496695999995
system.l2.overallAccesses::switch_cpus.data 89253.43208900002
system.l2.overallAccesses::total 112919.928785
system.l2.demandMissRate::cpu.inst 1.0000020000000003
system.l2.demandMissRate::cpu.data 0.8523660000000001
system.l2.demandMissRate::switch_cpus.inst 0.10213071615600001
system.l2.demandMissRate::switch_cpus.data 0.5643017712870001
system.l2.demandMissRate::total 0.44885319472900004
system.l2.overallMissRate::cpu.inst 1.0000020000000003
system.l2.overallMissRate::cpu.data 0.8523660000000001
system.l2.overallMissRate::switch_cpus.inst 0.10213071615600001
system.l2.overallMissRate::switch_cpus.data 0.5643017712870001
system.l2.overallMissRate::total 0.44885319472900004
system.l2.demandAvgMissLatency::switch_cpus.inst 81594.62535918703
system.l2.demandAvgMissLatency::switch_cpus.data 83608.17643935961
system.l2.demandAvgMissLatency::total 83585.89323768055
system.l2.overallAvgMissLatency::switch_cpus.inst 81594.62535918703
system.l2.overallAvgMissLatency::switch_cpus.data 83608.17643935961
system.l2.overallAvgMissLatency::total 83585.89323768055
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 488.99254799999994
system.l2.demandMshrMisses::switch_cpus.data 52229.042865999996
system.l2.demandMshrMisses::total 52718.03541400001
system.l2.overallMshrMisses::switch_cpus.inst 488.99254799999994
system.l2.overallMshrMisses::switch_cpus.data 52229.042865999996
system.l2.overallMshrMisses::total 52718.03541400001
system.l2.demandMshrMissLatency::switch_cpus.inst 34462997.898191996
system.l2.demandMshrMissLatency::switch_cpus.data 3844607213.9803085
system.l2.demandMshrMissLatency::total 3879070211.8785
system.l2.overallMshrMissLatency::switch_cpus.inst 34462997.898191996
system.l2.overallMshrMissLatency::switch_cpus.data 3844607213.9803085
system.l2.overallMshrMissLatency::total 3879070211.8785
system.l2.demandMshrMissRate::switch_cpus.inst 0.10213071615600001
system.l2.demandMshrMissRate::switch_cpus.data 0.5643017712870001
system.l2.demandMshrMissRate::total 0.44885319472900004
system.l2.overallMshrMissRate::switch_cpus.inst 0.10213071615600001
system.l2.overallMshrMissRate::switch_cpus.data 0.5643017712870001
system.l2.overallMshrMissRate::total 0.44885319472900004
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71593.78136811084
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73608.156230684
system.l2.demandAvgMshrMissLatency::total 73585.87106235472
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71593.78136811084
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73608.156230684
system.l2.overallAvgMshrMissLatency::total 73585.87106235472
system.l2.replacements 11336.595297
system.l2.InvalidateReq.hits::switch_cpus.data 158.72385800000006
system.l2.InvalidateReq.hits::total 158.72385800000006
system.l2.InvalidateReq.misses::switch_cpus.data 180.36678
system.l2.InvalidateReq.misses::total 180.36678
system.l2.InvalidateReq.accesses::switch_cpus.data 337.96217
system.l2.InvalidateReq.accesses::total 337.96217
system.l2.InvalidateReq.missRate::switch_cpus.data 0.271311671795
system.l2.InvalidateReq.missRate::total 0.271311671795
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 180.36678
system.l2.InvalidateReq.mshrMisses::total 180.36678
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 3435875.9700000007
system.l2.InvalidateReq.mshrMissLatency::total 3435875.9700000007
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.271311671795
system.l2.InvalidateReq.mshrMissRate::total 0.271311671795
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 16157.08600617399
system.l2.InvalidateReq.avgMshrMissLatency::total 16157.08600617399
system.l2.ReadCleanReq.hits::switch_cpus.inst 23177.504148
system.l2.ReadCleanReq.hits::total 23177.504148
system.l2.ReadCleanReq.misses::cpu.inst 2.526921000000001
system.l2.ReadCleanReq.misses::switch_cpus.inst 488.99254799999994
system.l2.ReadCleanReq.misses::total 488.99254799999994
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 39353094.631000005
system.l2.ReadCleanReq.missLatency::total 39353094.631000005
system.l2.ReadCleanReq.accesses::cpu.inst 2.526921000000001
system.l2.ReadCleanReq.accesses::switch_cpus.inst 23666.496695999995
system.l2.ReadCleanReq.accesses::total 23666.496695999995
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000020000000003
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.10213071615600001
system.l2.ReadCleanReq.missRate::total 0.10213071615600001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81594.62535918703
system.l2.ReadCleanReq.avgMissLatency::total 81594.62535918703
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 488.99254799999994
system.l2.ReadCleanReq.mshrMisses::total 488.99254799999994
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 34462997.898191996
system.l2.ReadCleanReq.mshrMissLatency::total 34462997.898191996
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.10213071615600001
system.l2.ReadCleanReq.mshrMissRate::total 0.10213071615600001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71593.78136811084
system.l2.ReadCleanReq.avgMshrMissLatency::total 71593.78136811084
system.l2.ReadExReq.hits::switch_cpus.data 4500.272697
system.l2.ReadExReq.hits::total 4500.272697
system.l2.ReadExReq.misses::switch_cpus.data 10765.208731
system.l2.ReadExReq.misses::total 10765.208731
system.l2.ReadExReq.missLatency::switch_cpus.data 872132737.7405001
system.l2.ReadExReq.missLatency::total 872132737.7405001
system.l2.ReadExReq.accesses::switch_cpus.data 15265.481428000001
system.l2.ReadExReq.accesses::total 15265.481428000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.681577814373
system.l2.ReadExReq.missRate::total 0.681577814373
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81697.55217061802
system.l2.ReadExReq.avgMissLatency::total 81697.55217061802
system.l2.ReadExReq.mshrMisses::switch_cpus.data 10765.208731
system.l2.ReadExReq.mshrMisses::total 10765.208731
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 764480626.823808
system.l2.ReadExReq.mshrMissLatency::total 764480626.823808
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.681577814373
system.l2.ReadExReq.mshrMissRate::total 0.681577814373
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71697.53163875782
system.l2.ReadExReq.avgMshrMissLatency::total 71697.53163875782
system.l2.ReadSharedReq.hits::switch_cpus.data 32524.116525999998
system.l2.ReadSharedReq.hits::total 32524.116525999998
system.l2.ReadSharedReq.misses::cpu.data 2.582383
system.l2.ReadSharedReq.misses::switch_cpus.data 41463.834135
system.l2.ReadSharedReq.misses::total 41463.834135
system.l2.ReadSharedReq.missLatency::switch_cpus.data 3494764928.5065002
system.l2.ReadSharedReq.missLatency::total 3494764928.5065002
system.l2.ReadSharedReq.accesses::cpu.data 2.582383
system.l2.ReadSharedReq.accesses::switch_cpus.data 73987.95066099998
system.l2.ReadSharedReq.accesses::total 73987.95066099998
system.l2.ReadSharedReq.missRate::cpu.data 0.8523660000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.5405477347650001
system.l2.ReadSharedReq.missRate::total 0.5405477347650001
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 84400.73438644709
system.l2.ReadSharedReq.avgMissLatency::total 84400.73438644709
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 41463.834135
system.l2.ReadSharedReq.mshrMisses::total 41463.834135
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3080126587.156501
system.l2.ReadSharedReq.mshrMissLatency::total 3080126587.156501
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.5405477347650001
system.l2.ReadSharedReq.mshrMissRate::total 0.5405477347650001
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 74400.71438644707
system.l2.ReadSharedReq.avgMshrMissLatency::total 74400.71438644707
system.l2.UpgradeReq.hits::switch_cpus.data 181.29569300000003
system.l2.UpgradeReq.hits::total 181.29569300000003
system.l2.UpgradeReq.accesses::switch_cpus.data 187.900695
system.l2.UpgradeReq.accesses::total 187.900695
system.l2.WritebackClean.hits::writebacks 23176.165289000004
system.l2.WritebackClean.hits::total 23176.165289000004
system.l2.WritebackClean.accesses::writebacks 23176.165289000004
system.l2.WritebackClean.accesses::total 23176.165289000004
system.l2.WritebackDirty.hits::writebacks 20961.999831999998
system.l2.WritebackDirty.hits::total 20961.999831999998
system.l2.WritebackDirty.accesses::writebacks 20961.999831999998
system.l2.WritebackDirty.accesses::total 20961.999831999998
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.l2.tags.tagsInUse 33780.63417432404
system.l2.tags.totalRefs 246480.66811500004
system.l2.tags.sampledRefs 62391.82265899999
system.l2.tags.avgRefs 4.391806289203
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 89.65976373049502
system.l2.tags.occupancies::cpu.inst 2.2629326692140004
system.l2.tags.occupancies::cpu.data 2.787906633429
system.l2.tags.occupancies::switch_cpus.inst 1934.899647241176
system.l2.tags.occupancies::switch_cpus.data 31751.02392382215
system.l2.tags.avgOccs::writebacks 0.0013681063750000002
system.l2.tags.avgOccs::cpu.inst 3.4693982e-05
system.l2.tags.avgOccs::cpu.data 4.2715565e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.02952416425
system.l2.tags.avgOccs::switch_cpus.data 0.48448206007699995
system.l2.tags.avgOccs::total 0.515451515127
system.l2.tags.occupanciesTaskId::1024 50896.503504
system.l2.tags.ageTaskId_1024::1 251.93314500000002
system.l2.tags.ageTaskId_1024::2 2342.3211610000003
system.l2.tags.ageTaskId_1024::3 24761.993651
system.l2.tags.ratioOccsTaskId::1024 0.7766189669269999
system.l2.tags.tagAccesses 1855035.3389279998
system.l2.tags.dataAccesses 1855035.3389279998
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 488.99254799999994
system.mem_ctrls.avgPriority_switch_cpus.data::samples 52228.39115299999
system.mem_ctrls.priorityMinLatency 1.8750037500000003e-08
system.mem_ctrls.priorityMaxLatency 0.003712672256502501
system.mem_ctrls.numReadWriteTurnArounds 99.495317
system.mem_ctrls.numWriteReadTurnArounds 99.495317
system.mem_ctrls.numStayReadState 108774.31968900001
system.mem_ctrls.numStayWriteState 1550.254406
system.mem_ctrls.readReqs 52717.86086300001
system.mem_ctrls.writeReqs 1663.4153259999998
system.mem_ctrls.readBursts 52717.86086300001
system.mem_ctrls.writeBursts 1663.4153259999998
system.mem_ctrls.servicedByWrQ 0.47716200000000003
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.9033254400000001
system.mem_ctrls.avgWrQLen 6.89657628
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 52717.86086300001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 1663.4153259999998
system.mem_ctrls.rdQLenPdf::0 22933.590468
system.mem_ctrls.rdQLenPdf::1 14594.528803000001
system.mem_ctrls.rdQLenPdf::2 9638.931664
system.mem_ctrls.rdQLenPdf::3 5537.833964999999
system.mem_ctrls.rdQLenPdf::4 11.830366
system.mem_ctrls.rdQLenPdf::5 0.635605
system.mem_ctrls.rdQLenPdf::6 0.03283
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.68067
system.mem_ctrls.wrQLenPdf::1 0.68067
system.mem_ctrls.wrQLenPdf::2 0.576877
system.mem_ctrls.wrQLenPdf::3 0.576877
system.mem_ctrls.wrQLenPdf::4 0.576877
system.mem_ctrls.wrQLenPdf::5 0.576877
system.mem_ctrls.wrQLenPdf::6 0.576877
system.mem_ctrls.wrQLenPdf::7 0.576877
system.mem_ctrls.wrQLenPdf::8 0.576877
system.mem_ctrls.wrQLenPdf::9 0.576877
system.mem_ctrls.wrQLenPdf::10 0.576877
system.mem_ctrls.wrQLenPdf::11 0.576877
system.mem_ctrls.wrQLenPdf::12 0.576877
system.mem_ctrls.wrQLenPdf::13 0.576877
system.mem_ctrls.wrQLenPdf::14 0.576877
system.mem_ctrls.wrQLenPdf::15 22.982269
system.mem_ctrls.wrQLenPdf::16 23.588103
system.mem_ctrls.wrQLenPdf::17 63.522656999999995
system.mem_ctrls.wrQLenPdf::18 87.298958
system.mem_ctrls.wrQLenPdf::19 98.83504500000001
system.mem_ctrls.wrQLenPdf::20 102.395399
system.mem_ctrls.wrQLenPdf::21 103.379291
system.mem_ctrls.wrQLenPdf::22 103.11073499999999
system.mem_ctrls.wrQLenPdf::23 102.59320000000001
system.mem_ctrls.wrQLenPdf::24 103.231042
system.mem_ctrls.wrQLenPdf::25 103.153762
system.mem_ctrls.wrQLenPdf::26 105.362162
system.mem_ctrls.wrQLenPdf::27 104.05506200000002
system.mem_ctrls.wrQLenPdf::28 105.256123
system.mem_ctrls.wrQLenPdf::29 117.901095
system.mem_ctrls.wrQLenPdf::30 103.80648500000001
system.mem_ctrls.wrQLenPdf::31 103.20085
system.mem_ctrls.wrQLenPdf::32 100.39723
system.mem_ctrls.wrQLenPdf::33 0.374798
system.mem_ctrls.wrQLenPdf::34 0.110319
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 30.538368000000002
system.mem_ctrls.bytesReadSys 3373943.0952320006
system.mem_ctrls.bytesWrittenSys 106458.58086399999
system.mem_ctrls.avgRdBWSys 189513796.71824086
system.mem_ctrls.avgWrBWSys 6074570.045520542
system.mem_ctrls.totGap 17980695222.867
system.mem_ctrls.avgGap 424048.15693607996
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 31295.523071999996
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3342617.0337919993
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1750043.185662573
system.mem_ctrls.requestorReadRate::switch_cpus.data 187762069.9629951
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 488.99254799999994
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 52228.86831499999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 14320077.183749998
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1689984212.3614998
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30397.65489547
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32366.18407319
system.mem_ctrls.dram.bytesRead::cpu.inst 161.72294400000007
system.mem_ctrls.dram.bytesRead::cpu.data 193.735808
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 31295.523071999996
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3342647.5721599995
system.mem_ctrls.dram.bytesRead::total 3373943.0952320006
system.mem_ctrls.dram.bytesInstRead::cpu.inst 161.72294400000007
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 31295.523071999996
system.mem_ctrls.dram.bytesInstRead::total 31295.523071999996
system.mem_ctrls.dram.numReads::cpu.inst 2.526921000000001
system.mem_ctrls.dram.numReads::cpu.data 3.027122
system.mem_ctrls.dram.numReads::switch_cpus.inst 488.99254799999994
system.mem_ctrls.dram.numReads::switch_cpus.data 52228.86831499999
system.mem_ctrls.dram.numReads::total 52717.86086300001
system.mem_ctrls.dram.bwRead::cpu.inst 82561.92509200002
system.mem_ctrls.dram.bwRead::cpu.data 95736.799592
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1750043.193596
system.mem_ctrls.dram.bwRead::switch_cpus.data 187763753.51971203
system.mem_ctrls.dram.bwRead::total 189513796.70168504
system.mem_ctrls.dram.bwInstRead::cpu.inst 82561.92509200002
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1750043.193596
system.mem_ctrls.dram.bwInstRead::total 1750043.193596
system.mem_ctrls.dram.bwTotal::cpu.inst 82561.92509200002
system.mem_ctrls.dram.bwTotal::cpu.data 95736.799592
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1750043.193596
system.mem_ctrls.dram.bwTotal::switch_cpus.data 187763753.51971203
system.mem_ctrls.dram.bwTotal::total 195588366.73905498
system.mem_ctrls.dram.readBursts 52717.383701000006
system.mem_ctrls.dram.writeBursts 1647.8657520000002
system.mem_ctrls.dram.perBankRdBursts::0 3397.777537
system.mem_ctrls.dram.perBankRdBursts::1 3306.6459
system.mem_ctrls.dram.perBankRdBursts::2 3304.448296
system.mem_ctrls.dram.perBankRdBursts::3 3267.1525260000003
system.mem_ctrls.dram.perBankRdBursts::4 3307.916851
system.mem_ctrls.dram.perBankRdBursts::5 3301.477056
system.mem_ctrls.dram.perBankRdBursts::6 3274.904881
system.mem_ctrls.dram.perBankRdBursts::7 3238.9426300000005
system.mem_ctrls.dram.perBankRdBursts::8 3347.003613
system.mem_ctrls.dram.perBankRdBursts::9 3269.2465920000004
system.mem_ctrls.dram.perBankRdBursts::10 3250.165855
system.mem_ctrls.dram.perBankRdBursts::11 3223.8326849999994
system.mem_ctrls.dram.perBankRdBursts::12 3252.1466540000006
system.mem_ctrls.dram.perBankRdBursts::13 3342.1841540000005
system.mem_ctrls.dram.perBankRdBursts::14 3310.1770159999996
system.mem_ctrls.dram.perBankRdBursts::15 3323.3614549999998
system.mem_ctrls.dram.perBankWrBursts::0 102.53106299999999
system.mem_ctrls.dram.perBankWrBursts::1 94.35019400000002
system.mem_ctrls.dram.perBankWrBursts::2 98.358401
system.mem_ctrls.dram.perBankWrBursts::3 115.699777
system.mem_ctrls.dram.perBankWrBursts::4 81.104617
system.mem_ctrls.dram.perBankWrBursts::5 94.820454
system.mem_ctrls.dram.perBankWrBursts::6 98.10701499999999
system.mem_ctrls.dram.perBankWrBursts::7 72.246149
system.mem_ctrls.dram.perBankWrBursts::8 114.435038
system.mem_ctrls.dram.perBankWrBursts::9 112.63941799999999
system.mem_ctrls.dram.perBankWrBursts::10 104.515973
system.mem_ctrls.dram.perBankWrBursts::11 98.242885
system.mem_ctrls.dram.perBankWrBursts::12 133.102945
system.mem_ctrls.dram.perBankWrBursts::13 104.53927200000003
system.mem_ctrls.dram.perBankWrBursts::14 120.556895
system.mem_ctrls.dram.perBankWrBursts::15 102.615656
system.mem_ctrls.dram.totQLat 715853345.1515
system.mem_ctrls.dram.totBusLat 263586918.505
system.mem_ctrls.dram.totMemAccLat 1704304289.5452502
system.mem_ctrls.dram.avgQLat 13594.320254570002
system.mem_ctrls.dram.avgBusLat 5000.010000000002
system.mem_ctrls.dram.avgMemAccLat 32344.357754570003
system.mem_ctrls.dram.readRowHits 37965.861318999996
system.mem_ctrls.dram.writeRowHits 1062.837473
system.mem_ctrls.dram.readRowHitRate 70.8973633
system.mem_ctrls.dram.writeRowHitRate 39.57059367
system.mem_ctrls.dram.bytesPerActivate::samples 15337.894455
system.mem_ctrls.dram.bytesPerActivate::mean 222.26279496454998
system.mem_ctrls.dram.bytesPerActivate::gmean 166.230479856158
system.mem_ctrls.dram.bytesPerActivate::stdev 185.087568395275
system.mem_ctrls.dram.bytesPerActivate::0-127 4318.847121
system.mem_ctrls.dram.bytesPerActivate::128-255 5985.796523000001
system.mem_ctrls.dram.bytesPerActivate::256-383 1686.2722879999997
system.mem_ctrls.dram.bytesPerActivate::384-511 2381.185126
system.mem_ctrls.dram.bytesPerActivate::512-639 212.44934700000005
system.mem_ctrls.dram.bytesPerActivate::640-767 152.331392
system.mem_ctrls.dram.bytesPerActivate::768-895 142.58907100000002
system.mem_ctrls.dram.bytesPerActivate::896-1023 39.306251
system.mem_ctrls.dram.bytesPerActivate::1024-1151 419.11733599999997
system.mem_ctrls.dram.bytesPerActivate::total 15337.894455
system.mem_ctrls.dram.dramBytesRead 3373912.5568640004
system.mem_ctrls.dram.dramBytesWritten 105463.40812800001
system.mem_ctrls.dram.avgRdBW 189.51211314160403
system.mem_ctrls.dram.avgWrBW 6.0184915519199995
system.mem_ctrls.dram.peakBW 12800.025599999997
system.mem_ctrls.dram.busUtil 1.5272150799999997
system.mem_ctrls.dram.busUtilRead 1.4799475399999997
system.mem_ctrls.dram.busUtilWrite 0.04622961
system.mem_ctrls.dram.pageHitRate 70.73303405000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.mem_ctrls.dram.rank0.actEnergy 54796422.63857999
system.mem_ctrls.dram.rank0.preEnergy 29127242.032844998
system.mem_ctrls.dram.rank0.readEnergy 188490756.93377998
system.mem_ctrls.dram.rank0.writeEnergy 3952676.2374
system.mem_ctrls.dram.rank0.refreshEnergy 1419300938.8864796
system.mem_ctrls.dram.rank0.actBackEnergy 3392518948.378379
system.mem_ctrls.dram.rank0.preBackEnergy 4046857571.80176
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 9135044556.909225
system.mem_ctrls.dram.rank0.averagePower 508.415487461949
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 10487238156.08975
system.mem_ctrls.dram.rank0.pwrStateTime::REF 600377091.7229999
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 6890807037.080251
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 54706549.080960006
system.mem_ctrls.dram.rank1.preEnergy 29080067.42388
system.mem_ctrls.dram.rank1.readEnergy 187911362.69135997
system.mem_ctrls.dram.rank1.writeEnergy 4649182.98804
system.mem_ctrls.dram.rank1.refreshEnergy 1419300938.8864796
system.mem_ctrls.dram.rank1.actBackEnergy 3435228577.329241
system.mem_ctrls.dram.rank1.preBackEnergy 4010891228.24736
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 9141767906.64732
system.mem_ctrls.dram.rank1.averagePower 508.81795528595705
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 10393138137.997002
system.mem_ctrls.dram.rank1.pwrStateTime::REF 600377977.7317499
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 6984906169.164251
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.membus.transDist::ReadResp 41952.82668300001
system.membus.transDist::ReadExReq 10765.034179999997
system.membus.transDist::ReadExResp 10765.034179999997
system.membus.transDist::ReadSharedReq 41952.82668300001
system.membus.transDist::InvalidateReq 180.36678
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 116278.635264
system.membus.pktCount::total 116278.635264
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 3480401.6760960002
system.membus.pktSize::total 3480401.6760960002
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 52903.878727999996
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 52903.878727999996
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 52903.878727999996
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.membus.reqLayer0.occupancy 81426576.473
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 277344854.04099995
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 63560.77440100002
system.membus.snoop_filter.hitSingleRequests 10667.398707999997
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 35956844.931135
system.switch_cpus.cpi 0.35948899632100006
system.switch_cpus.ipc 2.7904918651010004
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 125098519.22447498
system.switch_cpus.nonSpecInstsAdded 118.81517400000001
system.switch_cpus.instsIssued 116480054.92150101
system.switch_cpus.squashedInstsIssued 190855.09149499997
system.switch_cpus.squashedInstsExamined 19865223.805841003
system.switch_cpus.squashedOperandsExamined 25585304.966577
system.switch_cpus.squashedNonSpecRemoved 118.67325000000002
system.switch_cpus.numIssuedDist::samples 35885760.439054005
system.switch_cpus.numIssuedDist::mean 3.25542859995
system.switch_cpus.numIssuedDist::stdev 2.559476352233
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 6923986.997254001
system.switch_cpus.numIssuedDist::1 4340385.147735
system.switch_cpus.numIssuedDist::2 4154934.3181310003
system.switch_cpus.numIssuedDist::3 3745879.3238930004
system.switch_cpus.numIssuedDist::4 6164320.348702999
system.switch_cpus.numIssuedDist::5 3247167.980107
system.switch_cpus.numIssuedDist::6 3463096.261513001
system.switch_cpus.numIssuedDist::7 1817979.6255899998
system.switch_cpus.numIssuedDist::8 979292.4439189999
system.switch_cpus.numIssuedDist::9 474752.2016169999
system.switch_cpus.numIssuedDist::10 337818.6902770001
system.switch_cpus.numIssuedDist::11 124454.550185
system.switch_cpus.numIssuedDist::12 111692.55013000002
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 12.000024000000002
system.switch_cpus.numIssuedDist::total 35885760.439054005
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 960123.6407469999
system.switch_cpus.statFuBusy::IntMult 141679.34961199996
system.switch_cpus.statFuBusy::IntDiv 33441.171365999995
system.switch_cpus.statFuBusy::FloatAdd 0.17047400000000001
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.14111
system.switch_cpus.statFuBusy::FloatMultAcc 138.767824
system.switch_cpus.statFuBusy::FloatDiv 0.7854920000000001
system.switch_cpus.statFuBusy::FloatMisc 3914.759036000001
system.switch_cpus.statFuBusy::FloatSqrt 0.34931
system.switch_cpus.statFuBusy::SimdAdd 2571905.3615730004
system.switch_cpus.statFuBusy::SimdAddAcc 724838.202029
system.switch_cpus.statFuBusy::SimdAlu 2224237.1966440002
system.switch_cpus.statFuBusy::SimdCmp 1135276.8231
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 679980.2955570001
system.switch_cpus.statFuBusy::SimdMult 201880.62435499998
system.switch_cpus.statFuBusy::SimdMultAcc 69837.664302
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 585483.319124
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 1797853.7049070003
system.switch_cpus.statFuBusy::MemWrite 289094.32480099995
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 5107.792498000001
system.switch_cpus.statIssuedInstType_0::IntAlu 55971529.457907006
system.switch_cpus.statIssuedInstType_0::IntMult 3108588.399092
system.switch_cpus.statIssuedInstType_0::IntDiv 8265.895928
system.switch_cpus.statIssuedInstType_0::FloatAdd 2875.7815680000003
system.switch_cpus.statIssuedInstType_0::FloatCmp 2.439246
system.switch_cpus.statIssuedInstType_0::FloatCvt 1347.236525
system.switch_cpus.statIssuedInstType_0::FloatMult 87.21415400000001
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 721.248375
system.switch_cpus.statIssuedInstType_0::FloatDiv 5.183129
system.switch_cpus.statIssuedInstType_0::FloatMisc 465190.15762099996
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.485526
system.switch_cpus.statIssuedInstType_0::SimdAdd 10217718.146055998
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3256132.4242350003
system.switch_cpus.statIssuedInstType_0::SimdAlu 5377789.021511
system.switch_cpus.statIssuedInstType_0::SimdCmp 1650348.9385679998
system.switch_cpus.statIssuedInstType_0::SimdCvt 560.1789940000001
system.switch_cpus.statIssuedInstType_0::SimdMisc 1579528.8504630001
system.switch_cpus.statIssuedInstType_0::SimdMult 662373.083813
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 633969.2490509999
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1700701.3045819998
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 509.04174700000004
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.106036
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.201876
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 1.534869
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 24210143.155873004
system.switch_cpus.statIssuedInstType_0::MemWrite 7626558.3922580015
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 116480054.92150101
system.switch_cpus.issueRate 3.2488751943040004
system.switch_cpus.fuBusy 11419686.651363
system.switch_cpus.fuBusyRate 0.09809601021900002
system.switch_cpus.intInstQueueReads 196951274.82333902
system.switch_cpus.intInstQueueWrites 103463014.80477399
system.switch_cpus.intInstQueueWakeupAccesses 77088768.46202199
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 83505136.94484898
system.switch_cpus.vecInstQueueWrites 41662502.944621004
system.switch_cpus.vecInstQueueWakeupAccesses 36055907.16898899
system.switch_cpus.intAluAccesses 81706309.94417398
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 46188323.836192
system.switch_cpus.numSquashedInsts 938593.93326
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 11530.286006999997
system.switch_cpus.idleCycles 71084.492081
system.switch_cpus.MemDepUnit__0.insertedLoads 24619948.881837994
system.switch_cpus.MemDepUnit__0.insertedStores 8615442.938137
system.switch_cpus.MemDepUnit__0.conflictingLoads 3316109.604098
system.switch_cpus.MemDepUnit__0.conflictingStores 3575419.3773560002
system.switch_cpus.MemDepUnit__0.MDPLookups 23030294.174987
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 10205085.270624
system.switch_cpus.MemDepUnit__0.LFSTReads 17151160.464527003
system.switch_cpus.MemDepUnit__0.LFSTWrites 8016761.467369
system.switch_cpus.MemDepUnit__0.hits 6901816.771887999
system.switch_cpus.MemDepUnit__0.predictions 23030294.174987
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 605002.5337460001
system.switch_cpus.branchPred.lookups_0::CallDirect 194005.19118000002
system.switch_cpus.branchPred.lookups_0::CallIndirect 585273.964521
system.switch_cpus.branchPred.lookups_0::DirectCond 8197505.614340002
system.switch_cpus.branchPred.lookups_0::DirectUncond 1260236.041975
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 44308.792765000006
system.switch_cpus.branchPred.lookups_0::total 10886332.138527002
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 135111.85774699997
system.switch_cpus.branchPred.squashes_0::CallDirect 66223.349135
system.switch_cpus.branchPred.squashes_0::CallIndirect 243165.65381400005
system.switch_cpus.branchPred.squashes_0::DirectCond 1896730.2830810002
system.switch_cpus.branchPred.squashes_0::DirectUncond 261090.26195200003
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 21286.596028
system.switch_cpus.branchPred.squashes_0::total 2623608.0017570006
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 931.3310090000001
system.switch_cpus.branchPred.corrected_0::CallDirect 8290.561671
system.switch_cpus.branchPred.corrected_0::CallIndirect 67477.199432
system.switch_cpus.branchPred.corrected_0::DirectCond 282481.547287
system.switch_cpus.branchPred.corrected_0::DirectUncond 10933.524266
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2768.7414179999996
system.switch_cpus.branchPred.corrected_0::total 372882.905083
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 469890.838111
system.switch_cpus.branchPred.committed_0::CallDirect 127781.661579
system.switch_cpus.branchPred.committed_0::CallIndirect 342108.38268900005
system.switch_cpus.branchPred.committed_0::DirectCond 6300776.4415690005
system.switch_cpus.branchPred.committed_0::DirectUncond 999146.1739870001
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 23022.196737
system.switch_cpus.branchPred.committed_0::total 8262725.694671999
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 474.223027
system.switch_cpus.branchPred.mispredicted_0::CallDirect 5689.061156000002
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 58890.106135999995
system.switch_cpus.branchPred.mispredicted_0::DirectCond 243953.700086
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 4970.433874
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2465.1654909999993
system.switch_cpus.branchPred.mispredicted_0::total 316442.68977
system.switch_cpus.branchPred.targetProvider_0::NoTarget 4780927.377064998
system.switch_cpus.branchPred.targetProvider_0::BTB 5113216.8718220005
system.switch_cpus.branchPred.targetProvider_0::RAS 605002.5072370002
system.switch_cpus.branchPred.targetProvider_0::Indirect 387185.382403
system.switch_cpus.branchPred.targetProvider_0::total 10886332.138527002
system.switch_cpus.branchPred.targetWrong_0::NoBranch 251442.73747499997
system.switch_cpus.branchPred.targetWrong_0::Return 118599.568928
system.switch_cpus.branchPred.targetWrong_0::CallDirect 931.3045000000001
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 1909.29418
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 372882.905083
system.switch_cpus.branchPred.condPredicted 8197505.614340002
system.switch_cpus.branchPred.condPredictedTaken 3790597.3436640003
system.switch_cpus.branchPred.condIncorrect 372882.905083
system.switch_cpus.branchPred.predTakenBTBMiss 44371.650814
system.switch_cpus.branchPred.NotTakenMispredicted 254283.336155
system.switch_cpus.branchPred.TakenMispredicted 118599.568928
system.switch_cpus.branchPred.BTBLookups 10886332.138527002
system.switch_cpus.branchPred.BTBUpdates 183106.064296
system.switch_cpus.branchPred.BTBHits 8089824.404596
system.switch_cpus.branchPred.BTBHitRatio 0.739684398397
system.switch_cpus.branchPred.BTBMispredicted 50612.816661000004
system.switch_cpus.branchPred.indirectLookups 629582.757286
system.switch_cpus.branchPred.indirectHits 387185.382403
system.switch_cpus.branchPred.indirectMisses 242397.374883
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 605002.5337460001
system.switch_cpus.branchPred.btb.lookups::CallDirect 194005.19118000002
system.switch_cpus.branchPred.btb.lookups::CallIndirect 585273.964521
system.switch_cpus.branchPred.btb.lookups::DirectCond 8197505.614340002
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1260236.041975
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 44308.792765000006
system.switch_cpus.branchPred.btb.lookups::total 10886332.138527002
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 605002.5337460001
system.switch_cpus.branchPred.btb.misses::CallDirect 12202.896841000002
system.switch_cpus.branchPred.btb.misses::CallIndirect 585273.964521
system.switch_cpus.branchPred.btb.misses::DirectCond 1535850.8374710002
system.switch_cpus.branchPred.btb.misses::DirectUncond 13868.708587
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 44308.792765000006
system.switch_cpus.branchPred.btb.misses::total 2796507.7339310003
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 8290.561671
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 163881.978359
system.switch_cpus.branchPred.btb.updates::DirectUncond 10933.524266
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 183106.064296
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 8290.561671
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 163881.978359
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 10933.524266
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 183106.064296
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.switch_cpus.branchPred.indirectBranchPred.lookups 629582.757286
system.switch_cpus.branchPred.indirectBranchPred.hits 387185.382403
system.switch_cpus.branchPred.indirectBranchPred.misses 242397.374883
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 70245.94085
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 699828.698136
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 914391.0134479998
system.switch_cpus.branchPred.ras.pops 914391.5366949999
system.switch_cpus.branchPred.ras.squashes 444500.86069600005
system.switch_cpus.branchPred.ras.used 469890.838111
system.switch_cpus.branchPred.ras.correct 469416.61508400005
system.switch_cpus.branchPred.ras.incorrect 474.223027
system.switch_cpus.commit.commitSquashedInsts 19868827.96515
system.switch_cpus.commit.branchMispredicts 355926.54488900007
system.switch_cpus.commit.numCommittedDist::samples 33864450.473391004
system.switch_cpus.commit.numCommittedDist::mean 3.1169831473560006
system.switch_cpus.commit.numCommittedDist::stdev 3.754240573968
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 10318818.885359002
system.switch_cpus.commit.numCommittedDist::1 7574491.9705219995
system.switch_cpus.commit.numCommittedDist::2 2411266.006687
system.switch_cpus.commit.numCommittedDist::3 1612289.1995669997
system.switch_cpus.commit.numCommittedDist::4 3456787.450451
system.switch_cpus.commit.numCommittedDist::5 1475684.3039229997
system.switch_cpus.commit.numCommittedDist::6 1333280.383515
system.switch_cpus.commit.numCommittedDist::7 1022234.8949600001
system.switch_cpus.commit.numCommittedDist::8 590928.0827910001
system.switch_cpus.commit.numCommittedDist::9 317588.55225700006
system.switch_cpus.commit.numCommittedDist::10 341118.372954
system.switch_cpus.commit.numCommittedDist::11 255347.85867100002
system.switch_cpus.commit.numCommittedDist::12 3154614.511734
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000024000000002
system.switch_cpus.commit.numCommittedDist::total 33864450.473391004
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 469890.114823
system.switch_cpus.commit.committedInstType_0::No_OpClass 2726.7026400000004
system.switch_cpus.commit.committedInstType_0::IntAlu 50138127.98399401
system.switch_cpus.commit.committedInstType_0::IntMult 3012322.658483
system.switch_cpus.commit.committedInstType_0::IntDiv 8234.498522
system.switch_cpus.commit.committedInstType_0::FloatAdd 2866.8682129999997
system.switch_cpus.commit.committedInstType_0::FloatCmp 1.459021
system.switch_cpus.commit.committedInstType_0::FloatCvt 1304.2139829999999
system.switch_cpus.commit.committedInstType_0::FloatMult 86.796125
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 720.981244
system.switch_cpus.commit.committedInstType_0::FloatDiv 1.604004
system.switch_cpus.commit.committedInstType_0::FloatMisc 433218.818697
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.445762
system.switch_cpus.commit.committedInstType_0::SimdAdd 10117433.050421
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3195889.033477
system.switch_cpus.commit.committedInstType_0::SimdAlu 5347515.393933999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1636036.4717359997
system.switch_cpus.commit.committedInstType_0::SimdCvt 502.479359
system.switch_cpus.commit.committedInstType_0::SimdMisc 1520556.372932
system.switch_cpus.commit.committedInstType_0::SimdMult 656824.373532
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 629917.606775
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1666893.439147
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 502.04501700000003
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.106036
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.08238200000000001
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19754551.345256
system.switch_cpus.commit.committedInstType_0::MemWrite 7129660.587503999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105255895.41819601
system.switch_cpus.commit.commitEligibleSamples 3154614.511734
system.switch_cpus.commitStats0.numInsts 100022627.20981401
system.switch_cpus.commitStats0.numOps 105255895.41819601
system.switch_cpus.commitStats0.numInstsNotNOP 100000200.78425701
system.switch_cpus.commitStats0.numOpsNotNOP 105233468.99263899
system.switch_cpus.commitStats0.cpi 0.35948899632100006
system.switch_cpus.commitStats0.ipc 2.7904918651010004
system.switch_cpus.commitStats0.numMemRefs 26884211.932759997
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75273350.97389999
system.switch_cpus.commitStats0.numLoadInsts 19754551.345256
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7129660.587503999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 35473495.15708099
system.switch_cpus.commitStats0.committedInstType::No_OpClass 2726.7026400000004
system.switch_cpus.commitStats0.committedInstType::IntAlu 50138127.98399401
system.switch_cpus.commitStats0.committedInstType::IntMult 3012322.658483
system.switch_cpus.commitStats0.committedInstType::IntDiv 8234.498522
system.switch_cpus.commitStats0.committedInstType::FloatAdd 2866.8682129999997
system.switch_cpus.commitStats0.committedInstType::FloatCmp 1.459021
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1304.2139829999999
system.switch_cpus.commitStats0.committedInstType::FloatMult 86.796125
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 720.981244
system.switch_cpus.commitStats0.committedInstType::FloatDiv 1.604004
system.switch_cpus.commitStats0.committedInstType::FloatMisc 433218.818697
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.445762
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10117433.050421
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3195889.033477
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5347515.393933999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1636036.4717359997
system.switch_cpus.commitStats0.committedInstType::SimdCvt 502.479359
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1520556.372932
system.switch_cpus.commitStats0.committedInstType::SimdMult 656824.373532
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 629917.606775
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1666893.439147
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 502.04501700000003
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.106036
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.08238200000000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19754551.345256
system.switch_cpus.commitStats0.committedInstType::MemWrite 7129660.587503999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105255895.41819601
system.switch_cpus.commitStats0.committedControl::IsControl 8262725.532355999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7427704.1148190005
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 835021.4175369999
system.switch_cpus.commitStats0.committedControl::IsCondControl 6300776.351643001
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1961949.180713
system.switch_cpus.commitStats0.committedControl::IsCall 469890.114823
system.switch_cpus.commitStats0.committedControl::IsReturn 469890.76755600004
system.switch_cpus.decode.idleCycles 12291128.267755004
system.switch_cpus.decode.blockedCycles 5259447.800803
system.switch_cpus.decode.runCycles 17296493.477293
system.switch_cpus.decode.unblockCycles 546150.49279
system.switch_cpus.decode.squashCycles 492540.40041299997
system.switch_cpus.decode.branchResolved 4993816.951102998
system.switch_cpus.decode.branchMispred 20190.440264
system.switch_cpus.decode.decodedInsts 131131471.98300101
system.switch_cpus.decode.squashedInsts 37614.004277
system.switch_cpus.executeStats0.numInsts 115541460.73151499
system.switch_cpus.executeStats0.numNop 24397.885570000002
system.switch_cpus.executeStats0.numBranches 9124541.473261
system.switch_cpus.executeStats0.numLoadInsts 23892408.347545005
system.switch_cpus.executeStats0.numStoreInsts 7543789.879614001
system.switch_cpus.executeStats0.instRate 3.2229110159970005
system.switch_cpus.executeStats0.numCCRegReads 22159626.961370993
system.switch_cpus.executeStats0.numCCRegWrites 21883098.785547003
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 117523383.853693
system.switch_cpus.executeStats0.numIntRegWrites 57947495.126837
system.switch_cpus.executeStats0.numMemRefs 31436198.227159
system.switch_cpus.executeStats0.numMiscRegReads 78596267.072736
system.switch_cpus.executeStats0.numMiscRegWrites 5987.019360999999
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 101263.941574
system.switch_cpus.executeStats0.numVecPredRegWrites 34324.572768
system.switch_cpus.executeStats0.numVecRegReads 54220742.02349001
system.switch_cpus.executeStats0.numVecRegWrites 34261466.786717005
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 6105404.761461999
system.switch_cpus.fetch.cycles 22005290.202744
system.switch_cpus.fetch.squashCycles 1023528.9727
system.switch_cpus.fetch.miscStallCycles 2377.453392
system.switch_cpus.fetch.pendingTrapStallCycles 14837.172617000004
system.switch_cpus.fetch.icacheWaitRetryStallCycles 39.63257899999999
system.switch_cpus.fetch.cacheLines 12617327.660264
system.switch_cpus.fetch.icacheSquashes 189975.86332799998
system.switch_cpus.fetch.nisnDist::samples 35885760.439054005
system.switch_cpus.fetch.nisnDist::mean 3.766670203778
system.switch_cpus.fetch.nisnDist::stdev 4.574253296484001
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 16855874.787816003
system.switch_cpus.fetch.nisnDist::1 1300392.4439790002
system.switch_cpus.fetch.nisnDist::2 1319360.798515
system.switch_cpus.fetch.nisnDist::3 1267085.959663
system.switch_cpus.fetch.nisnDist::4 3917387.6995830005
system.switch_cpus.fetch.nisnDist::5 765211.229943
system.switch_cpus.fetch.nisnDist::6 886375.5989469999
system.switch_cpus.fetch.nisnDist::7 1148814.3834459998
system.switch_cpus.fetch.nisnDist::8 559509.828234
system.switch_cpus.fetch.nisnDist::9 627595.030947
system.switch_cpus.fetch.nisnDist::10 1168096.4295790005
system.switch_cpus.fetch.nisnDist::11 264181.28078800003
system.switch_cpus.fetch.nisnDist::12 5805874.967614
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000024000000002
system.switch_cpus.fetch.nisnDist::total 35885760.439054005
system.switch_cpus.fetchStats0.numInsts 128273660.654589
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 3.5716521326960002
system.switch_cpus.fetchStats0.numBranches 10886332.138527002
system.switch_cpus.fetchStats0.branchRate 0.302461936715
system.switch_cpus.fetchStats0.icacheStallCycles 13351473.929582
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 492540.40041299997
system.switch_cpus.iew.blockCycles 2578964.8190209996
system.switch_cpus.iew.unblockCycles 70875.86286099999
system.switch_cpus.iew.dispatchedInsts 125123035.92521901
system.switch_cpus.iew.dispSquashedInsts 368676.5618950001
system.switch_cpus.iew.dispLoadInsts 24619948.881837994
system.switch_cpus.iew.dispStoreInsts 8615442.938137
system.switch_cpus.iew.dispNonSpecInsts 118.81517400000001
system.switch_cpus.iew.iqFullEvents 15058.122367000002
system.switch_cpus.iew.lsqFullEvents 51404.416109000005
system.switch_cpus.iew.memOrderViolationEvents 162696.377968
system.switch_cpus.iew.predictedTakenIncorrect 133745.831701
system.switch_cpus.iew.predictedNotTakenIncorrect 272113.338075
system.switch_cpus.iew.PNDLoadViolations 98465.38592500001
system.switch_cpus.iew.branchMispredicts 405859.169776
system.switch_cpus.iew.instsToCommit 113452353.96136297
system.switch_cpus.iew.writebackCount 113144675.63101101
system.switch_cpus.iew.producerInst 83005375.894471
system.switch_cpus.iew.consumerInst 131527770.260807
system.switch_cpus.iew.wbRate 3.155458278507999
system.switch_cpus.iew.wbFanout 0.6312613864049998
system.switch_cpus.lsq0.forwLoads 491300.787133
system.switch_cpus.lsq0.squashedLoads 4865396.85917
system.switch_cpus.lsq0.ignoredResponses 8098.359852000001
system.switch_cpus.lsq0.memOrderViolation 162696.377968
system.switch_cpus.lsq0.squashedStores 1485775.194205
system.switch_cpus.lsq0.rescheduledLoads 138734.40724099998
system.switch_cpus.lsq0.blockedByCache 41876.733658000005
system.switch_cpus.lsq0.loadToUse::samples 19748865.727509998
system.switch_cpus.lsq0.loadToUse::mean 7.286100036296999
system.switch_cpus.lsq0.loadToUse::stdev 42.44263130669601
system.switch_cpus.lsq0.loadToUse::0-9 19407650.584430005
system.switch_cpus.lsq0.loadToUse::10-19 47998.986838000004
system.switch_cpus.lsq0.loadToUse::20-29 54749.620287
system.switch_cpus.lsq0.loadToUse::30-39 13073.081783
system.switch_cpus.lsq0.loadToUse::40-49 6699.499247
system.switch_cpus.lsq0.loadToUse::50-59 4635.057749
system.switch_cpus.lsq0.loadToUse::60-69 3515.3678799999993
system.switch_cpus.lsq0.loadToUse::70-79 4394.738322
system.switch_cpus.lsq0.loadToUse::80-89 3651.271921
system.switch_cpus.lsq0.loadToUse::90-99 4076.834731
system.switch_cpus.lsq0.loadToUse::100-109 5163.259752
system.switch_cpus.lsq0.loadToUse::110-119 5324.675859
system.switch_cpus.lsq0.loadToUse::120-129 6771.866976
system.switch_cpus.lsq0.loadToUse::130-139 8316.768786999999
system.switch_cpus.lsq0.loadToUse::140-149 14243.186619000002
system.switch_cpus.lsq0.loadToUse::150-159 7247.425538999998
system.switch_cpus.lsq0.loadToUse::160-169 6833.346609
system.switch_cpus.lsq0.loadToUse::170-179 11281.553547
system.switch_cpus.lsq0.loadToUse::180-189 6924.014043
system.switch_cpus.lsq0.loadToUse::190-199 6523.460715
system.switch_cpus.lsq0.loadToUse::200-209 6687.553206
system.switch_cpus.lsq0.loadToUse::210-219 3296.9813480000007
system.switch_cpus.lsq0.loadToUse::220-229 2505.9423560000005
system.switch_cpus.lsq0.loadToUse::230-239 2124.89637
system.switch_cpus.lsq0.loadToUse::240-249 2132.203286
system.switch_cpus.lsq0.loadToUse::250-259 2142.332676
system.switch_cpus.lsq0.loadToUse::260-269 2876.697418
system.switch_cpus.lsq0.loadToUse::270-279 3264.502247
system.switch_cpus.lsq0.loadToUse::280-289 3834.395713
system.switch_cpus.lsq0.loadToUse::290-299 2631.1296870000006
system.switch_cpus.lsq0.loadToUse::overflows 88294.491569
system.switch_cpus.lsq0.loadToUse::min_value 1.0770830000000002
system.switch_cpus.lsq0.loadToUse::max_value 2885.7801769999996
system.switch_cpus.lsq0.loadToUse::total 19748865.727509998
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 17978422284.892998
system.switch_cpus.rename.squashCycles 492540.40041299997
system.switch_cpus.rename.idleCycles 12654163.888183001
system.switch_cpus.rename.blockCycles 3660608.17227
system.switch_cpus.rename.serializeStallCycles 43619.02972
system.switch_cpus.rename.runCycles 17431462.107853
system.switch_cpus.rename.unblockCycles 1603366.8406149999
system.switch_cpus.rename.renamedInsts 129158236.75807703
system.switch_cpus.rename.ROBFullEvents 52428.701205
system.switch_cpus.rename.IQFullEvents 1328622.4047690001
system.switch_cpus.rename.LQFullEvents 121609.35613399999
system.switch_cpus.rename.SQFullEvents 49901.69648700001
system.switch_cpus.rename.renamedOperands 137011876.98317498
system.switch_cpus.rename.lookups 304408573.31350404
system.switch_cpus.rename.intLookups 133938827.41009802
system.switch_cpus.rename.vecLookups 58613505.117747985
system.switch_cpus.rename.vecPredLookups 69137.70634700001
system.switch_cpus.rename.committedMaps 111815488.00566101
system.switch_cpus.rename.undoneMaps 25196450.228784
system.switch_cpus.rename.serializing 2478.523005
system.switch_cpus.rename.tempSerializing 10.413544
system.switch_cpus.rename.skidInsts 2780323.2739650006
system.switch_cpus.rob.reads 155834557.01487
system.switch_cpus.rob.writes 252282246.68274102
system.switch_cpus.rob.squashedLoads 5324062.042350001
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1637304.8260539998
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000200.78425701
system.switch_cpus.thread_0.numOps 105233468.99263899
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 97850.41003500001
system.tol2bus.transDist::WritebackDirty 22625.415158
system.tol2bus.transDist::WritebackClean 23200.555
system.tol2bus.transDist::CleanEvict 77955.83100399999
system.tol2bus.transDist::UpgradeReq 187.900695
system.tol2bus.transDist::UpgradeResp 187.900695
system.tol2bus.transDist::ReadExReq 15265.481428000001
system.tol2bus.transDist::ReadExResp 15265.481428000001
system.tol2bus.transDist::ReadCleanReq 23862.459373999995
system.tol2bus.transDist::ReadSharedReq 73987.95066099998
system.tol2bus.transDist::InvalidateReq 337.96217
system.tol2bus.transDist::InvalidateResp 337.96217
system.tol2bus.pktCount::total 339532.751843
system.tol2bus.pktSize::total 10053278.951488001
system.tol2bus.snoops 11532.557975000002
system.tol2bus.snoopTraffic 119000.192256
system.tol2bus.snoopFanout::samples 124978.34962499997
system.tol2bus.snoopFanout::mean 0.016025960960000002
system.tol2bus.snoopFanout::stdev 0.117341025942
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 122871.717999
system.tol2bus.snoopFanout::1 2106.382443
system.tol2bus.snoopFanout::2 0.249183
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.1270410000000002
system.tol2bus.snoopFanout::total 124978.34962499997
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17978422284.892998
system.tol2bus.reqLayer0.occupancy 157206034.9285
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 35807238.076165006
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 134158051.40980501
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 226086.960193
system.tol2bus.snoop_filter.hitSingleRequests 112484.659383
system.tol2bus.snoop_filter.hitMultiRequests 1389.7892539999998
system.tol2bus.snoop_filter.totSnoops 682.122333
system.tol2bus.snoop_filter.hitSingleSnoops 681.87315
system.tol2bus.snoop_filter.hitMultiSnoops 0.249183
system.voltage_domain.voltage 1.0000020000000003
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::0 40.39663
system.l2.tags.ageTaskId_1024::4 23529.053263
system.membus.transDist::CleanEvict 8993.480347
system.switch_cpus.rename.fullRegistersEvents 10.14293
system.switch_cpus.rename.matLookups 4.231034
system.l2.ReadExReq.misses::cpu.data 0.444739
system.l2.ReadExReq.accesses::cpu.data 0.444739
system.l2.ReadExReq.missRate::cpu.data 0.444739
system.l2.writebacks::writebacks 1663.4153259999998
system.l2.writebacks::total 1663.4153259999998
system.mem_ctrls.avgPriority_writebacks::samples 1663.4153259999998
system.mem_ctrls.requestorWriteAccesses::writebacks 1663.4153259999998
system.mem_ctrls.requestorWriteAvgLat::writebacks 108613172.26144567
system.mem_ctrls.dram.bytesWritten::writebacks 106458.58086399999
system.mem_ctrls.dram.bytesWritten::total 106458.58086399999
system.mem_ctrls.dram.numWrites::writebacks 1663.4153259999998
system.mem_ctrls.dram.numWrites::total 1663.4153259999998
system.mem_ctrls.dram.bwWrite::writebacks 6074570.01025
system.mem_ctrls.dram.bwWrite::total 6074570.01025
system.mem_ctrls.dram.bwTotal::writebacks 6074570.01025
system.membus.transDist::WritebackDirty 1663.4153259999998
system.l2.CleanEvict.mshrMisses::writebacks 1.358279
system.l2.CleanEvict.mshrMisses::total 1.358279
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::samples 99.495317
system.mem_ctrls.rdPerTurnAround::mean 819.8722981282972
system.mem_ctrls.rdPerTurnAround::gmean 199.279373077089
system.mem_ctrls.rdPerTurnAround::stdev 3436.6645285542304
system.mem_ctrls.rdPerTurnAround::0-2047 98.286708
system.mem_ctrls.rdPerTurnAround::47104-49151 0.163133
system.mem_ctrls.rdPerTurnAround::total 99.495317
system.mem_ctrls.wrPerTurnAround::samples 99.495317
system.mem_ctrls.wrPerTurnAround::mean 9.597810227326999
system.mem_ctrls.wrPerTurnAround::gmean 9.578721668432
system.mem_ctrls.wrPerTurnAround::stdev 0.622829666773
system.mem_ctrls.wrPerTurnAround::16 76.16639
system.mem_ctrls.wrPerTurnAround::18 15.361347
system.mem_ctrls.wrPerTurnAround::19 5.237970000000001
system.mem_ctrls.wrPerTurnAround::total 99.495317
system.mem_ctrls.requestorWriteBytes::writebacks 105463.40812800001
system.mem_ctrls.requestorWriteRate::writebacks 6018491.5232939795
system.mem_ctrls.requestorWriteTotalLat::writebacks 115681164057.94974
system.mem_ctrls.rdPerTurnAround::2048-4095 0.4830770000000001
system.mem_ctrls.rdPerTurnAround::6144-8191 0.058728
system.mem_ctrls.rdPerTurnAround::43008-45055 0.178222
system.mem_ctrls.wrPerTurnAround::17 0.6955570000000001
system.mem_ctrls.wrPerTurnAround::20 1.462684
system.l2.UpgradeReq.misses::switch_cpus.data 6.605002
system.l2.UpgradeReq.misses::total 6.605002
system.l2.UpgradeReq.missRate::switch_cpus.data 0.014233199784000002
system.l2.UpgradeReq.missRate::total 0.014233199784000002
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 6.605002
system.l2.UpgradeReq.mshrMisses::total 6.605002
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 132295.084
system.l2.UpgradeReq.mshrMissLatency::total 132295.084
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.014233199784000002
system.l2.UpgradeReq.mshrMissRate::total 0.014233199784000002
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 7754.78237727024
system.l2.UpgradeReq.avgMshrMissLatency::total 7754.78237727024
system.membus.transDist::UpgradeReq 6.779553
system.mem_ctrls.rdPerTurnAround::49152-51199 0.14172099999999999
system.mem_ctrls.wrPerTurnAround::22 0.100938
system.switch_cpus.fetch.tlbCycles 1.780586
system.switch_cpus.fetch.tlbSquashes 0.100938
system.mem_ctrls.rdPerTurnAround::51200-53247 0.093801
system.mem_ctrls.rdPerTurnAround::4096-6143 0.089927
system.mem_ctrls.wrPerTurnAround::21 0.47043100000000004
system.l2.UpgradeReq.missLatency::switch_cpus.data 721.447
system.l2.UpgradeReq.missLatency::total 721.447
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 144.2894
system.l2.UpgradeReq.avgMissLatency::total 144.2894
system.switch_cpus.commit.commitNonSpecStalls 0.141924
CPI 0.35956772735596015
