Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: TOP_v38.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_v38.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_v38"
Output Format                      : NGC
Target Device                      : xc3s2000-4-fg456

---- Source Options
Top Module Name                    : TOP_v38
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../par/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../rtl/Verilog_Library/flag_sync.v" in library work
Compiling verilog file "../rtl/L0_scaler_single.v" in library work
Module <flag_sync> compiled
Compiling verilog file "../rtl/ANITA4_trig_single_pol_fast_retrig.v" in library work
Module <L0_scaler_single> compiled
Compiling verilog file "../rtl/SURF_command_receiver_v2.v" in library work
Module <ANITA4_trig_single_pol_fast_retrig> compiled
Compiling verilog file "../rtl/SCALER_CLOCK_v2.v" in library work
Module <SURF_command_receiver_v2> compiled
Compiling verilog file "../rtl/LAB_RAM_v2.v" in library work
Module <SCALER_CLOCK_v2> compiled
Compiling verilog file "../rtl/LAB_CTRL_v2.v" in library work
Module <LAB_RAM_v2> compiled
Compiling verilog file "../rtl/lab_adc_test.v" in library work
Module <LAB_CTRL_v2> compiled
Compiling verilog file "../rtl/dac_address_remap.v" in library work
Module <lab_adc_test> compiled
Compiling verilog file "../rtl/ANITA_L0_scalers.v" in library work
Module <dac_address_remap> compiled
Compiling verilog file "../rtl/ANITA4_Trigger_Map.v" in library work
Module <ANITA_L0_scalers> compiled
Compiling verilog file "../rtl/ANITA4_dual_L1_trigger.v" in library work
Module <ANITA4_Trigger_Map> compiled
Compiling verilog file "../rtl/ANITA3_scaler.v" in library work
Module <ANITA4_dual_L1_trigger> compiled
Compiling verilog file "../par/ipcore_dir/event_fifo.v" in library work
Module <ANITA3_scaler> compiled
Compiling verilog file "clkwiz.v" in library work
Module <event_fifo> compiled
Compiling verilog file "clk100_wizard.v" in library work
Module <clkwiz> compiled
Compiling verilog file "../rtl/TURF_Processor_ANITA4.v" in library work
Module <clk100_wizard> compiled
Compiling verilog file "../rtl/SURF_infrastructure.v" in library work
Module <TURF_Processor_ANITA4> compiled
Compiling verilog file "../rtl/SURF_debug_multiplexer.v" in library work
Module <SURF_infrastructure> compiled
Compiling verilog file "../rtl/SCALER_TOPv2.v" in library work
Module <SURF_debug_multiplexer> compiled
Compiling verilog file "../rtl/RF_Pow_Ben.v" in library work
Module <SCALER_TOPv2> compiled
Compiling verilog file "../rtl/MESSv2.v" in library work
Module <RF_Pow_Ben> compiled
Compiling verilog file "../rtl/LAB_TOPv2.v" in library work
Module <MESSv2> compiled
Compiling verilog file "../rtl/DAC_CTRL_v3.v" in library work
Module <LAB_TOPv2> compiled
Compiling verilog file "../rtl/TOP_v38.v" in library work
Module <DAC_CTRL_v3> compiled
Module <TOP_v38> compiled
No errors in compilation
Analysis of file <"TOP_v38.prj"> succeeded.
 
Compiling vhdl file "/home/ise/git/firmware-surf/rtl/CH_input.vhd" in Library work.
Architecture behavioral of Entity ch_input is up to date.
Compiling vhdl file "/home/ise/git/firmware-surf/rtl/Trig_RX.vhd" in Library work.
Architecture behavioral of Entity trig_rx is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TOP_v38> in library <work>.

Analyzing hierarchy for module <SURF_infrastructure> in library <work> with parameters.
	REF_CLOCK = "33MHZ"

Analyzing hierarchy for entity <trig_rx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <TURF_Processor_ANITA4> in library <work>.

Analyzing hierarchy for module <LAB_TOPv2> in library <work>.

Analyzing hierarchy for module <DAC_CTRL_v3> in library <work> with parameters.
	DONE = "110"
	FSM_BITS = "00000000000000000000000000000011"
	IDLE = "000"
	LOAD = "001"
	NSYNC_LOW = "010"
	SHIFT_DONE = "101"
	SHIFT_HIGH = "100"
	SHIFT_LOW = "011"

Analyzing hierarchy for module <SCALER_TOPv2> in library <work> with parameters.
	L0_START = "00000000000000000000000000000000"
	L1_GATED_START = "00000000000000000000000000010110"
	L1_START = "00000000000000000000000000001100"
	L2_GATED_START = "00000000000000000000000000011100"
	L2_START = "00000000000000000000000000010010"
	L3_GATED_START = "00000000000000000000000000011110"
	L3_START = "00000000000000000000000000010100"
	NUM_L0 = "00000000000000000000000000001100"
	NUM_L1 = "00000000000000000000000000000110"
	NUM_L2 = "00000000000000000000000000000010"
	NUM_L3 = "00000000000000000000000000000001"
	NUM_SCALERS = "00000000000000000000000000010110"
	REF_PULSE_INDEX = "00000000000000000000000000010101"

Analyzing hierarchy for module <RF_Pow_Ben> in library <work>.

Analyzing hierarchy for module <MESSv2> in library <work> with parameters.
	FSM_BITS = "00000000000000000000000000000011"
	HK_RD = "100"
	HK_WR = "011"
	IDENT = "SURF"
	IDLE = "000"
	LAB_RD = "010"
	LAB_WR = "001"
	REG_RD = "110"
	REG_WR = "101"
	VERSION = "00001011000100010100000000000100"
	VER_BOARDREV = "0000"
	VER_DAY = "00010001"
	VER_MAJOR = "0100"
	VER_MINOR = "0000"
	VER_MONTH = "1011"
	VER_REV = "00000100"
	WAIT = "111"

Analyzing hierarchy for module <SURF_debug_multiplexer> in library <work>.

Analyzing hierarchy for module <clk100_wizard> in library <work>.

Analyzing hierarchy for module <clkwiz> in library <work>.

Analyzing hierarchy for entity <CH_input> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <ANITA4_Trigger_Map> in library <work>.

Analyzing hierarchy for module <ANITA_L0_scalers> in library <work>.

Analyzing hierarchy for module <ANITA4_dual_L1_trigger> in library <work> with parameters.
	BOT = "00000000000000000000000000000000"
	BOT_TOP_SR_LENGTH = "00000000000000000000000000000100"
	BOT_TOP_WINDOW = "00000000000000000000000000000011"
	L0_ONESHOT_LENGTH = "00000000000000000000000000000001"
	MID = "00000000000000000000000000000001"
	MID_TOP_SR_LENGTH = "00000000000000000000000000000011"
	MID_TOP_WINDOW = "00000000000000000000000000000010"
	TOP = "00000000000000000000000000000010"

Analyzing hierarchy for module <flag_sync> in library <work> with parameters.
	CLKA = "POSEDGE"
	CLKB = "POSEDGE"

Analyzing hierarchy for module <lab_adc_test> in library <work> with parameters.
	CLEAR = "01"
	COUNT = "10"
	DONE = "11"
	FSM_BITS = "00000000000000000000000000000010"
	IDLE = "00"

Analyzing hierarchy for module <LAB_CTRL_v2> in library <work> with parameters.
	COUNT_MAX = "1001001001000"
	NUM_CHANNELS = "00000000000000000000000000001001"
	NUM_SAMPLES = "00000000000000000000000100000000"
	NUM_TAIL_SAMPLES = "00000000000000000000000000000100"

Analyzing hierarchy for module <LAB_RAM_v2> in library <work>.

Analyzing hierarchy for module <SCALER_CLOCK_v2> in library <work> with parameters.
	MATCH = "1000001000110101"

Analyzing hierarchy for module <ANITA3_scaler> in library <work> with parameters.
	PRESCALE = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <SURF_command_receiver_v2> in library <work> with parameters.
	BUF_BIT_0 = "0010"
	BUF_BIT_1 = "0011"
	DIGITIZE = "0101"
	FSM_BITS = "00000000000000000000000000000100"
	IDLE = "0000"
	NCLOCK_BITS = "00000000000000000000000000000011"
	NWAIT_CLOCKS = "00000000000000000000000000000110"
	SHIFT = "0100"
	WAIT = "0001"

Analyzing hierarchy for module <dac_address_remap> in library <work>.

Analyzing hierarchy for module <L0_scaler_single> in library <work> with parameters.
	STUCK_CHECK_LENGTH = "00000000000000000000000000001000"
	STUCK_CHECK_TAP = "00000000000000000000000000000111"

Analyzing hierarchy for module <ANITA4_trig_single_pol_fast_retrig> in library <work> with parameters.
	ONESHOT = "00000000000000000000000000000001"

Analyzing hierarchy for module <flag_sync> in library <work> with parameters.
	CLKA = "POSEDGE"
	CLKB = "POSEDGE"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TOP_v38>.
WARNING:Xst:852 - "../rtl/TOP_v38.v" line 188: Unconnected input port 'ps_en_i' of instance 'u_infrastructure' is tied to GND.
WARNING:Xst:852 - "../rtl/TOP_v38.v" line 188: Unconnected input port 'ps_incdec_i' of instance 'u_infrastructure' is tied to GND.
Module <TOP_v38> is correct for synthesis.
 
Analyzing module <SURF_infrastructure> in library <work>.
	REF_CLOCK = "33MHZ"
Module <SURF_infrastructure> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_ibufds_clk125> in unit <SURF_infrastructure>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <u_ibufds_clk125> in unit <SURF_infrastructure>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <u_ibufds_clk125> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_ibufds_clk125> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_ibufds_clk125> in unit <SURF_infrastructure>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_ibufds_clk125> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_ibufds_clk125> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_ref_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <u_ref_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <u_ref_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_ref_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_ref_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_ref_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_ref_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[0].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[0].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "SLEW =  SLOW" for instance <LAB[0].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[0].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[0].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "SLEW =  SLOW" for instance <LAB[0].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[0].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <LAB[0].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LAB[0].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LAB[0].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LAB[0].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LAB[0].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[0].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "INIT =  0" for instance <LAB[0].CLK33.u_refp> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[1].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[1].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "SLEW =  SLOW" for instance <LAB[1].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[1].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[1].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "SLEW =  SLOW" for instance <LAB[1].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[1].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <LAB[1].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LAB[1].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LAB[1].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LAB[1].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LAB[1].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[1].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "INIT =  0" for instance <LAB[1].CLK33.u_refp> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[2].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[2].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "SLEW =  SLOW" for instance <LAB[2].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[2].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[2].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "SLEW =  SLOW" for instance <LAB[2].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[2].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <LAB[2].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LAB[2].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LAB[2].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LAB[2].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LAB[2].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[2].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "INIT =  0" for instance <LAB[2].CLK33.u_refp> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[3].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[3].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "SLEW =  SLOW" for instance <LAB[3].u_l1_obuf> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[3].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[3].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "SLEW =  SLOW" for instance <LAB[3].u_refp_obufds> in unit <SURF_infrastructure>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LAB[3].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <LAB[3].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LAB[3].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LAB[3].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LAB[3].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LAB[3].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LAB[3].u_hold_ibufds> in unit <SURF_infrastructure>.
    Set user-defined property "INIT =  0" for instance <LAB[3].CLK33.u_refp> in unit <SURF_infrastructure>.
Analyzing module <clk100_wizard> in library <work>.
Module <clk100_wizard> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "CLKIN_PERIOD =  30.000000" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <clk100_wizard>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clk100_wizard>.
Analyzing module <clkwiz> in library <work>.
Module <clkwiz> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "CLKIN_PERIOD =  8.000000" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  VARIABLE" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <clkwiz>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clkwiz>.
Analyzing Entity <trig_rx> in library <work> (Architecture <behavioral>).
Entity <trig_rx> analyzed. Unit <trig_rx> generated.

Analyzing Entity <CH_input> in library <work> (Architecture <behavioral>).
    Set user-defined property "DIFF_TERM =  FALSE" for instance <in_buf_u> in unit <CH_input>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <in_buf_u> in unit <CH_input>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <in_buf_u> in unit <CH_input>.
Entity <CH_input> analyzed. Unit <CH_input> generated.

Analyzing module <TURF_Processor_ANITA4> in library <work>.
Module <TURF_Processor_ANITA4> is correct for synthesis.
 
Analyzing module <ANITA4_Trigger_Map> in library <work>.
Module <ANITA4_Trigger_Map> is correct for synthesis.
 
Analyzing module <ANITA_L0_scalers> in library <work>.
Module <ANITA_L0_scalers> is correct for synthesis.
 
Analyzing module <L0_scaler_single> in library <work>.
	STUCK_CHECK_LENGTH = 32'sb00000000000000000000000000001000
	STUCK_CHECK_TAP = 32'sb00000000000000000000000000000111
Module <L0_scaler_single> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <FDCE_scaler_latch> in unit <L0_scaler_single>.
Analyzing module <flag_sync> in library <work>.
	CLKA = "POSEDGE"
	CLKB = "POSEDGE"
Module <flag_sync> is correct for synthesis.
 
Analyzing module <ANITA4_dual_L1_trigger> in library <work>.
	BOT = 32'sb00000000000000000000000000000000
	BOT_TOP_SR_LENGTH = 32'sb00000000000000000000000000000100
	BOT_TOP_WINDOW = 32'sb00000000000000000000000000000011
	L0_ONESHOT_LENGTH = 32'sb00000000000000000000000000000001
	MID = 32'sb00000000000000000000000000000001
	MID_TOP_SR_LENGTH = 32'sb00000000000000000000000000000011
	MID_TOP_WINDOW = 32'sb00000000000000000000000000000010
	TOP = 32'sb00000000000000000000000000000010
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 55: Unconnected input port 'CLR' of instance 'PHI_L0[0].u_bot_r' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 58: Unconnected input port 'CLR' of instance 'PHI_L0[0].u_bot_l' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 61: Unconnected input port 'CLR' of instance 'PHI_L0[0].u_mid_r' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 64: Unconnected input port 'CLR' of instance 'PHI_L0[0].u_mid_l' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 67: Unconnected input port 'CLR' of instance 'PHI_L0[0].u_top_r' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 70: Unconnected input port 'CLR' of instance 'PHI_L0[0].u_top_l' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 55: Unconnected input port 'CLR' of instance 'PHI_L0[1].u_bot_r' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 58: Unconnected input port 'CLR' of instance 'PHI_L0[1].u_bot_l' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 61: Unconnected input port 'CLR' of instance 'PHI_L0[1].u_mid_r' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 64: Unconnected input port 'CLR' of instance 'PHI_L0[1].u_mid_l' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 67: Unconnected input port 'CLR' of instance 'PHI_L0[1].u_top_r' is tied to GND.
WARNING:Xst:852 - "../rtl/ANITA4_dual_L1_trigger.v" line 70: Unconnected input port 'CLR' of instance 'PHI_L0[1].u_top_l' is tied to GND.
Module <ANITA4_dual_L1_trigger> is correct for synthesis.
 
    Set user-defined property "IOB =  FORCE" for signal <L2>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = FALSE" for signal <mid_top_coincidence_0>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = FALSE" for signal <mid_top_coincidence_1>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = FALSE" for signal <bot_top_coincidence_0>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = FALSE" for signal <bot_top_coincidence_1>.
Analyzing module <ANITA4_trig_single_pol_fast_retrig> in library <work>.
	ONESHOT = 32'sb00000000000000000000000000000001
Module <ANITA4_trig_single_pol_fast_retrig> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <FDCE_latch> in unit <ANITA4_trig_single_pol_fast_retrig>.
    Set user-defined property "IOB =  TRUE" for instance <FDCE_latch> in unit <ANITA4_trig_single_pol_fast_retrig>.
    Set user-defined property "INIT =  0" for instance <FDCE_reg> in unit <ANITA4_trig_single_pol_fast_retrig>.
Analyzing module <LAB_TOPv2> in library <work>.
Module <LAB_TOPv2> is correct for synthesis.
 
Analyzing module <lab_adc_test> in library <work>.
	CLEAR = 2'b01
	COUNT = 2'b10
	DONE = 2'b11
	FSM_BITS = 32'sb00000000000000000000000000000010
	IDLE = 2'b00
Module <lab_adc_test> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_wclk> in unit <lab_adc_test>.
    Set user-defined property "IOB =  TRUE" for signal <clr_reg>.
    Set user-defined property "IOB =  TRUE" for signal <ramp_reg>.
Analyzing module <LAB_CTRL_v2> in library <work>.
	COUNT_MAX = 13'b1001001001000
	NUM_CHANNELS = 32'sb00000000000000000000000000001001
	NUM_SAMPLES = 32'sb00000000000000000000000100000000
	NUM_TAIL_SAMPLES = 32'sb00000000000000000000000000000100
Module <LAB_CTRL_v2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_rco_latch> in unit <LAB_CTRL_v2>.
    Set user-defined property "IOB =  TRUE" for instance <u_rco_latch> in unit <LAB_CTRL_v2>.
    Set user-defined property "IOB =  TRUE" for signal <cs_q>.
    Set user-defined property "IOB =  TRUE" for signal <hitbus_q>.
    Set user-defined property "IOB =  TRUE" for signal <dat_q>.
    Set user-defined property "IOB =  TRUE" for signal <selmain_q>.
    Set user-defined property "IOB =  TRUE" for signal <seltail_q>.
    Set user-defined property "IOB =  TRUE" for signal <s_q>.
Analyzing module <LAB_RAM_v2> in library <work>.
Module <LAB_RAM_v2> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_A =  000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_B =  000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "SRVAL_A =  000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "SRVAL_B =  000000000" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <bram_A> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_A =  000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_B =  000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "SRVAL_A =  000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "SRVAL_B =  000000000" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <bram_B> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_A =  000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "INIT_B =  000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "SRVAL_A =  000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "SRVAL_B =  000000000" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <bram_C> in unit <LAB_RAM_v2>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <bram_C> in unit <LAB_RAM_v2>.
Analyzing module <DAC_CTRL_v3> in library <work>.
	DONE = 3'b110
	FSM_BITS = 32'sb00000000000000000000000000000011
	IDLE = 3'b000
	LOAD = 3'b001
	NSYNC_LOW = 3'b010
	SHIFT_DONE = 3'b101
	SHIFT_HIGH = 3'b100
	SHIFT_LOW = 3'b011
Module <DAC_CTRL_v3> is correct for synthesis.
 
    Set user-defined property "IOB =  TRUE" for signal <nsync_reg>.
    Set user-defined property "IOB =  TRUE" for signal <sclk_reg>.
Analyzing module <SCALER_TOPv2> in library <work>.
	L0_START = 32'sb00000000000000000000000000000000
	L1_GATED_START = 32'sb00000000000000000000000000010110
	L1_START = 32'sb00000000000000000000000000001100
	L2_GATED_START = 32'sb00000000000000000000000000011100
	L2_START = 32'sb00000000000000000000000000010010
	L3_GATED_START = 32'sb00000000000000000000000000011110
	L3_START = 32'sb00000000000000000000000000010100
	NUM_L0 = 32'sb00000000000000000000000000001100
	NUM_L1 = 32'sb00000000000000000000000000000110
	NUM_L2 = 32'sb00000000000000000000000000000010
	NUM_L3 = 32'sb00000000000000000000000000000001
	NUM_SCALERS = 32'sb00000000000000000000000000010110
	REF_PULSE_INDEX = 32'sb00000000000000000000000000010101
Module <SCALER_TOPv2> is correct for synthesis.
 
Analyzing module <SCALER_CLOCK_v2> in library <work>.
	MATCH = 16'b1000001000110101
Module <SCALER_CLOCK_v2> is correct for synthesis.
 
Analyzing module <ANITA3_scaler> in library <work>.
	PRESCALE = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000010000
Module <ANITA3_scaler> is correct for synthesis.
 
Analyzing module <RF_Pow_Ben> in library <work>.
Module <RF_Pow_Ben> is correct for synthesis.
 
Analyzing module <MESSv2> in library <work>.
	FSM_BITS = 32'sb00000000000000000000000000000011
	HK_RD = 3'b100
	HK_WR = 3'b011
	IDENT = "SURF"
	IDLE = 3'b000
	LAB_RD = 3'b010
	LAB_WR = 3'b001
	REG_RD = 3'b110
	REG_WR = 3'b101
	VERSION = 32'b00001011000100010100000000000100
	VER_BOARDREV = 4'b0000
	VER_DAY = 8'b00010001
	VER_MAJOR = 4'b0100
	VER_MINOR = 4'b0000
	VER_MONTH = 4'b1011
	VER_REV = 8'b00000100
	WAIT = 3'b111
Module <MESSv2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <LDBUF[0].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[0].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[0].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[0].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[1].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[1].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[1].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[1].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[2].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[2].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[2].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[2].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[3].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[3].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[3].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[3].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[4].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[4].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[4].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[4].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[5].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[5].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[5].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[5].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[6].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[6].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[6].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[6].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[7].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[7].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[7].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[7].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[8].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[8].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[8].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[8].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[9].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[9].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[9].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[9].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[10].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[10].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[10].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[10].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[11].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[11].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[11].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[11].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[12].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[12].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[12].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[12].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[13].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[13].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[13].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[13].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[14].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[14].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[14].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[14].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[15].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[15].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[15].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[15].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[16].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[16].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[16].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[16].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[17].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[17].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[17].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[17].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[18].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[18].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[18].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[18].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[19].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[19].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[19].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[19].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[20].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[20].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[20].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[20].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[21].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[21].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[21].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[21].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[22].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[22].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[22].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[22].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[23].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[23].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[23].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[23].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[24].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[24].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[24].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[24].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[25].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[25].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[25].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[25].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[26].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[26].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[26].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[26].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[27].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[27].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[27].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[27].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[28].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[28].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[28].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[28].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[29].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[29].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[29].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[29].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[30].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[30].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[30].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[30].u_ldoe> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[31].u_ld> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[31].u_ld> in unit <MESSv2>.
    Set user-defined property "INIT =  0" for instance <LDBUF[31].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for instance <LDBUF[31].u_ldoe> in unit <MESSv2>.
    Set user-defined property "IOB =  TRUE" for signal <nrd_q>.
    Set user-defined property "IOB =  TRUE" for signal <nwr_q>.
    Set user-defined property "IOB =  TRUE" for signal <ldi_q>.
    Set user-defined property "IOB =  TRUE" for signal <wnr_q>.
    Set user-defined property "IOB =  TRUE" for signal <nready_q>.
    Set user-defined property "IOB =  TRUE" for signal <nbterm_q>.
    Set user-defined property "IOB =  TRUE" for signal <la_q>.
    Set user-defined property "IOB =  TRUE" for signal <ncs2_q>.
    Set user-defined property "IOB =  TRUE" for signal <ncs3_q>.
    Set user-defined property "IOB =  TRUE" for signal <nads_q>.
Analyzing module <SURF_command_receiver_v2> in library <work>.
	BUF_BIT_0 = 4'b0010
	BUF_BIT_1 = 4'b0011
	DIGITIZE = 4'b0101
	FSM_BITS = 32'sb00000000000000000000000000000100
	IDLE = 4'b0000
	NCLOCK_BITS = 32'sb00000000000000000000000000000011
	NWAIT_CLOCKS = 32'sb00000000000000000000000000000110
	SHIFT = 4'b0100
	WAIT = 4'b0001
Module <SURF_command_receiver_v2> is correct for synthesis.
 
    Set user-defined property "IOB =  TRUE" for signal <cmd_in>.
Analyzing module <dac_address_remap> in library <work>.
Module <dac_address_remap> is correct for synthesis.
 
Analyzing module <SURF_debug_multiplexer> in library <work>.
Module <SURF_debug_multiplexer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <m> in unit <DAC_CTRL_v3> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wr_addr_MSB<4>> in unit <RF_Pow_Ben> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wr_addr_LSB<4>> in unit <RF_Pow_Ben> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wr_addr_LSB<3>> in unit <RF_Pow_Ben> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <DAC_CTRL_v3>.
    Related source file is "../rtl/DAC_CTRL_v3.v".
WARNING:Xst:647 - Input <dac_dat_i<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Clock enable       | $old_toggle_63            (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <dac_dat_out>.
    Found 2-bit register for signal <dac_sel>.
    Found 2-bit adder carry out for signal <dac_sel_plus_one$addsub0000>.
    Found 128-bit register for signal <dac_shift_regs>.
    Found 48-bit register for signal <dac_storage<0>>.
    Found 48-bit register for signal <dac_storage<1>>.
    Found 48-bit register for signal <dac_storage<2>>.
    Found 48-bit register for signal <dac_storage<3>>.
    Found 48-bit register for signal <dac_storage<4>>.
    Found 48-bit register for signal <dac_storage<5>>.
    Found 48-bit register for signal <dac_storage<6>>.
    Found 48-bit register for signal <dac_storage<7>>.
    Found 1-bit register for signal <nsync_reg>.
    Found 1-bit register for signal <sclk_reg>.
    Found 4-bit register for signal <shift_count>.
    Found 4-bit adder carry out for signal <shift_count_plus_one$addsub0000>.
    Found 1-bit register for signal <toggle>.
    Found 1-bit register for signal <update_d>.
    Found 1-bit register for signal <update_slow>.
    Found 1-bit register for signal <updating>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 540 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 Multiplexer(s).
Unit <DAC_CTRL_v3> synthesized.


Synthesizing Unit <RF_Pow_Ben>.
    Related source file is "../rtl/RF_Pow_Ben.v".
WARNING:Xst:647 - Input <RCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <sampleCount_debug> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1780 - Signal <wr_timing_addr_MSB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_timing_addr_LSB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <channelWrap> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <changeSigHold_counter_wrap<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wr_addr_MSB<0>> equivalent to <wr_addr_LSB<0>> has been removed
    Register <wr_addr_MSB<1>> equivalent to <wr_addr_LSB<1>> has been removed
    Register <wr_addr_MSB<2>> equivalent to <wr_addr_LSB<2>> has been removed
    Found finite state machine <FSM_1> for signal <sample_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | rst_i                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 115.
    Found 1-bit register for signal <AD_nBusy_buf>.
    Found 1-bit register for signal <AD_nBusy_reg>.
    Found 1-bit register for signal <AD_nCONVST_reg>.
    Found 1-bit register for signal <AD_nRD_reg>.
    Found 512-bit register for signal <block_ram>.
    Found 1-bit register for signal <changeSig_flag>.
    Found 6-bit up counter for signal <changeSigHold_counter>.
    Found 6-bit adder carry out for signal <changeSigHold_counter_wrap$addsub0000>.
    Found 1-bit register for signal <changeSigHold_flag>.
    Found 5-bit register for signal <convst_timer>.
    Found 5-bit adder for signal <convst_timer$share0000> created at line 150.
    Found 3-bit up counter for signal <MUXSel_reg>.
    Found 1-bit register for signal <phase>.
    Found 26-bit up accumulator for signal <RF_PowAdder>.
    Found 16-bit register for signal <RFPWR_reg>.
    Found 1-bit register for signal <sample_flag>.
    Found 2-bit register for signal <sample_timer>.
    Found 2-bit adder for signal <sample_timer$addsub0000> created at line 160.
    Found 16-bit up counter for signal <sampleCount>.
    Found 1-bit register for signal <sampleHold_flag>.
    Found 3-bit register for signal <wr_addr_LSB<2:0>>.
    Found 1-bit register for signal <wr_addr_MSB<3>>.
    Found 2-bit up counter for signal <wrapCount>.
    Found 2-bit register for signal <write_state>.
    Found 2-bit adder for signal <write_state$addsub0000> created at line 268.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <block_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred   1 Accumulator(s).
	inferred 550 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <RF_Pow_Ben> synthesized.


Synthesizing Unit <SURF_debug_multiplexer>.
    Related source file is "../rtl/SURF_debug_multiplexer.v".
    Found 35-bit register for signal <mux_reg>.
    Found 35-bit 4-to-1 multiplexer for signal <mux_reg$mux0000> created at line 82.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <SURF_debug_multiplexer> synthesized.


Synthesizing Unit <ANITA4_Trigger_Map>.
    Related source file is "../rtl/ANITA4_Trigger_Map.v".
WARNING:Xst:647 - Input <A1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A2_B<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A3_B<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A4_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A2<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A3<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ANITA4_Trigger_Map> synthesized.


Synthesizing Unit <flag_sync>.
    Related source file is "../rtl/Verilog_Library/flag_sync.v".
    Found 1-bit xor2 for signal <out_clkB>.
    Found 1-bit xor2 for signal <busy_clkA>.
    Found 1-bit register for signal <FlagToggle_clkA>.
    Found 3-bit register for signal <SyncA_clkB>.
    Found 2-bit register for signal <SyncB_clkA>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <flag_sync> synthesized.


Synthesizing Unit <SCALER_CLOCK_v2>.
    Related source file is "../rtl/SCALER_CLOCK_v2.v".
    Found 16-bit up counter for signal <counter>.
    Found 1-bit register for signal <khz_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <SCALER_CLOCK_v2> synthesized.


Synthesizing Unit <ANITA3_scaler>.
    Related source file is "../rtl/ANITA3_scaler.v".
    Found 16-bit register for signal <counter>.
    Found 16-bit adder carry out for signal <counter_plus_one$addsub0000>.
    Found 16-bit register for signal <scaler>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ANITA3_scaler> synthesized.


Synthesizing Unit <SURF_command_receiver_v2>.
    Related source file is "../rtl/SURF_command_receiver_v2.v".
WARNING:Xst:646 - Signal <counter_plus_one<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk33_i                   (rising_edge)        |
    | Reset              | rst_i                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <buf_bit>.
    Found 1-bit register for signal <cmd_in>.
    Found 1-bit register for signal <cmd_in_sync>.
    Found 3-bit up counter for signal <counter>.
    Found 3-bit adder carry out for signal <counter_plus_one$addsub0000>.
    Found 4-bit register for signal <digitize_flag>.
    Found 5-bit register for signal <shift_counter>.
    Found 5-bit adder carry out for signal <shift_counter_plus_one$addsub0000>.
    Found 32-bit register for signal <shift_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <SURF_command_receiver_v2> synthesized.


Synthesizing Unit <dac_address_remap>.
    Related source file is "../rtl/dac_address_remap.v".
    Found 32x5-bit ROM for signal <dac_addr>.
    Summary:
	inferred   1 ROM(s).
Unit <dac_address_remap> synthesized.


Synthesizing Unit <SCALER_TOPv2>.
    Related source file is "../rtl/SCALER_TOPv2.v".
WARNING:Xst:653 - Signal <scaler_data_out<31>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <scaler_data_out<21>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <gated_scaler<11:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64x32-bit dual-port RAM <Mram_scaler_ram> for signal <scaler_ram>.
    Found 21-bit register for signal <gated_scaler>.
    Found 1-bit register for signal <maybe_reading_too_slow>.
    Found 1-bit register for signal <reading>.
    Found 16-bit register for signal <ref_pulse_count>.
    Found 16-bit up counter for signal <ref_pulse_counter>.
    Found 2-bit register for signal <ref_pulse_reg>.
    Found 5-bit register for signal <scaler_addr_count>.
    Found 5-bit adder carry out for signal <scaler_addr_count_plus_one$addsub0000>.
    Found 1-bit register for signal <scaler_bank>.
    Found 32-bit register for signal <scaler_out>.
    Found 16-bit 32-to-1 multiplexer for signal <scaler_ram$varindex0000> created at line 131.
    Found 1-bit register for signal <updating>.
    Found 1-bit register for signal <was_updating>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Counter(s).
	inferred  81 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <SCALER_TOPv2> synthesized.


Synthesizing Unit <MESSv2>.
    Related source file is "../rtl/MESSv2.v".
WARNING:Xst:653 - Signal <register_data<15:8>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <ready_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ldo_mux_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ldo_in_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ldo_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lab_address_predictor_plus_one<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_sample> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bterm_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit tristate buffer for signal <LD>.
    Found 6-bit register for signal <board_id>.
    Found 1-bit register for signal <busy_flag>.
    Found 1-bit register for signal <clr_all>.
    Found 1-bit register for signal <clr_evt>.
    Found 4-bit up counter for signal <event_count>.
    Found 7-bit up counter for signal <hk_counter>.
    Found 32-bit 4-to-1 multiplexer for signal <hk_dat_mux>.
    Found 6-bit register for signal <la_q>.
    Found 6-bit register for signal <lab_address_predictor>.
    Found 6-bit adder carry out for signal <lab_address_predictor_plus_one$addsub0000>.
    Found 1-bit register for signal <lab_burst_read>.
    Found 5-bit register for signal <lab_page_register>.
    Found 2-bit register for signal <lab_sel>.
    Found 32-bit register for signal <ldi_q>.
    Found 1-bit register for signal <nads_q>.
    Found 1-bit register for signal <nbterm_q>.
    Found 1-bit register for signal <ncs2_q>.
    Found 1-bit register for signal <ncs3_q>.
    Found 1-bit register for signal <nrd_q>.
    Found 1-bit register for signal <nready_q>.
    Found 1-bit register for signal <nwr_q>.
    Found 1-bit register for signal <ready_lab>.
    Found 1-bit register for signal <ready_regs_or_hk>.
    Found 32-bit 16-to-1 multiplexer for signal <register_data_mux>.
    Found 32-bit register for signal <regs_or_hk>.
    Found 32-bit register for signal <short_mask>.
    Found 1-bit register for signal <update_dac>.
    Found 1-bit register for signal <wnr_q>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 136 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  64 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <MESSv2> synthesized.


Synthesizing Unit <clk100_wizard>.
    Related source file is "clk100_wizard.v".
Unit <clk100_wizard> synthesized.


Synthesizing Unit <clkwiz>.
    Related source file is "clkwiz.v".
Unit <clkwiz> synthesized.


Synthesizing Unit <CH_input>.
    Related source file is "/home/ise/git/firmware-surf/rtl/CH_input.vhd".
Unit <CH_input> synthesized.


Synthesizing Unit <L0_scaler_single>.
    Related source file is "../rtl/L0_scaler_single.v".
    Found 2-bit up counter for signal <phase>.
    Found 4-bit register for signal <pulse_abcd>.
    Found 2-bit register for signal <pulse_sync>.
    Found 8-bit register for signal <stuck_check>.
    Found 1-bit register for signal <trig_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
Unit <L0_scaler_single> synthesized.


Synthesizing Unit <ANITA4_trig_single_pol_fast_retrig>.
    Related source file is "../rtl/ANITA4_trig_single_pol_fast_retrig.v".
WARNING:Xst:647 - Input <CLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FORCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 1-bit register for signal <trig_oneshot>.
    Found 1-bit register for signal <trig_pipeline<0>>.
    Found 1-bit register for signal <trig_reset<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ANITA4_trig_single_pol_fast_retrig> synthesized.


Synthesizing Unit <lab_adc_test>.
    Related source file is "../rtl/lab_adc_test.v".
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clock_reset>.
    Found 1-bit register for signal <clr_reg>.
    Found 12-bit register for signal <counter>.
    Found 12-bit adder carry out for signal <counter_plus_one$addsub0000>.
    Found 1-bit register for signal <done_flag>.
    Found 1-bit register for signal <ramp_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <lab_adc_test> synthesized.


Synthesizing Unit <LAB_CTRL_v2>.
    Related source file is "../rtl/LAB_CTRL_v2.v".
    Found 13-bit register for signal <counter>.
    Found 13-bit adder carry out for signal <counter_plus_one$addsub0000>.
    Found 13-bit register for signal <counter_store_1>.
    Found 13-bit register for signal <counter_store_2>.
    Found 4-bit register for signal <cs_q>.
    Found 12-bit register for signal <dat_q>.
    Found 2-bit register for signal <delay>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <hitbus_q>.
    Found 1-bit register for signal <reading>.
    Found 8-bit register for signal <s_q>.
    Found 1-bit register for signal <selmain_q>.
    Found 1-bit register for signal <seltail_q>.
    Found 1-bit register for signal <tail_select>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <LAB_CTRL_v2> synthesized.


Synthesizing Unit <LAB_RAM_v2>.
    Related source file is "../rtl/LAB_RAM_v2.v".
    Found 32-bit 4-to-1 multiplexer for signal <dat_muxed>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <LAB_RAM_v2> synthesized.


Synthesizing Unit <SURF_infrastructure>.
    Related source file is "../rtl/SURF_infrastructure.v".
WARNING:Xst:647 - Input <CMD_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <status<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <reset>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <SURF_infrastructure> synthesized.


Synthesizing Unit <trig_rx>.
    Related source file is "/home/ise/git/firmware-surf/rtl/Trig_RX.vhd".
Unit <trig_rx> synthesized.


Synthesizing Unit <LAB_TOPv2>.
    Related source file is "../rtl/LAB_TOPv2.v".
WARNING:Xst:1305 - Output <dat_o> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <ram_dat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 35-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 213.
    Found 30-bit register for signal <lab_debug_multiplexed>.
    Found 2-bit register for signal <lab_debug_sel>.
    Found 4-bit register for signal <lab_done>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <LAB_TOPv2> synthesized.


Synthesizing Unit <ANITA_L0_scalers>.
    Related source file is "../rtl/ANITA_L0_scalers.v".
Unit <ANITA_L0_scalers> synthesized.


Synthesizing Unit <ANITA4_dual_L1_trigger>.
    Related source file is "../rtl/ANITA4_dual_L1_trigger.v".
WARNING:Xst:646 - Signal <mid_sr<1><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mid_sr<0><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bot_sr<1><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bot_sr<0><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <L2_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <bot_delay_0>.
    Found 2-bit register for signal <bot_delay_1>.
    Found 1-bit register for signal <bot_top_coincidence_0>.
    Found 1-bit register for signal <bot_top_coincidence_1>.
    Found 4-bit register for signal <bot_top_sr_0>.
    Found 4-bit register for signal <bot_top_sr_1>.
    Found 2-bit register for signal <L1_top>.
    Found 2-bit register for signal <L2>.
    Found 2-bit register for signal <L2_all_reg>.
    Found 2-bit register for signal <L2_bot_mid>.
    Found 3-bit register for signal <L2_PHI[0].L2_reset_sr>.
    Found 3-bit register for signal <L2_PHI[1].L2_reset_sr>.
    Found 2-bit register for signal <mid_delay_0>.
    Found 2-bit register for signal <mid_delay_1>.
    Found 1-bit register for signal <mid_top_coincidence_0>.
    Found 1-bit register for signal <mid_top_coincidence_1>.
    Found 3-bit register for signal <mid_top_sr_0>.
    Found 3-bit register for signal <mid_top_sr_1>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <ANITA4_dual_L1_trigger> synthesized.


Synthesizing Unit <TURF_Processor_ANITA4>.
    Related source file is "../rtl/TURF_Processor_ANITA4.v".
WARNING:Xst:1305 - Output <MON> is never assigned. Tied to value 000.
WARNING:Xst:647 - Input <mask_i<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mask_i<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <scal_o<31:22>> is never assigned. Tied to value 0000000000.
WARNING:Xst:1305 - Output <scal_o<20>> is never assigned. Tied to value 0.
    Found 1-bit register for signal <ref_pulse_registered>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <TURF_Processor_ANITA4> synthesized.


Synthesizing Unit <TOP_v38>.
    Related source file is "../rtl/TOP_v38.v".
WARNING:Xst:1780 - Signal <vio_control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio_async_in<7:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <vio_async_in<4:0>> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:646 - Signal <signals_debug<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sampleCount_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mon_scaler> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_muxer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk250b> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk125> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adder_debug<27:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adder_debug<22:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <L1MON4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <L1MON3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <L1MON2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CR<31:22>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Big_Counter_debug> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <TOP_v38> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit dual-port RAM                               : 1
# ROMs                                                 : 2
 32x5-bit ROM                                          : 2
# Adders/Subtractors                                   : 48
 12-bit adder carry out                                : 4
 13-bit adder carry out                                : 4
 16-bit adder carry out                                : 30
 2-bit adder                                           : 2
 2-bit adder carry out                                 : 1
 3-bit adder carry out                                 : 1
 4-bit adder carry out                                 : 1
 5-bit adder                                           : 1
 5-bit adder carry out                                 : 2
 6-bit adder carry out                                 : 2
# Counters                                             : 20
 16-bit up counter                                     : 3
 2-bit up counter                                      : 12
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 26-bit up accumulator                                 : 1
# Registers                                            : 683
 1-bit register                                        : 347
 12-bit register                                       : 40
 13-bit register                                       : 12
 16-bit register                                       : 103
 2-bit register                                        : 78
 21-bit register                                       : 1
 3-bit register                                        : 70
 30-bit register                                       : 1
 32-bit register                                       : 5
 35-bit register                                       : 1
 4-bit register                                        : 6
 5-bit register                                        : 4
 6-bit register                                        : 3
 8-bit register                                        : 12
# Multiplexers                                         : 19
 1-bit 4-to-1 multiplexer                              : 1
 12-bit 4-to-1 multiplexer                             : 8
 16-bit 32-to-1 multiplexer                            : 2
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 5
 35-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# Xors                                                 : 136
 1-bit xor2                                            : 136

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <u_labtop/LAB[0].u_test/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <u_labtop/LAB[1].u_test/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <u_labtop/LAB[2].u_test/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <u_labtop/LAB[3].u_test/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <u_mess/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 111   | 011
 011   | 100
 101   | 101
 100   | 110
 110   | 111
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <u_mess/u_receiver/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u_RF_power/sample_state/FSM> on signal <sample_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_dacs/state/FSM> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0100000
 101   | 0010000
 110   | 1000000
-------------------
Reading core <../par/ipcore_dir/event_fifo.ngc>.
Loading core <event_fifo> for timing and area information for instance <u_fifo>.
WARNING:Xst:1290 - Hierarchical block <u_mux> is unconnected in block <TOP_v38>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <dac_dat_out_12> in Unit <u_dacs> is equivalent to the following 3 FFs/Latches, which will be removed : <dac_dat_out_13> <dac_dat_out_14> <dac_dat_out_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_2> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_2> <block_ram_26_2> <block_ram_27_2> <block_ram_30_2> <block_ram_28_2> <block_ram_29_2> <block_ram_31_2> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_3> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_3> <block_ram_26_3> <block_ram_27_3> <block_ram_30_3> <block_ram_28_3> <block_ram_29_3> <block_ram_31_3> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_4> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_4> <block_ram_26_4> <block_ram_27_4> <block_ram_30_4> <block_ram_28_4> <block_ram_29_4> <block_ram_31_4> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_5> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_5> <block_ram_26_5> <block_ram_27_5> <block_ram_30_5> <block_ram_28_5> <block_ram_29_5> <block_ram_31_5> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_6> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_6> <block_ram_26_6> <block_ram_27_6> <block_ram_30_6> <block_ram_28_6> <block_ram_29_6> <block_ram_31_6> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_7> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_7> <block_ram_26_7> <block_ram_27_7> <block_ram_30_7> <block_ram_28_7> <block_ram_29_7> <block_ram_31_7> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_12> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_12> <block_ram_26_12> <block_ram_27_12> <block_ram_30_12> <block_ram_28_12> <block_ram_29_12> <block_ram_31_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_8> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_8> <block_ram_26_8> <block_ram_27_8> <block_ram_30_8> <block_ram_28_8> <block_ram_29_8> <block_ram_31_8> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_13> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_13> <block_ram_26_13> <block_ram_27_13> <block_ram_30_13> <block_ram_28_13> <block_ram_29_13> <block_ram_31_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_9> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_9> <block_ram_26_9> <block_ram_27_9> <block_ram_30_9> <block_ram_28_9> <block_ram_29_9> <block_ram_31_9> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_14> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_14> <block_ram_26_14> <block_ram_27_14> <block_ram_30_14> <block_ram_28_14> <block_ram_29_14> <block_ram_31_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_10> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_10> <block_ram_26_10> <block_ram_27_10> <block_ram_30_10> <block_ram_28_10> <block_ram_29_10> <block_ram_31_10> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_11> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_11> <block_ram_26_11> <block_ram_27_11> <block_ram_30_11> <block_ram_28_11> <block_ram_29_11> <block_ram_31_11> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_15> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_15> <block_ram_26_15> <block_ram_27_15> <block_ram_30_15> <block_ram_28_15> <block_ram_29_15> <block_ram_31_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_0> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_0> <block_ram_26_0> <block_ram_27_0> <block_ram_30_0> <block_ram_28_0> <block_ram_29_0> <block_ram_31_0> 
INFO:Xst:2261 - The FF/Latch <block_ram_24_1> in Unit <u_RF_power> is equivalent to the following 7 FFs/Latches, which will be removed : <block_ram_25_1> <block_ram_26_1> <block_ram_27_1> <block_ram_30_1> <block_ram_28_1> <block_ram_29_1> <block_ram_31_1> 
WARNING:Xst:1426 - The value init of the FF/Latch wr_addr_MSB_3 hinder the constant cleaning in the block u_RF_power.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <counter_0> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gated_scaler_20> has a constant value of 0 in block <u_scalers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_0> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_1> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_2> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_3> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_4> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_5> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_6> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_7> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_8> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_9> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_10> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_11> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_12> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_13> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_14> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_ram_24_15> (without init value) has a constant value of 0 in block <u_RF_power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_15> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_14> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_13> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_12> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_11> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_10> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_9> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_8> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_7> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_6> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_5> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_4> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_3> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_2> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_1> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_0> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dac_dat_out_12> has a constant value of 0 in block <u_dacs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_1> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_2> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_3> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_4> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_5> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_6> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_7> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_8> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_9> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_10> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_11> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_12> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_13> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_14> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_15> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_0> has a constant value of 0 in block <u_L3_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_0> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <gated_scaler_0> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_1> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_2> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_3> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_4> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_5> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_6> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_7> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_8> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_9> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_10> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:2677 - Node <gated_scaler_11> of sequential type is unconnected in block <u_scalers>.
WARNING:Xst:1293 - FF/Latch <counter_15> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_14> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_13> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_12> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_11> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_10> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_9> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_8> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_7> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_6> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_5> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_4> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_3> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_2> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_1> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_15> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_14> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_13> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_12> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_11> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_10> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_9> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_8> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_7> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_6> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_5> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_4> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_3> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_2> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scaler_1> has a constant value of 0 in block <u_L3_mon_scaler>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <MESSv2>.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal la_q may hinder XST clustering optimizations.
Unit <MESSv2> synthesized (advanced).

Synthesizing (advanced) Unit <SCALER_TOPv2>.
INFO:Xst:3226 - The RAM <Mram_scaler_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <scaler_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk33_i>       | rise     |
    |     weA            | connected to signal <updating>      | high     |
    |     addrA          | connected to signal <scaler_addr_count> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk33_i>       | rise     |
    |     addrB          | connected to signal <scal_addr_i>   |          |
    |     doB            | connected to signal <scaler_out>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <SCALER_TOPv2> synthesized (advanced).
WARNING:Xst:2677 - Node <gated_scaler_0> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_1> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_2> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_3> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_4> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_5> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_6> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_7> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_8> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_9> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_10> of sequential type is unconnected in block <SCALER_TOPv2>.
WARNING:Xst:2677 - Node <gated_scaler_11> of sequential type is unconnected in block <SCALER_TOPv2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# RAMs                                                 : 1
 64x32-bit dual-port block RAM                         : 1
# ROMs                                                 : 2
 32x5-bit ROM                                          : 2
# Adders/Subtractors                                   : 48
 12-bit adder carry out                                : 4
 13-bit adder carry out                                : 4
 16-bit adder carry out                                : 30
 2-bit adder                                           : 2
 2-bit adder carry out                                 : 1
 3-bit adder carry out                                 : 1
 4-bit adder carry out                                 : 1
 5-bit adder                                           : 1
 5-bit adder carry out                                 : 2
 6-bit adder carry out                                 : 2
# Counters                                             : 20
 16-bit up counter                                     : 3
 2-bit up counter                                      : 12
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 26-bit up accumulator                                 : 1
# Registers                                            : 3457
 Flip-Flops                                            : 3457
# Multiplexers                                         : 107
 1-bit 4-to-1 multiplexer                              : 97
 16-bit 32-to-1 multiplexer                            : 2
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 5
 35-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 136
 1-bit xor2                                            : 136

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <dac_dat_out_12> has a constant value of 0 in block <DAC_CTRL_v3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dac_dat_out_13> has a constant value of 0 in block <DAC_CTRL_v3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dac_dat_out_14> has a constant value of 0 in block <DAC_CTRL_v3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dac_dat_out_15> has a constant value of 0 in block <DAC_CTRL_v3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch wr_addr_MSB_3 hinder the constant cleaning in the block RF_Pow_Ben.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <block_ram_28_15> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_14> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_13> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_12> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_11> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_10> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_9> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_8> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_7> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_6> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_5> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_4> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_3> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_2> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_1> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_28_0> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_15> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_14> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_13> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_12> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_11> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_10> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_9> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_8> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_7> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_6> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_5> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_4> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_3> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_2> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_1> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_30_0> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_15> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_14> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_13> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_12> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_11> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_10> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_9> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_8> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_7> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_6> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_5> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_4> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_3> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_2> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_1> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_31_0> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_15> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_14> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_13> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_12> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_11> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_10> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_9> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_8> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_7> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_6> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_5> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_4> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_3> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_2> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_1> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_29_0> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_15> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_14> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_13> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_12> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_11> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_10> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_9> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_8> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_7> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_6> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_5> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_4> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_3> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_2> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_1> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_25_0> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_15> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_14> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_13> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_12> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_11> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_10> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_9> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_8> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_7> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_6> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_5> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_4> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_3> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_2> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_1> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_24_0> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_15> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_14> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_13> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_12> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_11> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_10> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_9> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_8> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_7> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_6> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_5> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_4> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_3> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_2> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_1> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_27_0> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_15> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_14> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_13> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_12> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_11> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_10> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_9> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_8> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_7> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_6> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_5> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_4> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_3> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_2> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_1> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_ram_26_0> (without init value) has a constant value of 0 in block <RF_Pow_Ben>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lab_debug_sel_0> in Unit <LAB_TOPv2> is equivalent to the following FF/Latch, which will be removed : <lab_debug_sel_1> 
WARNING:Xst:1293 - FF/Latch <gated_scaler_20> has a constant value of 0 in block <SCALER_TOPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lab_debug_sel_0> has a constant value of 0 in block <LAB_TOPv2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance bram_A in unit bram_A of type RAMB16_S18_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance bram_B in unit bram_B of type RAMB16_S18_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance bram_C in unit bram_C of type RAMB16_S18_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram in unit U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
WARNING:Xst:1989 - Unit <SCALER_TOPv2>: instances <u_L3_scaler>, <u_L3_mon_scaler> of unit <ANITA3_scaler> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <u_mess/state_FSM_FFd1> in Unit <TOP_v38> is equivalent to the following FF/Latch, which will be removed : <u_mess/ready_regs_or_hk> 

Optimizing unit <TOP_v38> ...

Optimizing unit <DAC_CTRL_v3> ...

Optimizing unit <RF_Pow_Ben> ...
INFO:Xst:2261 - The FF/Latch <block_ram_0_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_16_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_3_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_19_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_0_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_16_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_3_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_19_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_0_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_16_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_3_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_19_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_0_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_16_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_3_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_19_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_1_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_17_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_6_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_22_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_1_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_17_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_6_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_22_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_1_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_17_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_6_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_22_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_1_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_17_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_6_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_22_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_2_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_18_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_7_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_23_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_2_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_18_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_7_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_23_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_2_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_18_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_7_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_23_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_2_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_18_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_7_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_23_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_5_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_21_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_5_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_21_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_5_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_21_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_5_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_21_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_4_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_20_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_4_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_20_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_4_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_20_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_4_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_20_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_0_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_16_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_3_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_19_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_0_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_16_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_3_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_19_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_0_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_16_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_3_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_19_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_0_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_16_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_3_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_19_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_1_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_17_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_6_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_22_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_1_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_17_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_6_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_22_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_1_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_17_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_6_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_22_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_1_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_17_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_6_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_22_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_2_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_18_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_7_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_23_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_2_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_18_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_7_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_23_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_2_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_18_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_7_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_23_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_2_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_18_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_7_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_23_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_5_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_21_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_5_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_21_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_5_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_21_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_5_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_21_15> 
INFO:Xst:2261 - The FF/Latch <block_ram_4_12> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_20_12> 
INFO:Xst:2261 - The FF/Latch <block_ram_4_13> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_20_13> 
INFO:Xst:2261 - The FF/Latch <block_ram_4_14> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_20_14> 
INFO:Xst:2261 - The FF/Latch <block_ram_4_15> in Unit <RF_Pow_Ben> is equivalent to the following FF/Latch, which will be removed : <block_ram_20_15> 

Optimizing unit <SURF_debug_multiplexer> ...

Optimizing unit <flag_sync> ...

Optimizing unit <ANITA3_scaler> ...

Optimizing unit <SURF_command_receiver_v2> ...

Optimizing unit <lab_adc_test> ...

Optimizing unit <LAB_CTRL_v2> ...

Optimizing unit <LAB_RAM_v2> ...

Optimizing unit <SCALER_TOPv2> ...

Optimizing unit <L0_scaler_single> ...

Optimizing unit <SURF_infrastructure> ...

Optimizing unit <trig_rx> ...

Optimizing unit <LAB_TOPv2> ...

Optimizing unit <ANITA4_dual_L1_trigger> ...

Optimizing unit <ANITA_L0_scalers> ...
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_12> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_12> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_RF_power/AD_nBusy_reg> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_RF_power/AD_nBusy_buf> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_34> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_33> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_32> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_31> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_30> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_29> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_28> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_27> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_26> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_25> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_24> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_23> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_22> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_21> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_20> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_19> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_18> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_17> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_16> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_15> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_14> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_13> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_12> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_11> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_10> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_9> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_8> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_7> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_6> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_5> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_4> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_3> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_2> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_1> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_mux/mux_reg_0> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_29> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_28> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_27> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_26> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_25> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_24> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_23> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_22> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_21> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_20> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_19> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_18> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_17> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_16> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_15> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_14> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_13> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_12> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_11> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_10> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_9> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_8> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_7> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_6> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_5> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_4> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_3> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_2> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_1> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:2677 - Node <u_labtop/lab_debug_multiplexed_0> of sequential type is unconnected in block <TOP_v38>.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_15> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_14> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_13> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_11> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_10> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_9> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_8> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_7> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_6> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_5> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_4> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_3> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_2> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_1> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_scalers/u_L3_scaler/counter_0> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_15> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_14> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_13> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_11> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_10> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_9> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_8> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_7> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_6> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_5> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_4> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_3> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_2> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_1> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_scalers/u_L3_scaler/scaler_0> has a constant value of 0 in block <TOP_v38>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_v38, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <u_mess/u_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <u_mess/u_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <u_mess/u_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <u_mess/u_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <u_mess/u_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <u_mess/u_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 

Pipelining and Register Balancing Report ...

Processing Unit <TOP_v38> :
	Register(s) u_labtop/LAB[0].u_test/state_FSM_FFd1 has(ve) been backward balanced into : u_labtop/LAB[0].u_test/state_FSM_FFd1_BRB0 u_labtop/LAB[0].u_test/state_FSM_FFd1_BRB1 .
	Register(s) u_labtop/LAB[0].u_test/state_FSM_FFd2 has(ve) been backward balanced into : u_labtop/LAB[0].u_test/state_FSM_FFd2_BRB0 u_labtop/LAB[0].u_test/state_FSM_FFd2_BRB2 u_labtop/LAB[0].u_test/state_FSM_FFd2_BRB3.
	Register(s) u_labtop/LAB[1].u_test/state_FSM_FFd1 has(ve) been backward balanced into : u_labtop/LAB[1].u_test/state_FSM_FFd1_BRB0 u_labtop/LAB[1].u_test/state_FSM_FFd1_BRB1 .
	Register(s) u_labtop/LAB[1].u_test/state_FSM_FFd2 has(ve) been backward balanced into : u_labtop/LAB[1].u_test/state_FSM_FFd2_BRB0 u_labtop/LAB[1].u_test/state_FSM_FFd2_BRB2 u_labtop/LAB[1].u_test/state_FSM_FFd2_BRB3.
	Register(s) u_labtop/LAB[2].u_test/state_FSM_FFd1 has(ve) been backward balanced into : u_labtop/LAB[2].u_test/state_FSM_FFd1_BRB0 u_labtop/LAB[2].u_test/state_FSM_FFd1_BRB1 .
	Register(s) u_labtop/LAB[2].u_test/state_FSM_FFd2 has(ve) been backward balanced into : u_labtop/LAB[2].u_test/state_FSM_FFd2_BRB0 u_labtop/LAB[2].u_test/state_FSM_FFd2_BRB2 u_labtop/LAB[2].u_test/state_FSM_FFd2_BRB3.
	Register(s) u_labtop/LAB[3].u_test/state_FSM_FFd1 has(ve) been backward balanced into : u_labtop/LAB[3].u_test/state_FSM_FFd1_BRB0 u_labtop/LAB[3].u_test/state_FSM_FFd1_BRB1 .
	Register(s) u_labtop/LAB[3].u_test/state_FSM_FFd2 has(ve) been backward balanced into : u_labtop/LAB[3].u_test/state_FSM_FFd2_BRB0 u_labtop/LAB[3].u_test/state_FSM_FFd2_BRB2 u_labtop/LAB[3].u_test/state_FSM_FFd2_BRB3.
Unit <TOP_v38> processed.
FlipFlop u_mess/hk_counter_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <TOP_v38> :
	Found 3-bit shift register for signal <u_infrastructure/reset_3>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_0>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_2>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_3>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_4>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_5>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_6>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_7>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_8>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_9>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_10>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_11>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_lab/counter_store_2_12>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_0>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_2>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_3>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_4>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_5>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_6>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_7>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_8>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_9>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_10>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_11>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_lab/counter_store_2_12>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_0>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_2>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_3>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_4>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_5>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_6>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_7>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_8>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_9>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_10>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_11>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_lab/counter_store_2_12>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_0>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_2>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_3>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_4>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_5>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_6>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_7>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_8>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_9>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_10>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_11>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_lab/counter_store_2_12>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_read_done_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_read_done_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_digitize_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_digitize_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_readout_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[0].u_readout_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_read_done_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_read_done_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_digitize_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_digitize_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_readout_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[1].u_readout_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_read_done_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_read_done_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_digitize_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_digitize_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_readout_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[2].u_readout_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_read_done_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_read_done_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_digitize_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_digitize_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_readout_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_labtop/LAB[3].u_readout_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[4].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[4].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[5].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L1_SCALER_LOOP[5].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L2_PHI[1].u_L2_scaler/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_trig_phi0/L2_PHI[1].u_L2_scaler/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/L0_SCALER_LOOP[2].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA_1>.
	Found 2-bit shift register for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1>.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/stuck_check_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <TOP_v38> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2937
 Flip-Flops                                            : 2937
# Shift Registers                                      : 189
 2-bit shift register                                  : 188
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP_v38.ngr
Top Level Output File Name         : TOP_v38
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 318

Cell Usage :
# BELS                             : 4931
#      GND                         : 16
#      INV                         : 195
#      LUT1                        : 572
#      LUT2                        : 221
#      LUT2_D                      : 1
#      LUT2_L                      : 8
#      LUT3                        : 1134
#      LUT3_D                      : 7
#      LUT4                        : 789
#      LUT4_D                      : 15
#      LUT4_L                      : 7
#      MUXCY                       : 623
#      MUXF5                       : 560
#      MUXF6                       : 96
#      MUXF7                       : 48
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 622
# FlipFlops/Latches                : 3210
#      FD                          : 478
#      FD_1                        : 65
#      FDC                         : 3
#      FDCE                        : 38
#      FDCE_1                      : 12
#      FDDRRSE                     : 8
#      FDE                         : 1585
#      FDP                         : 11
#      FDPE                        : 4
#      FDR                         : 336
#      FDRE                        : 610
#      FDRS                        : 8
#      FDRS_1                      : 1
#      FDRSE                       : 4
#      FDS                         : 36
#      FDSE                        : 6
#      LDCPE                       : 4
#      OFDDRRSE                    : 1
# RAMS                             : 14
#      RAMB16                      : 14
# Shift Registers                  : 189
#      SRL16                       : 189
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 269
#      IBUF                        : 87
#      IBUFDS                      : 6
#      IBUFDS_DIFF_OUT             : 32
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 103
#      OBUFDS                      : 8
# DCMs                             : 2
#      DCM                         : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg456-4 

 Number of Slices:                     2360  out of  20480    11%  
 Number of Slice Flip Flops:           2965  out of  40960     7%  
 Number of 4 input LUTs:               3138  out of  40960     7%  
    Number used as logic:              2949
    Number used as Shift registers:     189
 Number of IOs:                         318
 Number of bonded IOBs:                 316  out of    333    94%  
    IOB Flip Flops:                     245
 Number of BRAMs:                        14  out of     40    35%  
 Number of GCLKs:                         6  out of      8    75%  
 Number of DCMs:                          2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                   | Load  |
-----------------------------------+-----------------------------------------+-------+
BCLKO                              | IBUFG+BUFG                              | 2914  |
HOLD_P<0>                          | IBUFDS                                  | 1     |
HOLD_P<1>                          | IBUFDS                                  | 1     |
HOLD_P<2>                          | IBUFDS                                  | 1     |
HOLD_P<3>                          | IBUFDS                                  | 1     |
BCLKO                              | u_infrastructure/u_clk100/DCM_INST:CLKFX| 368   |
CLK125_P                           | u_infrastructure/u_clk125/DCM_INST:CLK2X| 112   |
VTRG_A2TC<6>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A2TC<7>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A2TC<4>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A2TC<5>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A2TC<0>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A2TC<1>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A3TC<6>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A3TC<7>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A3TC<4>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A3TC<5>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A3TC<0>                       | IBUFDS_DIFF_OUT                         | 2     |
VTRG_A3TC<1>                       | IBUFDS_DIFF_OUT                         | 2     |
-----------------------------------+-----------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                             | Buffer(FF name)                                                                                                          | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 13    |
TCS_0_OBUF(XST_GND:G)                                                                                                                                      | NONE(u_labtop/LAB[0].u_lab/u_rco_latch)                                                                                  | 8     |
u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                     | 8     |
u_mess/clr_all(u_mess/clr_all:Q)                                                                                                                           | NONE(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                        | 6     |
u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                        | 2     |
u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)           | 2     |
u_trigger/u_trig_phi0/PHI_L0[0].u_bot_l/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[0].u_bot_l/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[0].u_bot_l/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[0].u_bot_r/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[0].u_bot_r/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[0].u_bot_r/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[0].u_mid_l/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[0].u_mid_l/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[0].u_mid_l/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[0].u_mid_r/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[0].u_mid_r/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[0].u_mid_r/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[0].u_top_l/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[0].u_top_l/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[0].u_top_l/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[1].u_bot_r/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[1].u_bot_r/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[1].u_bot_r/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[1].u_mid_r/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[1].u_mid_r/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[1].u_mid_r/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/FDCE_latch)                                                                 | 2     |
u_trigger/u_trig_phi0/PHI_L0[1].u_top_r/trig_reset_0(u_trigger/u_trig_phi0/PHI_L0[1].u_top_r/trig_reset_0:Q)                                               | NONE(u_trigger/u_trig_phi0/PHI_L0[1].u_top_r/FDCE_latch)                                                                 | 2     |
u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(u_mess/u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                        | 1     |
u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[0].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/pulse_sync_1:Q)                         | NONE(u_trigger/u_scalers/L0_SCALERS[10].u_scaler_100Mhz/FDCE_scaler_latch)                                               | 1     |
u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/pulse_sync_1:Q)                         | NONE(u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/FDCE_scaler_latch)                                               | 1     |
u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[1].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[2].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[4].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/pulse_sync_1(u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/pulse_sync_1:Q)                           | NONE(u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/FDCE_scaler_latch)                                                | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.049ns (Maximum Frequency: 71.179MHz)
   Minimum input arrival time before clock: 5.834ns
   Maximum output required time after clock: 7.408ns
   Maximum combinational path delay: 7.342ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BCLKO'
  Clock period: 14.049ns (frequency: 71.179MHz)
  Total number of paths / destination ports: 50204 / 6667
-------------------------------------------------------------------------
Delay:               4.683ns (Levels of Logic = 1)
  Source:            u_labtop/LAB[0].u_test/state_FSM_FFd2_BRB3 (FF)
  Destination:       u_labtop/LAB[0].u_test/counter_0 (FF)
  Source Clock:      BCLKO rising 3.0X
  Destination Clock: BCLKO rising 3.0X

  Data Path: u_labtop/LAB[0].u_test/state_FSM_FFd2_BRB3 to u_labtop/LAB[0].u_test/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.720   1.216  u_labtop/LAB[0].u_test/state_FSM_FFd2_BRB3 (u_labtop/LAB[0].u_test/state_FSM_FFd2_BRB3)
     LUT4:I0->O           13   0.551   1.170  u_labtop/LAB[0].u_test/counter_not00011 (u_labtop/LAB[0].u_test/clock_reset_mux00001)
     FDR:R                     1.026          u_labtop/LAB[0].u_test/counter_0
    ----------------------------------------
    Total                      4.683ns (2.297ns logic, 2.386ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK125_P'
  Clock period: 7.868ns (frequency: 127.097MHz)
  Total number of paths / destination ports: 200 / 160
-------------------------------------------------------------------------
Delay:               3.934ns (Levels of Logic = 1)
  Source:            u_trigger/u_trig_phi0/bot_delay_1_0 (FF)
  Destination:       u_trigger/u_trig_phi0/L1_SCALER_LOOP[0].u_scaler_sync/FlagToggle_clkA (FF)
  Source Clock:      CLK125_P rising 2.0X
  Destination Clock: CLK125_P rising 2.0X

  Data Path: u_trigger/u_trig_phi0/bot_delay_1_0 to u_trigger/u_trig_phi0/L1_SCALER_LOOP[0].u_scaler_sync/FlagToggle_clkA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.720   1.260  u_trigger/u_trig_phi0/bot_delay_1_0 (u_trigger/u_trig_phi0/bot_delay_1_0)
     LUT3:I0->O            1   0.551   0.801  u_trigger/u_trig_phi0/L1_SCALER_LOOP[0].u_scaler_sync/FlagToggle_clkA_and00001 (u_trigger/u_trig_phi0/L1_SCALER_LOOP[0].u_scaler_sync/FlagToggle_clkA_and0000)
     FDE:CE                    0.602          u_trigger/u_trig_phi0/L1_SCALER_LOOP[0].u_scaler_sync/FlagToggle_clkA
    ----------------------------------------
    Total                      3.934ns (1.873ns logic, 2.061ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BCLKO'
  Total number of paths / destination ports: 459 / 238
-------------------------------------------------------------------------
Offset:              5.834ns (Levels of Logic = 28)
  Source:            AD_D<0> (PAD)
  Destination:       u_RF_power/RF_PowAdder_25 (FF)
  Destination Clock: BCLKO rising

  Data Path: AD_D<0> to u_RF_power/RF_PowAdder_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.319  AD_D_0_IBUF (AD_D_0_IBUF)
     LUT2:I1->O            1   0.551   0.000  u_RF_power/Maccum_RF_PowAdder_lut<0> (u_RF_power/Maccum_RF_PowAdder_lut<0>)
     MUXCY:S->O            1   0.500   0.000  u_RF_power/Maccum_RF_PowAdder_cy<0> (u_RF_power/Maccum_RF_PowAdder_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<1> (u_RF_power/Maccum_RF_PowAdder_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<2> (u_RF_power/Maccum_RF_PowAdder_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<3> (u_RF_power/Maccum_RF_PowAdder_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<4> (u_RF_power/Maccum_RF_PowAdder_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<5> (u_RF_power/Maccum_RF_PowAdder_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<6> (u_RF_power/Maccum_RF_PowAdder_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<7> (u_RF_power/Maccum_RF_PowAdder_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<8> (u_RF_power/Maccum_RF_PowAdder_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<9> (u_RF_power/Maccum_RF_PowAdder_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<10> (u_RF_power/Maccum_RF_PowAdder_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<11> (u_RF_power/Maccum_RF_PowAdder_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<12> (u_RF_power/Maccum_RF_PowAdder_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<13> (u_RF_power/Maccum_RF_PowAdder_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<14> (u_RF_power/Maccum_RF_PowAdder_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<15> (u_RF_power/Maccum_RF_PowAdder_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<16> (u_RF_power/Maccum_RF_PowAdder_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<17> (u_RF_power/Maccum_RF_PowAdder_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<18> (u_RF_power/Maccum_RF_PowAdder_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<19> (u_RF_power/Maccum_RF_PowAdder_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<20> (u_RF_power/Maccum_RF_PowAdder_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<21> (u_RF_power/Maccum_RF_PowAdder_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<22> (u_RF_power/Maccum_RF_PowAdder_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<23> (u_RF_power/Maccum_RF_PowAdder_cy<23>)
     MUXCY:CI->O           0   0.064   0.000  u_RF_power/Maccum_RF_PowAdder_cy<24> (u_RF_power/Maccum_RF_PowAdder_cy<24>)
     XORCY:CI->O           1   0.904   0.000  u_RF_power/Maccum_RF_PowAdder_xor<25> (u_RF_power/Result<25>)
     FDRE:D                    0.203          u_RF_power/RF_PowAdder_25
    ----------------------------------------
    Total                      5.834ns (4.515ns logic, 1.319ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HOLD_P<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            A_RCO (PAD)
  Destination:       u_labtop/LAB[0].u_lab/u_rco_latch (LATCH)
  Destination Clock: HOLD_P<0> rising

  Data Path: A_RCO to u_labtop/LAB[0].u_lab/u_rco_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  A_RCO_IBUF (A_RCO_IBUF)
     LDCPE:D                   0.203          u_labtop/LAB[0].u_lab/u_rco_latch
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HOLD_P<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            B_RCO (PAD)
  Destination:       u_labtop/LAB[1].u_lab/u_rco_latch (LATCH)
  Destination Clock: HOLD_P<1> rising

  Data Path: B_RCO to u_labtop/LAB[1].u_lab/u_rco_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  B_RCO_IBUF (B_RCO_IBUF)
     LDCPE:D                   0.203          u_labtop/LAB[1].u_lab/u_rco_latch
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HOLD_P<2>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            C_RCO (PAD)
  Destination:       u_labtop/LAB[2].u_lab/u_rco_latch (LATCH)
  Destination Clock: HOLD_P<2> rising

  Data Path: C_RCO to u_labtop/LAB[2].u_lab/u_rco_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  C_RCO_IBUF (C_RCO_IBUF)
     LDCPE:D                   0.203          u_labtop/LAB[2].u_lab/u_rco_latch
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HOLD_P<3>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            D_RCO (PAD)
  Destination:       u_labtop/LAB[3].u_lab/u_rco_latch (LATCH)
  Destination Clock: HOLD_P<3> rising

  Data Path: D_RCO to u_labtop/LAB[3].u_lab/u_rco_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  D_RCO_IBUF (D_RCO_IBUF)
     LDCPE:D                   0.203          u_labtop/LAB[3].u_lab/u_rco_latch
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BCLKO'
  Total number of paths / destination ports: 159 / 127
-------------------------------------------------------------------------
Offset:              7.408ns (Levels of Logic = 1)
  Source:            u_mess/LDBUF[31].u_ldoe (FF)
  Destination:       LD<31> (PAD)
  Source Clock:      BCLKO falling

  Data Path: u_mess/LDBUF[31].u_ldoe to LD<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.720   0.801  u_mess/LDBUF[31].u_ldoe (u_mess/LD<31>_ldo_q<31>_not0000_inv)
     IOBUF:T->IO               5.887          LD_31_IOBUF (LD<31>)
    ----------------------------------------
    Total                      7.408ns (6.607ns logic, 0.801ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK125_P'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            u_trigger/u_trig_phi0/L2_1 (FF)
  Destination:       L1_N<2> (PAD)
  Source Clock:      CLK125_P rising 2.0X

  Data Path: u_trigger/u_trig_phi0/L2_1 to L1_N<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.720   0.801  u_trigger/u_trig_phi0/L2_1 (u_trigger/u_trig_phi0/L2_1)
     OBUFDS:I->O               5.644          u_infrastructure/LAB[2].u_l1_obuf (L1_P<2>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 72 / 68
-------------------------------------------------------------------------
Delay:               7.342ns (Levels of Logic = 2)
  Source:            HOLD_P<1> (PAD)
  Destination:       B_NRUN (PAD)

  Data Path: HOLD_P<1> to B_NRUN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           2   0.821   0.877  u_infrastructure/LAB[1].u_hold_ibufds (HOLD<1>)
     OBUF:I->O                 5.644          B_NRUN_OBUF (B_NRUN)
    ----------------------------------------
    Total                      7.342ns (6.465ns logic, 0.877ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 5.03 secs
 
--> 


Total memory usage is 721692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  425 (   0 filtered)
Number of infos    :  113 (   0 filtered)

