<stg><name>compute</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="11">
<![CDATA[
entry:9 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:10 %store_ln132 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="11">
<![CDATA[
entry:9 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln132 = br void %VITIS_LOOP_137_2

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_137_2:0 %j_7 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_137_2:1 %icmp_ln132 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_137_2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_137_2:3 %add_ln132 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_137_2:4 %br_ln132 = br i1 %icmp_ln132, void %fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin, void %for.end16

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:4 %zext_ln136 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:5 %reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:6 %reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:7 %trunc_ln136 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:8 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:9 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:17 %store_ln132 = store i7 %add_ln132, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.end16:0 %ret_ln146 = ret

]]></Node>
<StgValue><ssdm name="ret_ln146"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:8 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:9 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:10 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:11 %tmp_1 = hmul i16 %reg_file_0_0_load, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:11 %tmp_1 = hmul i16 %reg_file_0_0_load, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:12 %call_ln136 = call void @compute_Pipeline_VITIS_LOOP_137_2, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:1 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:2 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:12 %call_ln136 = call void @compute_Pipeline_VITIS_LOOP_137_2, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:13 %specresourcelimit_ln145 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_4, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln145"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:14 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:15 %specresourcelimit_ln145 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln145"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:16 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.1_begin:18 %br_ln132 = br void %VITIS_LOOP_137_2

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="reg_file_0_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="reg_file_6_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="reg_file_6_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="reg_file_7_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="reg_file_7_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="StgValue_65" to="j" fromId="65" toId="8">
</dataflow>
<dataflow id="67" from="reg_file_0_0" to="reg_file_0_0_addr" fromId="58" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_68" to="reg_file_0_0_addr" fromId="68" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_68" to="reg_file_0_0_addr" fromId="68" toId="9">
</dataflow>
<dataflow id="71" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="9" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_72" to="store_ln132" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="j" to="store_ln132" fromId="8" toId="11">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="reg_file_0_0" to="specmemcore_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="85" from="reg_file_4_0" to="specmemcore_ln0" fromId="59" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="90" from="reg_file_4_1" to="specmemcore_ln0" fromId="60" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="95" from="reg_file_6_0" to="specmemcore_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="16">
</dataflow>
<dataflow id="100" from="reg_file_6_1" to="specmemcore_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="16">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="17">
</dataflow>
<dataflow id="105" from="reg_file_7_0" to="specmemcore_ln0" fromId="63" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="110" from="reg_file_7_1" to="specmemcore_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="111" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="18">
</dataflow>
<dataflow id="114" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="9" toId="19">
</dataflow>
<dataflow id="115" from="j" to="j_7" fromId="8" toId="21">
</dataflow>
<dataflow id="116" from="j_7" to="icmp_ln132" fromId="21" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_117" to="icmp_ln132" fromId="117" toId="22">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="119" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_121" to="empty" fromId="121" toId="23">
</dataflow>
<dataflow id="123" from="StgValue_121" to="empty" fromId="121" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_121" to="empty" fromId="121" toId="23">
</dataflow>
<dataflow id="125" from="j_7" to="add_ln132" fromId="21" toId="24">
</dataflow>
<dataflow id="127" from="StgValue_126" to="add_ln132" fromId="126" toId="24">
</dataflow>
<dataflow id="128" from="icmp_ln132" to="br_ln132" fromId="22" toId="25">
</dataflow>
<dataflow id="130" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="j_7" to="lshr_ln" fromId="21" toId="26">
</dataflow>
<dataflow id="132" from="StgValue_65" to="lshr_ln" fromId="65" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_133" to="lshr_ln" fromId="133" toId="26">
</dataflow>
<dataflow id="135" from="lshr_ln" to="zext_ln136" fromId="26" toId="27">
</dataflow>
<dataflow id="136" from="reg_file_7_0" to="reg_file_7_0_addr" fromId="63" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_68" to="reg_file_7_0_addr" fromId="68" toId="28">
</dataflow>
<dataflow id="138" from="zext_ln136" to="reg_file_7_0_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="139" from="reg_file_7_1" to="reg_file_7_1_addr" fromId="64" toId="29">
</dataflow>
<dataflow id="140" from="StgValue_68" to="reg_file_7_1_addr" fromId="68" toId="29">
</dataflow>
<dataflow id="141" from="zext_ln136" to="reg_file_7_1_addr" fromId="27" toId="29">
</dataflow>
<dataflow id="142" from="j_7" to="trunc_ln136" fromId="21" toId="30">
</dataflow>
<dataflow id="143" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="28" toId="31">
</dataflow>
<dataflow id="144" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="29" toId="32">
</dataflow>
<dataflow id="145" from="add_ln132" to="store_ln132" fromId="24" toId="33">
</dataflow>
<dataflow id="146" from="j" to="store_ln132" fromId="8" toId="33">
</dataflow>
<dataflow id="147" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="28" toId="35">
</dataflow>
<dataflow id="148" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="29" toId="36">
</dataflow>
<dataflow id="150" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="149" toId="37">
</dataflow>
<dataflow id="151" from="reg_file_7_0_load" to="tmp" fromId="35" toId="37">
</dataflow>
<dataflow id="152" from="reg_file_7_1_load" to="tmp" fromId="36" toId="37">
</dataflow>
<dataflow id="153" from="trunc_ln136" to="tmp" fromId="30" toId="37">
</dataflow>
<dataflow id="154" from="reg_file_0_0_load" to="tmp_1" fromId="19" toId="38">
</dataflow>
<dataflow id="155" from="tmp" to="tmp_1" fromId="37" toId="38">
</dataflow>
<dataflow id="156" from="reg_file_0_0_load" to="tmp_1" fromId="19" toId="39">
</dataflow>
<dataflow id="157" from="tmp" to="tmp_1" fromId="37" toId="39">
</dataflow>
<dataflow id="159" from="compute_Pipeline_VITIS_LOOP_137_2" to="call_ln136" fromId="158" toId="40">
</dataflow>
<dataflow id="160" from="reg_file_6_1" to="call_ln136" fromId="62" toId="40">
</dataflow>
<dataflow id="161" from="reg_file_6_0" to="call_ln136" fromId="61" toId="40">
</dataflow>
<dataflow id="162" from="reg_file_4_1" to="call_ln136" fromId="60" toId="40">
</dataflow>
<dataflow id="163" from="reg_file_4_0" to="call_ln136" fromId="59" toId="40">
</dataflow>
<dataflow id="164" from="tmp_1" to="call_ln136" fromId="39" toId="40">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="165" toId="41">
</dataflow>
<dataflow id="168" from="empty_21" to="specloopname_ln130" fromId="167" toId="41">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="169" toId="42">
</dataflow>
<dataflow id="172" from="empty_1" to="rbegin" fromId="171" toId="42">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="169" toId="43">
</dataflow>
<dataflow id="175" from="empty_3" to="rbegin1" fromId="174" toId="43">
</dataflow>
<dataflow id="176" from="compute_Pipeline_VITIS_LOOP_137_2" to="call_ln136" fromId="158" toId="44">
</dataflow>
<dataflow id="177" from="reg_file_6_1" to="call_ln136" fromId="62" toId="44">
</dataflow>
<dataflow id="178" from="reg_file_6_0" to="call_ln136" fromId="61" toId="44">
</dataflow>
<dataflow id="179" from="reg_file_4_1" to="call_ln136" fromId="60" toId="44">
</dataflow>
<dataflow id="180" from="reg_file_4_0" to="call_ln136" fromId="59" toId="44">
</dataflow>
<dataflow id="181" from="tmp_1" to="call_ln136" fromId="39" toId="44">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln145" fromId="182" toId="45">
</dataflow>
<dataflow id="185" from="StgValue_184" to="specresourcelimit_ln145" fromId="184" toId="45">
</dataflow>
<dataflow id="187" from="empty_4" to="specresourcelimit_ln145" fromId="186" toId="45">
</dataflow>
<dataflow id="189" from="empty_0" to="specresourcelimit_ln145" fromId="188" toId="45">
</dataflow>
<dataflow id="190" from="empty_0" to="specresourcelimit_ln145" fromId="188" toId="45">
</dataflow>
<dataflow id="191" from="empty_0" to="specresourcelimit_ln145" fromId="188" toId="45">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="192" toId="46">
</dataflow>
<dataflow id="194" from="empty_3" to="rend2" fromId="174" toId="46">
</dataflow>
<dataflow id="195" from="rbegin1" to="rend2" fromId="43" toId="46">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln145" fromId="182" toId="47">
</dataflow>
<dataflow id="197" from="StgValue_184" to="specresourcelimit_ln145" fromId="184" toId="47">
</dataflow>
<dataflow id="199" from="empty_2" to="specresourcelimit_ln145" fromId="198" toId="47">
</dataflow>
<dataflow id="200" from="empty_0" to="specresourcelimit_ln145" fromId="188" toId="47">
</dataflow>
<dataflow id="201" from="empty_0" to="specresourcelimit_ln145" fromId="188" toId="47">
</dataflow>
<dataflow id="202" from="empty_0" to="specresourcelimit_ln145" fromId="188" toId="47">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="192" toId="48">
</dataflow>
<dataflow id="204" from="empty_1" to="rend" fromId="171" toId="48">
</dataflow>
<dataflow id="205" from="rbegin" to="rend" fromId="42" toId="48">
</dataflow>
<dataflow id="206" from="icmp_ln132" to="StgValue_3" fromId="22" toId="3">
</dataflow>
</dataflows>


</stg>
