Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z2

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_5s_1_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_5s_1_Z4

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_Z5

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_Z6

@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:24:115:24|Expecting wire for output connection, found r0
@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:24:115:24|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:24:115:24|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
