{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1526339259353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526339259354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "n-byte_uart EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"n-byte_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526339259384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526339259499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526339259499 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526339260003 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526339260019 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339260185 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526339260185 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339260186 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339260186 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339260186 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339260186 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339260186 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526339260186 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526339260186 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1526339261203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "n-byte_uart.sdc " "Synopsys Design Constraints File file not found: 'n-byte_uart.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~94\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~59\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~59\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~94\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~71\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~57\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~57\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~71\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~72\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~55\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~55\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~72\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~73\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~53\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~53\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~73\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~74\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~51\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~51\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~74\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~75\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~49\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~49\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~75\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~76\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~47\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~47\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~76\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~77\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~45\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~45\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~77\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~78\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~43\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~43\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~78\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~79\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~41\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~41\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~79\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~80\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~39\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~39\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~80\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~81\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~37\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~37\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~81\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~82\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~35\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~35\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~82\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~83\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~33\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~33\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~83\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~84\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~31\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~31\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~84\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~84\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~85\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~29\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~29\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~85\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~27\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~27\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~86\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~86\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~25\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~25\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~87\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~87\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~23\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~23\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~88\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~88\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~88\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~89\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~21\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~21\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~89\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~19\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~19\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~32\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~32\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~17\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~17\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~22\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~22\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~15\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~15\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~23\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~23\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~13\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~13\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~24\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~24\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~11\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~11\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~26\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~26\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~9\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~9\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~25\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~25\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~7\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~7\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~27\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~27\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~5\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~5\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~28\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~28\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~3\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~3\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~29\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~29\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~1\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~1\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~91\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~91\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~91\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~90\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~90\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339261495 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526339261495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526339261587 ""}  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526339261587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526339261587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|RX_data_i " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|RX_data_i" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339261587 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526339261587 ""}  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526339261587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526339262004 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526339262005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526339262006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526339262008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526339262010 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526339262011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526339262012 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526339262013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526339262040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1526339262040 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526339262040 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 1 34 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 1 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1526339262040 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1526339262040 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1526339262040 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339262040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339262040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339262040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339262040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339262040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339262040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339262040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339262040 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1526339262040 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1526339262040 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339262190 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1526339262190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526339266403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339266584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526339266630 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526339275709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339275709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526339276111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1526339280114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526339280114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1526339281763 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526339281763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339281763 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1526339281987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526339282014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526339282387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526339282387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526339282685 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339283146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/output_files/n-byte_uart.fit.smsg " "Generated suppressed messages file D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/output_files/n-byte_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526339283696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 158 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1289 " "Peak virtual memory: 1289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526339284345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 18:08:04 2018 " "Processing ended: Mon May 14 18:08:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526339284345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526339284345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526339284345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526339284345 ""}
