$date
	Mon Oct 21 11:08:28 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_binrip $end
$scope module b0 $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # a2 $end
$var wire 1 $ a1 $end
$var wire 1 % a0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
0!
$end
#4
0"
#5
1!
#10
1%
0!
#15
1!
#20
1$
0%
0!
#25
1!
#30
1%
0!
#35
1!
#40
1#
0$
0%
0!
#45
1!
#50
1%
0!
#55
1!
#60
1$
0%
0!
#65
1!
#70
1%
0!
#75
1!
#79
