 
# Yosys synthesis script for dsp_mul_signed_reg_output_is_not_reg
# Read source files
read -sv ${ROOT_PATH}/yosys/install/share/yosys/rapidsilicon/${ARCHITECTURE}/cell_sim_blackbox.v
verific -vlog-incdir ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_output_is_not_reg/
verific -vlog-libdir ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_output_is_not_reg/
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_output_is_not_reg/dsp_mul_signed_reg_output_is_not_reg.sv
verific -import dsp_mul_signed_reg_output_is_not_reg


# Technology mapping
hierarchy -top dsp_mul_signed_reg_output_is_not_reg



plugin -i synth-rs

synth_rs  -tech ${ARCHITECTURE} -de -goal delay     -max_device_dsp 154 -max_device_bram 154    -de_max_threads -1   

write_verilog -noexpr -nodec -v dsp_mul_signed_reg_output_is_not_reg_post_synth.v
write_blif dsp_mul_signed_reg_output_is_not_reg_post_synth.blif

  