Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 23 08:32:52 2018
| Host         : LAPTOP-1651HT6I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file locktop_sync_control_sets_placed.rpt
| Design       : locktop_sync
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      8 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              24 |           10 |
| No           | Yes                   | No                     |              17 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+---------------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------+---------------+---------------------------------+------------------+----------------+
| ~button1_IBUF_BUFG |               |                                 |                1 |              1 |
| ~button1_IBUF_BUFG |               | register1/correctCounter_reg[7] |                2 |              8 |
| ~button1_IBUF_BUFG |               | register2/unlocked_reg          |                4 |              9 |
|  button1_IBUF_BUFG |               | buttonReset_IBUF                |               10 |             24 |
+--------------------+---------------+---------------------------------+------------------+----------------+


