(footprint "SMB" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 6a9bfeed-c47a-442b-aa5a-e6e125c047f4)
  )
  (fp_text value "SMB" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 43d4acc8-2096-4b1b-821a-3c8526d5a1b8)
  )
  (fp_poly (pts
      (xy -3.5 -1.25)
      (xy -2.535 -1.25)
      (xy -2.5354 -2.2)
      (xy 2.535 -2.2)
      (xy 2.535 -1.25)
      (xy 3.5 -1.25)
      (xy 3.5 1.25)
      (xy 2.535 1.25)
      (xy 2.535 2.2)
      (xy -2.535 2.2)
      (xy -2.535 1.25)
      (xy -3.5 1.25)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 6deeea8d-0206-489d-b98a-324f2e666cd2))
  (fp_text reference ">NAME" (at -0.3 -3.5 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp ebf769cd-fd3d-4f36-9274-b9b10de05e4f)
  )
  (fp_text value ">VALUE" (at -0.3 -2.6 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 958fd44e-8555-4140-af94-ee8474bf94cd)
  )
  (fp_line (start -2.28 -1.97) (end 2.28 -1.97) (layer "F.SilkS") (width 0.127) (tstamp a328ad5f-17ae-4d43-9c05-332e7aa61cf6))
  (fp_line (start -2.28 1.97) (end 2.28 1.97) (layer "F.SilkS") (width 0.127) (tstamp 2ff79587-4757-44f4-9366-6c2f5df27c57))
  (fp_line (start -2.285 -1.97) (end -2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp be8dad50-f329-4187-a5fa-d64867c24234))
  (fp_line (start -2.285 1.97) (end -2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp 09c93c1c-2a46-44ac-9f13-b56d251501d5))
  (fp_line (start 2.285 -1.97) (end 2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp 013f3700-1dfc-43e8-b99d-c6510e5a4226))
  (fp_line (start 2.285 1.97) (end 2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp 6a428b0e-8d6a-4331-a37f-d6cf9a950aa4))
  (fp_line (start -0.6 -1.9) (end -0.6 1.9) (layer "F.SilkS") (width 0.254) (tstamp 4b9b0a36-5574-4f01-b299-45e4711b9184))
  (pad "CATHODE" smd rect (at -2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp f6e63f96-af30-46a5-95e1-d1b6439eda2c))
  (pad "ANODE" smd rect (at 2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 6934c5e3-894c-4cfd-9669-0fb6b05f1b9d))
)
