DESCRIPTION=A Verilog simulation and synthesis tool
EAPI=0
HOMEPAGE=http://www.icarus.com/eda/verilog/
KEYWORDS=~amd64 ~ppc ~sparc ~x86
LICENSE=GPL-2
SLOT=0
SRC_URI=ftp://icarus.com/pub/eda/verilog/v0.8/verilog-0.8.6.tar.gz
_eclasses_=toolchain-funcs	/root/git/portage/eclass	1221548757	multilib	/root/git/portage/eclass	1214143558	portability	/root/git/portage/eclass	1167690947	eutils	/root/git/portage/eclass	1222578375
_mtime_=1210126203
