[
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "AMD and 90nm Manufacturing: Paving the Way for Tomorrow, Today",
      "Circuits, Interconnections, and Packaging for VLSI"
    ],
    "type": "book",
    "url": [
      "http://www.amd.com/us-en/Processors/ComputingSolutions."
    ]
  },
  {
    "author": [
      {
        "family": "Bhandarkar",
        "given": "Dileep"
      }
    ],
    "container-title": [
      "Ninth International Symposium on High Performance Computer Architecture"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Billion Transistor Processor Chips in the Mainstream Enterprise Platforms of the Future"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bohr",
        "given": "Mark"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "International Electronic Devices Meeting"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "Describes Intel’s 250-nm process generation."
    ],
    "pages": [
      "847–850"
    ],
    "title": [
      "A High Performance 0.25 μm Logic Technology Optimized for 1.8 V Operation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bohr",
        "given": "Mark"
      }
    ],
    "date": [
      "1996-09"
    ],
    "pages": [
      "105–111"
    ],
    "publisher": [
      "Solid State Technology"
    ],
    "title": [
      "Interconnect Scaling—The Real Limiter to High Performance ULSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bohr",
        "given": "Mark"
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1998-03"
    ],
    "pages": [
      "80–87"
    ],
    "title": [
      "Silicon Trends and Limits for Advanced Microprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ceruzzi",
        "given": "Paul"
      }
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2d"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "The MIT Press"
    ],
    "title": [
      "A History of Modern Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chau",
        "given": "Robert"
      }
    ],
    "container-title": [
      "61st Device Research Conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Salt Lake City, UT"
    ],
    "title": [
      "Silicon Nano-Transistors and Breaking the 10nm Physical Gate Length Barrier"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Gang"
      },
      {
        "others": true
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "IEEE Electron Device Letters"
    ],
    "title": [
      "Dynamic NBTI of p-MOS Transistors and Its Impact on MOSFET Scaling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "David",
        "given": "Ken"
      }
    ],
    "container-title": [
      "Global Strategic Forum"
    ],
    "date": [
      "2004-03"
    ],
    "location": [
      "Washington DC"
    ],
    "title": [
      "Silicon Research at Intel"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "Robert"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid Static Circuits"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "256–268"
    ],
    "title": [
      "Design of Ion-Implanted MOSFETs with Very Small Dimensions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "container-title": [
      "Tom’s Hardware Guide",
      "Design Automation Conference"
    ],
    "date": [
      "2001",
      "2002"
    ],
    "edition": [
      "3d"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "Describes the timeline of the Pentium 4 design and the presilicon validation effort.] Hennessy, John, David Patterson, and David Goldberg. Computer Architecture: A Quantitative Approach."
    ],
    "pages": [
      "244–248"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "AMD’s Athlon 64 Has Arrived: the Athlon 64 FX and Athlon 64 (and Intel’s P4 Extreme",
      "Validating the Intel® Pentium® 4 Microprocessor"
    ],
    "type": "article-journal",
    "url": [
      "http://www.tomshardware.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Jones",
        "given": "Scotten"
      }
    ],
    "container-title": [
      "Semiconductor International"
    ],
    "date": [
      "2005-08"
    ],
    "title": [
      "A Simulation Study of the Cost and Economics of 450mm Wafers"
    ],
    "type": "article-journal",
    "url": [
      "http://www.reed-electronics.com/semiconductor/."
    ]
  },
  {
    "author": [
      {
        "family": "Miraglia",
        "given": "Stephanie"
      },
      {
        "others": true
      },
      {
        "family": "Skinner",
        "given": "Richard"
      }
    ],
    "container-title": [
      "IEEE Advanced Semiconductor Manufacturing Conference",
      "IEEE GaAs IC Symposium"
    ],
    "date": [
      "1998",
      "2004",
      "1991"
    ],
    "edition": [
      "16th"
    ],
    "location": [
      "Boston, MA",
      "Indianapolis, IN",
      "Monterey, CA"
    ],
    "note": [
      "International Technology Roadmap for Semiconductors (ITRS), 2003.",
      "Semiconductor International Capacity Statistics (SICAS).",
      "Compares the contributions to cost for GaAs and silicon chips. Discusses the impact of fab utilization on cost.] This page intentionally left blank Chapter"
    ],
    "pages": [
      "289–293",
      "273–276"
    ],
    "publisher": [
      "Que Publishing"
    ],
    "title": [
      "The ITRS reports are incredibly detailed assessments of all the technical challenges facing the entire semiconductor industry out as far as 2018",
      "Beyond Cost-of-Ownership: A Causal Methodology for Costing Wafer Processing",
      "Describes all the different factors contributing to processed wafer cost and how to properly track those costs.] Mueller, Scott. Upgrading and Repairing PCs",
      "The definitive work PC hardware. This massive 1600-page book should be sitting on the worktable of anyone who regularly opens up PCs.] “Sandpile.org: The World’s Leading Source for Pure Technical x86 Processor Information",
      "What GaAs Chips Should Cost"
    ],
    "type": "paper-conference",
    "url": [
      "http://public.itrs.net.",
      "http://www.sandpile.org.",
      "http://www.sicas.info."
    ]
  },
  {
    "author": [
      {
        "family": "Amdahl",
        "given": "Gene"
      }
    ],
    "container-title": [
      "AFIPS Conference Proceedings"
    ],
    "date": [
      "1967"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "pages": [
      "483–485"
    ],
    "title": [
      "Validity of the single-processor approach to achieving large scale computing capabilities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "John"
      },
      {
        "family": "Patterson",
        "given": "David"
      }
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "3d"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hilgendorf",
        "given": "Rolf"
      },
      {
        "family": "Heim",
        "given": "Gerald"
      },
      {
        "family": "Rosenstiel",
        "given": "Wolfgang"
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1999-07"
    ],
    "pages": [
      "579–593"
    ],
    "title": [
      "Evaluation of Branch-Prediction Methods on Traces from Commercial Applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hinton",
        "given": "Glenn"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2001"
    ],
    "note": [
      "“IA-32 Intel Architecture Optimization Reference Manual.” Intel Press, Order #248966-011,"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "The Microarchitecture of the Pentium 4 Processor"
    ],
    "type": "article-journal",
    "url": [
      "http://www.intel.com/design/pentium4/manuals/index_new.htm."
    ]
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "container-title": [
      "7th IEEE International High-Level Design Validation and Test Workshop"
    ],
    "date": [
      "2002-10"
    ],
    "location": [
      "Cannes, France"
    ],
    "pages": [
      "31–35"
    ],
    "title": [
      "High Level Validation of Next-Generation Microprocessors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2001-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "244–248"
    ],
    "title": [
      "Validating the Intel Pentium 4 Microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Reading MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Circuits, Interconnections, and Packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "Kerry"
      },
      {
        "others": true
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "High Speed CMOS Design Styles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Glasser",
        "given": "Lance"
      },
      {
        "family": "Dobberpuhl",
        "given": "Daniel"
      }
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Reading MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Design and Analysis of VLSI Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "David"
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Skew-Tolerant Circuit Design",
      "A great book describing how clock skew affects different types of circuits and how its impact can be minimized"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mano",
        "given": "Morris"
      }
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Engineering: Hardware Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "Kaushik"
      },
      {
        "family": "Prasad",
        "given": "Sharat"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "Low Power CMOS VLSI: Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "Adel"
      },
      {
        "family": "Smith",
        "given": "Kenneth"
      }
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Microelectronic Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "Ivan"
      },
      {
        "family": "Sproull",
        "given": "Robert"
      },
      {
        "family": "Harris",
        "given": "David"
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "The best book I’ve seen on fanout and sizing CMOS gates."
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Logical Effort: Designing Fast CMOS Circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Uyemura",
        "given": "John"
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Introduction to VLSI Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "Neil"
      },
      {
        "family": "Eshraghian",
        "given": "Kamran"
      }
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Reading MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Principles of CMOS VLSI Design: A Systems Perspective",
      "One of the most commonly used circuit design textbooks, this book is an excellent introduction and includes information on layout missing from most circuit design books"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ziegler",
        "given": "James"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "This page intentionally left blank Chapter"
    ],
    "pages": [
      "3–18"
    ],
    "title": [
      "IBM Experiments in Soft Fails in Computer Electronics (1978–1994",
      "IBM has probably done more study of soft errors than any other company, and this article is a detailed review of their findings"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "Jacob"
      }
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "2d"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley-IEEE Press"
    ],
    "title": [
      "CMOS Circuit Design, Layout, and Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Christou",
        "given": "Aris"
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "Electromigration and Electronic Device Degradation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Clein",
        "given": "Dan"
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Newnes"
    ],
    "title": [
      "CMOS IC Layout: Concepts, Methodologies, and Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Saint",
        "given": "Christopher"
      },
      {
        "family": "Saint",
        "given": "Judy"
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "A good plain language introduction to the basic concepts of layout."
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "IC Layout Basics: A Practical Guide"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Saint",
        "given": "Christopher"
      },
      {
        "family": "Saint",
        "given": "Judy"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "IC Mask Design: Essential Layout Techniques",
      "A follow-on to their layout basics book, this book gives specific do’s and don’ts for anyone working with layout"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Uyemura",
        "given": "John"
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Introduction to VLSI Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "Neil"
      },
      {
        "family": "Eshraghian",
        "given": "Kamran"
      }
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "2d"
    ],
    "location": [
      "Reading, MA"
    ],
    "note": [
      "This page intentionally left blank Chapter"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Principles of CMOS VLSI Design: A Systems Perspective",
      "One of the reasons why this book is an industry and graduate school standard is because it covers layout along with circuit design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Photomask",
        "given": "Adtek"
      }
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Photomask Manufacturing: Concepts and Methodologies"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "Phillip"
      },
      {
        "family": "Holberg",
        "given": "Douglas"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "CMOS Analog Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "Jacob"
      }
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "2d"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "CMOS: Circuit Design, Layout, and Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brand",
        "given": "Adam"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "1–9"
    ],
    "title": [
      "Intel’s 0.25 Micron, 2.0 Volts Logic Process Technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Campbell",
        "given": "Stephen"
      }
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "2d"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "The Science and Engineering of Microelectronics Fabrication"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Carcia",
        "given": "Peter"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Vaccum and Thin Film"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Libertyville, IL"
    ],
    "publisher": [
      "IHS Publishing Group"
    ],
    "title": [
      "Thin Films for Phase-Shift Masks"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Foll",
        "given": "Helmut"
      },
      {
        "family": "Jones",
        "given": "Scotten"
      },
      {
        "family": "Pati",
        "given": "Buno"
      }
    ],
    "container-title": [
      "Design Automation Conference",
      "Silicon VLSI Technology Fundamentals: Practice and Modeling"
    ],
    "date": [
      "2005",
      "1999",
      "2000"
    ],
    "edition": [
      "3d ed., www.icknowledge.com"
    ],
    "editor": [
      {
        "family": "Plummer",
        "given": "James"
      },
      {
        "family": "Deal",
        "given": "Michael"
      },
      {
        "family": "Griffin",
        "given": "Peter"
      }
    ],
    "location": [
      "New Orleans, LA",
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Electronic Materials",
      "Extremely accessible and extremely detailed, this is the best online semiconductor manufacturing reference I could find",
      "Introduction to Integrated Circuit Technology",
      "Tutorial on Subwavelength Lithography"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.tf.uni-kiel.de/matwis/amat/elmat_en."
    ]
  },
  {
    "author": [
      {
        "family": "Roberts",
        "given": "Bruce"
      },
      {
        "others": true
      }
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "69–78"
    ],
    "publisher": [
      "Solid State Technology"
    ],
    "title": [
      "Interconnect Metallization for Future Device Generations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Singer",
        "given": "Pete"
      }
    ],
    "container-title": [
      "Semiconductor International"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "57–64"
    ],
    "title": [
      "The Interconnect Challenge: Filling Small, High Aspect Ratio Contact Holes"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stix",
        "given": "Gary"
      }
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "2005-07"
    ],
    "title": [
      "Shrinking Circuits with Water"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "Simon"
      }
    ],
    "date": [
      "1988"
    ],
    "edition": [
      "2d"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "VLSI Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "Scott"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2002"
    ],
    "note": [
      "A detailed description of Intel’s 90-nm fabrication process."
    ],
    "pages": [
      "61–64"
    ],
    "title": [
      "A 90nm Logic Technology Featuring 50nm Strained Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1um2 SRAM Cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "No",
        "given": "U.S.Patent"
      }
    ],
    "date": [
      "6,329,118",
      "2003"
    ],
    "title": [
      "Method for Patterning Dual Damascene Interconnects Using a Sacrificial Light Absorbing Material"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Zant",
        "particle": "Van"
      },
      {
        "given": "Peter"
      }
    ],
    "date": [
      "1990"
    ],
    "edition": [
      "2d"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Great reference for details of the entire manufacturing flow.] Chapter"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Microchip Fabrication: A Practical Guide to Semiconductor Processing"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H.B."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Reading MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Circuits, Interconnections, and Packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Corbin",
        "given": "John"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "763–778"
    ],
    "title": [
      "Land Grid Array Sockets for Server Applications"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1964-04"
    ],
    "pages": [
      "102–114"
    ],
    "title": [
      "Solid Logic Technology: Versatile, High Performance Microelectronics"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Hannemann",
        "given": "Robert"
      },
      {
        "others": true
      }
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "Semiconductor Packaging: A Multidisciplinary Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hasan",
        "given": "Altaf"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Transactions on Advanced Packaging"
    ],
    "date": [
      "2001-11"
    ],
    "note": [
      "Description of the slot 2 and socket 370 packages used for the Intel Pentium III."
    ],
    "pages": [
      "470–476"
    ],
    "title": [
      "High Performance Package Designs for a 1 GHz Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Klink",
        "given": "Erich"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Transactions on Advanced Packaging"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "4–9"
    ],
    "title": [
      "Evolution of Organic Chip Packaging Technology for High Speed Applications"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "Bernard"
      },
      {
        "family": "Russo",
        "given": "Roy"
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1971-12"
    ],
    "note": [
      "The original paper citing Rent’s rule."
    ],
    "pages": [
      "1469–1479"
    ],
    "title": [
      "On a Pin versus Block Relationship for Partitions of Logic Graphs"
    ],
    "type": "article-journal",
    "volume": [
      "C-20"
    ]
  },
  {
    "author": [
      {
        "family": "Larson",
        "given": "Shawn"
      }
    ],
    "container-title": [
      "EDN"
    ],
    "date": [
      "2003-03-06"
    ],
    "pages": [
      "111–114"
    ],
    "title": [
      "HDI-Buildup Technology and Microvias: No Longer a Mystery"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "John"
      },
      {
        "family": "Lee",
        "given": "Shi-Wei"
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Chip Scale Package: Design, Materials, Process, Reliability, and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "John"
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Flip Chip Technologies"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "John"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Low Cost Flip Chip Technologies for DCA, WLCSP, and PBGA Assemblies"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lii",
        "given": "Mirng-Ji"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2000-08"
    ],
    "pages": [
      "1–9"
    ],
    "title": [
      "Flip-Chip Technology on Organic Pin Grid Array Packages"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Mahajan",
        "given": "Ravi"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2002-05"
    ],
    "location": [
      "Chapter"
    ],
    "pages": [
      "62–75"
    ],
    "title": [
      "Emerging Directions for Packaging Technologies"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Bailon",
        "given": "Michelle"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of 12th IPFA"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Singapore"
    ],
    "note": [
      "Describes an example of silicon debug using IREM."
    ],
    "title": [
      "Application of Breakthrough Failure Analysis Techniques on 90nm Devices with an EOS Fail"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balachandran",
        "given": "Hari"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "International Test Conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Winchester, England"
    ],
    "title": [
      "Facilitating Rapid First Silicon Debug"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "container-title": [
      "7th IEE International High-Level Design Validation and Test Workshop"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Cannes, France"
    ],
    "publisher": [
      "October"
    ],
    "title": [
      "High Level Validation of Next-Generation Microprocessors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "Validating the Intel® Pentium® 4 Microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carbine",
        "given": "Adrian"
      },
      {
        "family": "Feltham",
        "given": "Derek"
      }
    ],
    "container-title": [
      "International Test Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Washington, DC"
    ],
    "title": [
      "Pentium® Pro Processor Design for Test and Debug"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "Anantha"
      },
      {
        "others": true
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley-IEEE Press"
    ],
    "title": [
      "Design of High-Performance Microprocessor Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Jonathan"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "2005"
    ],
    "note": [
      "Describes the redundancy used to improve yields with an extremely large cache."
    ],
    "pages": [
      "195–203"
    ],
    "title": [
      "A 130-nm Triple-Vt 9-MB Third-Level On-Die Cache for the 1.7-GHz Itanium® 2 Processor"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Dervisoglu",
        "given": "Bulent"
      }
    ],
    "container-title": [
      "International Test Conference"
    ],
    "date": [
      "1999",
      "2005-08"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "note": [
      "Version 6, Intel Document Number 306832-006,"
    ],
    "title": [
      "Design for Testability: It Is Time to Deliver It for Time-to-Market",
      "356 Chapter Eleven “Intel® Pentium® Processor Extreme Edition and Intel® Pentium® D Processor Specification Update"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "date": [
      "1149",
      "2001"
    ],
    "publisher": [
      "Institute of Electrical and Electronics Engineers"
    ],
    "title": [
      "IEEE Standard Test Access Port and Boundary Scan Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "Don Douglas"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "International Test Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "note": [
      "Includes good descriptions of example bugs, their discovery and resolution."
    ],
    "title": [
      "Design Methodology for the McKinley Processor",
      "A very readable and detailed description of the DFT circuits and methodology used in debugging the first Itanium 2"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "Doug"
      },
      {
        "family": "Gottlieb",
        "given": "Bob"
      }
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Orlando, FL"
    ],
    "note": [
      "A great overview of the challenges, methods, and “craziness” of silicon debug."
    ],
    "title": [
      "The Crazy Mixed up World of Silicon Debug"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Leonard"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the 23rd IEEE VLSI Test Symposium"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Palm Springs, CA"
    ],
    "title": [
      "On Silicon-Based Speed Path Identification”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Livengood",
        "given": "Richard"
      },
      {
        "family": "Medeiros",
        "given": "Donna"
      }
    ],
    "container-title": [
      "International Test Conference",
      "Logic Design Principles with Emphasis on Testable Semicustom Circuits"
    ],
    "date": [
      "1999",
      "1986"
    ],
    "location": [
      "Atlantic City, NJ",
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Design for (Physical) Debug for Silicon Microsurgery and Probing of Flip-Chip Packaged Integrated Circuits",
      "Describes using FIB editing for both probing and circuit edits.] McCluskey, Edward"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nagle",
        "given": "Troy"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Transactions on Industrial Electronics"
    ],
    "date": [
      "1989-05"
    ],
    "pages": [
      "129–140"
    ],
    "title": [
      "Design for Testability and Built-In Self Test: A Review"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Nelson",
        "given": "Rick"
      }
    ],
    "container-title": [
      "Test & Measurement World"
    ],
    "date": [
      "2002-11-01"
    ],
    "title": [
      "Affordable ATE: From Lab to Fab"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "Jan"
      },
      {
        "others": true
      }
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2d"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rajsuman",
        "given": "Rochit"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "System-on-a-Chip Design and Test"
    ],
    "type": "book"
  },
  {
    "date": [
      "2575-08"
    ],
    "genre": [
      "Revision 3.57,"
    ],
    "publisher": [
      "AMD Publication"
    ],
    "title": [
      "Revision Guide for AMD AthlonTM 64 and AMD OpteronTM Processors"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rootselaar",
        "given": "Gert Jan van"
      },
      {
        "family": "Vermeulen",
        "given": "Bart"
      }
    ],
    "container-title": [
      "International Test Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "title": [
      "Silicon Debug: Scan Chains Alone Are Not Enough"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sherwood",
        "given": "Timothy"
      },
      {
        "family": "Calder",
        "given": "Brad"
      }
    ],
    "container-title": [
      "International Conference on Compiler, Architecture, and Synthesis for Embedded Systems"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Atlanta, GA"
    ],
    "pages": [
      "24–33"
    ],
    "publisher": [
      "November"
    ],
    "title": [
      "Patchable Instruction ROM Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "Simon"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "2000"
    ],
    "note": [
      "Describes local clock skew and on-die clock shrink circuits implemented in the Itanium processor."
    ],
    "pages": [
      "1545–1552"
    ],
    "title": [
      "Clock Generation and Distribution for the First IA-64 Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Yee",
        "given": "Wai Mun"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the 7th IPFA"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Singapore"
    ],
    "note": [
      "Glossary"
    ],
    "title": [
      "Laser Voltage Probe (LVP): A Novel Optical Probing Technology for Flip-Chip Packaged Microprocessors"
    ],
    "type": "paper-conference"
  }
]
