{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525914457841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525914457847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 18:07:37 2018 " "Processing started: Wed May 09 18:07:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525914457847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914457847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914457847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525914458266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525914458266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.v(10) " "Verilog HDL Declaration information at top.v(10): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525914475841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.v(11) " "Verilog HDL Declaration information at top.v(11): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525914475842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.v(12) " "Verilog HDL Declaration information at top.v(12): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525914475842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.v(13) " "Verilog HDL Declaration information at top.v(13): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525914475842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.v(14) " "Verilog HDL Declaration information at top.v(14): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525914475842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.v(16) " "Verilog HDL Declaration information at top.v(16): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525914475842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab5/hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab5/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525914475843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab5/hdl/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab5/hdl/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../hdl/seg7.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525914475845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab5/hdl/pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab5/hdl/pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525914475846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab5/hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab5/hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525914475848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525914475875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse pulse:pulse " "Elaborating entity \"pulse\" for hierarchy \"pulse:pulse\"" {  } { { "../hdl/top.v" "pulse" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525914475877 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_c pulse.v(17) " "Verilog HDL Always Construct warning at pulse.v(17): inferring latch(es) for variable \"count_c\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR pulse.v(17) " "Verilog HDL Always Construct warning at pulse.v(17): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "go pulse.v(17) " "Verilog HDL Always Construct warning at pulse.v(17): inferring latch(es) for variable \"go\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "go pulse.v(17) " "Inferred latch for \"go\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] pulse.v(17) " "Inferred latch for \"LEDR\[0\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] pulse.v(17) " "Inferred latch for \"LEDR\[1\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] pulse.v(17) " "Inferred latch for \"LEDR\[2\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] pulse.v(17) " "Inferred latch for \"LEDR\[3\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] pulse.v(17) " "Inferred latch for \"LEDR\[4\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] pulse.v(17) " "Inferred latch for \"LEDR\[5\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] pulse.v(17) " "Inferred latch for \"LEDR\[6\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] pulse.v(17) " "Inferred latch for \"LEDR\[7\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] pulse.v(17) " "Inferred latch for \"LEDR\[8\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] pulse.v(17) " "Inferred latch for \"LEDR\[9\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[0\] pulse.v(17) " "Inferred latch for \"count_c\[0\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[1\] pulse.v(17) " "Inferred latch for \"count_c\[1\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[2\] pulse.v(17) " "Inferred latch for \"count_c\[2\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[3\] pulse.v(17) " "Inferred latch for \"count_c\[3\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[4\] pulse.v(17) " "Inferred latch for \"count_c\[4\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[5\] pulse.v(17) " "Inferred latch for \"count_c\[5\]\" at pulse.v(17)" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475878 "|top|pulse:pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "../hdl/top.v" "counter" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525914475879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 counter.v(42) " "Verilog HDL assignment warning at counter.v(42): truncated value with size 32 to match size of target (24)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525914475881 "|top|counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_c counter.v(15) " "Verilog HDL Always Construct warning at counter.v(15): inferring latch(es) for variable \"count_c\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525914475882 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[0\] counter.v(55) " "Inferred latch for \"count_c\[0\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475884 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[1\] counter.v(55) " "Inferred latch for \"count_c\[1\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475884 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[2\] counter.v(55) " "Inferred latch for \"count_c\[2\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475884 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[3\] counter.v(55) " "Inferred latch for \"count_c\[3\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475884 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[4\] counter.v(55) " "Inferred latch for \"count_c\[4\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475884 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[5\] counter.v(55) " "Inferred latch for \"count_c\[5\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[6\] counter.v(55) " "Inferred latch for \"count_c\[6\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[7\] counter.v(55) " "Inferred latch for \"count_c\[7\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[8\] counter.v(55) " "Inferred latch for \"count_c\[8\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[9\] counter.v(55) " "Inferred latch for \"count_c\[9\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[10\] counter.v(55) " "Inferred latch for \"count_c\[10\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[11\] counter.v(55) " "Inferred latch for \"count_c\[11\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[12\] counter.v(55) " "Inferred latch for \"count_c\[12\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[13\] counter.v(55) " "Inferred latch for \"count_c\[13\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[14\] counter.v(55) " "Inferred latch for \"count_c\[14\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475885 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[15\] counter.v(55) " "Inferred latch for \"count_c\[15\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[16\] counter.v(55) " "Inferred latch for \"count_c\[16\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[17\] counter.v(55) " "Inferred latch for \"count_c\[17\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[18\] counter.v(55) " "Inferred latch for \"count_c\[18\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[19\] counter.v(55) " "Inferred latch for \"count_c\[19\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[20\] counter.v(55) " "Inferred latch for \"count_c\[20\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[21\] counter.v(55) " "Inferred latch for \"count_c\[21\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[22\] counter.v(55) " "Inferred latch for \"count_c\[22\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_c\[23\] counter.v(55) " "Inferred latch for \"count_c\[23\]\" at counter.v(55)" {  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914475886 "|top|counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex0\"" {  } { { "../hdl/top.v" "hex0" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525914475897 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525914476441 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[9\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[9\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[8\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[8\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[7\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[7\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[6\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[6\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[5\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[5\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[4\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[4\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[3\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[3\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[2\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[2\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pulse:pulse\|LEDR\[1\] pulse:pulse\|LEDR\[0\] " "Duplicate LATCH primitive \"pulse:pulse\|LEDR\[1\]\" merged with LATCH primitive \"pulse:pulse\|LEDR\[0\]\"" {  } { { "../hdl/pulse.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/pulse.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525914476448 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1525914476448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[0\] " "Latch counter:counter\|count_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476448 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[1\] " "Latch counter:counter\|count_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476448 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[2\] " "Latch counter:counter\|count_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[3\] " "Latch counter:counter\|count_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[4\] " "Latch counter:counter\|count_c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[5\] " "Latch counter:counter\|count_c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[6\] " "Latch counter:counter\|count_c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[7\] " "Latch counter:counter\|count_c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[8\] " "Latch counter:counter\|count_c\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[9\] " "Latch counter:counter\|count_c\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[10\] " "Latch counter:counter\|count_c\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476449 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[11\] " "Latch counter:counter\|count_c\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[12\] " "Latch counter:counter\|count_c\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[13\] " "Latch counter:counter\|count_c\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[14\] " "Latch counter:counter\|count_c\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[15\] " "Latch counter:counter\|count_c\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[16\] " "Latch counter:counter\|count_c\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[17\] " "Latch counter:counter\|count_c\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[18\] " "Latch counter:counter\|count_c\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[19\] " "Latch counter:counter\|count_c\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[20\] " "Latch counter:counter\|count_c\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[21\] " "Latch counter:counter\|count_c\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476450 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[22\] " "Latch counter:counter\|count_c\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476451 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter\|count_c\[23\] " "Latch counter:counter\|count_c\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW_r\[0\] " "Ports D and ENA on the latch are fed by the same signal SW_r\[0\]" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525914476451 ""}  } { { "../hdl/counter.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/counter.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525914476451 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525914476545 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525914476545 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525914476545 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525914476545 "|top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525914476545 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525914476545 "|top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525914476545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525914476637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/seangosiaco/Desktop/eec180b/lab5/synthesis/top.map.smsg " "Generated suppressed messages file C:/Users/seangosiaco/Desktop/eec180b/lab5/synthesis/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914477178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525914477279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525914477279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525914477320 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab5/hdl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525914477320 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525914477320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525914477321 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525914477321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525914477321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525914477321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525914477338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 18:07:57 2018 " "Processing ended: Wed May 09 18:07:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525914477338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525914477338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525914477338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525914477338 ""}
