<root><simulation><result_generated_time />2023-05-12 16:27:07<layer><layer_spec />{'B': 1, 'K': 512, 'C': 1024, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 524288, 'I': 200704, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 512.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />51/62</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [128, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 4), ('K', 8)], [('C', 32)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('K', 4), ('OX', 2), ('OY', 14)], [('C', 4), ('K', 16)], []]<I />[[('OX', 7), ('C', 2), ('K', 4), ('OX', 2)], [('OY', 14), ('C', 4), ('K', 16)], []]<O />[[('OX', 7), ('C', 2)], [('K', 4), ('OX', 2), ('OY', 14), ('C', 4), ('K', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [8.0, 4.0, 16.0, 1.0], 'O': [128.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 4194304, 4194304], 'I': [224, 1605632, 1605632], 'O': [56, 802816, 802816], 'O_partial': [56, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.12, 0.12, 0.0], 'I': [0.44, 0.05, 0.0], 'O': [0.11, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.2, 0.0], 'I': [0.44, 0.2, 0.0], 'O': [0.11, 0.2, 0.0]}<effective_mem_size_bit />{'W': [64, 1048576, 4194304], 'I': [224, 1605632, 1605632], 'O': [56, 50176, 802816], 'O_partial': [56, 50176, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 8, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [128, 128, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[14680064, 524288], [524288, 524288], [524288, 0]]<I />[[12845056, 3211264], [3211264, 200704], [200704, 0]]<O />[[(702464, 802816), (401408, 301056)], [(301056, 401408), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(702464, 802816), (401408, 301056)], [(301056, 401408), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1835008, 65536], [8192, 8192], [2048, 0]]<I />[[1605632, 401408], [50176, 3136], [784, 0]]<O />[[(87808, 100352), (50176, 37632)], [(4704, 6272), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([87808, 100352], [50176, 37632]), ([4704, 6272], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />0</mac_count></basic_info><energy><total_energy />224648496.7<mem_energy_breakdown><W />[640.5, 1623.6, 2727.6]<I />[685.9, 5573.8, 1044.2]<O />[96.7, 1243.0, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />0.0<total />224634339.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8981<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8981<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />111736<latency_cycle_without_data_loading />100352<ideal_computing_cycle />100352<data_loading><load_cycle_total />11384<load_cycle_individual />{'W': [128, 8192, 0], 'I': [56, 3136, 0]}<load_cycle_combined />{'W': 8192, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-100351], [-98721, -90720], [-100352, -100352]], 'I': [[-100351], [-96660, -50120], [-100352, -100352]], 'O': [[-100352], [-93184, -93184], [-98784, -99960]]}<mem_stall_cycle_shared />{'W': [[-100351], [-98721, 0], [0, 0]], 'I': [[-100351], [-96660, 0], [0, 0]], 'O': [[-100352], [-93184, -93184], [-98784, -99960]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 4194304, 4194304], 'I': [224, 1605632, 1605632], 'O': [56, 802816, 802816], 'O_partial': [56, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [65536, 4194304, 4194304], 'I': [28672, 1605632, 1605632], 'O': [448, 802816, 802816]}<loop_cycles_each_level />{'W': [1568, 100352, 100352], 'I': [112, 100352, 100352], 'O': [14, 100352, 100352]}<top_ir_loop_size />{'W': [28, 1, 1], 'I': [1, 16, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 2.0], [256.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 4.0], [32.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [1170.3, 41.8], [41.8, 41.8]], 'I': [[8.0, 2.0], [256.0, 256.0], [256.0, 16.0]], 'O': [[8.0, 8.0], [64.0, 8.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [41.8, 41.8], [41.8, 0]], 'I': [[8.0, 2.0], [256.0, 16.0], [16.0, 0]], 'O': [[8.0, 4.0], [32.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [337.8, 89.8], [57.8, 8.0]], 'I': [[8.0, 2.0], [337.8, 89.8], [57.8, 8.0]], 'O': [[8.0, 4.0], [337.8, 89.8], [57.8, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 100352], [1568, 1568, 64], [100352, 100352, 1]], 'I': [[1, 1, 100352], [112, 112, 896], [100352, 100352, 1]], 'O': [[1, 1, 100352], [14, 14, 7168], [100352, 100352, 1]]}<trans_time_real />{'W': [[0, 1, 100352], [[1, 1568, 64], [128, 1568, 64]], [[8192, 100352, 1], [2048, 100352, 1]]], 'I': [[0, 1, 100352], [[4, 112, 896], [56, 112, 896]], [[3136, 100352, 1], [784, 100352, 1]]], 'O': [[0, 1, 100352], [[1, 14, 7168], [1, 14, 7168]], [[1568, 100352, 1], [392, 100352, 1]]]}<single_stall_cycle />{'W': [[-1], [-1567, -1440], [-92160, -98304]], 'I': [[-1], [-108, -56], [-97216, -99568]], 'O': [[-1], [-13, -13], [-98784, -99960]]}<single_stall_count />{'W': [100351, 63, 0], 'I': [100351, 895, 0], 'O': [100352, 7168, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [8064, 0], 'I': [50120, 0], 'O': [7168, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-35000, -100352], [-93184, -98784]], 1: [[-100352, -100352], [-98784, -100352]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />5</simulation></root>