|action_vip
clk => clk.IN1
reset_n => reset_n.IN2
bt656_clk_27m => bt656_clk_27m.IN2
bt656_data[0] => bt656_data[0].IN1
bt656_data[1] => bt656_data[1].IN1
bt656_data[2] => bt656_data[2].IN1
bt656_data[3] => bt656_data[3].IN1
bt656_data[4] => bt656_data[4].IN1
bt656_data[5] => bt656_data[5].IN1
bt656_data[6] => bt656_data[6].IN1
bt656_data[7] => bt656_data[7].IN1
sdram_addr[0] << video_process:TV_Box.sdr_addr
sdram_addr[1] << video_process:TV_Box.sdr_addr
sdram_addr[2] << video_process:TV_Box.sdr_addr
sdram_addr[3] << video_process:TV_Box.sdr_addr
sdram_addr[4] << video_process:TV_Box.sdr_addr
sdram_addr[5] << video_process:TV_Box.sdr_addr
sdram_addr[6] << video_process:TV_Box.sdr_addr
sdram_addr[7] << video_process:TV_Box.sdr_addr
sdram_addr[8] << video_process:TV_Box.sdr_addr
sdram_addr[9] << video_process:TV_Box.sdr_addr
sdram_addr[10] << video_process:TV_Box.sdr_addr
sdram_addr[11] << video_process:TV_Box.sdr_addr
sdram_addr[12] << sdram_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sdr_ba[0] << video_process:TV_Box.sdr_ba
sdr_ba[1] << video_process:TV_Box.sdr_ba
sdr_cas[0] << video_process:TV_Box.sdr_cas
sdr_cke[0] << video_process:TV_Box.sdr_cke
sdr_cs[0] << video_process:TV_Box.sdr_cs
sdram_data[0] <> video_process:TV_Box.sdr_dq
sdram_data[1] <> video_process:TV_Box.sdr_dq
sdram_data[2] <> video_process:TV_Box.sdr_dq
sdram_data[3] <> video_process:TV_Box.sdr_dq
sdram_data[4] <> video_process:TV_Box.sdr_dq
sdram_data[5] <> video_process:TV_Box.sdr_dq
sdram_data[6] <> video_process:TV_Box.sdr_dq
sdram_data[7] <> video_process:TV_Box.sdr_dq
sdram_data[8] <> video_process:TV_Box.sdr_dq
sdram_data[9] <> video_process:TV_Box.sdr_dq
sdram_data[10] <> video_process:TV_Box.sdr_dq
sdram_data[11] <> video_process:TV_Box.sdr_dq
sdram_data[12] <> video_process:TV_Box.sdr_dq
sdram_data[13] <> video_process:TV_Box.sdr_dq
sdram_data[14] <> video_process:TV_Box.sdr_dq
sdram_data[15] <> video_process:TV_Box.sdr_dq
sdr_dqm[0] << video_process:TV_Box.sdr_dqm
sdr_dqm[1] << video_process:TV_Box.sdr_dqm
sdr_ras[0] << video_process:TV_Box.sdr_ras
sdr_we[0] << video_process:TV_Box.sdr_we
sdr_clk[0] << pll_27m:pll_xscale_inst.c2
vga_clk << video_process:TV_Box.vga_clk
vga_blank << video_process:TV_Box.vga_blank
vga_hs << video_process:TV_Box.vga_hs
vga_vs << video_process:TV_Box.vga_vs
vga_rgb[0] << video_process:TV_Box.vga_rgb
vga_rgb[1] << video_process:TV_Box.vga_rgb
vga_rgb[2] << video_process:TV_Box.vga_rgb
vga_rgb[3] << video_process:TV_Box.vga_rgb
vga_rgb[4] << video_process:TV_Box.vga_rgb
vga_rgb[5] << video_process:TV_Box.vga_rgb
vga_rgb[6] << video_process:TV_Box.vga_rgb
vga_rgb[7] << video_process:TV_Box.vga_rgb
vga_rgb[8] << video_process:TV_Box.vga_rgb
vga_rgb[9] << video_process:TV_Box.vga_rgb
vga_rgb[10] << video_process:TV_Box.vga_rgb
vga_rgb[11] << video_process:TV_Box.vga_rgb
vga_rgb[12] << video_process:TV_Box.vga_rgb
vga_rgb[13] << video_process:TV_Box.vga_rgb
vga_rgb[14] << video_process:TV_Box.vga_rgb
vga_rgb[15] << video_process:TV_Box.vga_rgb
i2c_clk << I2C_AV_Config:I2C_AV_Config_inst.I2C_SCLK
i2c_data <> I2C_AV_Config:I2C_AV_Config_inst.I2C_SDAT


|action_vip|pll_27m:pll_xscale_inst
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|action_vip|pll_27m:pll_xscale_inst|altpll:altpll_component
inclk[0] => pll_27m_altpll:auto_generated.inclk[0]
inclk[1] => pll_27m_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_27m_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_27m_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|action_vip|pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box
reset_n => reset_n.IN4
clk_sys => clk_sys.IN5
clk_sdr => ~NO_FANOUT~
clk_pixel => clk_pixel.IN2
bt656_clk_27m => bt656_clk_27m.IN1
bt656_data[0] => bt656_data[0].IN1
bt656_data[1] => bt656_data[1].IN1
bt656_data[2] => bt656_data[2].IN1
bt656_data[3] => bt656_data[3].IN1
bt656_data[4] => bt656_data[4].IN1
bt656_data[5] => bt656_data[5].IN1
bt656_data[6] => bt656_data[6].IN1
bt656_data[7] => bt656_data[7].IN1
vga_clk <= clk_pixel.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_de.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= vga:vga_inst.hs
vga_vs <= vga_vs.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[1] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[2] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[3] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[4] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[5] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[6] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[7] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[8] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[9] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[10] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[11] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[12] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[13] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[14] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
vga_rgb[15] <= fifo_display_1024x16:fifo_display_1024x16_inst.q
sdr_addr[0] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[1] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[2] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[3] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[4] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[5] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[6] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[7] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[8] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[9] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[10] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_addr[11] <= sdram_if:sdram_if_0.SDRAM_A_o
sdr_ba[0] <= sdram_if:sdram_if_0.SDRAM_BA_o
sdr_ba[1] <= sdram_if:sdram_if_0.SDRAM_BA_o
sdr_cas[0] <= sdram_if:sdram_if_0.SDRAM_CASn_o
sdr_cke[0] <= sdram_if:sdram_if_0.SDRAM_CKE_o
sdr_cs[0] <= sdram_if:sdram_if_0.SDRAM_CSn_o
sdr_dq[0] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[1] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[2] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[3] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[4] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[5] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[6] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[7] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[8] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[9] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[10] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[11] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[12] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[13] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[14] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dq[15] <> sdram_if:sdram_if_0.SDRAM_DQ_io
sdr_dqm[0] <= sdram_if:sdram_if_0.SDRAM_DQM_o
sdr_dqm[1] <= sdram_if:sdram_if_0.SDRAM_DQM_o
sdr_ras[0] <= sdram_if:sdram_if_0.SDRAM_RASn_o
sdr_we[0] <= sdram_if:sdram_if_0.SDRAM_WEn_o
sdr_clk[0] <= <GND>


|action_vip|video_process:TV_Box|bt656_rx:bt656_rx_inst
clk1 => line[0]~reg0.CLK
clk1 => line[1]~reg0.CLK
clk1 => line[2]~reg0.CLK
clk1 => line[3]~reg0.CLK
clk1 => line[4]~reg0.CLK
clk1 => line[5]~reg0.CLK
clk1 => line[6]~reg0.CLK
clk1 => line[7]~reg0.CLK
clk1 => line[8]~reg0.CLK
clk1 => sav.CLK
clk1 => cr[0]~reg0.CLK
clk1 => cr[1]~reg0.CLK
clk1 => cr[2]~reg0.CLK
clk1 => cr[3]~reg0.CLK
clk1 => cr[4]~reg0.CLK
clk1 => cr[5]~reg0.CLK
clk1 => cr[6]~reg0.CLK
clk1 => cr[7]~reg0.CLK
clk1 => cb[0]~reg0.CLK
clk1 => cb[1]~reg0.CLK
clk1 => cb[2]~reg0.CLK
clk1 => cb[3]~reg0.CLK
clk1 => cb[4]~reg0.CLK
clk1 => cb[5]~reg0.CLK
clk1 => cb[6]~reg0.CLK
clk1 => cb[7]~reg0.CLK
clk1 => y[0]~reg0.CLK
clk1 => y[1]~reg0.CLK
clk1 => y[2]~reg0.CLK
clk1 => y[3]~reg0.CLK
clk1 => y[4]~reg0.CLK
clk1 => y[5]~reg0.CLK
clk1 => y[6]~reg0.CLK
clk1 => y[7]~reg0.CLK
clk1 => cr_reg[0].CLK
clk1 => cr_reg[1].CLK
clk1 => cr_reg[2].CLK
clk1 => cr_reg[3].CLK
clk1 => cr_reg[4].CLK
clk1 => cr_reg[5].CLK
clk1 => cr_reg[6].CLK
clk1 => cr_reg[7].CLK
clk1 => cb_reg[0].CLK
clk1 => cb_reg[1].CLK
clk1 => cb_reg[2].CLK
clk1 => cb_reg[3].CLK
clk1 => cb_reg[4].CLK
clk1 => cb_reg[5].CLK
clk1 => cb_reg[6].CLK
clk1 => cb_reg[7].CLK
clk1 => y_reg[0].CLK
clk1 => y_reg[1].CLK
clk1 => y_reg[2].CLK
clk1 => y_reg[3].CLK
clk1 => y_reg[4].CLK
clk1 => y_reg[5].CLK
clk1 => y_reg[6].CLK
clk1 => y_reg[7].CLK
clk1 => lcc2~reg0.CLK
clk1 => input_phase[0].CLK
clk1 => input_phase[1].CLK
clk1 => h~reg0.CLK
clk1 => v~reg0.CLK
clk1 => field~reg0.CLK
clk1 => timing_ref_r.CLK
clk1 => time_ref~5.DATAIN
reset_n => y[0]~reg0.ACLR
reset_n => y[1]~reg0.ACLR
reset_n => y[2]~reg0.ACLR
reset_n => y[3]~reg0.ACLR
reset_n => y[4]~reg0.ACLR
reset_n => y[5]~reg0.ACLR
reset_n => y[6]~reg0.ACLR
reset_n => y[7]~reg0.ACLR
reset_n => lcc2~reg0.ACLR
reset_n => v~reg0.ACLR
reset_n => field~reg0.ACLR
reset_n => h~reg0.ACLR
reset_n => cb[0]~reg0.ACLR
reset_n => cb[1]~reg0.ACLR
reset_n => cb[2]~reg0.ACLR
reset_n => cb[3]~reg0.ACLR
reset_n => cb[4]~reg0.ACLR
reset_n => cb[5]~reg0.ACLR
reset_n => cb[6]~reg0.ACLR
reset_n => cb[7]~reg0.ACLR
reset_n => cr[0]~reg0.ACLR
reset_n => cr[1]~reg0.ACLR
reset_n => cr[2]~reg0.ACLR
reset_n => cr[3]~reg0.ACLR
reset_n => cr[4]~reg0.ACLR
reset_n => cr[5]~reg0.ACLR
reset_n => cr[6]~reg0.ACLR
reset_n => cr[7]~reg0.ACLR
reset_n => line[0]~reg0.ACLR
reset_n => line[1]~reg0.ACLR
reset_n => line[2]~reg0.ACLR
reset_n => line[3]~reg0.ACLR
reset_n => line[4]~reg0.ACLR
reset_n => line[5]~reg0.ACLR
reset_n => line[6]~reg0.ACLR
reset_n => line[7]~reg0.ACLR
reset_n => line[8]~reg0.ACLR
reset_n => timing_ref_r.ACLR
reset_n => input_phase[0].ACLR
reset_n => input_phase[1].ACLR
reset_n => y_reg[0].ACLR
reset_n => y_reg[1].ACLR
reset_n => y_reg[2].ACLR
reset_n => y_reg[3].ACLR
reset_n => y_reg[4].ACLR
reset_n => y_reg[5].ACLR
reset_n => y_reg[6].ACLR
reset_n => y_reg[7].ACLR
reset_n => cb_reg[0].ACLR
reset_n => cb_reg[1].ACLR
reset_n => cb_reg[2].ACLR
reset_n => cb_reg[3].ACLR
reset_n => cb_reg[4].ACLR
reset_n => cb_reg[5].ACLR
reset_n => cb_reg[6].ACLR
reset_n => cb_reg[7].ACLR
reset_n => cr_reg[0].ACLR
reset_n => cr_reg[1].ACLR
reset_n => cr_reg[2].ACLR
reset_n => cr_reg[3].ACLR
reset_n => cr_reg[4].ACLR
reset_n => cr_reg[5].ACLR
reset_n => cr_reg[6].ACLR
reset_n => cr_reg[7].ACLR
reset_n => sav.ACLR
reset_n => time_ref~7.DATAIN
din[0] => Equal0.IN7
din[0] => Equal1.IN7
din[0] => Equal5.IN7
din[0] => Equal6.IN4
din[0] => y_reg[0].DATAIN
din[0] => cb_reg[0].DATAIN
din[0] => cr_reg[0].DATAIN
din[1] => Equal0.IN6
din[1] => Equal1.IN6
din[1] => Equal5.IN6
din[1] => Equal6.IN3
din[1] => y_reg[1].DATAIN
din[1] => cb_reg[1].DATAIN
din[1] => cr_reg[1].DATAIN
din[2] => Equal0.IN5
din[2] => Equal1.IN5
din[2] => Equal5.IN5
din[2] => Equal6.IN2
din[2] => y_reg[2].DATAIN
din[2] => cb_reg[2].DATAIN
din[2] => cr_reg[2].DATAIN
din[3] => Equal0.IN4
din[3] => Equal1.IN4
din[3] => Equal5.IN4
din[3] => Equal6.IN7
din[3] => y_reg[3].DATAIN
din[3] => cb_reg[3].DATAIN
din[3] => cr_reg[3].DATAIN
din[4] => Equal0.IN3
din[4] => Equal1.IN3
din[4] => Equal5.IN3
din[4] => Equal6.IN6
din[4] => h~reg0.DATAIN
din[4] => y_reg[4].DATAIN
din[4] => cb_reg[4].DATAIN
din[4] => cr_reg[4].DATAIN
din[5] => Equal0.IN2
din[5] => Equal1.IN2
din[5] => Equal5.IN2
din[5] => Equal6.IN5
din[5] => v~reg0.DATAIN
din[5] => y_reg[5].DATAIN
din[5] => cb_reg[5].DATAIN
din[5] => cr_reg[5].DATAIN
din[6] => Equal0.IN1
din[6] => Equal1.IN1
din[6] => Equal5.IN1
din[6] => Equal6.IN1
din[6] => field~reg0.DATAIN
din[6] => y_reg[6].DATAIN
din[6] => cb_reg[6].DATAIN
din[6] => cr_reg[6].DATAIN
din[7] => Equal0.IN0
din[7] => Equal1.IN0
din[7] => Equal5.IN0
din[7] => Equal6.IN0
din[7] => y_reg[7].DATAIN
din[7] => cb_reg[7].DATAIN
din[7] => cr_reg[7].DATAIN
lcc2 <= lcc2~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_blank <= v~reg0.DB_MAX_OUTPUT_PORT_TYPE
field <= field~reg0.DB_MAX_OUTPUT_PORT_TYPE
v <= v~reg0.DB_MAX_OUTPUT_PORT_TYPE
h <= h~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[0] <= cb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[1] <= cb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[2] <= cb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[3] <= cb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[4] <= cb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[5] <= cb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[6] <= cb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[7] <= cb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[0] <= cr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[1] <= cr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[2] <= cr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[3] <= cr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[4] <= cr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[5] <= cr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[6] <= cr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[7] <= cr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[0] <= line[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[1] <= line[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[2] <= line[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[3] <= line[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[4] <= line[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[5] <= line[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[6] <= line[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[7] <= line[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[8] <= line[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|csc:csc_0
clk => clk.IN5
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cb[0] => cb[0].IN2
cb[1] => cb[1].IN2
cb[2] => cb[2].IN2
cb[3] => cb[3].IN2
cb[4] => cb[4].IN2
cb[5] => cb[5].IN2
cb[6] => cb[6].IN2
cb[7] => cb[7].IN2
cr[0] => cr[0].IN2
cr[1] => cr[1].IN2
cr[2] => cr[2].IN2
cr[3] => cr[3].IN2
cr[4] => cr[4].IN2
cr[5] => cr[5].IN2
cr[6] => cr[6].IN2
cr[7] => cr[7].IN2
r[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component
dataa[0] => mult_kap:auto_generated.dataa[0]
dataa[1] => mult_kap:auto_generated.dataa[1]
dataa[2] => mult_kap:auto_generated.dataa[2]
dataa[3] => mult_kap:auto_generated.dataa[3]
dataa[4] => mult_kap:auto_generated.dataa[4]
dataa[5] => mult_kap:auto_generated.dataa[5]
dataa[6] => mult_kap:auto_generated.dataa[6]
dataa[7] => mult_kap:auto_generated.dataa[7]
datab[0] => mult_kap:auto_generated.datab[0]
datab[1] => mult_kap:auto_generated.datab[1]
datab[2] => mult_kap:auto_generated.datab[2]
datab[3] => mult_kap:auto_generated.datab[3]
datab[4] => mult_kap:auto_generated.datab[4]
datab[5] => mult_kap:auto_generated.datab[5]
datab[6] => mult_kap:auto_generated.datab[6]
datab[7] => mult_kap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_kap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_kap:auto_generated.result[0]
result[1] <= mult_kap:auto_generated.result[1]
result[2] <= mult_kap:auto_generated.result[2]
result[3] <= mult_kap:auto_generated.result[3]
result[4] <= mult_kap:auto_generated.result[4]
result[5] <= mult_kap:auto_generated.result[5]
result[6] <= mult_kap:auto_generated.result[6]
result[7] <= mult_kap:auto_generated.result[7]
result[8] <= mult_kap:auto_generated.result[8]
result[9] <= mult_kap:auto_generated.result[9]
result[10] <= mult_kap:auto_generated.result[10]
result[11] <= mult_kap:auto_generated.result[11]
result[12] <= mult_kap:auto_generated.result[12]
result[13] <= mult_kap:auto_generated.result[13]
result[14] <= mult_kap:auto_generated.result[14]
result[15] <= mult_kap:auto_generated.result[15]


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component
dataa[0] => mult_kap:auto_generated.dataa[0]
dataa[1] => mult_kap:auto_generated.dataa[1]
dataa[2] => mult_kap:auto_generated.dataa[2]
dataa[3] => mult_kap:auto_generated.dataa[3]
dataa[4] => mult_kap:auto_generated.dataa[4]
dataa[5] => mult_kap:auto_generated.dataa[5]
dataa[6] => mult_kap:auto_generated.dataa[6]
dataa[7] => mult_kap:auto_generated.dataa[7]
datab[0] => mult_kap:auto_generated.datab[0]
datab[1] => mult_kap:auto_generated.datab[1]
datab[2] => mult_kap:auto_generated.datab[2]
datab[3] => mult_kap:auto_generated.datab[3]
datab[4] => mult_kap:auto_generated.datab[4]
datab[5] => mult_kap:auto_generated.datab[5]
datab[6] => mult_kap:auto_generated.datab[6]
datab[7] => mult_kap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_kap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_kap:auto_generated.result[0]
result[1] <= mult_kap:auto_generated.result[1]
result[2] <= mult_kap:auto_generated.result[2]
result[3] <= mult_kap:auto_generated.result[3]
result[4] <= mult_kap:auto_generated.result[4]
result[5] <= mult_kap:auto_generated.result[5]
result[6] <= mult_kap:auto_generated.result[6]
result[7] <= mult_kap:auto_generated.result[7]
result[8] <= mult_kap:auto_generated.result[8]
result[9] <= mult_kap:auto_generated.result[9]
result[10] <= mult_kap:auto_generated.result[10]
result[11] <= mult_kap:auto_generated.result[11]
result[12] <= mult_kap:auto_generated.result[12]
result[13] <= mult_kap:auto_generated.result[13]
result[14] <= mult_kap:auto_generated.result[14]
result[15] <= mult_kap:auto_generated.result[15]


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component|mult_kap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component
dataa[0] => mult_kap:auto_generated.dataa[0]
dataa[1] => mult_kap:auto_generated.dataa[1]
dataa[2] => mult_kap:auto_generated.dataa[2]
dataa[3] => mult_kap:auto_generated.dataa[3]
dataa[4] => mult_kap:auto_generated.dataa[4]
dataa[5] => mult_kap:auto_generated.dataa[5]
dataa[6] => mult_kap:auto_generated.dataa[6]
dataa[7] => mult_kap:auto_generated.dataa[7]
datab[0] => mult_kap:auto_generated.datab[0]
datab[1] => mult_kap:auto_generated.datab[1]
datab[2] => mult_kap:auto_generated.datab[2]
datab[3] => mult_kap:auto_generated.datab[3]
datab[4] => mult_kap:auto_generated.datab[4]
datab[5] => mult_kap:auto_generated.datab[5]
datab[6] => mult_kap:auto_generated.datab[6]
datab[7] => mult_kap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_kap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_kap:auto_generated.result[0]
result[1] <= mult_kap:auto_generated.result[1]
result[2] <= mult_kap:auto_generated.result[2]
result[3] <= mult_kap:auto_generated.result[3]
result[4] <= mult_kap:auto_generated.result[4]
result[5] <= mult_kap:auto_generated.result[5]
result[6] <= mult_kap:auto_generated.result[6]
result[7] <= mult_kap:auto_generated.result[7]
result[8] <= mult_kap:auto_generated.result[8]
result[9] <= mult_kap:auto_generated.result[9]
result[10] <= mult_kap:auto_generated.result[10]
result[11] <= mult_kap:auto_generated.result[11]
result[12] <= mult_kap:auto_generated.result[12]
result[13] <= mult_kap:auto_generated.result[13]
result[14] <= mult_kap:auto_generated.result[14]
result[15] <= mult_kap:auto_generated.result[15]


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component|mult_kap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component
dataa[0] => mult_kap:auto_generated.dataa[0]
dataa[1] => mult_kap:auto_generated.dataa[1]
dataa[2] => mult_kap:auto_generated.dataa[2]
dataa[3] => mult_kap:auto_generated.dataa[3]
dataa[4] => mult_kap:auto_generated.dataa[4]
dataa[5] => mult_kap:auto_generated.dataa[5]
dataa[6] => mult_kap:auto_generated.dataa[6]
dataa[7] => mult_kap:auto_generated.dataa[7]
datab[0] => mult_kap:auto_generated.datab[0]
datab[1] => mult_kap:auto_generated.datab[1]
datab[2] => mult_kap:auto_generated.datab[2]
datab[3] => mult_kap:auto_generated.datab[3]
datab[4] => mult_kap:auto_generated.datab[4]
datab[5] => mult_kap:auto_generated.datab[5]
datab[6] => mult_kap:auto_generated.datab[6]
datab[7] => mult_kap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_kap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_kap:auto_generated.result[0]
result[1] <= mult_kap:auto_generated.result[1]
result[2] <= mult_kap:auto_generated.result[2]
result[3] <= mult_kap:auto_generated.result[3]
result[4] <= mult_kap:auto_generated.result[4]
result[5] <= mult_kap:auto_generated.result[5]
result[6] <= mult_kap:auto_generated.result[6]
result[7] <= mult_kap:auto_generated.result[7]
result[8] <= mult_kap:auto_generated.result[8]
result[9] <= mult_kap:auto_generated.result[9]
result[10] <= mult_kap:auto_generated.result[10]
result[11] <= mult_kap:auto_generated.result[11]
result[12] <= mult_kap:auto_generated.result[12]
result[13] <= mult_kap:auto_generated.result[13]
result[14] <= mult_kap:auto_generated.result[14]
result[15] <= mult_kap:auto_generated.result[15]


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component|mult_kap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component
dataa[0] => mult_kap:auto_generated.dataa[0]
dataa[1] => mult_kap:auto_generated.dataa[1]
dataa[2] => mult_kap:auto_generated.dataa[2]
dataa[3] => mult_kap:auto_generated.dataa[3]
dataa[4] => mult_kap:auto_generated.dataa[4]
dataa[5] => mult_kap:auto_generated.dataa[5]
dataa[6] => mult_kap:auto_generated.dataa[6]
dataa[7] => mult_kap:auto_generated.dataa[7]
datab[0] => mult_kap:auto_generated.datab[0]
datab[1] => mult_kap:auto_generated.datab[1]
datab[2] => mult_kap:auto_generated.datab[2]
datab[3] => mult_kap:auto_generated.datab[3]
datab[4] => mult_kap:auto_generated.datab[4]
datab[5] => mult_kap:auto_generated.datab[5]
datab[6] => mult_kap:auto_generated.datab[6]
datab[7] => mult_kap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_kap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_kap:auto_generated.result[0]
result[1] <= mult_kap:auto_generated.result[1]
result[2] <= mult_kap:auto_generated.result[2]
result[3] <= mult_kap:auto_generated.result[3]
result[4] <= mult_kap:auto_generated.result[4]
result[5] <= mult_kap:auto_generated.result[5]
result[6] <= mult_kap:auto_generated.result[6]
result[7] <= mult_kap:auto_generated.result[7]
result[8] <= mult_kap:auto_generated.result[8]
result[9] <= mult_kap:auto_generated.result[9]
result[10] <= mult_kap:auto_generated.result[10]
result[11] <= mult_kap:auto_generated.result[11]
result[12] <= mult_kap:auto_generated.result[12]
result[13] <= mult_kap:auto_generated.result[13]
result[14] <= mult_kap:auto_generated.result[14]
result[15] <= mult_kap:auto_generated.result[15]


|action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component|mult_kap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component
data[0] => dcfifo_7si1:auto_generated.data[0]
data[1] => dcfifo_7si1:auto_generated.data[1]
data[2] => dcfifo_7si1:auto_generated.data[2]
data[3] => dcfifo_7si1:auto_generated.data[3]
data[4] => dcfifo_7si1:auto_generated.data[4]
data[5] => dcfifo_7si1:auto_generated.data[5]
data[6] => dcfifo_7si1:auto_generated.data[6]
data[7] => dcfifo_7si1:auto_generated.data[7]
data[8] => dcfifo_7si1:auto_generated.data[8]
data[9] => dcfifo_7si1:auto_generated.data[9]
data[10] => dcfifo_7si1:auto_generated.data[10]
data[11] => dcfifo_7si1:auto_generated.data[11]
data[12] => dcfifo_7si1:auto_generated.data[12]
data[13] => dcfifo_7si1:auto_generated.data[13]
data[14] => dcfifo_7si1:auto_generated.data[14]
data[15] => dcfifo_7si1:auto_generated.data[15]
q[0] <= dcfifo_7si1:auto_generated.q[0]
q[1] <= dcfifo_7si1:auto_generated.q[1]
q[2] <= dcfifo_7si1:auto_generated.q[2]
q[3] <= dcfifo_7si1:auto_generated.q[3]
q[4] <= dcfifo_7si1:auto_generated.q[4]
q[5] <= dcfifo_7si1:auto_generated.q[5]
q[6] <= dcfifo_7si1:auto_generated.q[6]
q[7] <= dcfifo_7si1:auto_generated.q[7]
q[8] <= dcfifo_7si1:auto_generated.q[8]
q[9] <= dcfifo_7si1:auto_generated.q[9]
q[10] <= dcfifo_7si1:auto_generated.q[10]
q[11] <= dcfifo_7si1:auto_generated.q[11]
q[12] <= dcfifo_7si1:auto_generated.q[12]
q[13] <= dcfifo_7si1:auto_generated.q[13]
q[14] <= dcfifo_7si1:auto_generated.q[14]
q[15] <= dcfifo_7si1:auto_generated.q[15]
rdclk => dcfifo_7si1:auto_generated.rdclk
rdreq => dcfifo_7si1:auto_generated.rdreq
wrclk => dcfifo_7si1:auto_generated.wrclk
wrreq => dcfifo_7si1:auto_generated.wrreq
aclr => dcfifo_7si1:auto_generated.aclr
rdempty <= dcfifo_7si1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_7si1:auto_generated.wrfull
rdusedw[0] <= dcfifo_7si1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_7si1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_7si1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_7si1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_7si1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_7si1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_7si1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_7si1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_7si1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_uj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_uj31:fifo_ram.data_a[0]
data[1] => altsyncram_uj31:fifo_ram.data_a[1]
data[2] => altsyncram_uj31:fifo_ram.data_a[2]
data[3] => altsyncram_uj31:fifo_ram.data_a[3]
data[4] => altsyncram_uj31:fifo_ram.data_a[4]
data[5] => altsyncram_uj31:fifo_ram.data_a[5]
data[6] => altsyncram_uj31:fifo_ram.data_a[6]
data[7] => altsyncram_uj31:fifo_ram.data_a[7]
data[8] => altsyncram_uj31:fifo_ram.data_a[8]
data[9] => altsyncram_uj31:fifo_ram.data_a[9]
data[10] => altsyncram_uj31:fifo_ram.data_a[10]
data[11] => altsyncram_uj31:fifo_ram.data_a[11]
data[12] => altsyncram_uj31:fifo_ram.data_a[12]
data[13] => altsyncram_uj31:fifo_ram.data_a[13]
data[14] => altsyncram_uj31:fifo_ram.data_a[14]
data[15] => altsyncram_uj31:fifo_ram.data_a[15]
q[0] <= altsyncram_uj31:fifo_ram.q_b[0]
q[1] <= altsyncram_uj31:fifo_ram.q_b[1]
q[2] <= altsyncram_uj31:fifo_ram.q_b[2]
q[3] <= altsyncram_uj31:fifo_ram.q_b[3]
q[4] <= altsyncram_uj31:fifo_ram.q_b[4]
q[5] <= altsyncram_uj31:fifo_ram.q_b[5]
q[6] <= altsyncram_uj31:fifo_ram.q_b[6]
q[7] <= altsyncram_uj31:fifo_ram.q_b[7]
q[8] <= altsyncram_uj31:fifo_ram.q_b[8]
q[9] <= altsyncram_uj31:fifo_ram.q_b[9]
q[10] <= altsyncram_uj31:fifo_ram.q_b[10]
q[11] <= altsyncram_uj31:fifo_ram.q_b[11]
q[12] <= altsyncram_uj31:fifo_ram.q_b[12]
q[13] <= altsyncram_uj31:fifo_ram.q_b[13]
q[14] <= altsyncram_uj31:fifo_ram.q_b[14]
q[15] <= altsyncram_uj31:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_uj31:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_uj31:fifo_ram.clock0
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst
reset_n => burst_address[0]~reg0.ACLR
reset_n => burst_address[1]~reg0.ACLR
reset_n => burst_address[2]~reg0.ACLR
reset_n => burst_address[3]~reg0.ACLR
reset_n => burst_address[4]~reg0.ACLR
reset_n => burst_address[5]~reg0.ACLR
reset_n => burst_address[6]~reg0.ACLR
reset_n => burst_address[7]~reg0.ACLR
reset_n => burst_address[8]~reg0.ACLR
reset_n => burst_address[9]~reg0.ACLR
reset_n => burst_address[10]~reg0.ACLR
reset_n => burst_address[11]~reg0.ACLR
reset_n => burst_address[12]~reg0.ACLR
reset_n => burst_address[13]~reg0.ACLR
reset_n => burst_address[14]~reg0.ACLR
reset_n => burst_address[15]~reg0.ACLR
reset_n => burst_address[16]~reg0.ACLR
reset_n => burst_address[17]~reg0.ACLR
reset_n => burst_address[18]~reg0.ACLR
reset_n => burst_address[19]~reg0.ACLR
reset_n => burst_address[20]~reg0.ACLR
reset_n => burst_address[21]~reg0.ACLR
reset_n => wr_req~reg0.ACLR
reset_n => burst_length[0]~reg0.ACLR
reset_n => burst_length[1]~reg0.ACLR
reset_n => burst_length[2]~reg0.ACLR
reset_n => burst_length[3]~reg0.ACLR
reset_n => burst_length[4]~reg0.ACLR
reset_n => burst_length[5]~reg0.ACLR
reset_n => burst_length[6]~reg0.ACLR
reset_n => burst_length[7]~reg0.ACLR
reset_n => burst_length[8]~reg0.ACLR
reset_n => xscale_factor_d[12].ACLR
reset_n => xscale_factor_d[13].ACLR
reset_n => xscale_factor_d[14].ACLR
reset_n => xscale_factor_d[15].ACLR
reset_n => xscale_factor_d[16].ACLR
reset_n => xscale_factor_d[17].ACLR
reset_n => xscale_factor_d[18].ACLR
reset_n => xscale_factor_d[19].ACLR
reset_n => xscale_factor[0].ACLR
reset_n => xscale_factor[1].ACLR
reset_n => xscale_factor[2].ACLR
reset_n => xscale_factor[3].ACLR
reset_n => xscale_factor[4].ACLR
reset_n => xscale_factor[5].ACLR
reset_n => xscale_factor[6].ACLR
reset_n => xscale_factor[7].ACLR
reset_n => xscale_factor[8].ACLR
reset_n => xscale_factor[9].ACLR
reset_n => xscale_factor[10].ACLR
reset_n => xscale_factor[11].ACLR
reset_n => xscale_factor[12].PRESET
reset_n => xscale_factor[13].ACLR
reset_n => xscale_factor[14].ACLR
reset_n => xscale_factor[15].ACLR
reset_n => xscale_factor[16].ACLR
reset_n => xscale_factor[17].ACLR
reset_n => xscale_factor[18].ACLR
reset_n => xscale_factor[19].ACLR
reset_n => hs_end.ACLR
reset_n => burst_row_addr[0].ACLR
reset_n => burst_row_addr[1].ACLR
reset_n => burst_row_addr[2].ACLR
reset_n => burst_row_addr[3].ACLR
reset_n => burst_row_addr[4].ACLR
reset_n => burst_row_addr[5].ACLR
reset_n => burst_row_addr[6].ACLR
reset_n => burst_row_addr[7].ACLR
reset_n => burst_row_addr[8].ACLR
reset_n => burst_row_addr[9].ACLR
reset_n => burst_row_addr[10].ACLR
reset_n => burst_row_addr[11].ACLR
reset_n => burst_row_addr[12].ACLR
reset_n => burst_row_addr[13].ACLR
reset_n => state_cur~6.DATAIN
reset_n => line_burst_cnt[2].ENA
reset_n => line_burst_cnt[1].ENA
reset_n => line_burst_cnt[0].ENA
clk => hs_end.CLK
clk => line_burst_cnt[0].CLK
clk => line_burst_cnt[1].CLK
clk => line_burst_cnt[2].CLK
clk => burst_row_addr[0].CLK
clk => burst_row_addr[1].CLK
clk => burst_row_addr[2].CLK
clk => burst_row_addr[3].CLK
clk => burst_row_addr[4].CLK
clk => burst_row_addr[5].CLK
clk => burst_row_addr[6].CLK
clk => burst_row_addr[7].CLK
clk => burst_row_addr[8].CLK
clk => burst_row_addr[9].CLK
clk => burst_row_addr[10].CLK
clk => burst_row_addr[11].CLK
clk => burst_row_addr[12].CLK
clk => burst_row_addr[13].CLK
clk => xscale_factor_d[12].CLK
clk => xscale_factor_d[13].CLK
clk => xscale_factor_d[14].CLK
clk => xscale_factor_d[15].CLK
clk => xscale_factor_d[16].CLK
clk => xscale_factor_d[17].CLK
clk => xscale_factor_d[18].CLK
clk => xscale_factor_d[19].CLK
clk => xscale_factor[0].CLK
clk => xscale_factor[1].CLK
clk => xscale_factor[2].CLK
clk => xscale_factor[3].CLK
clk => xscale_factor[4].CLK
clk => xscale_factor[5].CLK
clk => xscale_factor[6].CLK
clk => xscale_factor[7].CLK
clk => xscale_factor[8].CLK
clk => xscale_factor[9].CLK
clk => xscale_factor[10].CLK
clk => xscale_factor[11].CLK
clk => xscale_factor[12].CLK
clk => xscale_factor[13].CLK
clk => xscale_factor[14].CLK
clk => xscale_factor[15].CLK
clk => xscale_factor[16].CLK
clk => xscale_factor[17].CLK
clk => xscale_factor[18].CLK
clk => xscale_factor[19].CLK
clk => burst_length[0]~reg0.CLK
clk => burst_length[1]~reg0.CLK
clk => burst_length[2]~reg0.CLK
clk => burst_length[3]~reg0.CLK
clk => burst_length[4]~reg0.CLK
clk => burst_length[5]~reg0.CLK
clk => burst_length[6]~reg0.CLK
clk => burst_length[7]~reg0.CLK
clk => burst_length[8]~reg0.CLK
clk => burst_address[0]~reg0.CLK
clk => burst_address[1]~reg0.CLK
clk => burst_address[2]~reg0.CLK
clk => burst_address[3]~reg0.CLK
clk => burst_address[4]~reg0.CLK
clk => burst_address[5]~reg0.CLK
clk => burst_address[6]~reg0.CLK
clk => burst_address[7]~reg0.CLK
clk => burst_address[8]~reg0.CLK
clk => burst_address[9]~reg0.CLK
clk => burst_address[10]~reg0.CLK
clk => burst_address[11]~reg0.CLK
clk => burst_address[12]~reg0.CLK
clk => burst_address[13]~reg0.CLK
clk => burst_address[14]~reg0.CLK
clk => burst_address[15]~reg0.CLK
clk => burst_address[16]~reg0.CLK
clk => burst_address[17]~reg0.CLK
clk => burst_address[18]~reg0.CLK
clk => burst_address[19]~reg0.CLK
clk => burst_address[20]~reg0.CLK
clk => burst_address[21]~reg0.CLK
clk => wr_req~reg0.CLK
clk => state_cur~4.DATAIN
clk => state_d~1.DATAIN
vs_neg => state_cur.OUTPUTSELECT
vs_neg => state_cur.OUTPUTSELECT
vs_neg => state_cur.OUTPUTSELECT
vs_neg => state_cur.OUTPUTSELECT
vs_neg => wr_req.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_address.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => burst_row_addr.OUTPUTSELECT
vs_neg => line_burst_cnt.OUTPUTSELECT
vs_neg => line_burst_cnt.OUTPUTSELECT
vs_neg => line_burst_cnt.OUTPUTSELECT
vs => always1.IN1
field => ~NO_FANOUT~
rdusedw_fifo[0] => LessThan1.IN18
rdusedw_fifo[0] => LessThan2.IN18
rdusedw_fifo[1] => LessThan1.IN17
rdusedw_fifo[1] => LessThan2.IN17
rdusedw_fifo[2] => LessThan1.IN16
rdusedw_fifo[2] => LessThan2.IN16
rdusedw_fifo[3] => LessThan1.IN15
rdusedw_fifo[3] => LessThan2.IN15
rdusedw_fifo[4] => LessThan1.IN14
rdusedw_fifo[4] => LessThan2.IN14
rdusedw_fifo[5] => LessThan1.IN13
rdusedw_fifo[5] => LessThan2.IN13
rdusedw_fifo[6] => LessThan1.IN12
rdusedw_fifo[6] => LessThan2.IN12
rdusedw_fifo[7] => LessThan1.IN11
rdusedw_fifo[7] => LessThan2.IN11
rdusedw_fifo[8] => LessThan1.IN10
rdusedw_fifo[8] => LessThan2.IN10
indata[0] => burst_data[0].DATAIN
indata[1] => burst_data[1].DATAIN
indata[2] => burst_data[2].DATAIN
indata[3] => burst_data[3].DATAIN
indata[4] => burst_data[4].DATAIN
indata[5] => burst_data[5].DATAIN
indata[6] => burst_data[6].DATAIN
indata[7] => burst_data[7].DATAIN
indata[8] => burst_data[8].DATAIN
indata[9] => burst_data[9].DATAIN
indata[10] => burst_data[10].DATAIN
indata[11] => burst_data[11].DATAIN
indata[12] => burst_data[12].DATAIN
indata[13] => burst_data[13].DATAIN
indata[14] => burst_data[14].DATAIN
indata[15] => burst_data[15].DATAIN
xscale_param[0] => Add2.IN20
xscale_param[1] => Add2.IN19
xscale_param[2] => Add2.IN18
xscale_param[3] => Add2.IN17
xscale_param[4] => Add2.IN16
xscale_param[5] => Add2.IN15
xscale_param[6] => Add2.IN14
xscale_param[7] => Add2.IN13
xscale_param[8] => Add2.IN12
xscale_param[9] => Add2.IN11
xscale_param[10] => Add2.IN10
xscale_param[11] => Add2.IN9
xscale_param[12] => Add2.IN8
xscale_param[13] => Add2.IN7
xscale_param[14] => Add2.IN6
xscale_param[15] => Add2.IN5
xscale_param[16] => Add2.IN4
xscale_param[17] => Add2.IN3
xscale_param[18] => Add2.IN2
xscale_param[19] => Add2.IN1
rd_en_fifo <= rd_en_fifo.DB_MAX_OUTPUT_PORT_TYPE
wr_req <= wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ack => wr_req.OUTPUTSELECT
wr_ack => Selector2.IN3
wr_ack => Selector1.IN2
burst_data[0] <= indata[0].DB_MAX_OUTPUT_PORT_TYPE
burst_data[1] <= indata[1].DB_MAX_OUTPUT_PORT_TYPE
burst_data[2] <= indata[2].DB_MAX_OUTPUT_PORT_TYPE
burst_data[3] <= indata[3].DB_MAX_OUTPUT_PORT_TYPE
burst_data[4] <= indata[4].DB_MAX_OUTPUT_PORT_TYPE
burst_data[5] <= indata[5].DB_MAX_OUTPUT_PORT_TYPE
burst_data[6] <= indata[6].DB_MAX_OUTPUT_PORT_TYPE
burst_data[7] <= indata[7].DB_MAX_OUTPUT_PORT_TYPE
burst_data[8] <= indata[8].DB_MAX_OUTPUT_PORT_TYPE
burst_data[9] <= indata[9].DB_MAX_OUTPUT_PORT_TYPE
burst_data[10] <= indata[10].DB_MAX_OUTPUT_PORT_TYPE
burst_data[11] <= indata[11].DB_MAX_OUTPUT_PORT_TYPE
burst_data[12] <= indata[12].DB_MAX_OUTPUT_PORT_TYPE
burst_data[13] <= indata[13].DB_MAX_OUTPUT_PORT_TYPE
burst_data[14] <= indata[14].DB_MAX_OUTPUT_PORT_TYPE
burst_data[15] <= indata[15].DB_MAX_OUTPUT_PORT_TYPE
burst_length[0] <= burst_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_length[1] <= burst_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_length[2] <= burst_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_length[3] <= burst_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_length[4] <= burst_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_length[5] <= burst_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_length[6] <= burst_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_length[7] <= burst_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_length[8] <= burst_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[0] <= burst_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[1] <= burst_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[2] <= burst_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[3] <= burst_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[4] <= burst_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[5] <= burst_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[6] <= burst_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[7] <= burst_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[8] <= burst_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[9] <= burst_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[10] <= burst_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[11] <= burst_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[12] <= burst_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[13] <= burst_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[14] <= burst_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[15] <= burst_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[16] <= burst_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[17] <= burst_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[18] <= burst_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[19] <= burst_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[20] <= burst_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_address[21] <= burst_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|sdram_if:sdram_if_0
RST => rd_data_end.ACLR
RST => rd_data_end_latch.ACLR
RST => RD_DATA_EN_o_d.ACLR
RST => wr_data_end.ACLR
RST => wr_data_end_latch.ACLR
RST => WR_DATA_RQ_o_d.ACLR
RST => rd_data[0].ACLR
RST => rd_data[1].ACLR
RST => rd_data[2].ACLR
RST => rd_data[3].ACLR
RST => rd_data[4].ACLR
RST => rd_data[5].ACLR
RST => rd_data[6].ACLR
RST => rd_data[7].ACLR
RST => rd_data[8].ACLR
RST => rd_data[9].ACLR
RST => rd_data[10].ACLR
RST => rd_data[11].ACLR
RST => rd_data[12].ACLR
RST => rd_data[13].ACLR
RST => rd_data[14].ACLR
RST => rd_data[15].ACLR
RST => rd_data_en.ACLR
RST => sdr_rd_en_d3.ACLR
RST => sdr_rd_en_d2.ACLR
RST => sdr_rd_en_d.ACLR
RST => sdr_wr_en_d.ACLR
RST => WR_DATA_EN_o~reg0.ACLR
RST => wr_data_rq.ACLR
RST => sdr_A10.ACLR
RST => sdr_WEn.PRESET
RST => sdr_CASn.PRESET
RST => sdr_RASn.PRESET
RST => sdr_A[0].ACLR
RST => sdr_A[1].ACLR
RST => sdr_A[2].ACLR
RST => sdr_A[3].ACLR
RST => sdr_A[4].ACLR
RST => sdr_A[5].ACLR
RST => sdr_A[6].ACLR
RST => sdr_A[7].ACLR
RST => sdr_A[8].ACLR
RST => sdr_A[9].ACLR
RST => sdr_A[11].ACLR
RST => sdr_row_addr[0].ACLR
RST => sdr_row_addr[1].ACLR
RST => sdr_row_addr[2].ACLR
RST => sdr_row_addr[3].ACLR
RST => sdr_row_addr[4].ACLR
RST => sdr_row_addr[5].ACLR
RST => sdr_row_addr[6].ACLR
RST => sdr_row_addr[7].ACLR
RST => sdr_row_addr[8].ACLR
RST => sdr_row_addr[9].ACLR
RST => sdr_row_addr[10].ACLR
RST => sdr_row_addr[11].ACLR
RST => sdr_row_addr[12].ACLR
RST => sdr_row_addr[13].ACLR
RST => sdr_col_addr_d2[0].ACLR
RST => sdr_col_addr_d2[1].ACLR
RST => sdr_col_addr_d2[2].ACLR
RST => sdr_col_addr_d2[3].ACLR
RST => sdr_col_addr_d2[4].ACLR
RST => sdr_col_addr_d2[5].ACLR
RST => sdr_col_addr_d2[6].ACLR
RST => sdr_col_addr_d2[7].ACLR
RST => sdr_col_addr_d[0].ACLR
RST => sdr_col_addr_d[1].ACLR
RST => sdr_col_addr_d[2].ACLR
RST => sdr_col_addr_d[3].ACLR
RST => sdr_col_addr_d[4].ACLR
RST => sdr_col_addr_d[5].ACLR
RST => sdr_col_addr_d[6].ACLR
RST => sdr_col_addr_d[7].ACLR
RST => sdr_col_addr[0].ACLR
RST => sdr_col_addr[1].ACLR
RST => sdr_col_addr[2].ACLR
RST => sdr_col_addr[3].ACLR
RST => sdr_col_addr[4].ACLR
RST => sdr_col_addr[5].ACLR
RST => sdr_col_addr[6].ACLR
RST => sdr_col_addr[7].ACLR
RST => rd_cnt_is_LEN_latch.ACLR
RST => wr_cnt_is_LEN_latch.ACLR
RST => rd_bst_acu_len[0].ACLR
RST => rd_bst_acu_len[1].ACLR
RST => rd_bst_acu_len[2].ACLR
RST => rd_bst_acu_len[3].ACLR
RST => rd_bst_acu_len[4].ACLR
RST => rd_bst_acu_len[5].ACLR
RST => rd_bst_acu_len[6].ACLR
RST => rd_bst_acu_len[7].ACLR
RST => rd_bst_acu_len[8].ACLR
RST => wr_bst_acu_len[0].ACLR
RST => wr_bst_acu_len[1].ACLR
RST => wr_bst_acu_len[2].ACLR
RST => wr_bst_acu_len[3].ACLR
RST => wr_bst_acu_len[4].ACLR
RST => wr_bst_acu_len[5].ACLR
RST => wr_bst_acu_len[6].ACLR
RST => wr_bst_acu_len[7].ACLR
RST => wr_bst_acu_len[8].ACLR
RST => rd_bst_len_cnt[0].ACLR
RST => rd_bst_len_cnt[1].ACLR
RST => rd_bst_len_cnt[2].ACLR
RST => rd_bst_len_cnt[3].ACLR
RST => rd_bst_len_cnt[4].ACLR
RST => rd_bst_len_cnt[5].ACLR
RST => rd_bst_len_cnt[6].ACLR
RST => rd_bst_len_cnt[7].ACLR
RST => rd_bst_len_cnt[8].ACLR
RST => wr_bst_len_cnt[0].ACLR
RST => wr_bst_len_cnt[1].ACLR
RST => wr_bst_len_cnt[2].ACLR
RST => wr_bst_len_cnt[3].ACLR
RST => wr_bst_len_cnt[4].ACLR
RST => wr_bst_len_cnt[5].ACLR
RST => wr_bst_len_cnt[6].ACLR
RST => wr_bst_len_cnt[7].ACLR
RST => wr_bst_len_cnt[8].ACLR
RST => time_tRCD_cnt[0].ACLR
RST => time_tRCD_cnt[1].ACLR
RST => time_tRCD_cnt[2].ACLR
RST => time_tMRD_cnt[0].ACLR
RST => time_tMRD_cnt[1].ACLR
RST => time_tMRD_cnt[2].ACLR
RST => time_tRC_cnt[0].ACLR
RST => time_tRC_cnt[1].ACLR
RST => time_tRC_cnt[2].ACLR
RST => time_tRP_cnt[0].ACLR
RST => time_tRP_cnt[1].ACLR
RST => time_tRP_cnt[2].ACLR
RST => RD_RQ_i_latch.ACLR
RST => WR_RQ_i_latch.ACLR
RST => init_ref_cnt[0].ACLR
RST => init_ref_cnt[1].ACLR
RST => init_ref_cnt[2].ACLR
RST => init_ref_cnt[3].ACLR
RST => auto_count[0].ACLR
RST => auto_count[1].ACLR
RST => auto_count[2].ACLR
RST => auto_count[3].ACLR
RST => auto_count[4].ACLR
RST => auto_count[5].ACLR
RST => auto_count[6].ACLR
RST => auto_count[7].ACLR
RST => auto_count[8].ACLR
RST => auto_count[9].ACLR
RST => auto_count[10].ACLR
RST => auto_count[11].ACLR
RST => init_cnt[0].ACLR
RST => init_cnt[1].ACLR
RST => init_cnt[2].ACLR
RST => init_cnt[3].ACLR
RST => init_cnt[4].ACLR
RST => init_cnt[5].ACLR
RST => init_cnt[6].ACLR
RST => init_cnt[7].ACLR
RST => init_cnt[8].ACLR
RST => init_cnt[9].ACLR
RST => init_cnt[10].ACLR
RST => init_cnt[11].ACLR
RST => init_cnt[12].ACLR
RST => init_cnt[13].ACLR
RST => init_cnt[14].ACLR
RST => init_cnt[15].ACLR
RST => ref_ack_flag.ACLR
RST => init_complete.ACLR
RST => sdr_state_d2~3.DATAIN
RST => sdr_state_d~3.DATAIN
RST => sdr_state~4.DATAIN
CLK => rd_data_end.CLK
CLK => rd_data_end_latch.CLK
CLK => RD_DATA_EN_o_d.CLK
CLK => wr_data_end.CLK
CLK => wr_data_end_latch.CLK
CLK => WR_DATA_RQ_o_d.CLK
CLK => rd_data[0].CLK
CLK => rd_data[1].CLK
CLK => rd_data[2].CLK
CLK => rd_data[3].CLK
CLK => rd_data[4].CLK
CLK => rd_data[5].CLK
CLK => rd_data[6].CLK
CLK => rd_data[7].CLK
CLK => rd_data[8].CLK
CLK => rd_data[9].CLK
CLK => rd_data[10].CLK
CLK => rd_data[11].CLK
CLK => rd_data[12].CLK
CLK => rd_data[13].CLK
CLK => rd_data[14].CLK
CLK => rd_data[15].CLK
CLK => rd_data_en.CLK
CLK => sdr_rd_en_d3.CLK
CLK => sdr_rd_en_d2.CLK
CLK => sdr_rd_en_d.CLK
CLK => sdr_wr_en_d.CLK
CLK => WR_DATA_EN_o~reg0.CLK
CLK => wr_data_rq.CLK
CLK => sdr_A10.CLK
CLK => sdr_WEn.CLK
CLK => sdr_CASn.CLK
CLK => sdr_RASn.CLK
CLK => sdr_A[0].CLK
CLK => sdr_A[1].CLK
CLK => sdr_A[2].CLK
CLK => sdr_A[3].CLK
CLK => sdr_A[4].CLK
CLK => sdr_A[5].CLK
CLK => sdr_A[6].CLK
CLK => sdr_A[7].CLK
CLK => sdr_A[8].CLK
CLK => sdr_A[9].CLK
CLK => sdr_A[11].CLK
CLK => sdr_row_addr[0].CLK
CLK => sdr_row_addr[1].CLK
CLK => sdr_row_addr[2].CLK
CLK => sdr_row_addr[3].CLK
CLK => sdr_row_addr[4].CLK
CLK => sdr_row_addr[5].CLK
CLK => sdr_row_addr[6].CLK
CLK => sdr_row_addr[7].CLK
CLK => sdr_row_addr[8].CLK
CLK => sdr_row_addr[9].CLK
CLK => sdr_row_addr[10].CLK
CLK => sdr_row_addr[11].CLK
CLK => sdr_row_addr[12].CLK
CLK => sdr_row_addr[13].CLK
CLK => sdr_col_addr_d2[0].CLK
CLK => sdr_col_addr_d2[1].CLK
CLK => sdr_col_addr_d2[2].CLK
CLK => sdr_col_addr_d2[3].CLK
CLK => sdr_col_addr_d2[4].CLK
CLK => sdr_col_addr_d2[5].CLK
CLK => sdr_col_addr_d2[6].CLK
CLK => sdr_col_addr_d2[7].CLK
CLK => sdr_col_addr_d[0].CLK
CLK => sdr_col_addr_d[1].CLK
CLK => sdr_col_addr_d[2].CLK
CLK => sdr_col_addr_d[3].CLK
CLK => sdr_col_addr_d[4].CLK
CLK => sdr_col_addr_d[5].CLK
CLK => sdr_col_addr_d[6].CLK
CLK => sdr_col_addr_d[7].CLK
CLK => sdr_col_addr[0].CLK
CLK => sdr_col_addr[1].CLK
CLK => sdr_col_addr[2].CLK
CLK => sdr_col_addr[3].CLK
CLK => sdr_col_addr[4].CLK
CLK => sdr_col_addr[5].CLK
CLK => sdr_col_addr[6].CLK
CLK => sdr_col_addr[7].CLK
CLK => rd_cnt_is_LEN_latch.CLK
CLK => wr_cnt_is_LEN_latch.CLK
CLK => rd_bst_acu_len[0].CLK
CLK => rd_bst_acu_len[1].CLK
CLK => rd_bst_acu_len[2].CLK
CLK => rd_bst_acu_len[3].CLK
CLK => rd_bst_acu_len[4].CLK
CLK => rd_bst_acu_len[5].CLK
CLK => rd_bst_acu_len[6].CLK
CLK => rd_bst_acu_len[7].CLK
CLK => rd_bst_acu_len[8].CLK
CLK => wr_bst_acu_len[0].CLK
CLK => wr_bst_acu_len[1].CLK
CLK => wr_bst_acu_len[2].CLK
CLK => wr_bst_acu_len[3].CLK
CLK => wr_bst_acu_len[4].CLK
CLK => wr_bst_acu_len[5].CLK
CLK => wr_bst_acu_len[6].CLK
CLK => wr_bst_acu_len[7].CLK
CLK => wr_bst_acu_len[8].CLK
CLK => rd_bst_len_cnt[0].CLK
CLK => rd_bst_len_cnt[1].CLK
CLK => rd_bst_len_cnt[2].CLK
CLK => rd_bst_len_cnt[3].CLK
CLK => rd_bst_len_cnt[4].CLK
CLK => rd_bst_len_cnt[5].CLK
CLK => rd_bst_len_cnt[6].CLK
CLK => rd_bst_len_cnt[7].CLK
CLK => rd_bst_len_cnt[8].CLK
CLK => wr_bst_len_cnt[0].CLK
CLK => wr_bst_len_cnt[1].CLK
CLK => wr_bst_len_cnt[2].CLK
CLK => wr_bst_len_cnt[3].CLK
CLK => wr_bst_len_cnt[4].CLK
CLK => wr_bst_len_cnt[5].CLK
CLK => wr_bst_len_cnt[6].CLK
CLK => wr_bst_len_cnt[7].CLK
CLK => wr_bst_len_cnt[8].CLK
CLK => time_tRCD_cnt[0].CLK
CLK => time_tRCD_cnt[1].CLK
CLK => time_tRCD_cnt[2].CLK
CLK => time_tMRD_cnt[0].CLK
CLK => time_tMRD_cnt[1].CLK
CLK => time_tMRD_cnt[2].CLK
CLK => time_tRC_cnt[0].CLK
CLK => time_tRC_cnt[1].CLK
CLK => time_tRC_cnt[2].CLK
CLK => time_tRP_cnt[0].CLK
CLK => time_tRP_cnt[1].CLK
CLK => time_tRP_cnt[2].CLK
CLK => RD_RQ_i_latch.CLK
CLK => WR_RQ_i_latch.CLK
CLK => init_ref_cnt[0].CLK
CLK => init_ref_cnt[1].CLK
CLK => init_ref_cnt[2].CLK
CLK => init_ref_cnt[3].CLK
CLK => auto_count[0].CLK
CLK => auto_count[1].CLK
CLK => auto_count[2].CLK
CLK => auto_count[3].CLK
CLK => auto_count[4].CLK
CLK => auto_count[5].CLK
CLK => auto_count[6].CLK
CLK => auto_count[7].CLK
CLK => auto_count[8].CLK
CLK => auto_count[9].CLK
CLK => auto_count[10].CLK
CLK => auto_count[11].CLK
CLK => init_cnt[0].CLK
CLK => init_cnt[1].CLK
CLK => init_cnt[2].CLK
CLK => init_cnt[3].CLK
CLK => init_cnt[4].CLK
CLK => init_cnt[5].CLK
CLK => init_cnt[6].CLK
CLK => init_cnt[7].CLK
CLK => init_cnt[8].CLK
CLK => init_cnt[9].CLK
CLK => init_cnt[10].CLK
CLK => init_cnt[11].CLK
CLK => init_cnt[12].CLK
CLK => init_cnt[13].CLK
CLK => init_cnt[14].CLK
CLK => init_cnt[15].CLK
CLK => ref_ack_flag.CLK
CLK => init_complete.CLK
CLK => SDRAM_CLK_o[0].DATAIN
CLK => sdr_state_d2~1.DATAIN
CLK => sdr_state_d~1.DATAIN
CLK => sdr_state~2.DATAIN
WR_RQ_i => always5.IN0
WR_RQ_i => always19.IN0
WR_DATA_i[0] => SDRAM_DQ_io[0].DATAIN
WR_DATA_i[1] => SDRAM_DQ_io[1].DATAIN
WR_DATA_i[2] => SDRAM_DQ_io[2].DATAIN
WR_DATA_i[3] => SDRAM_DQ_io[3].DATAIN
WR_DATA_i[4] => SDRAM_DQ_io[4].DATAIN
WR_DATA_i[5] => SDRAM_DQ_io[5].DATAIN
WR_DATA_i[6] => SDRAM_DQ_io[6].DATAIN
WR_DATA_i[7] => SDRAM_DQ_io[7].DATAIN
WR_DATA_i[8] => SDRAM_DQ_io[8].DATAIN
WR_DATA_i[9] => SDRAM_DQ_io[9].DATAIN
WR_DATA_i[10] => SDRAM_DQ_io[10].DATAIN
WR_DATA_i[11] => SDRAM_DQ_io[11].DATAIN
WR_DATA_i[12] => SDRAM_DQ_io[12].DATAIN
WR_DATA_i[13] => SDRAM_DQ_io[13].DATAIN
WR_DATA_i[14] => SDRAM_DQ_io[14].DATAIN
WR_DATA_i[15] => SDRAM_DQ_io[15].DATAIN
WR_DATA_LEN_i[0] => Add9.IN18
WR_DATA_LEN_i[1] => Add9.IN17
WR_DATA_LEN_i[2] => Add9.IN16
WR_DATA_LEN_i[3] => Add9.IN15
WR_DATA_LEN_i[4] => Add9.IN14
WR_DATA_LEN_i[5] => Add9.IN13
WR_DATA_LEN_i[6] => Add9.IN12
WR_DATA_LEN_i[7] => Add9.IN11
WR_DATA_LEN_i[8] => Add9.IN10
WR_ADDR_BASE_i[0] => sdr_col_addr.DATAB
WR_ADDR_BASE_i[1] => sdr_col_addr.DATAB
WR_ADDR_BASE_i[2] => sdr_col_addr.DATAB
WR_ADDR_BASE_i[3] => sdr_col_addr.DATAB
WR_ADDR_BASE_i[4] => sdr_col_addr.DATAB
WR_ADDR_BASE_i[5] => sdr_col_addr.DATAB
WR_ADDR_BASE_i[6] => sdr_col_addr.DATAB
WR_ADDR_BASE_i[7] => sdr_col_addr.DATAB
WR_ADDR_BASE_i[8] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[9] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[10] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[11] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[12] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[13] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[14] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[15] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[16] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[17] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[18] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[19] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[20] => sdr_row_addr.DATAB
WR_ADDR_BASE_i[21] => sdr_row_addr.DATAB
WR_DATA_RQ_o <= wr_data_rq.DB_MAX_OUTPUT_PORT_TYPE
WR_DATA_EN_o <= WR_DATA_EN_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_DATA_END_o <= wr_data_end.DB_MAX_OUTPUT_PORT_TYPE
RD_RQ_i => always6.IN0
RD_RQ_i => always19.IN0
RD_DATA_LEN_i[0] => Add10.IN18
RD_DATA_LEN_i[1] => Add10.IN17
RD_DATA_LEN_i[2] => Add10.IN16
RD_DATA_LEN_i[3] => Add10.IN15
RD_DATA_LEN_i[4] => Add10.IN14
RD_DATA_LEN_i[5] => Add10.IN13
RD_DATA_LEN_i[6] => Add10.IN12
RD_DATA_LEN_i[7] => Add10.IN11
RD_DATA_LEN_i[8] => Add10.IN10
RD_ADDR_BASE_i[0] => sdr_col_addr.DATAB
RD_ADDR_BASE_i[1] => sdr_col_addr.DATAB
RD_ADDR_BASE_i[2] => sdr_col_addr.DATAB
RD_ADDR_BASE_i[3] => sdr_col_addr.DATAB
RD_ADDR_BASE_i[4] => sdr_col_addr.DATAB
RD_ADDR_BASE_i[5] => sdr_col_addr.DATAB
RD_ADDR_BASE_i[6] => sdr_col_addr.DATAB
RD_ADDR_BASE_i[7] => sdr_col_addr.DATAB
RD_ADDR_BASE_i[8] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[9] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[10] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[11] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[12] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[13] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[14] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[15] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[16] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[17] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[18] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[19] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[20] => sdr_row_addr.DATAB
RD_ADDR_BASE_i[21] => sdr_row_addr.DATAB
RD_DATA_o[0] <= rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[1] <= rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[2] <= rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[3] <= rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[4] <= rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[5] <= rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[6] <= rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[7] <= rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[8] <= rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[9] <= rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[10] <= rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[11] <= rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[12] <= rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[13] <= rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[14] <= rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_o[15] <= rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_EN_o <= rd_data_en.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_END_o <= rd_data_end.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CLK_o[0] <= CLK.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE_o[0] <= <VCC>
SDRAM_CSn_o[0] <= <GND>
SDRAM_RASn_o <= sdr_RASn.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CASn_o <= sdr_CASn.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_WEn_o <= sdr_WEn.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA_o[0] <= sdr_row_addr[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA_o[1] <= sdr_row_addr[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[0] <= sdr_A[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[1] <= sdr_A[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[2] <= sdr_A[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[3] <= sdr_A[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[4] <= sdr_A[4].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[5] <= sdr_A[5].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[6] <= sdr_A[6].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[7] <= sdr_A[7].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[8] <= sdr_A[8].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[9] <= sdr_A[9].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[10] <= sdr_A10.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A_o[11] <= sdr_A[11].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM_o[0] <= <GND>
SDRAM_DQM_o[1] <= <GND>
SDRAM_DQM_o[2] <= <GND>
SDRAM_DQ_io[0] <> SDRAM_DQ_io[0]
SDRAM_DQ_io[1] <> SDRAM_DQ_io[1]
SDRAM_DQ_io[2] <> SDRAM_DQ_io[2]
SDRAM_DQ_io[3] <> SDRAM_DQ_io[3]
SDRAM_DQ_io[4] <> SDRAM_DQ_io[4]
SDRAM_DQ_io[5] <> SDRAM_DQ_io[5]
SDRAM_DQ_io[6] <> SDRAM_DQ_io[6]
SDRAM_DQ_io[7] <> SDRAM_DQ_io[7]
SDRAM_DQ_io[8] <> SDRAM_DQ_io[8]
SDRAM_DQ_io[9] <> SDRAM_DQ_io[9]
SDRAM_DQ_io[10] <> SDRAM_DQ_io[10]
SDRAM_DQ_io[11] <> SDRAM_DQ_io[11]
SDRAM_DQ_io[12] <> SDRAM_DQ_io[12]
SDRAM_DQ_io[13] <> SDRAM_DQ_io[13]
SDRAM_DQ_io[14] <> SDRAM_DQ_io[14]
SDRAM_DQ_io[15] <> SDRAM_DQ_io[15]


|action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst
clk_sdram => wr_en_fifo~reg0.CLK
clk_sdram => pixel_cnt[0].CLK
clk_sdram => pixel_cnt[1].CLK
clk_sdram => pixel_cnt[2].CLK
clk_sdram => pixel_cnt[3].CLK
clk_sdram => pixel_cnt[4].CLK
clk_sdram => pixel_cnt[5].CLK
clk_sdram => pixel_cnt[6].CLK
clk_sdram => pixel_cnt[7].CLK
clk_sdram => rd_row_addr[0].CLK
clk_sdram => rd_row_addr[1].CLK
clk_sdram => rd_row_addr[2].CLK
clk_sdram => rd_row_addr[3].CLK
clk_sdram => rd_row_addr[4].CLK
clk_sdram => rd_row_addr[5].CLK
clk_sdram => rd_row_addr[6].CLK
clk_sdram => rd_row_addr[7].CLK
clk_sdram => rd_row_addr[8].CLK
clk_sdram => rd_row_addr[9].CLK
clk_sdram => rd_row_addr[10].CLK
clk_sdram => rd_row_addr[11].CLK
clk_sdram => rd_row_addr[12].CLK
clk_sdram => rd_row_addr[13].CLK
clk_sdram => yscale_factor_d[12].CLK
clk_sdram => yscale_factor_d[13].CLK
clk_sdram => yscale_factor_d[14].CLK
clk_sdram => yscale_factor_d[15].CLK
clk_sdram => yscale_factor_d[16].CLK
clk_sdram => yscale_factor_d[17].CLK
clk_sdram => yscale_factor_d[18].CLK
clk_sdram => yscale_factor_d[19].CLK
clk_sdram => yscale_factor[0].CLK
clk_sdram => yscale_factor[1].CLK
clk_sdram => yscale_factor[2].CLK
clk_sdram => yscale_factor[3].CLK
clk_sdram => yscale_factor[4].CLK
clk_sdram => yscale_factor[5].CLK
clk_sdram => yscale_factor[6].CLK
clk_sdram => yscale_factor[7].CLK
clk_sdram => yscale_factor[8].CLK
clk_sdram => yscale_factor[9].CLK
clk_sdram => yscale_factor[10].CLK
clk_sdram => yscale_factor[11].CLK
clk_sdram => yscale_factor[12].CLK
clk_sdram => yscale_factor[13].CLK
clk_sdram => yscale_factor[14].CLK
clk_sdram => yscale_factor[15].CLK
clk_sdram => yscale_factor[16].CLK
clk_sdram => yscale_factor[17].CLK
clk_sdram => yscale_factor[18].CLK
clk_sdram => yscale_factor[19].CLK
clk_sdram => burst_cnt[0].CLK
clk_sdram => burst_cnt[1].CLK
clk_sdram => burst_cnt[2].CLK
clk_sdram => rd_addr_base[0]~reg0.CLK
clk_sdram => rd_addr_base[1]~reg0.CLK
clk_sdram => rd_addr_base[2]~reg0.CLK
clk_sdram => rd_addr_base[3]~reg0.CLK
clk_sdram => rd_addr_base[4]~reg0.CLK
clk_sdram => rd_addr_base[5]~reg0.CLK
clk_sdram => rd_addr_base[6]~reg0.CLK
clk_sdram => rd_addr_base[7]~reg0.CLK
clk_sdram => rd_addr_base[8]~reg0.CLK
clk_sdram => rd_addr_base[9]~reg0.CLK
clk_sdram => rd_addr_base[10]~reg0.CLK
clk_sdram => rd_addr_base[11]~reg0.CLK
clk_sdram => rd_addr_base[12]~reg0.CLK
clk_sdram => rd_addr_base[13]~reg0.CLK
clk_sdram => rd_addr_base[14]~reg0.CLK
clk_sdram => rd_addr_base[15]~reg0.CLK
clk_sdram => rd_addr_base[16]~reg0.CLK
clk_sdram => rd_addr_base[17]~reg0.CLK
clk_sdram => rd_addr_base[18]~reg0.CLK
clk_sdram => rd_addr_base[19]~reg0.CLK
clk_sdram => rd_addr_base[20]~reg0.CLK
clk_sdram => rd_addr_base[21]~reg0.CLK
clk_sdram => rd_req~reg0.CLK
clk_sdram => rd_data_length[0]~reg0.CLK
clk_sdram => rd_data_length[1]~reg0.CLK
clk_sdram => rd_data_length[2]~reg0.CLK
clk_sdram => rd_data_length[3]~reg0.CLK
clk_sdram => rd_data_length[4]~reg0.CLK
clk_sdram => rd_data_length[5]~reg0.CLK
clk_sdram => rd_data_length[6]~reg0.CLK
clk_sdram => rd_data_length[7]~reg0.CLK
clk_sdram => rd_data_length[8]~reg0.CLK
clk_sdram => lcd_v_sync_d2.CLK
clk_sdram => lcd_v_sync_d1.CLK
clk_sdram => vs_pos.CLK
clk_sdram => state_d~1.DATAIN
clk_sdram => curr_state~5.DATAIN
reset_n => rd_addr_base[0]~reg0.ACLR
reset_n => rd_addr_base[1]~reg0.ACLR
reset_n => rd_addr_base[2]~reg0.ACLR
reset_n => rd_addr_base[3]~reg0.ACLR
reset_n => rd_addr_base[4]~reg0.ACLR
reset_n => rd_addr_base[5]~reg0.ACLR
reset_n => rd_addr_base[6]~reg0.ACLR
reset_n => rd_addr_base[7]~reg0.ACLR
reset_n => rd_addr_base[8]~reg0.ACLR
reset_n => rd_addr_base[9]~reg0.ACLR
reset_n => rd_addr_base[10]~reg0.ACLR
reset_n => rd_addr_base[11]~reg0.ACLR
reset_n => rd_addr_base[12]~reg0.ACLR
reset_n => rd_addr_base[13]~reg0.ACLR
reset_n => rd_addr_base[14]~reg0.ACLR
reset_n => rd_addr_base[15]~reg0.ACLR
reset_n => rd_addr_base[16]~reg0.ACLR
reset_n => rd_addr_base[17]~reg0.ACLR
reset_n => rd_addr_base[18]~reg0.ACLR
reset_n => rd_addr_base[19]~reg0.ACLR
reset_n => rd_addr_base[20]~reg0.ACLR
reset_n => rd_addr_base[21]~reg0.ACLR
reset_n => rd_req~reg0.ACLR
reset_n => rd_data_length[0]~reg0.ACLR
reset_n => rd_data_length[1]~reg0.ACLR
reset_n => rd_data_length[2]~reg0.ACLR
reset_n => rd_data_length[3]~reg0.ACLR
reset_n => rd_data_length[4]~reg0.ACLR
reset_n => rd_data_length[5]~reg0.ACLR
reset_n => rd_data_length[6]~reg0.ACLR
reset_n => rd_data_length[7]~reg0.ACLR
reset_n => rd_data_length[8]~reg0.PRESET
reset_n => wr_en_fifo~reg0.ACLR
reset_n => lcd_v_sync_d2.ACLR
reset_n => lcd_v_sync_d1.ACLR
reset_n => vs_pos.ACLR
reset_n => yscale_factor_d[12].ACLR
reset_n => yscale_factor_d[13].ACLR
reset_n => yscale_factor_d[14].ACLR
reset_n => yscale_factor_d[15].ACLR
reset_n => yscale_factor_d[16].ACLR
reset_n => yscale_factor_d[17].ACLR
reset_n => yscale_factor_d[18].ACLR
reset_n => yscale_factor_d[19].ACLR
reset_n => yscale_factor[0].ACLR
reset_n => yscale_factor[1].ACLR
reset_n => yscale_factor[2].ACLR
reset_n => yscale_factor[3].ACLR
reset_n => yscale_factor[4].ACLR
reset_n => yscale_factor[5].ACLR
reset_n => yscale_factor[6].ACLR
reset_n => yscale_factor[7].ACLR
reset_n => yscale_factor[8].ACLR
reset_n => yscale_factor[9].ACLR
reset_n => yscale_factor[10].ACLR
reset_n => yscale_factor[11].ACLR
reset_n => yscale_factor[12].ACLR
reset_n => yscale_factor[13].ACLR
reset_n => yscale_factor[14].ACLR
reset_n => yscale_factor[15].ACLR
reset_n => yscale_factor[16].ACLR
reset_n => yscale_factor[17].ACLR
reset_n => yscale_factor[18].ACLR
reset_n => yscale_factor[19].ACLR
reset_n => burst_cnt[0].ACLR
reset_n => burst_cnt[1].ACLR
reset_n => burst_cnt[2].ACLR
reset_n => rd_row_addr[0].ACLR
reset_n => rd_row_addr[1].ACLR
reset_n => rd_row_addr[2].ACLR
reset_n => rd_row_addr[3].ACLR
reset_n => rd_row_addr[4].ACLR
reset_n => rd_row_addr[5].ACLR
reset_n => rd_row_addr[6].ACLR
reset_n => rd_row_addr[7].ACLR
reset_n => rd_row_addr[8].ACLR
reset_n => rd_row_addr[9].ACLR
reset_n => rd_row_addr[10].ACLR
reset_n => rd_row_addr[11].ACLR
reset_n => rd_row_addr[12].ACLR
reset_n => rd_row_addr[13].ACLR
reset_n => pixel_cnt[0].ACLR
reset_n => pixel_cnt[1].ACLR
reset_n => pixel_cnt[2].ACLR
reset_n => pixel_cnt[3].ACLR
reset_n => pixel_cnt[4].ACLR
reset_n => pixel_cnt[5].ACLR
reset_n => pixel_cnt[6].ACLR
reset_n => pixel_cnt[7].ACLR
reset_n => curr_state~7.DATAIN
rd_data[0] => din_fifo[0].DATAIN
rd_data[1] => din_fifo[1].DATAIN
rd_data[2] => din_fifo[2].DATAIN
rd_data[3] => din_fifo[3].DATAIN
rd_data[4] => din_fifo[4].DATAIN
rd_data[5] => din_fifo[5].DATAIN
rd_data[6] => din_fifo[6].DATAIN
rd_data[7] => din_fifo[7].DATAIN
rd_data[8] => din_fifo[8].DATAIN
rd_data[9] => din_fifo[9].DATAIN
rd_data[10] => din_fifo[10].DATAIN
rd_data[11] => din_fifo[11].DATAIN
rd_data[12] => din_fifo[12].DATAIN
rd_data[13] => din_fifo[13].DATAIN
rd_data[14] => din_fifo[14].DATAIN
rd_data[15] => din_fifo[15].DATAIN
rd_data_valid => rd_req.OUTPUTSELECT
rd_data_valid => always5.IN0
rd_data_valid => wr_en_fifo.DATAB
vs => lcd_v_sync_d1.DATAIN
rd_req <= rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[0] <= rd_data_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[1] <= rd_data_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[2] <= rd_data_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[3] <= rd_data_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[4] <= rd_data_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[5] <= rd_data_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[6] <= rd_data_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[7] <= rd_data_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_length[8] <= rd_data_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[0] <= rd_addr_base[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[1] <= rd_addr_base[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[2] <= rd_addr_base[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[3] <= rd_addr_base[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[4] <= rd_addr_base[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[5] <= rd_addr_base[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[6] <= rd_addr_base[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[7] <= rd_addr_base[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[8] <= rd_addr_base[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[9] <= rd_addr_base[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[10] <= rd_addr_base[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[11] <= rd_addr_base[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[12] <= rd_addr_base[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[13] <= rd_addr_base[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[14] <= rd_addr_base[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[15] <= rd_addr_base[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[16] <= rd_addr_base[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[17] <= rd_addr_base[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[18] <= rd_addr_base[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[19] <= rd_addr_base[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[20] <= rd_addr_base[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_base[21] <= rd_addr_base[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yscale_param[0] => Add3.IN20
yscale_param[1] => Add3.IN19
yscale_param[2] => Add3.IN18
yscale_param[3] => Add3.IN17
yscale_param[4] => Add3.IN16
yscale_param[5] => Add3.IN15
yscale_param[6] => Add3.IN14
yscale_param[7] => Add3.IN13
yscale_param[8] => Add3.IN12
yscale_param[9] => Add3.IN11
yscale_param[10] => Add3.IN10
yscale_param[11] => Add3.IN9
yscale_param[12] => Add3.IN8
yscale_param[13] => Add3.IN7
yscale_param[14] => Add3.IN6
yscale_param[15] => Add3.IN5
yscale_param[16] => Add3.IN4
yscale_param[17] => Add3.IN3
yscale_param[18] => Add3.IN2
yscale_param[19] => Add3.IN1
wrusedw_fifo[0] => LessThan0.IN20
wrusedw_fifo[1] => LessThan0.IN19
wrusedw_fifo[2] => LessThan0.IN18
wrusedw_fifo[3] => LessThan0.IN17
wrusedw_fifo[4] => LessThan0.IN16
wrusedw_fifo[5] => LessThan0.IN15
wrusedw_fifo[6] => LessThan0.IN14
wrusedw_fifo[7] => LessThan0.IN13
wrusedw_fifo[8] => LessThan0.IN12
wrusedw_fifo[9] => LessThan0.IN11
wr_en_fifo <= wr_en_fifo~reg0.DB_MAX_OUTPUT_PORT_TYPE
din_fifo[0] <= rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[1] <= rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[2] <= rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[3] <= rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[4] <= rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[5] <= rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[6] <= rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[7] <= rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[8] <= rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[9] <= rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[10] <= rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[11] <= rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[12] <= rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[13] <= rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[14] <= rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
din_fifo[15] <= rd_data[15].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component
data[0] => dcfifo_p0j1:auto_generated.data[0]
data[1] => dcfifo_p0j1:auto_generated.data[1]
data[2] => dcfifo_p0j1:auto_generated.data[2]
data[3] => dcfifo_p0j1:auto_generated.data[3]
data[4] => dcfifo_p0j1:auto_generated.data[4]
data[5] => dcfifo_p0j1:auto_generated.data[5]
data[6] => dcfifo_p0j1:auto_generated.data[6]
data[7] => dcfifo_p0j1:auto_generated.data[7]
data[8] => dcfifo_p0j1:auto_generated.data[8]
data[9] => dcfifo_p0j1:auto_generated.data[9]
data[10] => dcfifo_p0j1:auto_generated.data[10]
data[11] => dcfifo_p0j1:auto_generated.data[11]
data[12] => dcfifo_p0j1:auto_generated.data[12]
data[13] => dcfifo_p0j1:auto_generated.data[13]
data[14] => dcfifo_p0j1:auto_generated.data[14]
data[15] => dcfifo_p0j1:auto_generated.data[15]
q[0] <= dcfifo_p0j1:auto_generated.q[0]
q[1] <= dcfifo_p0j1:auto_generated.q[1]
q[2] <= dcfifo_p0j1:auto_generated.q[2]
q[3] <= dcfifo_p0j1:auto_generated.q[3]
q[4] <= dcfifo_p0j1:auto_generated.q[4]
q[5] <= dcfifo_p0j1:auto_generated.q[5]
q[6] <= dcfifo_p0j1:auto_generated.q[6]
q[7] <= dcfifo_p0j1:auto_generated.q[7]
q[8] <= dcfifo_p0j1:auto_generated.q[8]
q[9] <= dcfifo_p0j1:auto_generated.q[9]
q[10] <= dcfifo_p0j1:auto_generated.q[10]
q[11] <= dcfifo_p0j1:auto_generated.q[11]
q[12] <= dcfifo_p0j1:auto_generated.q[12]
q[13] <= dcfifo_p0j1:auto_generated.q[13]
q[14] <= dcfifo_p0j1:auto_generated.q[14]
q[15] <= dcfifo_p0j1:auto_generated.q[15]
rdclk => dcfifo_p0j1:auto_generated.rdclk
rdreq => dcfifo_p0j1:auto_generated.rdreq
wrclk => dcfifo_p0j1:auto_generated.wrclk
wrreq => dcfifo_p0j1:auto_generated.wrreq
aclr => dcfifo_p0j1:auto_generated.aclr
rdempty <= dcfifo_p0j1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_p0j1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_p0j1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_p0j1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_p0j1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_p0j1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_p0j1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_p0j1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_p0j1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_p0j1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_p0j1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_p0j1:auto_generated.wrusedw[9]


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => alt_synch_pipe_sld:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_se9:ws_brp.clock
wrclk => dffpipe_se9:ws_bwp.clock
wrclk => alt_synch_pipe_tld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp
clock => dffpipe_re9:dffpipe12.clock
clrn => dffpipe_re9:dffpipe12.clrn
d[0] => dffpipe_re9:dffpipe12.d[0]
d[1] => dffpipe_re9:dffpipe12.d[1]
d[2] => dffpipe_re9:dffpipe12.d[2]
d[3] => dffpipe_re9:dffpipe12.d[3]
d[4] => dffpipe_re9:dffpipe12.d[4]
d[5] => dffpipe_re9:dffpipe12.d[5]
d[6] => dffpipe_re9:dffpipe12.d[6]
d[7] => dffpipe_re9:dffpipe12.d[7]
d[8] => dffpipe_re9:dffpipe12.d[8]
d[9] => dffpipe_re9:dffpipe12.d[9]
d[10] => dffpipe_re9:dffpipe12.d[10]
q[0] <= dffpipe_re9:dffpipe12.q[0]
q[1] <= dffpipe_re9:dffpipe12.q[1]
q[2] <= dffpipe_re9:dffpipe12.q[2]
q[3] <= dffpipe_re9:dffpipe12.q[3]
q[4] <= dffpipe_re9:dffpipe12.q[4]
q[5] <= dffpipe_re9:dffpipe12.q[5]
q[6] <= dffpipe_re9:dffpipe12.q[6]
q[7] <= dffpipe_re9:dffpipe12.q[7]
q[8] <= dffpipe_re9:dffpipe12.q[8]
q[9] <= dffpipe_re9:dffpipe12.q[9]
q[10] <= dffpipe_re9:dffpipe12.q[10]


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_bwp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp
clock => dffpipe_te9:dffpipe16.clock
clrn => dffpipe_te9:dffpipe16.clrn
d[0] => dffpipe_te9:dffpipe16.d[0]
d[1] => dffpipe_te9:dffpipe16.d[1]
d[2] => dffpipe_te9:dffpipe16.d[2]
d[3] => dffpipe_te9:dffpipe16.d[3]
d[4] => dffpipe_te9:dffpipe16.d[4]
d[5] => dffpipe_te9:dffpipe16.d[5]
d[6] => dffpipe_te9:dffpipe16.d[6]
d[7] => dffpipe_te9:dffpipe16.d[7]
d[8] => dffpipe_te9:dffpipe16.d[8]
d[9] => dffpipe_te9:dffpipe16.d[9]
d[10] => dffpipe_te9:dffpipe16.d[10]
q[0] <= dffpipe_te9:dffpipe16.q[0]
q[1] <= dffpipe_te9:dffpipe16.q[1]
q[2] <= dffpipe_te9:dffpipe16.q[2]
q[3] <= dffpipe_te9:dffpipe16.q[3]
q[4] <= dffpipe_te9:dffpipe16.q[4]
q[5] <= dffpipe_te9:dffpipe16.q[5]
q[6] <= dffpipe_te9:dffpipe16.q[6]
q[7] <= dffpipe_te9:dffpipe16.q[7]
q[8] <= dffpipe_te9:dffpipe16.q[8]
q[9] <= dffpipe_te9:dffpipe16.q[9]
q[10] <= dffpipe_te9:dffpipe16.q[10]


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|action_vip|video_process:TV_Box|vga:vga_inst
reset_n => rgb[0]~reg0.ACLR
reset_n => rgb[1]~reg0.ACLR
reset_n => rgb[2]~reg0.ACLR
reset_n => rgb[3]~reg0.ACLR
reset_n => rgb[4]~reg0.ACLR
reset_n => rgb[5]~reg0.ACLR
reset_n => rgb[6]~reg0.ACLR
reset_n => rgb[7]~reg0.ACLR
reset_n => rgb[8]~reg0.ACLR
reset_n => rgb[9]~reg0.ACLR
reset_n => rgb[10]~reg0.ACLR
reset_n => rgb[11]~reg0.ACLR
reset_n => rgb[12]~reg0.ACLR
reset_n => rgb[13]~reg0.ACLR
reset_n => rgb[14]~reg0.ACLR
reset_n => rgb[15]~reg0.ACLR
reset_n => rgb[16]~reg0.ACLR
reset_n => rgb[17]~reg0.ACLR
reset_n => rgb[18]~reg0.ACLR
reset_n => rgb[19]~reg0.ACLR
reset_n => rgb[20]~reg0.ACLR
reset_n => rgb[21]~reg0.ACLR
reset_n => rgb[22]~reg0.ACLR
reset_n => rgb[23]~reg0.ACLR
reset_n => hs~reg0.ACLR
reset_n => vs~reg0.ACLR
reset_n => blank~reg0.ACLR
reset_n => de_d.ACLR
reset_n => de~reg0.ACLR
reset_n => pixel_count[0].ACLR
reset_n => pixel_count[1].ACLR
reset_n => pixel_count[2].ACLR
reset_n => pixel_count[3].ACLR
reset_n => pixel_count[4].ACLR
reset_n => pixel_count[5].ACLR
reset_n => pixel_count[6].ACLR
reset_n => pixel_count[7].ACLR
reset_n => pixel_count[8].ACLR
reset_n => pixel_count[9].ACLR
reset_n => pixel_count[10].ACLR
reset_n => line_count[0].ACLR
reset_n => line_count[1].ACLR
reset_n => line_count[2].ACLR
reset_n => line_count[3].ACLR
reset_n => line_count[4].ACLR
reset_n => line_count[5].ACLR
reset_n => line_count[6].ACLR
reset_n => line_count[7].ACLR
reset_n => line_count[8].ACLR
reset_n => line_count[9].ACLR
reset_n => line_count[10].ACLR
reset_n => h_blank.ACLR
reset_n => v_blank.ACLR
pixel_clock => rgb[0]~reg0.CLK
pixel_clock => rgb[1]~reg0.CLK
pixel_clock => rgb[2]~reg0.CLK
pixel_clock => rgb[3]~reg0.CLK
pixel_clock => rgb[4]~reg0.CLK
pixel_clock => rgb[5]~reg0.CLK
pixel_clock => rgb[6]~reg0.CLK
pixel_clock => rgb[7]~reg0.CLK
pixel_clock => rgb[8]~reg0.CLK
pixel_clock => rgb[9]~reg0.CLK
pixel_clock => rgb[10]~reg0.CLK
pixel_clock => rgb[11]~reg0.CLK
pixel_clock => rgb[12]~reg0.CLK
pixel_clock => rgb[13]~reg0.CLK
pixel_clock => rgb[14]~reg0.CLK
pixel_clock => rgb[15]~reg0.CLK
pixel_clock => rgb[16]~reg0.CLK
pixel_clock => rgb[17]~reg0.CLK
pixel_clock => rgb[18]~reg0.CLK
pixel_clock => rgb[19]~reg0.CLK
pixel_clock => rgb[20]~reg0.CLK
pixel_clock => rgb[21]~reg0.CLK
pixel_clock => rgb[22]~reg0.CLK
pixel_clock => rgb[23]~reg0.CLK
pixel_clock => blank~reg0.CLK
pixel_clock => v_blank.CLK
pixel_clock => h_blank.CLK
pixel_clock => de_d.CLK
pixel_clock => de~reg0.CLK
pixel_clock => vs~reg0.CLK
pixel_clock => line_count[0].CLK
pixel_clock => line_count[1].CLK
pixel_clock => line_count[2].CLK
pixel_clock => line_count[3].CLK
pixel_clock => line_count[4].CLK
pixel_clock => line_count[5].CLK
pixel_clock => line_count[6].CLK
pixel_clock => line_count[7].CLK
pixel_clock => line_count[8].CLK
pixel_clock => line_count[9].CLK
pixel_clock => line_count[10].CLK
pixel_clock => hs~reg0.CLK
pixel_clock => pixel_count[0].CLK
pixel_clock => pixel_count[1].CLK
pixel_clock => pixel_count[2].CLK
pixel_clock => pixel_count[3].CLK
pixel_clock => pixel_count[4].CLK
pixel_clock => pixel_count[5].CLK
pixel_clock => pixel_count[6].CLK
pixel_clock => pixel_count[7].CLK
pixel_clock => pixel_count[8].CLK
pixel_clock => pixel_count[9].CLK
pixel_clock => pixel_count[10].CLK
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
de <= de~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[0] <= rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= rgb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= rgb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= rgb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= rgb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= rgb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= rgb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= rgb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= rgb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= rgb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[12] <= rgb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[13] <= rgb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[14] <= rgb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[15] <= rgb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[16] <= rgb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[17] <= rgb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[18] <= rgb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[19] <= rgb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[20] <= rgb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[21] <= rgb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[22] <= rgb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[23] <= rgb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|I2C_AV_Config:I2C_AV_Config_inst
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK~reg0.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT
mI2C_ACK <= I2C_Controller:u0.ACK
mI2C_END <= I2C_Controller:u0.END
mI2C_CTRL_CLK <= mI2C_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE


|action_vip|I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => I2C_SCLK~reg0.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => SD_COUNTER[6]~reg0.CLK
CLOCK => SD_COUNTER[7]~reg0.CLK
I2C_SCLK <= I2C_SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => I2C_SCLK~reg0.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD_COUNTER[6]~reg0.PRESET
RESET => SD_COUNTER[7]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[6] <= SD_COUNTER[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[7] <= SD_COUNTER[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


