<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_957fccc2</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2')">rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.80</td>
<td class="s6 cl rt"><a href="mod743.html#Line" > 67.92</a></td>
<td class="s3 cl rt"><a href="mod743.html#Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod743.html#Toggle" >  2.20</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod743.html#Branch" > 55.56</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod743.html#inst_tag_72279"  onclick="showContent('inst_tag_72279')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_main.GenericToSpecific</a></td>
<td class="s4 cl rt"> 40.80</td>
<td class="s6 cl rt"><a href="mod743.html#Line" > 67.92</a></td>
<td class="s3 cl rt"><a href="mod743.html#Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod743.html#Toggle" >  2.20</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod743.html#Branch" > 55.56</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<hr>
<a name="inst_tag_72279"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_72279" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.80</td>
<td class="s6 cl rt"><a href="mod743.html#Line" > 67.92</a></td>
<td class="s3 cl rt"><a href="mod743.html#Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod743.html#Toggle" >  2.20</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod743.html#Branch" > 55.56</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.05</td>
<td class="s6 cl rt"> 64.76</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  3.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 54.22</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.11</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1841.html#inst_tag_226632" >PUFCC_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod491.html#inst_tag_37234" id="tag_urg_inst_37234">FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1895.html#inst_tag_229732" id="tag_urg_inst_229732">ummd756d1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190671" id="tag_urg_inst_190671">ummd90eb2</a></td>
<td class="s2 cl rt"> 21.67</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190672" id="tag_urg_inst_190672">ummd90eb2_242</a></td>
<td class="s3 cl rt"> 39.44</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190673" id="tag_urg_inst_190673">ummd90eb2_257</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1422.html#inst_tag_172473" id="tag_urg_inst_172473">ummddfd43</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170389" id="tag_urg_inst_170389">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251112" id="tag_urg_inst_251112">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251111" id="tag_urg_inst_251111">ursrrrg123</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251110" id="tag_urg_inst_251110">ursrrrg203</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251113" id="tag_urg_inst_251113">ursrrrg204</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146095" id="tag_urg_inst_146095">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146094" id="tag_urg_inst_146094">us6abbdefa_229</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253481" id="tag_urg_inst_253481">uu201b9eee9c</a></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod414.html#inst_tag_32023" id="tag_urg_inst_32023">uu246b8ec1</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod743.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>53</td><td>36</td><td>67.92</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12252</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>12257</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>12289</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>12313</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12320</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12328</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12400</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12405</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12410</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12431</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12445</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12458</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>12474</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
12251                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12252      1/1          		if ( ! Sys_Clk_RstN )
12253      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
12254      1/1          		else if ( CntCe )
12255      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );</font>
                        MISSING_ELSE
12256                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
12257      1/1          		case ( CurState )
12258      <font color = "red">0/1     ==>  			2'b10   : PSelSetV = u_14e ;</font>
12259      <font color = "red">0/1     ==>  			2'b01   : PSelSetV = u_c602 ;</font>
12260      1/1          			2'b0    : PSelSetV = u_e7c7 ;
12261      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
12262                   		endcase
12263                   	end
12264                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg203(
12265                   		.Clk( Sys_Clk )
12266                   	,	.Clk_ClkS( Sys_Clk_ClkS )
12267                   	,	.Clk_En( Sys_Clk_En )
12268                   	,	.Clk_EnS( Sys_Clk_EnS )
12269                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
12270                   	,	.Clk_RstN( Sys_Clk_RstN )
12271                   	,	.Clk_Tm( Sys_Clk_Tm )
12272                   	,	.O( ApbA_0_PSel )
12273                   	,	.Reset( PRdy )
12274                   	,	.Set( PSelSetV )
12275                   	);
12276                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
12277                   		.Clk( Sys_Clk )
12278                   	,	.Clk_ClkS( Sys_Clk_ClkS )
12279                   	,	.Clk_En( Sys_Clk_En )
12280                   	,	.Clk_EnS( Sys_Clk_EnS )
12281                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
12282                   	,	.Clk_RstN( Sys_Clk_RstN )
12283                   	,	.Clk_Tm( Sys_Clk_Tm )
12284                   	,	.O( PEn )
12285                   	,	.Reset( PRdy )
12286                   	,	.Set( PSel )
12287                   	);
12288                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
12289      1/1          		case ( CurState )
12290      <font color = "red">0/1     ==>  			2'b10   : PSelSet = u_b9a5 ;</font>
12291      <font color = "red">0/1     ==>  			2'b01   : PSelSet = u_b081 ;</font>
12292      1/1          			2'b0    : PSelSet = u_825f ;
12293      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
12294                   		endcase
12295                   	end
12296                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
12297                   		.Clk( Sys_Clk )
12298                   	,	.Clk_ClkS( Sys_Clk_ClkS )
12299                   	,	.Clk_En( Sys_Clk_En )
12300                   	,	.Clk_EnS( Sys_Clk_EnS )
12301                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
12302                   	,	.Clk_RstN( Sys_Clk_RstN )
12303                   	,	.Clk_Tm( Sys_Clk_Tm )
12304                   	,	.O( PSel )
12305                   	,	.Reset( PRdy )
12306                   	,	.Set( PSelSet )
12307                   	);
12308                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_242(
12309                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
12310                   	);
12311                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
12312                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
12313      1/1          		case ( uRdData1_caseSel )
12314      <font color = "red">0/1     ==>  			1'b1    : RdData1 = ApbA_0_PRData ;</font>
12315      1/1          			default : RdData1 = 32'b0 ;
12316                   		endcase
12317                   	end
12318                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_229( .I( RdData1 ) , .O( RdData ) );
12319                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12320      1/1          		if ( ! Sys_Clk_RstN )
12321      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
12322      1/1          		else if ( Sm_RD &amp; PRdy )
12323      <font color = "red">0/1     ==>  			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );</font>
                        MISSING_ELSE
12324                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
12325                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
12326                   	);
12327                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12328      1/1          		if ( ! Sys_Clk_RstN )
12329      1/1          			GErr &lt;= #1.0 ( 1'b0 );
12330      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
12331      <font color = "red">0/1     ==>  			GErr &lt;= #1.0 ( u_884c );</font>
                        MISSING_ELSE
12332                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_257(
12333                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
12334                   	);
12335                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
12336                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
12337                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
12338                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
12339                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
12340                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
12341                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
12342                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
12343                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
12344                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
12345                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
12346                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
12347                   	,	.GenLcl_Req_User( GenLcl_Req_User )
12348                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
12349                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
12350                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
12351                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
12352                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
12353                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
12354                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
12355                   	,	.GenPrt_Req_Addr( u_Req_Addr )
12356                   	,	.GenPrt_Req_Be( u_Req_Be )
12357                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
12358                   	,	.GenPrt_Req_Data( u_Req_Data )
12359                   	,	.GenPrt_Req_Last( u_Req_Last )
12360                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
12361                   	,	.GenPrt_Req_Lock( u_Req_Lock )
12362                   	,	.GenPrt_Req_Opc( u_Req_Opc )
12363                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
12364                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
12365                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
12366                   	,	.GenPrt_Req_User( u_Req_User )
12367                   	,	.GenPrt_Req_Vld( u_Req_Vld )
12368                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
12369                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
12370                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
12371                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
12372                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
12373                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
12374                   	);
12375                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
12376                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
12377                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
12378                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
12379                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
12380                   		.Clk( Sys_Clk )
12381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
12382                   	,	.Clk_En( Sys_Clk_En )
12383                   	,	.Clk_EnS( Sys_Clk_EnS )
12384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
12385                   	,	.Clk_RstN( Sys_Clk_RstN )
12386                   	,	.Clk_Tm( Sys_Clk_Tm )
12387                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
12388                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
12389                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
12390                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
12391                   	,	.CurState( u_bdb6 )
12392                   	,	.NextState( u_b9ec )
12393                   	);
12394                   	assign CurState = u_bdb6;
12395                   	assign Sm_IDLE = CurState == 2'b00;
12396                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
12397                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
12398                   	assign Apb_0_PAddr = ApbA_0_PAddr;
12399                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12400      1/1          		if ( ! Sys_Clk_RstN )
12401      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
12402      1/1          		else if ( StartCnt )
12403      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );</font>
                        MISSING_ELSE
12404                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12405      1/1          		if ( ! Sys_Clk_RstN )
12406      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
12407      1/1          		else if ( StartCnt )
12408      <font color = "red">0/1     ==>  			u_9d0d &lt;= #1.0 ( GenIsIncr );</font>
                        MISSING_ELSE
12409                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12410      1/1          		if ( ! Sys_Clk_RstN )
12411      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
12412      1/1          		else if ( PSelSet )
12413      <font color = "red">0/1     ==>  			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );</font>
                        MISSING_ELSE
12414                   	assign Apb_0_PSel = ApbA_0_PSel;
12415                   	assign Apb_0_PEnable = ApbA_0_PEnable;
12416                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
12417                   		.Clk( Sys_Clk )
12418                   	,	.Clk_ClkS( Sys_Clk_ClkS )
12419                   	,	.Clk_En( Sys_Clk_En )
12420                   	,	.Clk_EnS( Sys_Clk_EnS )
12421                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
12422                   	,	.Clk_RstN( Sys_Clk_RstN )
12423                   	,	.Clk_Tm( Sys_Clk_Tm )
12424                   	,	.O( ApbA_0_PEnable )
12425                   	,	.Reset( PRdy )
12426                   	,	.Set( Apb_0_PSel )
12427                   	);
12428                   	assign ApbA_0_PProt = ReqProt;
12429                   	assign Apb_0_PProt = ApbA_0_PProt;
12430                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12431      1/1          		if ( ! Sys_Clk_RstN )
12432      1/1          			ReqProt &lt;= #1.0 ( 3'b0 );
12433      1/1          		else if ( StartCnt )
12434      <font color = "red">0/1     ==>  			ReqProt &lt;= #1.0 ( { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] } &amp; ~ { 3 { 1'b0 }  } );</font>
                        MISSING_ELSE
12435                   	assign ApbA_0_PStrb = WrBe1 &amp; { 4 { WriteEn }  };
12436                   	assign Apb_0_PStrb = ApbA_0_PStrb;
12437                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
12438                   		.Dflt( 1'b0 )
12439                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
12440                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
12441                   	,	.O( WDCe )
12442                   	,	.Sel( CurState )
12443                   	);
12444                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12445      1/1          		if ( ! Sys_Clk_RstN )
12446      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
12447      1/1          		else if ( WDCe )
12448      <font color = "red">0/1     ==>  			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );</font>
                        MISSING_ELSE
12449                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
12450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12451      1/1          		if ( ! Sys_Clk_RstN )
12452      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
12453      1/1          		else if ( StartCnt )
12454      <font color = "red">0/1     ==>  			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );</font>
                        MISSING_ELSE
12455                   	assign ApbA_0_PWData = WrData1;
12456                   	assign Apb_0_PWData = ApbA_0_PWData;
12457                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
12458      1/1          		if ( ! Sys_Clk_RstN )
12459      1/1          			WrData &lt;= #1.0 ( 32'b0 );
12460      1/1          		else if ( WDCe )
12461      <font color = "red">0/1     ==>  			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );</font>
                        MISSING_ELSE
12462                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
12463                   	assign ApbA_0_PWrite = WriteEn;
12464                   	assign Apb_0_PWrite = ApbA_0_PWrite;
12465                   	assign NiuEmpty = 1'b1;
12466                   	assign SmPwr_Idle = Sm_IDLE;
12467                   	assign Sys_Pwr_Idle = SmPwr_Idle;
12468                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
12469                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
12470                   	assign WakeUp_Gen = GenLcl_Req_Vld;
12471                   	// synopsys translate_off
12472                   	// synthesis translate_off
12473                   	always @( posedge Sys_Clk )
12474      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
12475      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
12476      <font color = "grey">unreachable  </font>				dontStop = 0;
12477      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
12478      <font color = "grey">unreachable  </font>				if (!dontStop) begin
12479      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
12480      <font color = "grey">unreachable  </font>					$stop;
12481                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
12482                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod743.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12194
 EXPRESSION (u_bde8 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12255
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12330
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12396
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod743.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">500</td>
<td class="rt">11</td>
<td class="rt">2.20  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">250</td>
<td class="rt">7</td>
<td class="rt">2.80  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">250</td>
<td class="rt">4</td>
<td class="rt">1.60  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">500</td>
<td class="rt">11</td>
<td class="rt">2.20  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">250</td>
<td class="rt">7</td>
<td class="rt">2.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">250</td>
<td class="rt">4</td>
<td class="rt">1.60  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PProt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PStrb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod743.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">45</td>
<td class="rt">25</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12194</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12396</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">12252</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">12257</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">12289</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">12313</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12320</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12328</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12400</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12405</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12410</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12431</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12445</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12458</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12194      	assign GenLcl_Rsp_Status = u_bde8 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12396      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12252      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12253      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
12254      		else if ( CntCe )
           		     <font color = "red">-2-</font>  
12255      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "red">-3-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12257      		case ( CurState )
           		<font color = "red">-1-</font>  
12258      			2'b10   : PSelSetV = u_14e ;
           <font color = "red">			==></font>
12259      			2'b01   : PSelSetV = u_c602 ;
           <font color = "red">			==></font>
12260      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
12261      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12289      		case ( CurState )
           		<font color = "red">-1-</font>  
12290      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "red">			==></font>
12291      			2'b01   : PSelSet = u_b081 ;
           <font color = "red">			==></font>
12292      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
12293      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12313      		case ( uRdData1_caseSel )
           		<font color = "red">-1-</font>                
12314      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "red">			==></font>
12315      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12320      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12321      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
12322      		else if ( Sm_RD & PRdy )
           		     <font color = "red">-2-</font>  
12323      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12328      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12329      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
12330      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "red">-2-</font>  
12331      			GErr <= #1.0 ( u_884c );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12400      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12401      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
12402      		else if ( StartCnt )
           		     <font color = "red">-2-</font>  
12403      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12405      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12406      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
12407      		else if ( StartCnt )
           		     <font color = "red">-2-</font>  
12408      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12410      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12411      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
12412      		else if ( PSelSet )
           		     <font color = "red">-2-</font>  
12413      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12431      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12432      			ReqProt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
12433      		else if ( StartCnt )
           		     <font color = "red">-2-</font>  
12434      			ReqProt <= #1.0 ( { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] } & ~ { 3 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12445      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12446      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
12447      		else if ( WDCe )
           		     <font color = "red">-2-</font>  
12448      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12452      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
12453      		else if ( StartCnt )
           		     <font color = "red">-2-</font>  
12454      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12458      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
12459      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
12460      		else if ( WDCe )
           		     <font color = "red">-2-</font>  
12461      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_72279">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
