
#include "cap_pics_csr.h"
#include "LogMsg.h"        
using namespace std;
        
cap_pics_csr_int_bg_int_enable_clear_t::cap_pics_csr_int_bg_int_enable_clear_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_bg_int_enable_clear_t::~cap_pics_csr_int_bg_int_enable_clear_t() { }

cap_pics_csr_int_bg_int_test_set_t::cap_pics_csr_int_bg_int_test_set_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_bg_int_test_set_t::~cap_pics_csr_int_bg_int_test_set_t() { }

cap_pics_csr_int_bg_t::cap_pics_csr_int_bg_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_bg_t::~cap_pics_csr_int_bg_t() { }

cap_pics_csr_int_badaddr_int_enable_clear_t::cap_pics_csr_int_badaddr_int_enable_clear_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_badaddr_int_enable_clear_t::~cap_pics_csr_int_badaddr_int_enable_clear_t() { }

cap_pics_csr_int_badaddr_int_test_set_t::cap_pics_csr_int_badaddr_int_test_set_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_badaddr_int_test_set_t::~cap_pics_csr_int_badaddr_int_test_set_t() { }

cap_pics_csr_int_badaddr_t::cap_pics_csr_int_badaddr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_badaddr_t::~cap_pics_csr_int_badaddr_t() { }

cap_pics_csr_int_pics_int_enable_clear_t::cap_pics_csr_int_pics_int_enable_clear_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_pics_int_enable_clear_t::~cap_pics_csr_int_pics_int_enable_clear_t() { }

cap_pics_csr_int_pics_intreg_t::cap_pics_csr_int_pics_intreg_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_pics_intreg_t::~cap_pics_csr_int_pics_intreg_t() { }

cap_pics_csr_int_pics_t::cap_pics_csr_int_pics_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_pics_t::~cap_pics_csr_int_pics_t() { }

cap_pics_csr_intreg_status_t::cap_pics_csr_intreg_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_intreg_status_t::~cap_pics_csr_intreg_status_t() { }

cap_pics_csr_int_groups_int_enable_rw_reg_t::cap_pics_csr_int_groups_int_enable_rw_reg_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_int_groups_int_enable_rw_reg_t::~cap_pics_csr_int_groups_int_enable_rw_reg_t() { }

cap_pics_csr_intgrp_status_t::cap_pics_csr_intgrp_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_intgrp_status_t::~cap_pics_csr_intgrp_status_t() { }

cap_pics_csr_dhs_sram_update_data_entry_t::cap_pics_csr_dhs_sram_update_data_entry_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_dhs_sram_update_data_entry_t::~cap_pics_csr_dhs_sram_update_data_entry_t() { }

cap_pics_csr_dhs_sram_update_data_t::cap_pics_csr_dhs_sram_update_data_t(string name, cap_csr_base * parent): 
    cap_memory_base(name, parent)  { 
        //init();
        }
cap_pics_csr_dhs_sram_update_data_t::~cap_pics_csr_dhs_sram_update_data_t() { }

cap_pics_csr_dhs_sram_update_addr_entry_t::cap_pics_csr_dhs_sram_update_addr_entry_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_dhs_sram_update_addr_entry_t::~cap_pics_csr_dhs_sram_update_addr_entry_t() { }

cap_pics_csr_dhs_sram_update_addr_t::cap_pics_csr_dhs_sram_update_addr_t(string name, cap_csr_base * parent): 
    cap_memory_base(name, parent)  { 
        //init();
        }
cap_pics_csr_dhs_sram_update_addr_t::~cap_pics_csr_dhs_sram_update_addr_t() { }

cap_pics_csr_dhs_bg_sm_entry_t::cap_pics_csr_dhs_bg_sm_entry_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_dhs_bg_sm_entry_t::~cap_pics_csr_dhs_bg_sm_entry_t() { }

cap_pics_csr_dhs_bg_sm_t::cap_pics_csr_dhs_bg_sm_t(string name, cap_csr_base * parent): 
    cap_memory_base(name, parent)  { 
        //init();
        }
cap_pics_csr_dhs_bg_sm_t::~cap_pics_csr_dhs_bg_sm_t() { }

cap_pics_csr_dhs_sram_entry_t::cap_pics_csr_dhs_sram_entry_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_dhs_sram_entry_t::~cap_pics_csr_dhs_sram_entry_t() { }

cap_pics_csr_dhs_sram_t::cap_pics_csr_dhs_sram_t(string name, cap_csr_base * parent): 
    cap_memory_base(name, parent)  { 
        //init();
        }
cap_pics_csr_dhs_sram_t::~cap_pics_csr_dhs_sram_t() { }

cap_pics_csr_cnt_axi_bw_mon_wr_t::cap_pics_csr_cnt_axi_bw_mon_wr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_axi_bw_mon_wr_t::~cap_pics_csr_cnt_axi_bw_mon_wr_t() { }

cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::cap_pics_csr_sta_axi_bw_mon_wr_transactions_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::~cap_pics_csr_sta_axi_bw_mon_wr_transactions_t() { }

cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::~cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t() { }

cap_pics_csr_sta_axi_bw_mon_wr_latency_t::cap_pics_csr_sta_axi_bw_mon_wr_latency_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_axi_bw_mon_wr_latency_t::~cap_pics_csr_sta_axi_bw_mon_wr_latency_t() { }

cap_pics_csr_cnt_axi_bw_mon_rd_t::cap_pics_csr_cnt_axi_bw_mon_rd_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_axi_bw_mon_rd_t::~cap_pics_csr_cnt_axi_bw_mon_rd_t() { }

cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::cap_pics_csr_sta_axi_bw_mon_rd_transactions_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::~cap_pics_csr_sta_axi_bw_mon_rd_transactions_t() { }

cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::~cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t() { }

cap_pics_csr_sta_axi_bw_mon_rd_latency_t::cap_pics_csr_sta_axi_bw_mon_rd_latency_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_axi_bw_mon_rd_latency_t::~cap_pics_csr_sta_axi_bw_mon_rd_latency_t() { }

cap_pics_csr_cfg_axi_bw_mon_t::cap_pics_csr_cfg_axi_bw_mon_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_axi_bw_mon_t::~cap_pics_csr_cfg_axi_bw_mon_t() { }

cap_pics_csr_sta_wrrsp_fifo_depth_t::cap_pics_csr_sta_wrrsp_fifo_depth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_wrrsp_fifo_depth_t::~cap_pics_csr_sta_wrrsp_fifo_depth_t() { }

cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::~cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t() { }

cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::~cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t() { }

cap_pics_csr_sta_rdrsp_fifo_depth_t::cap_pics_csr_sta_rdrsp_fifo_depth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_rdrsp_fifo_depth_t::~cap_pics_csr_sta_rdrsp_fifo_depth_t() { }

cap_pics_csr_sta_rdreq_arb_fifo_depth_t::cap_pics_csr_sta_rdreq_arb_fifo_depth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_rdreq_arb_fifo_depth_t::~cap_pics_csr_sta_rdreq_arb_fifo_depth_t() { }

cap_pics_csr_sta_wrreq_bad_addr_t::cap_pics_csr_sta_wrreq_bad_addr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_wrreq_bad_addr_t::~cap_pics_csr_sta_wrreq_bad_addr_t() { }

cap_pics_csr_sta_rdreq_bad_addr_t::cap_pics_csr_sta_rdreq_bad_addr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_rdreq_bad_addr_t::~cap_pics_csr_sta_rdreq_bad_addr_t() { }

cap_pics_csr_sta_cpu_bad_addr_t::cap_pics_csr_sta_cpu_bad_addr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_cpu_bad_addr_t::~cap_pics_csr_sta_cpu_bad_addr_t() { }

cap_pics_csr_sta_bg_bad_addr_t::cap_pics_csr_sta_bg_bad_addr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_bg_bad_addr_t::~cap_pics_csr_sta_bg_bad_addr_t() { }

cap_pics_csr_sta_ecc_t::cap_pics_csr_sta_ecc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_ecc_t::~cap_pics_csr_sta_ecc_t() { }

cap_pics_csr_csr_intr_t::cap_pics_csr_csr_intr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_csr_intr_t::~cap_pics_csr_csr_intr_t() { }

cap_pics_csr_cfg_debug_port_t::cap_pics_csr_cfg_debug_port_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_debug_port_t::~cap_pics_csr_cfg_debug_port_t() { }

cap_pics_csr_cnt_soc_rl_msg_t::cap_pics_csr_cnt_soc_rl_msg_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_soc_rl_msg_t::~cap_pics_csr_cnt_soc_rl_msg_t() { }

cap_pics_csr_cnt_sram_write_t::cap_pics_csr_cnt_sram_write_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_sram_write_t::~cap_pics_csr_cnt_sram_write_t() { }

cap_pics_csr_cnt_sram_read_t::cap_pics_csr_cnt_sram_read_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_sram_read_t::~cap_pics_csr_cnt_sram_read_t() { }

cap_pics_csr_cnt_axi_por_wrrsp_t::cap_pics_csr_cnt_axi_por_wrrsp_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_axi_por_wrrsp_t::~cap_pics_csr_cnt_axi_por_wrrsp_t() { }

cap_pics_csr_cnt_axi_por_wrreq_t::cap_pics_csr_cnt_axi_por_wrreq_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_axi_por_wrreq_t::~cap_pics_csr_cnt_axi_por_wrreq_t() { }

cap_pics_csr_cnt_axi_por_rdrsp_t::cap_pics_csr_cnt_axi_por_rdrsp_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_axi_por_rdrsp_t::~cap_pics_csr_cnt_axi_por_rdrsp_t() { }

cap_pics_csr_cnt_axi_por_rmwreq_t::cap_pics_csr_cnt_axi_por_rmwreq_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_axi_por_rmwreq_t::~cap_pics_csr_cnt_axi_por_rmwreq_t() { }

cap_pics_csr_cnt_axi_por_rdreq_t::cap_pics_csr_cnt_axi_por_rdreq_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cnt_axi_por_rdreq_t::~cap_pics_csr_cnt_axi_por_rdreq_t() { }

cap_pics_csr_cfg_scheduler_rl_disable_t::cap_pics_csr_cfg_scheduler_rl_disable_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_scheduler_rl_disable_t::~cap_pics_csr_cfg_scheduler_rl_disable_t() { }

cap_pics_csr_cfg_scheduler_rl_t::cap_pics_csr_cfg_scheduler_rl_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_scheduler_rl_t::~cap_pics_csr_cfg_scheduler_rl_t() { }

cap_pics_csr_sta_sram_t::cap_pics_csr_sta_sram_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_sta_sram_t::~cap_pics_csr_sta_sram_t() { }

cap_pics_csr_cfg_sram_t::cap_pics_csr_cfg_sram_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_sram_t::~cap_pics_csr_cfg_sram_t() { }

cap_pics_csr_cfg_bg_update_profile_enable_t::cap_pics_csr_cfg_bg_update_profile_enable_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_bg_update_profile_enable_t::~cap_pics_csr_cfg_bg_update_profile_enable_t() { }

cap_pics_csr_cfg_bg_update_profile_t::cap_pics_csr_cfg_bg_update_profile_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_bg_update_profile_t::~cap_pics_csr_cfg_bg_update_profile_t() { }

cap_pics_csr_cfg_table_profile_t::cap_pics_csr_cfg_table_profile_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_table_profile_t::~cap_pics_csr_cfg_table_profile_t() { }

cap_pics_csr_cfg_stage_id_t::cap_pics_csr_cfg_stage_id_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_stage_id_t::~cap_pics_csr_cfg_stage_id_t() { }

cap_pics_csr_cfg_cpu_req_timeout_t::cap_pics_csr_cfg_cpu_req_timeout_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_cfg_cpu_req_timeout_t::~cap_pics_csr_cfg_cpu_req_timeout_t() { }

cap_pics_csr_base_t::cap_pics_csr_base_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pics_csr_base_t::~cap_pics_csr_base_t() { }

cap_pics_csr_t::cap_pics_csr_t(string name, cap_csr_base * parent): 
    cap_block_base(name, parent)  { 
        set_byte_size(8388608);
        set_attributes(0,get_name(), 0);
        }
cap_pics_csr_t::~cap_pics_csr_t() { }

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_bg_int_enable_clear_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg0_enable: 0x" << int_var__unfinished_bg0_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg1_enable: 0x" << int_var__unfinished_bg1_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg2_enable: 0x" << int_var__unfinished_bg2_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg3_enable: 0x" << int_var__unfinished_bg3_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg4_enable: 0x" << int_var__unfinished_bg4_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg5_enable: 0x" << int_var__unfinished_bg5_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg6_enable: 0x" << int_var__unfinished_bg6_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg7_enable: 0x" << int_var__unfinished_bg7_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg8_enable: 0x" << int_var__unfinished_bg8_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg9_enable: 0x" << int_var__unfinished_bg9_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg10_enable: 0x" << int_var__unfinished_bg10_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg11_enable: 0x" << int_var__unfinished_bg11_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg12_enable: 0x" << int_var__unfinished_bg12_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg13_enable: 0x" << int_var__unfinished_bg13_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg14_enable: 0x" << int_var__unfinished_bg14_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg15_enable: 0x" << int_var__unfinished_bg15_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_bg_int_test_set_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg0_interrupt: 0x" << int_var__unfinished_bg0_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg1_interrupt: 0x" << int_var__unfinished_bg1_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg2_interrupt: 0x" << int_var__unfinished_bg2_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg3_interrupt: 0x" << int_var__unfinished_bg3_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg4_interrupt: 0x" << int_var__unfinished_bg4_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg5_interrupt: 0x" << int_var__unfinished_bg5_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg6_interrupt: 0x" << int_var__unfinished_bg6_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg7_interrupt: 0x" << int_var__unfinished_bg7_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg8_interrupt: 0x" << int_var__unfinished_bg8_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg9_interrupt: 0x" << int_var__unfinished_bg9_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg10_interrupt: 0x" << int_var__unfinished_bg10_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg11_interrupt: 0x" << int_var__unfinished_bg11_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg12_interrupt: 0x" << int_var__unfinished_bg12_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg13_interrupt: 0x" << int_var__unfinished_bg13_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg14_interrupt: 0x" << int_var__unfinished_bg14_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unfinished_bg15_interrupt: 0x" << int_var__unfinished_bg15_interrupt << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_bg_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    intreg.show();
    int_test_set.show();
    int_enable_set.show();
    int_enable_clear.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_badaddr_int_enable_clear_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq0_bad_addr_enable: 0x" << int_var__rdreq0_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq0_bad_addr_enable: 0x" << int_var__wrreq0_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq1_bad_addr_enable: 0x" << int_var__rdreq1_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq1_bad_addr_enable: 0x" << int_var__wrreq1_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq2_bad_addr_enable: 0x" << int_var__rdreq2_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq2_bad_addr_enable: 0x" << int_var__wrreq2_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq3_bad_addr_enable: 0x" << int_var__rdreq3_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq3_bad_addr_enable: 0x" << int_var__wrreq3_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq4_bad_addr_enable: 0x" << int_var__rdreq4_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq4_bad_addr_enable: 0x" << int_var__wrreq4_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq5_bad_addr_enable: 0x" << int_var__rdreq5_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq5_bad_addr_enable: 0x" << int_var__wrreq5_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq6_bad_addr_enable: 0x" << int_var__rdreq6_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq6_bad_addr_enable: 0x" << int_var__wrreq6_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq7_bad_addr_enable: 0x" << int_var__rdreq7_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq7_bad_addr_enable: 0x" << int_var__wrreq7_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cpu_bad_addr_enable: 0x" << int_var__cpu_bad_addr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".bg_bad_addr_enable: 0x" << int_var__bg_bad_addr_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_badaddr_int_test_set_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq0_bad_addr_interrupt: 0x" << int_var__rdreq0_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq0_bad_addr_interrupt: 0x" << int_var__wrreq0_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq1_bad_addr_interrupt: 0x" << int_var__rdreq1_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq1_bad_addr_interrupt: 0x" << int_var__wrreq1_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq2_bad_addr_interrupt: 0x" << int_var__rdreq2_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq2_bad_addr_interrupt: 0x" << int_var__wrreq2_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq3_bad_addr_interrupt: 0x" << int_var__rdreq3_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq3_bad_addr_interrupt: 0x" << int_var__wrreq3_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq4_bad_addr_interrupt: 0x" << int_var__rdreq4_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq4_bad_addr_interrupt: 0x" << int_var__wrreq4_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq5_bad_addr_interrupt: 0x" << int_var__rdreq5_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq5_bad_addr_interrupt: 0x" << int_var__wrreq5_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq6_bad_addr_interrupt: 0x" << int_var__rdreq6_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq6_bad_addr_interrupt: 0x" << int_var__wrreq6_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rdreq7_bad_addr_interrupt: 0x" << int_var__rdreq7_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wrreq7_bad_addr_interrupt: 0x" << int_var__wrreq7_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cpu_bad_addr_interrupt: 0x" << int_var__cpu_bad_addr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".bg_bad_addr_interrupt: 0x" << int_var__bg_bad_addr_interrupt << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_badaddr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    intreg.show();
    int_test_set.show();
    int_enable_set.show();
    int_enable_clear.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_pics_int_enable_clear_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable_ecc_enable: 0x" << int_var__uncorrectable_ecc_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable_ecc_enable: 0x" << int_var__correctable_ecc_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".too_many_rl_sch_error_enable: 0x" << int_var__too_many_rl_sch_error_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".picc_enable: 0x" << int_var__picc_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_pics_intreg_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable_ecc_interrupt: 0x" << int_var__uncorrectable_ecc_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable_ecc_interrupt: 0x" << int_var__correctable_ecc_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".too_many_rl_sch_error_interrupt: 0x" << int_var__too_many_rl_sch_error_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".picc_interrupt: 0x" << int_var__picc_interrupt << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_pics_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    intreg.show();
    int_test_set.show();
    int_enable_set.show();
    int_enable_clear.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_intreg_status_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".int_pics_interrupt: 0x" << int_var__int_pics_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".int_badaddr_interrupt: 0x" << int_var__int_badaddr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".int_bg_interrupt: 0x" << int_var__int_bg_interrupt << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_int_groups_int_enable_rw_reg_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".int_pics_enable: 0x" << int_var__int_pics_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".int_badaddr_enable: 0x" << int_var__int_badaddr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".int_bg_enable: 0x" << int_var__int_bg_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_intgrp_status_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    intreg.show();
    int_enable_rw_reg.show();
    int_rw_reg.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_dhs_sram_update_data_entry_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".mask: 0x" << int_var__mask << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_dhs_sram_update_data_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    entry.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_dhs_sram_update_addr_entry_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".address: 0x" << int_var__address << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_dhs_sram_update_addr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    entry.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_dhs_bg_sm_entry_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".active: 0x" << int_var__active << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".timer: 0x" << int_var__timer << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_dhs_bg_sm_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    entry.show(); // large_array
    #else
    for(int ii = 0; ii < 16; ii++) {
        entry[ii].show();
    }
    #endif
    
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_dhs_sram_entry_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ecc: 0x" << int_var__ecc << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_dhs_sram_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    #if 40960 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    entry.show(); // large_array
    #else
    for(int ii = 0; ii < 40960; ii++) {
        entry[ii].show();
    }
    #endif
    
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_axi_bw_mon_wr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".outstanding: 0x" << int_var__outstanding << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".dess_rdy: 0x" << int_var__dess_rdy << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".maxv: 0x" << int_var__maxv << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".avrg: 0x" << int_var__avrg << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_axi_bw_mon_wr_latency_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".maxv: 0x" << int_var__maxv << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".avrg: 0x" << int_var__avrg << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_axi_bw_mon_rd_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".outstanding: 0x" << int_var__outstanding << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".dess_rdy: 0x" << int_var__dess_rdy << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".maxv: 0x" << int_var__maxv << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".avrg: 0x" << int_var__avrg << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_axi_bw_mon_rd_latency_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".maxv: 0x" << int_var__maxv << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".avrg: 0x" << int_var__avrg << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_axi_bw_mon_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".alpha: 0x" << int_var__alpha << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cycle: 0x" << int_var__cycle << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rcache: 0x" << int_var__rcache << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rcache_msk: 0x" << int_var__rcache_msk << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wcache: 0x" << int_var__wcache << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".wcache_msk: 0x" << int_var__wcache_msk << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_wrrsp_fifo_depth_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".fifo0: 0x" << int_var__fifo0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo1: 0x" << int_var__fifo1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo2: 0x" << int_var__fifo2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo3: 0x" << int_var__fifo3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo4: 0x" << int_var__fifo4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo5: 0x" << int_var__fifo5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo6: 0x" << int_var__fifo6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo7: 0x" << int_var__fifo7 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".fifo0: 0x" << int_var__fifo0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo1: 0x" << int_var__fifo1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo2: 0x" << int_var__fifo2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo3: 0x" << int_var__fifo3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo4: 0x" << int_var__fifo4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo5: 0x" << int_var__fifo5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo6: 0x" << int_var__fifo6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo7: 0x" << int_var__fifo7 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".fifo0: 0x" << int_var__fifo0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo1: 0x" << int_var__fifo1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo2: 0x" << int_var__fifo2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo3: 0x" << int_var__fifo3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo4: 0x" << int_var__fifo4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo5: 0x" << int_var__fifo5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo6: 0x" << int_var__fifo6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo7: 0x" << int_var__fifo7 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_rdrsp_fifo_depth_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".fifo0: 0x" << int_var__fifo0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo1: 0x" << int_var__fifo1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo2: 0x" << int_var__fifo2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo3: 0x" << int_var__fifo3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo4: 0x" << int_var__fifo4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo5: 0x" << int_var__fifo5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo6: 0x" << int_var__fifo6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo7: 0x" << int_var__fifo7 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".fifo0: 0x" << int_var__fifo0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo1: 0x" << int_var__fifo1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo2: 0x" << int_var__fifo2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo3: 0x" << int_var__fifo3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo4: 0x" << int_var__fifo4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo5: 0x" << int_var__fifo5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo6: 0x" << int_var__fifo6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".fifo7: 0x" << int_var__fifo7 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_wrreq_bad_addr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".src: 0x" << int_var__src << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tbl_addr: 0x" << int_var__tbl_addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_rdreq_bad_addr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".src: 0x" << int_var__src << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tbl_addr: 0x" << int_var__tbl_addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_cpu_bad_addr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".value: 0x" << int_var__value << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_bg_bad_addr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".id: 0x" << int_var__id << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".start_addr: 0x" << int_var__start_addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_ecc_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_csr_intr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".dowstream: 0x" << int_var__dowstream << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".dowstream_enable: 0x" << int_var__dowstream_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_debug_port_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".enable: 0x" << int_var__enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".select: 0x" << int_var__select << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_soc_rl_msg_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_sram_write_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_sram_read_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_axi_por_wrrsp_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_axi_por_wrreq_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_axi_por_rdrsp_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_axi_por_rmwreq_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cnt_axi_por_rdreq_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_scheduler_rl_disable_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val: 0x" << int_var__val << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_scheduler_rl_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".address_offset: 0x" << int_var__address_offset << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_sta_sram_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".bist_done_fail: 0x" << int_var__bist_done_fail << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".bist_done_pass: 0x" << int_var__bist_done_pass << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_sram_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".ecc_bypass: 0x" << int_var__ecc_bypass << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ecc_disable_cor: 0x" << int_var__ecc_disable_cor << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ecc_disable_det: 0x" << int_var__ecc_disable_det << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".bist_run: 0x" << int_var__bist_run << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_bg_update_profile_enable_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".vector: 0x" << int_var__vector << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_bg_update_profile_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".start_addr: 0x" << int_var__start_addr << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".end_addr: 0x" << int_var__end_addr << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".scale: 0x" << int_var__scale << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".timer: 0x" << int_var__timer << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".opcode: 0x" << int_var__opcode << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".max_cycle: 0x" << int_var__max_cycle << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rlimit_en: 0x" << int_var__rlimit_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".mode: 0x" << int_var__mode << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_table_profile_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".start_addr: 0x" << int_var__start_addr << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".end_addr: 0x" << int_var__end_addr << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".width: 0x" << int_var__width << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".hash: 0x" << int_var__hash << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".opcode: 0x" << int_var__opcode << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".log2bkts: 0x" << int_var__log2bkts << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".axishift: 0x" << int_var__axishift << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rlimit_en: 0x" << int_var__rlimit_en << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_stage_id_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".val0: 0x" << int_var__val0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".val1: 0x" << int_var__val1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".val2: 0x" << int_var__val2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".val3: 0x" << int_var__val3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".val4: 0x" << int_var__val4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".val5: 0x" << int_var__val5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".val6: 0x" << int_var__val6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".val7: 0x" << int_var__val7 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_cfg_cpu_req_timeout_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".max_cycle: 0x" << int_var__max_cycle << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_base_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".scratch_reg: 0x" << int_var__scratch_reg << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pics_csr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    base.show();
    cfg_cpu_req_timeout.show();
    cfg_stage_id.show();
    #if 128 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cfg_table_profile.show(); // large_array
    #else
    for(int ii = 0; ii < 128; ii++) {
        cfg_table_profile[ii].show();
    }
    #endif
    
    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cfg_bg_update_profile.show(); // large_array
    #else
    for(int ii = 0; ii < 16; ii++) {
        cfg_bg_update_profile[ii].show();
    }
    #endif
    
    cfg_bg_update_profile_enable.show();
    cfg_sram.show();
    sta_sram.show();
    #if 4 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cfg_scheduler_rl.show(); // large_array
    #else
    for(int ii = 0; ii < 4; ii++) {
        cfg_scheduler_rl[ii].show();
    }
    #endif
    
    cfg_scheduler_rl_disable.show();
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_rdreq.show(); // large_array
    #else
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rdreq[ii].show();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_rmwreq.show(); // large_array
    #else
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rmwreq[ii].show();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_rdrsp.show(); // large_array
    #else
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rdrsp[ii].show();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_wrreq.show(); // large_array
    #else
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_wrreq[ii].show();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_wrrsp.show(); // large_array
    #else
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_wrrsp[ii].show();
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_sram_read.show(); // large_array
    #else
    for(int ii = 0; ii < 10; ii++) {
        cnt_sram_read[ii].show();
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_sram_write.show(); // large_array
    #else
    for(int ii = 0; ii < 10; ii++) {
        cnt_sram_write[ii].show();
    }
    #endif
    
    cnt_soc_rl_msg.show();
    cfg_debug_port.show();
    csr_intr.show();
    sta_ecc.show();
    sta_bg_bad_addr.show();
    sta_cpu_bad_addr.show();
    sta_rdreq_bad_addr.show();
    sta_wrreq_bad_addr.show();
    sta_rdreq_arb_fifo_depth.show();
    sta_rdrsp_fifo_depth.show();
    sta_wrreq_addr_arb_fifo_depth.show();
    sta_wrreq_data_arb_fifo_depth.show();
    sta_wrrsp_fifo_depth.show();
    cfg_axi_bw_mon.show();
    sta_axi_bw_mon_rd_latency.show();
    sta_axi_bw_mon_rd_bandwidth.show();
    sta_axi_bw_mon_rd_transactions.show();
    cnt_axi_bw_mon_rd.show();
    sta_axi_bw_mon_wr_latency.show();
    sta_axi_bw_mon_wr_bandwidth.show();
    sta_axi_bw_mon_wr_transactions.show();
    cnt_axi_bw_mon_wr.show();
    dhs_sram.show();
    dhs_bg_sm.show();
    dhs_sram_update_addr.show();
    dhs_sram_update_data.show();
    picc.show();
    int_groups.show();
    int_pics.show();
    int_badaddr.show();
    int_bg.show();
}
#endif // CSR_NO_SHOW_IMPL

int cap_pics_csr_int_bg_int_enable_clear_t::get_width() const {
    return cap_pics_csr_int_bg_int_enable_clear_t::s_get_width();

}

int cap_pics_csr_int_bg_int_test_set_t::get_width() const {
    return cap_pics_csr_int_bg_int_test_set_t::s_get_width();

}

int cap_pics_csr_int_bg_t::get_width() const {
    return cap_pics_csr_int_bg_t::s_get_width();

}

int cap_pics_csr_int_badaddr_int_enable_clear_t::get_width() const {
    return cap_pics_csr_int_badaddr_int_enable_clear_t::s_get_width();

}

int cap_pics_csr_int_badaddr_int_test_set_t::get_width() const {
    return cap_pics_csr_int_badaddr_int_test_set_t::s_get_width();

}

int cap_pics_csr_int_badaddr_t::get_width() const {
    return cap_pics_csr_int_badaddr_t::s_get_width();

}

int cap_pics_csr_int_pics_int_enable_clear_t::get_width() const {
    return cap_pics_csr_int_pics_int_enable_clear_t::s_get_width();

}

int cap_pics_csr_int_pics_intreg_t::get_width() const {
    return cap_pics_csr_int_pics_intreg_t::s_get_width();

}

int cap_pics_csr_int_pics_t::get_width() const {
    return cap_pics_csr_int_pics_t::s_get_width();

}

int cap_pics_csr_intreg_status_t::get_width() const {
    return cap_pics_csr_intreg_status_t::s_get_width();

}

int cap_pics_csr_int_groups_int_enable_rw_reg_t::get_width() const {
    return cap_pics_csr_int_groups_int_enable_rw_reg_t::s_get_width();

}

int cap_pics_csr_intgrp_status_t::get_width() const {
    return cap_pics_csr_intgrp_status_t::s_get_width();

}

int cap_pics_csr_dhs_sram_update_data_entry_t::get_width() const {
    return cap_pics_csr_dhs_sram_update_data_entry_t::s_get_width();

}

int cap_pics_csr_dhs_sram_update_data_t::get_width() const {
    return cap_pics_csr_dhs_sram_update_data_t::s_get_width();

}

int cap_pics_csr_dhs_sram_update_addr_entry_t::get_width() const {
    return cap_pics_csr_dhs_sram_update_addr_entry_t::s_get_width();

}

int cap_pics_csr_dhs_sram_update_addr_t::get_width() const {
    return cap_pics_csr_dhs_sram_update_addr_t::s_get_width();

}

int cap_pics_csr_dhs_bg_sm_entry_t::get_width() const {
    return cap_pics_csr_dhs_bg_sm_entry_t::s_get_width();

}

int cap_pics_csr_dhs_bg_sm_t::get_width() const {
    return cap_pics_csr_dhs_bg_sm_t::s_get_width();

}

int cap_pics_csr_dhs_sram_entry_t::get_width() const {
    return cap_pics_csr_dhs_sram_entry_t::s_get_width();

}

int cap_pics_csr_dhs_sram_t::get_width() const {
    return cap_pics_csr_dhs_sram_t::s_get_width();

}

int cap_pics_csr_cnt_axi_bw_mon_wr_t::get_width() const {
    return cap_pics_csr_cnt_axi_bw_mon_wr_t::s_get_width();

}

int cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::get_width() const {
    return cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::s_get_width();

}

int cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::get_width() const {
    return cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::s_get_width();

}

int cap_pics_csr_sta_axi_bw_mon_wr_latency_t::get_width() const {
    return cap_pics_csr_sta_axi_bw_mon_wr_latency_t::s_get_width();

}

int cap_pics_csr_cnt_axi_bw_mon_rd_t::get_width() const {
    return cap_pics_csr_cnt_axi_bw_mon_rd_t::s_get_width();

}

int cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::get_width() const {
    return cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::s_get_width();

}

int cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::get_width() const {
    return cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::s_get_width();

}

int cap_pics_csr_sta_axi_bw_mon_rd_latency_t::get_width() const {
    return cap_pics_csr_sta_axi_bw_mon_rd_latency_t::s_get_width();

}

int cap_pics_csr_cfg_axi_bw_mon_t::get_width() const {
    return cap_pics_csr_cfg_axi_bw_mon_t::s_get_width();

}

int cap_pics_csr_sta_wrrsp_fifo_depth_t::get_width() const {
    return cap_pics_csr_sta_wrrsp_fifo_depth_t::s_get_width();

}

int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::get_width() const {
    return cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::s_get_width();

}

int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::get_width() const {
    return cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::s_get_width();

}

int cap_pics_csr_sta_rdrsp_fifo_depth_t::get_width() const {
    return cap_pics_csr_sta_rdrsp_fifo_depth_t::s_get_width();

}

int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::get_width() const {
    return cap_pics_csr_sta_rdreq_arb_fifo_depth_t::s_get_width();

}

int cap_pics_csr_sta_wrreq_bad_addr_t::get_width() const {
    return cap_pics_csr_sta_wrreq_bad_addr_t::s_get_width();

}

int cap_pics_csr_sta_rdreq_bad_addr_t::get_width() const {
    return cap_pics_csr_sta_rdreq_bad_addr_t::s_get_width();

}

int cap_pics_csr_sta_cpu_bad_addr_t::get_width() const {
    return cap_pics_csr_sta_cpu_bad_addr_t::s_get_width();

}

int cap_pics_csr_sta_bg_bad_addr_t::get_width() const {
    return cap_pics_csr_sta_bg_bad_addr_t::s_get_width();

}

int cap_pics_csr_sta_ecc_t::get_width() const {
    return cap_pics_csr_sta_ecc_t::s_get_width();

}

int cap_pics_csr_csr_intr_t::get_width() const {
    return cap_pics_csr_csr_intr_t::s_get_width();

}

int cap_pics_csr_cfg_debug_port_t::get_width() const {
    return cap_pics_csr_cfg_debug_port_t::s_get_width();

}

int cap_pics_csr_cnt_soc_rl_msg_t::get_width() const {
    return cap_pics_csr_cnt_soc_rl_msg_t::s_get_width();

}

int cap_pics_csr_cnt_sram_write_t::get_width() const {
    return cap_pics_csr_cnt_sram_write_t::s_get_width();

}

int cap_pics_csr_cnt_sram_read_t::get_width() const {
    return cap_pics_csr_cnt_sram_read_t::s_get_width();

}

int cap_pics_csr_cnt_axi_por_wrrsp_t::get_width() const {
    return cap_pics_csr_cnt_axi_por_wrrsp_t::s_get_width();

}

int cap_pics_csr_cnt_axi_por_wrreq_t::get_width() const {
    return cap_pics_csr_cnt_axi_por_wrreq_t::s_get_width();

}

int cap_pics_csr_cnt_axi_por_rdrsp_t::get_width() const {
    return cap_pics_csr_cnt_axi_por_rdrsp_t::s_get_width();

}

int cap_pics_csr_cnt_axi_por_rmwreq_t::get_width() const {
    return cap_pics_csr_cnt_axi_por_rmwreq_t::s_get_width();

}

int cap_pics_csr_cnt_axi_por_rdreq_t::get_width() const {
    return cap_pics_csr_cnt_axi_por_rdreq_t::s_get_width();

}

int cap_pics_csr_cfg_scheduler_rl_disable_t::get_width() const {
    return cap_pics_csr_cfg_scheduler_rl_disable_t::s_get_width();

}

int cap_pics_csr_cfg_scheduler_rl_t::get_width() const {
    return cap_pics_csr_cfg_scheduler_rl_t::s_get_width();

}

int cap_pics_csr_sta_sram_t::get_width() const {
    return cap_pics_csr_sta_sram_t::s_get_width();

}

int cap_pics_csr_cfg_sram_t::get_width() const {
    return cap_pics_csr_cfg_sram_t::s_get_width();

}

int cap_pics_csr_cfg_bg_update_profile_enable_t::get_width() const {
    return cap_pics_csr_cfg_bg_update_profile_enable_t::s_get_width();

}

int cap_pics_csr_cfg_bg_update_profile_t::get_width() const {
    return cap_pics_csr_cfg_bg_update_profile_t::s_get_width();

}

int cap_pics_csr_cfg_table_profile_t::get_width() const {
    return cap_pics_csr_cfg_table_profile_t::s_get_width();

}

int cap_pics_csr_cfg_stage_id_t::get_width() const {
    return cap_pics_csr_cfg_stage_id_t::s_get_width();

}

int cap_pics_csr_cfg_cpu_req_timeout_t::get_width() const {
    return cap_pics_csr_cfg_cpu_req_timeout_t::s_get_width();

}

int cap_pics_csr_base_t::get_width() const {
    return cap_pics_csr_base_t::s_get_width();

}

int cap_pics_csr_t::get_width() const {
    return cap_pics_csr_t::s_get_width();

}

int cap_pics_csr_int_bg_int_enable_clear_t::s_get_width() {
    int _count = 0;

    _count += 1; // unfinished_bg0_enable
    _count += 1; // unfinished_bg1_enable
    _count += 1; // unfinished_bg2_enable
    _count += 1; // unfinished_bg3_enable
    _count += 1; // unfinished_bg4_enable
    _count += 1; // unfinished_bg5_enable
    _count += 1; // unfinished_bg6_enable
    _count += 1; // unfinished_bg7_enable
    _count += 1; // unfinished_bg8_enable
    _count += 1; // unfinished_bg9_enable
    _count += 1; // unfinished_bg10_enable
    _count += 1; // unfinished_bg11_enable
    _count += 1; // unfinished_bg12_enable
    _count += 1; // unfinished_bg13_enable
    _count += 1; // unfinished_bg14_enable
    _count += 1; // unfinished_bg15_enable
    return _count;
}

int cap_pics_csr_int_bg_int_test_set_t::s_get_width() {
    int _count = 0;

    _count += 1; // unfinished_bg0_interrupt
    _count += 1; // unfinished_bg1_interrupt
    _count += 1; // unfinished_bg2_interrupt
    _count += 1; // unfinished_bg3_interrupt
    _count += 1; // unfinished_bg4_interrupt
    _count += 1; // unfinished_bg5_interrupt
    _count += 1; // unfinished_bg6_interrupt
    _count += 1; // unfinished_bg7_interrupt
    _count += 1; // unfinished_bg8_interrupt
    _count += 1; // unfinished_bg9_interrupt
    _count += 1; // unfinished_bg10_interrupt
    _count += 1; // unfinished_bg11_interrupt
    _count += 1; // unfinished_bg12_interrupt
    _count += 1; // unfinished_bg13_interrupt
    _count += 1; // unfinished_bg14_interrupt
    _count += 1; // unfinished_bg15_interrupt
    return _count;
}

int cap_pics_csr_int_bg_t::s_get_width() {
    int _count = 0;

    _count += cap_pics_csr_int_bg_int_test_set_t::s_get_width(); // intreg
    _count += cap_pics_csr_int_bg_int_test_set_t::s_get_width(); // int_test_set
    _count += cap_pics_csr_int_bg_int_enable_clear_t::s_get_width(); // int_enable_set
    _count += cap_pics_csr_int_bg_int_enable_clear_t::s_get_width(); // int_enable_clear
    return _count;
}

int cap_pics_csr_int_badaddr_int_enable_clear_t::s_get_width() {
    int _count = 0;

    _count += 1; // rdreq0_bad_addr_enable
    _count += 1; // wrreq0_bad_addr_enable
    _count += 1; // rdreq1_bad_addr_enable
    _count += 1; // wrreq1_bad_addr_enable
    _count += 1; // rdreq2_bad_addr_enable
    _count += 1; // wrreq2_bad_addr_enable
    _count += 1; // rdreq3_bad_addr_enable
    _count += 1; // wrreq3_bad_addr_enable
    _count += 1; // rdreq4_bad_addr_enable
    _count += 1; // wrreq4_bad_addr_enable
    _count += 1; // rdreq5_bad_addr_enable
    _count += 1; // wrreq5_bad_addr_enable
    _count += 1; // rdreq6_bad_addr_enable
    _count += 1; // wrreq6_bad_addr_enable
    _count += 1; // rdreq7_bad_addr_enable
    _count += 1; // wrreq7_bad_addr_enable
    _count += 1; // cpu_bad_addr_enable
    _count += 1; // bg_bad_addr_enable
    return _count;
}

int cap_pics_csr_int_badaddr_int_test_set_t::s_get_width() {
    int _count = 0;

    _count += 1; // rdreq0_bad_addr_interrupt
    _count += 1; // wrreq0_bad_addr_interrupt
    _count += 1; // rdreq1_bad_addr_interrupt
    _count += 1; // wrreq1_bad_addr_interrupt
    _count += 1; // rdreq2_bad_addr_interrupt
    _count += 1; // wrreq2_bad_addr_interrupt
    _count += 1; // rdreq3_bad_addr_interrupt
    _count += 1; // wrreq3_bad_addr_interrupt
    _count += 1; // rdreq4_bad_addr_interrupt
    _count += 1; // wrreq4_bad_addr_interrupt
    _count += 1; // rdreq5_bad_addr_interrupt
    _count += 1; // wrreq5_bad_addr_interrupt
    _count += 1; // rdreq6_bad_addr_interrupt
    _count += 1; // wrreq6_bad_addr_interrupt
    _count += 1; // rdreq7_bad_addr_interrupt
    _count += 1; // wrreq7_bad_addr_interrupt
    _count += 1; // cpu_bad_addr_interrupt
    _count += 1; // bg_bad_addr_interrupt
    return _count;
}

int cap_pics_csr_int_badaddr_t::s_get_width() {
    int _count = 0;

    _count += cap_pics_csr_int_badaddr_int_test_set_t::s_get_width(); // intreg
    _count += cap_pics_csr_int_badaddr_int_test_set_t::s_get_width(); // int_test_set
    _count += cap_pics_csr_int_badaddr_int_enable_clear_t::s_get_width(); // int_enable_set
    _count += cap_pics_csr_int_badaddr_int_enable_clear_t::s_get_width(); // int_enable_clear
    return _count;
}

int cap_pics_csr_int_pics_int_enable_clear_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable_ecc_enable
    _count += 1; // correctable_ecc_enable
    _count += 1; // too_many_rl_sch_error_enable
    _count += 1; // picc_enable
    return _count;
}

int cap_pics_csr_int_pics_intreg_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable_ecc_interrupt
    _count += 1; // correctable_ecc_interrupt
    _count += 1; // too_many_rl_sch_error_interrupt
    _count += 1; // picc_interrupt
    return _count;
}

int cap_pics_csr_int_pics_t::s_get_width() {
    int _count = 0;

    _count += cap_pics_csr_int_pics_intreg_t::s_get_width(); // intreg
    _count += cap_pics_csr_int_pics_intreg_t::s_get_width(); // int_test_set
    _count += cap_pics_csr_int_pics_int_enable_clear_t::s_get_width(); // int_enable_set
    _count += cap_pics_csr_int_pics_int_enable_clear_t::s_get_width(); // int_enable_clear
    return _count;
}

int cap_pics_csr_intreg_status_t::s_get_width() {
    int _count = 0;

    _count += 1; // int_pics_interrupt
    _count += 1; // int_badaddr_interrupt
    _count += 1; // int_bg_interrupt
    return _count;
}

int cap_pics_csr_int_groups_int_enable_rw_reg_t::s_get_width() {
    int _count = 0;

    _count += 1; // int_pics_enable
    _count += 1; // int_badaddr_enable
    _count += 1; // int_bg_enable
    return _count;
}

int cap_pics_csr_intgrp_status_t::s_get_width() {
    int _count = 0;

    _count += cap_pics_csr_intreg_status_t::s_get_width(); // intreg
    _count += cap_pics_csr_int_groups_int_enable_rw_reg_t::s_get_width(); // int_enable_rw_reg
    _count += cap_pics_csr_intreg_status_t::s_get_width(); // int_rw_reg
    return _count;
}

int cap_pics_csr_dhs_sram_update_data_entry_t::s_get_width() {
    int _count = 0;

    _count += 128; // data
    _count += 128; // mask
    return _count;
}

int cap_pics_csr_dhs_sram_update_data_t::s_get_width() {
    int _count = 0;

    _count += cap_pics_csr_dhs_sram_update_data_entry_t::s_get_width(); // entry
    return _count;
}

int cap_pics_csr_dhs_sram_update_addr_entry_t::s_get_width() {
    int _count = 0;

    _count += 20; // address
    return _count;
}

int cap_pics_csr_dhs_sram_update_addr_t::s_get_width() {
    int _count = 0;

    _count += cap_pics_csr_dhs_sram_update_addr_entry_t::s_get_width(); // entry
    return _count;
}

int cap_pics_csr_dhs_bg_sm_entry_t::s_get_width() {
    int _count = 0;

    _count += 1; // active
    _count += 16; // timer
    _count += 20; // addr
    return _count;
}

int cap_pics_csr_dhs_bg_sm_t::s_get_width() {
    int _count = 0;

    _count += (cap_pics_csr_dhs_bg_sm_entry_t::s_get_width() * 16); // entry
    return _count;
}

int cap_pics_csr_dhs_sram_entry_t::s_get_width() {
    int _count = 0;

    _count += 128; // data
    _count += 9; // ecc
    return _count;
}

int cap_pics_csr_dhs_sram_t::s_get_width() {
    int _count = 0;

    _count += (cap_pics_csr_dhs_sram_entry_t::s_get_width() * 40960); // entry
    return _count;
}

int cap_pics_csr_cnt_axi_bw_mon_wr_t::s_get_width() {
    int _count = 0;

    _count += 32; // val
    return _count;
}

int cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::s_get_width() {
    int _count = 0;

    _count += 8; // outstanding
    _count += 16; // dess_rdy
    return _count;
}

int cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::s_get_width() {
    int _count = 0;

    _count += 16; // maxv
    _count += 16; // avrg
    return _count;
}

int cap_pics_csr_sta_axi_bw_mon_wr_latency_t::s_get_width() {
    int _count = 0;

    _count += 14; // maxv
    _count += 14; // avrg
    return _count;
}

int cap_pics_csr_cnt_axi_bw_mon_rd_t::s_get_width() {
    int _count = 0;

    _count += 32; // val
    return _count;
}

int cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::s_get_width() {
    int _count = 0;

    _count += 8; // outstanding
    _count += 16; // dess_rdy
    return _count;
}

int cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::s_get_width() {
    int _count = 0;

    _count += 16; // maxv
    _count += 16; // avrg
    return _count;
}

int cap_pics_csr_sta_axi_bw_mon_rd_latency_t::s_get_width() {
    int _count = 0;

    _count += 14; // maxv
    _count += 14; // avrg
    return _count;
}

int cap_pics_csr_cfg_axi_bw_mon_t::s_get_width() {
    int _count = 0;

    _count += 8; // alpha
    _count += 16; // cycle
    _count += 4; // rcache
    _count += 4; // rcache_msk
    _count += 4; // wcache
    _count += 4; // wcache_msk
    return _count;
}

int cap_pics_csr_sta_wrrsp_fifo_depth_t::s_get_width() {
    int _count = 0;

    _count += 4; // fifo0
    _count += 4; // fifo1
    _count += 4; // fifo2
    _count += 4; // fifo3
    _count += 4; // fifo4
    _count += 4; // fifo5
    _count += 4; // fifo6
    _count += 4; // fifo7
    return _count;
}

int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::s_get_width() {
    int _count = 0;

    _count += 2; // fifo0
    _count += 2; // fifo1
    _count += 2; // fifo2
    _count += 2; // fifo3
    _count += 2; // fifo4
    _count += 2; // fifo5
    _count += 2; // fifo6
    _count += 2; // fifo7
    return _count;
}

int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::s_get_width() {
    int _count = 0;

    _count += 2; // fifo0
    _count += 2; // fifo1
    _count += 2; // fifo2
    _count += 2; // fifo3
    _count += 2; // fifo4
    _count += 2; // fifo5
    _count += 2; // fifo6
    _count += 2; // fifo7
    return _count;
}

int cap_pics_csr_sta_rdrsp_fifo_depth_t::s_get_width() {
    int _count = 0;

    _count += 9; // fifo0
    _count += 9; // fifo1
    _count += 9; // fifo2
    _count += 9; // fifo3
    _count += 9; // fifo4
    _count += 9; // fifo5
    _count += 9; // fifo6
    _count += 9; // fifo7
    return _count;
}

int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::s_get_width() {
    int _count = 0;

    _count += 8; // fifo0
    _count += 8; // fifo1
    _count += 8; // fifo2
    _count += 8; // fifo3
    _count += 8; // fifo4
    _count += 8; // fifo5
    _count += 8; // fifo6
    _count += 8; // fifo7
    return _count;
}

int cap_pics_csr_sta_wrreq_bad_addr_t::s_get_width() {
    int _count = 0;

    _count += 3; // src
    _count += 20; // tbl_addr
    return _count;
}

int cap_pics_csr_sta_rdreq_bad_addr_t::s_get_width() {
    int _count = 0;

    _count += 3; // src
    _count += 20; // tbl_addr
    return _count;
}

int cap_pics_csr_sta_cpu_bad_addr_t::s_get_width() {
    int _count = 0;

    _count += 16; // value
    return _count;
}

int cap_pics_csr_sta_bg_bad_addr_t::s_get_width() {
    int _count = 0;

    _count += 4; // id
    _count += 20; // start_addr
    return _count;
}

int cap_pics_csr_sta_ecc_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 9; // syndrome
    _count += 16; // addr
    return _count;
}

int cap_pics_csr_csr_intr_t::s_get_width() {
    int _count = 0;

    _count += 1; // dowstream
    _count += 1; // dowstream_enable
    return _count;
}

int cap_pics_csr_cfg_debug_port_t::s_get_width() {
    int _count = 0;

    _count += 1; // enable
    _count += 4; // select
    return _count;
}

int cap_pics_csr_cnt_soc_rl_msg_t::s_get_width() {
    int _count = 0;

    _count += 40; // val
    return _count;
}

int cap_pics_csr_cnt_sram_write_t::s_get_width() {
    int _count = 0;

    _count += 40; // val
    return _count;
}

int cap_pics_csr_cnt_sram_read_t::s_get_width() {
    int _count = 0;

    _count += 40; // val
    return _count;
}

int cap_pics_csr_cnt_axi_por_wrrsp_t::s_get_width() {
    int _count = 0;

    _count += 40; // val
    return _count;
}

int cap_pics_csr_cnt_axi_por_wrreq_t::s_get_width() {
    int _count = 0;

    _count += 40; // val
    return _count;
}

int cap_pics_csr_cnt_axi_por_rdrsp_t::s_get_width() {
    int _count = 0;

    _count += 40; // val
    return _count;
}

int cap_pics_csr_cnt_axi_por_rmwreq_t::s_get_width() {
    int _count = 0;

    _count += 40; // val
    return _count;
}

int cap_pics_csr_cnt_axi_por_rdreq_t::s_get_width() {
    int _count = 0;

    _count += 40; // val
    return _count;
}

int cap_pics_csr_cfg_scheduler_rl_disable_t::s_get_width() {
    int _count = 0;

    _count += 1; // val
    return _count;
}

int cap_pics_csr_cfg_scheduler_rl_t::s_get_width() {
    int _count = 0;

    _count += 11; // address_offset
    return _count;
}

int cap_pics_csr_sta_sram_t::s_get_width() {
    int _count = 0;

    _count += 10; // bist_done_fail
    _count += 10; // bist_done_pass
    return _count;
}

int cap_pics_csr_cfg_sram_t::s_get_width() {
    int _count = 0;

    _count += 1; // ecc_bypass
    _count += 10; // ecc_disable_cor
    _count += 10; // ecc_disable_det
    _count += 10; // bist_run
    return _count;
}

int cap_pics_csr_cfg_bg_update_profile_enable_t::s_get_width() {
    int _count = 0;

    _count += 16; // vector
    return _count;
}

int cap_pics_csr_cfg_bg_update_profile_t::s_get_width() {
    int _count = 0;

    _count += 20; // start_addr
    _count += 20; // end_addr
    _count += 6; // scale
    _count += 16; // timer
    _count += 11; // opcode
    _count += 8; // max_cycle
    _count += 1; // rlimit_en
    _count += 1; // mode
    return _count;
}

int cap_pics_csr_cfg_table_profile_t::s_get_width() {
    int _count = 0;

    _count += 20; // start_addr
    _count += 20; // end_addr
    _count += 6; // width
    _count += 1; // hash
    _count += 11; // opcode
    _count += 3; // log2bkts
    _count += 5; // axishift
    _count += 1; // rlimit_en
    return _count;
}

int cap_pics_csr_cfg_stage_id_t::s_get_width() {
    int _count = 0;

    _count += 3; // val0
    _count += 3; // val1
    _count += 3; // val2
    _count += 3; // val3
    _count += 3; // val4
    _count += 3; // val5
    _count += 3; // val6
    _count += 3; // val7
    return _count;
}

int cap_pics_csr_cfg_cpu_req_timeout_t::s_get_width() {
    int _count = 0;

    _count += 16; // max_cycle
    return _count;
}

int cap_pics_csr_base_t::s_get_width() {
    int _count = 0;

    _count += 32; // scratch_reg
    return _count;
}

int cap_pics_csr_t::s_get_width() {
    int _count = 0;

    _count += cap_pics_csr_base_t::s_get_width(); // base
    _count += cap_pics_csr_cfg_cpu_req_timeout_t::s_get_width(); // cfg_cpu_req_timeout
    _count += cap_pics_csr_cfg_stage_id_t::s_get_width(); // cfg_stage_id
    _count += (cap_pics_csr_cfg_table_profile_t::s_get_width() * 128); // cfg_table_profile
    _count += (cap_pics_csr_cfg_bg_update_profile_t::s_get_width() * 16); // cfg_bg_update_profile
    _count += cap_pics_csr_cfg_bg_update_profile_enable_t::s_get_width(); // cfg_bg_update_profile_enable
    _count += cap_pics_csr_cfg_sram_t::s_get_width(); // cfg_sram
    _count += cap_pics_csr_sta_sram_t::s_get_width(); // sta_sram
    _count += (cap_pics_csr_cfg_scheduler_rl_t::s_get_width() * 4); // cfg_scheduler_rl
    _count += cap_pics_csr_cfg_scheduler_rl_disable_t::s_get_width(); // cfg_scheduler_rl_disable
    _count += (cap_pics_csr_cnt_axi_por_rdreq_t::s_get_width() * 8); // cnt_axi_por_rdreq
    _count += (cap_pics_csr_cnt_axi_por_rmwreq_t::s_get_width() * 8); // cnt_axi_por_rmwreq
    _count += (cap_pics_csr_cnt_axi_por_rdrsp_t::s_get_width() * 8); // cnt_axi_por_rdrsp
    _count += (cap_pics_csr_cnt_axi_por_wrreq_t::s_get_width() * 8); // cnt_axi_por_wrreq
    _count += (cap_pics_csr_cnt_axi_por_wrrsp_t::s_get_width() * 8); // cnt_axi_por_wrrsp
    _count += (cap_pics_csr_cnt_sram_read_t::s_get_width() * 10); // cnt_sram_read
    _count += (cap_pics_csr_cnt_sram_write_t::s_get_width() * 10); // cnt_sram_write
    _count += cap_pics_csr_cnt_soc_rl_msg_t::s_get_width(); // cnt_soc_rl_msg
    _count += cap_pics_csr_cfg_debug_port_t::s_get_width(); // cfg_debug_port
    _count += cap_pics_csr_csr_intr_t::s_get_width(); // csr_intr
    _count += cap_pics_csr_sta_ecc_t::s_get_width(); // sta_ecc
    _count += cap_pics_csr_sta_bg_bad_addr_t::s_get_width(); // sta_bg_bad_addr
    _count += cap_pics_csr_sta_cpu_bad_addr_t::s_get_width(); // sta_cpu_bad_addr
    _count += cap_pics_csr_sta_rdreq_bad_addr_t::s_get_width(); // sta_rdreq_bad_addr
    _count += cap_pics_csr_sta_wrreq_bad_addr_t::s_get_width(); // sta_wrreq_bad_addr
    _count += cap_pics_csr_sta_rdreq_arb_fifo_depth_t::s_get_width(); // sta_rdreq_arb_fifo_depth
    _count += cap_pics_csr_sta_rdrsp_fifo_depth_t::s_get_width(); // sta_rdrsp_fifo_depth
    _count += cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::s_get_width(); // sta_wrreq_addr_arb_fifo_depth
    _count += cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::s_get_width(); // sta_wrreq_data_arb_fifo_depth
    _count += cap_pics_csr_sta_wrrsp_fifo_depth_t::s_get_width(); // sta_wrrsp_fifo_depth
    _count += cap_pics_csr_cfg_axi_bw_mon_t::s_get_width(); // cfg_axi_bw_mon
    _count += cap_pics_csr_sta_axi_bw_mon_rd_latency_t::s_get_width(); // sta_axi_bw_mon_rd_latency
    _count += cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::s_get_width(); // sta_axi_bw_mon_rd_bandwidth
    _count += cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::s_get_width(); // sta_axi_bw_mon_rd_transactions
    _count += cap_pics_csr_cnt_axi_bw_mon_rd_t::s_get_width(); // cnt_axi_bw_mon_rd
    _count += cap_pics_csr_sta_axi_bw_mon_wr_latency_t::s_get_width(); // sta_axi_bw_mon_wr_latency
    _count += cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::s_get_width(); // sta_axi_bw_mon_wr_bandwidth
    _count += cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::s_get_width(); // sta_axi_bw_mon_wr_transactions
    _count += cap_pics_csr_cnt_axi_bw_mon_wr_t::s_get_width(); // cnt_axi_bw_mon_wr
    _count += cap_pics_csr_dhs_sram_t::s_get_width(); // dhs_sram
    _count += cap_pics_csr_dhs_bg_sm_t::s_get_width(); // dhs_bg_sm
    _count += cap_pics_csr_dhs_sram_update_addr_t::s_get_width(); // dhs_sram_update_addr
    _count += cap_pics_csr_dhs_sram_update_data_t::s_get_width(); // dhs_sram_update_data
    _count += cap_picc_csr_t::s_get_width(); // picc
    _count += cap_pics_csr_intgrp_status_t::s_get_width(); // int_groups
    _count += cap_pics_csr_int_pics_t::s_get_width(); // int_pics
    _count += cap_pics_csr_int_badaddr_t::s_get_width(); // int_badaddr
    _count += cap_pics_csr_int_bg_t::s_get_width(); // int_bg
    return _count;
}

void cap_pics_csr_int_bg_int_enable_clear_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__unfinished_bg0_enable = _val.convert_to< unfinished_bg0_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg1_enable = _val.convert_to< unfinished_bg1_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg2_enable = _val.convert_to< unfinished_bg2_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg3_enable = _val.convert_to< unfinished_bg3_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg4_enable = _val.convert_to< unfinished_bg4_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg5_enable = _val.convert_to< unfinished_bg5_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg6_enable = _val.convert_to< unfinished_bg6_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg7_enable = _val.convert_to< unfinished_bg7_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg8_enable = _val.convert_to< unfinished_bg8_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg9_enable = _val.convert_to< unfinished_bg9_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg10_enable = _val.convert_to< unfinished_bg10_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg11_enable = _val.convert_to< unfinished_bg11_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg12_enable = _val.convert_to< unfinished_bg12_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg13_enable = _val.convert_to< unfinished_bg13_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg14_enable = _val.convert_to< unfinished_bg14_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg15_enable = _val.convert_to< unfinished_bg15_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_int_bg_int_test_set_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__unfinished_bg0_interrupt = _val.convert_to< unfinished_bg0_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg1_interrupt = _val.convert_to< unfinished_bg1_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg2_interrupt = _val.convert_to< unfinished_bg2_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg3_interrupt = _val.convert_to< unfinished_bg3_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg4_interrupt = _val.convert_to< unfinished_bg4_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg5_interrupt = _val.convert_to< unfinished_bg5_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg6_interrupt = _val.convert_to< unfinished_bg6_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg7_interrupt = _val.convert_to< unfinished_bg7_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg8_interrupt = _val.convert_to< unfinished_bg8_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg9_interrupt = _val.convert_to< unfinished_bg9_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg10_interrupt = _val.convert_to< unfinished_bg10_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg11_interrupt = _val.convert_to< unfinished_bg11_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg12_interrupt = _val.convert_to< unfinished_bg12_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg13_interrupt = _val.convert_to< unfinished_bg13_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg14_interrupt = _val.convert_to< unfinished_bg14_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unfinished_bg15_interrupt = _val.convert_to< unfinished_bg15_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_int_bg_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    intreg.all( _val);
    _val = _val >> intreg.get_width(); 
    int_test_set.all( _val);
    _val = _val >> int_test_set.get_width(); 
    int_enable_set.all( _val);
    _val = _val >> int_enable_set.get_width(); 
    int_enable_clear.all( _val);
    _val = _val >> int_enable_clear.get_width(); 
}

void cap_pics_csr_int_badaddr_int_enable_clear_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__rdreq0_bad_addr_enable = _val.convert_to< rdreq0_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq0_bad_addr_enable = _val.convert_to< wrreq0_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq1_bad_addr_enable = _val.convert_to< rdreq1_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq1_bad_addr_enable = _val.convert_to< wrreq1_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq2_bad_addr_enable = _val.convert_to< rdreq2_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq2_bad_addr_enable = _val.convert_to< wrreq2_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq3_bad_addr_enable = _val.convert_to< rdreq3_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq3_bad_addr_enable = _val.convert_to< wrreq3_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq4_bad_addr_enable = _val.convert_to< rdreq4_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq4_bad_addr_enable = _val.convert_to< wrreq4_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq5_bad_addr_enable = _val.convert_to< rdreq5_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq5_bad_addr_enable = _val.convert_to< wrreq5_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq6_bad_addr_enable = _val.convert_to< rdreq6_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq6_bad_addr_enable = _val.convert_to< wrreq6_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq7_bad_addr_enable = _val.convert_to< rdreq7_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq7_bad_addr_enable = _val.convert_to< wrreq7_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cpu_bad_addr_enable = _val.convert_to< cpu_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__bg_bad_addr_enable = _val.convert_to< bg_bad_addr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_int_badaddr_int_test_set_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__rdreq0_bad_addr_interrupt = _val.convert_to< rdreq0_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq0_bad_addr_interrupt = _val.convert_to< wrreq0_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq1_bad_addr_interrupt = _val.convert_to< rdreq1_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq1_bad_addr_interrupt = _val.convert_to< wrreq1_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq2_bad_addr_interrupt = _val.convert_to< rdreq2_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq2_bad_addr_interrupt = _val.convert_to< wrreq2_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq3_bad_addr_interrupt = _val.convert_to< rdreq3_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq3_bad_addr_interrupt = _val.convert_to< wrreq3_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq4_bad_addr_interrupt = _val.convert_to< rdreq4_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq4_bad_addr_interrupt = _val.convert_to< wrreq4_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq5_bad_addr_interrupt = _val.convert_to< rdreq5_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq5_bad_addr_interrupt = _val.convert_to< wrreq5_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq6_bad_addr_interrupt = _val.convert_to< rdreq6_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq6_bad_addr_interrupt = _val.convert_to< wrreq6_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rdreq7_bad_addr_interrupt = _val.convert_to< rdreq7_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__wrreq7_bad_addr_interrupt = _val.convert_to< wrreq7_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cpu_bad_addr_interrupt = _val.convert_to< cpu_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__bg_bad_addr_interrupt = _val.convert_to< bg_bad_addr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_int_badaddr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    intreg.all( _val);
    _val = _val >> intreg.get_width(); 
    int_test_set.all( _val);
    _val = _val >> int_test_set.get_width(); 
    int_enable_set.all( _val);
    _val = _val >> int_enable_set.get_width(); 
    int_enable_clear.all( _val);
    _val = _val >> int_enable_clear.get_width(); 
}

void cap_pics_csr_int_pics_int_enable_clear_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__uncorrectable_ecc_enable = _val.convert_to< uncorrectable_ecc_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__correctable_ecc_enable = _val.convert_to< correctable_ecc_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__too_many_rl_sch_error_enable = _val.convert_to< too_many_rl_sch_error_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__picc_enable = _val.convert_to< picc_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_int_pics_intreg_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__uncorrectable_ecc_interrupt = _val.convert_to< uncorrectable_ecc_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__correctable_ecc_interrupt = _val.convert_to< correctable_ecc_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__too_many_rl_sch_error_interrupt = _val.convert_to< too_many_rl_sch_error_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__picc_interrupt = _val.convert_to< picc_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_int_pics_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    intreg.all( _val);
    _val = _val >> intreg.get_width(); 
    int_test_set.all( _val);
    _val = _val >> int_test_set.get_width(); 
    int_enable_set.all( _val);
    _val = _val >> int_enable_set.get_width(); 
    int_enable_clear.all( _val);
    _val = _val >> int_enable_clear.get_width(); 
}

void cap_pics_csr_intreg_status_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__int_pics_interrupt = _val.convert_to< int_pics_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__int_badaddr_interrupt = _val.convert_to< int_badaddr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__int_bg_interrupt = _val.convert_to< int_bg_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_int_groups_int_enable_rw_reg_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__int_pics_enable = _val.convert_to< int_pics_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__int_badaddr_enable = _val.convert_to< int_badaddr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__int_bg_enable = _val.convert_to< int_bg_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_intgrp_status_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    intreg.all( _val);
    _val = _val >> intreg.get_width(); 
    int_enable_rw_reg.all( _val);
    _val = _val >> int_enable_rw_reg.get_width(); 
    int_rw_reg.all( _val);
    _val = _val >> int_rw_reg.get_width(); 
}

void cap_pics_csr_dhs_sram_update_data_entry_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__data = _val.convert_to< data_cpp_int_t >()  ;
    _val = _val >> 128;
    
    int_var__mask = _val.convert_to< mask_cpp_int_t >()  ;
    _val = _val >> 128;
    
}

void cap_pics_csr_dhs_sram_update_data_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    entry.all( _val);
    _val = _val >> entry.get_width(); 
}

void cap_pics_csr_dhs_sram_update_addr_entry_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__address = _val.convert_to< address_cpp_int_t >()  ;
    _val = _val >> 20;
    
}

void cap_pics_csr_dhs_sram_update_addr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    entry.all( _val);
    _val = _val >> entry.get_width(); 
}

void cap_pics_csr_dhs_bg_sm_entry_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__active = _val.convert_to< active_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__timer = _val.convert_to< timer_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__addr = _val.convert_to< addr_cpp_int_t >()  ;
    _val = _val >> 20;
    
}

void cap_pics_csr_dhs_bg_sm_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 0; ii < 16; ii++) {
        entry[ii].all(_val);
        _val = _val >> entry[ii].get_width();
    }
    #endif
    
}

void cap_pics_csr_dhs_sram_entry_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__data = _val.convert_to< data_cpp_int_t >()  ;
    _val = _val >> 128;
    
    int_var__ecc = _val.convert_to< ecc_cpp_int_t >()  ;
    _val = _val >> 9;
    
}

void cap_pics_csr_dhs_sram_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    #if 40960 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 0; ii < 40960; ii++) {
        entry[ii].all(_val);
        _val = _val >> entry[ii].get_width();
    }
    #endif
    
}

void cap_pics_csr_cnt_axi_bw_mon_wr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__outstanding = _val.convert_to< outstanding_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__dess_rdy = _val.convert_to< dess_rdy_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__maxv = _val.convert_to< maxv_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__avrg = _val.convert_to< avrg_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pics_csr_sta_axi_bw_mon_wr_latency_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__maxv = _val.convert_to< maxv_cpp_int_t >()  ;
    _val = _val >> 14;
    
    int_var__avrg = _val.convert_to< avrg_cpp_int_t >()  ;
    _val = _val >> 14;
    
}

void cap_pics_csr_cnt_axi_bw_mon_rd_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__outstanding = _val.convert_to< outstanding_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__dess_rdy = _val.convert_to< dess_rdy_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__maxv = _val.convert_to< maxv_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__avrg = _val.convert_to< avrg_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pics_csr_sta_axi_bw_mon_rd_latency_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__maxv = _val.convert_to< maxv_cpp_int_t >()  ;
    _val = _val >> 14;
    
    int_var__avrg = _val.convert_to< avrg_cpp_int_t >()  ;
    _val = _val >> 14;
    
}

void cap_pics_csr_cfg_axi_bw_mon_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__alpha = _val.convert_to< alpha_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__cycle = _val.convert_to< cycle_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__rcache = _val.convert_to< rcache_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__rcache_msk = _val.convert_to< rcache_msk_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__wcache = _val.convert_to< wcache_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__wcache_msk = _val.convert_to< wcache_msk_cpp_int_t >()  ;
    _val = _val >> 4;
    
}

void cap_pics_csr_sta_wrrsp_fifo_depth_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >()  ;
    _val = _val >> 4;
    
}

void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >()  ;
    _val = _val >> 2;
    
}

void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >()  ;
    _val = _val >> 2;
    
}

void cap_pics_csr_sta_rdrsp_fifo_depth_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >()  ;
    _val = _val >> 9;
    
}

void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pics_csr_sta_wrreq_bad_addr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__src = _val.convert_to< src_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__tbl_addr = _val.convert_to< tbl_addr_cpp_int_t >()  ;
    _val = _val >> 20;
    
}

void cap_pics_csr_sta_rdreq_bad_addr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__src = _val.convert_to< src_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__tbl_addr = _val.convert_to< tbl_addr_cpp_int_t >()  ;
    _val = _val >> 20;
    
}

void cap_pics_csr_sta_cpu_bad_addr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__value = _val.convert_to< value_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pics_csr_sta_bg_bad_addr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__id = _val.convert_to< id_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__start_addr = _val.convert_to< start_addr_cpp_int_t >()  ;
    _val = _val >> 20;
    
}

void cap_pics_csr_sta_ecc_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__addr = _val.convert_to< addr_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pics_csr_csr_intr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__dowstream = _val.convert_to< dowstream_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__dowstream_enable = _val.convert_to< dowstream_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_cfg_debug_port_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__enable = _val.convert_to< enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__select = _val.convert_to< select_cpp_int_t >()  ;
    _val = _val >> 4;
    
}

void cap_pics_csr_cnt_soc_rl_msg_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pics_csr_cnt_sram_write_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pics_csr_cnt_sram_read_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pics_csr_cnt_axi_por_wrrsp_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pics_csr_cnt_axi_por_wrreq_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pics_csr_cnt_axi_por_rdrsp_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pics_csr_cnt_axi_por_rmwreq_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pics_csr_cnt_axi_por_rdreq_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pics_csr_cfg_scheduler_rl_disable_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val = _val.convert_to< val_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_cfg_scheduler_rl_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__address_offset = _val.convert_to< address_offset_cpp_int_t >()  ;
    _val = _val >> 11;
    
}

void cap_pics_csr_sta_sram_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__bist_done_fail = _val.convert_to< bist_done_fail_cpp_int_t >()  ;
    _val = _val >> 10;
    
    int_var__bist_done_pass = _val.convert_to< bist_done_pass_cpp_int_t >()  ;
    _val = _val >> 10;
    
}

void cap_pics_csr_cfg_sram_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__ecc_bypass = _val.convert_to< ecc_bypass_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__ecc_disable_cor = _val.convert_to< ecc_disable_cor_cpp_int_t >()  ;
    _val = _val >> 10;
    
    int_var__ecc_disable_det = _val.convert_to< ecc_disable_det_cpp_int_t >()  ;
    _val = _val >> 10;
    
    int_var__bist_run = _val.convert_to< bist_run_cpp_int_t >()  ;
    _val = _val >> 10;
    
}

void cap_pics_csr_cfg_bg_update_profile_enable_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__vector = _val.convert_to< vector_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pics_csr_cfg_bg_update_profile_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__start_addr = _val.convert_to< start_addr_cpp_int_t >()  ;
    _val = _val >> 20;
    
    int_var__end_addr = _val.convert_to< end_addr_cpp_int_t >()  ;
    _val = _val >> 20;
    
    int_var__scale = _val.convert_to< scale_cpp_int_t >()  ;
    _val = _val >> 6;
    
    int_var__timer = _val.convert_to< timer_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__opcode = _val.convert_to< opcode_cpp_int_t >()  ;
    _val = _val >> 11;
    
    int_var__max_cycle = _val.convert_to< max_cycle_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__rlimit_en = _val.convert_to< rlimit_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__mode = _val.convert_to< mode_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_cfg_table_profile_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__start_addr = _val.convert_to< start_addr_cpp_int_t >()  ;
    _val = _val >> 20;
    
    int_var__end_addr = _val.convert_to< end_addr_cpp_int_t >()  ;
    _val = _val >> 20;
    
    int_var__width = _val.convert_to< width_cpp_int_t >()  ;
    _val = _val >> 6;
    
    int_var__hash = _val.convert_to< hash_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__opcode = _val.convert_to< opcode_cpp_int_t >()  ;
    _val = _val >> 11;
    
    int_var__log2bkts = _val.convert_to< log2bkts_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__axishift = _val.convert_to< axishift_cpp_int_t >()  ;
    _val = _val >> 5;
    
    int_var__rlimit_en = _val.convert_to< rlimit_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pics_csr_cfg_stage_id_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__val0 = _val.convert_to< val0_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__val1 = _val.convert_to< val1_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__val2 = _val.convert_to< val2_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__val3 = _val.convert_to< val3_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__val4 = _val.convert_to< val4_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__val5 = _val.convert_to< val5_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__val6 = _val.convert_to< val6_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__val7 = _val.convert_to< val7_cpp_int_t >()  ;
    _val = _val >> 3;
    
}

void cap_pics_csr_cfg_cpu_req_timeout_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__max_cycle = _val.convert_to< max_cycle_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pics_csr_base_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__scratch_reg = _val.convert_to< scratch_reg_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pics_csr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    base.all( _val);
    _val = _val >> base.get_width(); 
    cfg_cpu_req_timeout.all( _val);
    _val = _val >> cfg_cpu_req_timeout.get_width(); 
    cfg_stage_id.all( _val);
    _val = _val >> cfg_stage_id.get_width(); 
    #if 128 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cfg_table_profile
    for(int ii = 0; ii < 128; ii++) {
        cfg_table_profile[ii].all(_val);
        _val = _val >> cfg_table_profile[ii].get_width();
    }
    #endif
    
    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cfg_bg_update_profile
    for(int ii = 0; ii < 16; ii++) {
        cfg_bg_update_profile[ii].all(_val);
        _val = _val >> cfg_bg_update_profile[ii].get_width();
    }
    #endif
    
    cfg_bg_update_profile_enable.all( _val);
    _val = _val >> cfg_bg_update_profile_enable.get_width(); 
    cfg_sram.all( _val);
    _val = _val >> cfg_sram.get_width(); 
    sta_sram.all( _val);
    _val = _val >> sta_sram.get_width(); 
    #if 4 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cfg_scheduler_rl
    for(int ii = 0; ii < 4; ii++) {
        cfg_scheduler_rl[ii].all(_val);
        _val = _val >> cfg_scheduler_rl[ii].get_width();
    }
    #endif
    
    cfg_scheduler_rl_disable.all( _val);
    _val = _val >> cfg_scheduler_rl_disable.get_width(); 
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rdreq
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rdreq[ii].all(_val);
        _val = _val >> cnt_axi_por_rdreq[ii].get_width();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rmwreq
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rmwreq[ii].all(_val);
        _val = _val >> cnt_axi_por_rmwreq[ii].get_width();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rdrsp
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rdrsp[ii].all(_val);
        _val = _val >> cnt_axi_por_rdrsp[ii].get_width();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_wrreq
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_wrreq[ii].all(_val);
        _val = _val >> cnt_axi_por_wrreq[ii].get_width();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_wrrsp
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_wrrsp[ii].all(_val);
        _val = _val >> cnt_axi_por_wrrsp[ii].get_width();
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_sram_read
    for(int ii = 0; ii < 10; ii++) {
        cnt_sram_read[ii].all(_val);
        _val = _val >> cnt_sram_read[ii].get_width();
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_sram_write
    for(int ii = 0; ii < 10; ii++) {
        cnt_sram_write[ii].all(_val);
        _val = _val >> cnt_sram_write[ii].get_width();
    }
    #endif
    
    cnt_soc_rl_msg.all( _val);
    _val = _val >> cnt_soc_rl_msg.get_width(); 
    cfg_debug_port.all( _val);
    _val = _val >> cfg_debug_port.get_width(); 
    csr_intr.all( _val);
    _val = _val >> csr_intr.get_width(); 
    sta_ecc.all( _val);
    _val = _val >> sta_ecc.get_width(); 
    sta_bg_bad_addr.all( _val);
    _val = _val >> sta_bg_bad_addr.get_width(); 
    sta_cpu_bad_addr.all( _val);
    _val = _val >> sta_cpu_bad_addr.get_width(); 
    sta_rdreq_bad_addr.all( _val);
    _val = _val >> sta_rdreq_bad_addr.get_width(); 
    sta_wrreq_bad_addr.all( _val);
    _val = _val >> sta_wrreq_bad_addr.get_width(); 
    sta_rdreq_arb_fifo_depth.all( _val);
    _val = _val >> sta_rdreq_arb_fifo_depth.get_width(); 
    sta_rdrsp_fifo_depth.all( _val);
    _val = _val >> sta_rdrsp_fifo_depth.get_width(); 
    sta_wrreq_addr_arb_fifo_depth.all( _val);
    _val = _val >> sta_wrreq_addr_arb_fifo_depth.get_width(); 
    sta_wrreq_data_arb_fifo_depth.all( _val);
    _val = _val >> sta_wrreq_data_arb_fifo_depth.get_width(); 
    sta_wrrsp_fifo_depth.all( _val);
    _val = _val >> sta_wrrsp_fifo_depth.get_width(); 
    cfg_axi_bw_mon.all( _val);
    _val = _val >> cfg_axi_bw_mon.get_width(); 
    sta_axi_bw_mon_rd_latency.all( _val);
    _val = _val >> sta_axi_bw_mon_rd_latency.get_width(); 
    sta_axi_bw_mon_rd_bandwidth.all( _val);
    _val = _val >> sta_axi_bw_mon_rd_bandwidth.get_width(); 
    sta_axi_bw_mon_rd_transactions.all( _val);
    _val = _val >> sta_axi_bw_mon_rd_transactions.get_width(); 
    cnt_axi_bw_mon_rd.all( _val);
    _val = _val >> cnt_axi_bw_mon_rd.get_width(); 
    sta_axi_bw_mon_wr_latency.all( _val);
    _val = _val >> sta_axi_bw_mon_wr_latency.get_width(); 
    sta_axi_bw_mon_wr_bandwidth.all( _val);
    _val = _val >> sta_axi_bw_mon_wr_bandwidth.get_width(); 
    sta_axi_bw_mon_wr_transactions.all( _val);
    _val = _val >> sta_axi_bw_mon_wr_transactions.get_width(); 
    cnt_axi_bw_mon_wr.all( _val);
    _val = _val >> cnt_axi_bw_mon_wr.get_width(); 
    dhs_sram.all( _val);
    _val = _val >> dhs_sram.get_width(); 
    dhs_bg_sm.all( _val);
    _val = _val >> dhs_bg_sm.get_width(); 
    dhs_sram_update_addr.all( _val);
    _val = _val >> dhs_sram_update_addr.get_width(); 
    dhs_sram_update_data.all( _val);
    _val = _val >> dhs_sram_update_data.get_width(); 
    picc.all( _val);
    _val = _val >> picc.get_width(); 
    int_groups.all( _val);
    _val = _val >> int_groups.get_width(); 
    int_pics.all( _val);
    _val = _val >> int_pics.get_width(); 
    int_badaddr.all( _val);
    _val = _val >> int_badaddr.get_width(); 
    int_bg.all( _val);
    _val = _val >> int_bg.get_width(); 
}

cpp_int cap_pics_csr_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_bg.get_width(); ret_val = ret_val  | int_bg.all(); 
    ret_val = ret_val << int_badaddr.get_width(); ret_val = ret_val  | int_badaddr.all(); 
    ret_val = ret_val << int_pics.get_width(); ret_val = ret_val  | int_pics.all(); 
    ret_val = ret_val << int_groups.get_width(); ret_val = ret_val  | int_groups.all(); 
    ret_val = ret_val << picc.get_width(); ret_val = ret_val  | picc.all(); 
    ret_val = ret_val << dhs_sram_update_data.get_width(); ret_val = ret_val  | dhs_sram_update_data.all(); 
    ret_val = ret_val << dhs_sram_update_addr.get_width(); ret_val = ret_val  | dhs_sram_update_addr.all(); 
    ret_val = ret_val << dhs_bg_sm.get_width(); ret_val = ret_val  | dhs_bg_sm.all(); 
    ret_val = ret_val << dhs_sram.get_width(); ret_val = ret_val  | dhs_sram.all(); 
    ret_val = ret_val << cnt_axi_bw_mon_wr.get_width(); ret_val = ret_val  | cnt_axi_bw_mon_wr.all(); 
    ret_val = ret_val << sta_axi_bw_mon_wr_transactions.get_width(); ret_val = ret_val  | sta_axi_bw_mon_wr_transactions.all(); 
    ret_val = ret_val << sta_axi_bw_mon_wr_bandwidth.get_width(); ret_val = ret_val  | sta_axi_bw_mon_wr_bandwidth.all(); 
    ret_val = ret_val << sta_axi_bw_mon_wr_latency.get_width(); ret_val = ret_val  | sta_axi_bw_mon_wr_latency.all(); 
    ret_val = ret_val << cnt_axi_bw_mon_rd.get_width(); ret_val = ret_val  | cnt_axi_bw_mon_rd.all(); 
    ret_val = ret_val << sta_axi_bw_mon_rd_transactions.get_width(); ret_val = ret_val  | sta_axi_bw_mon_rd_transactions.all(); 
    ret_val = ret_val << sta_axi_bw_mon_rd_bandwidth.get_width(); ret_val = ret_val  | sta_axi_bw_mon_rd_bandwidth.all(); 
    ret_val = ret_val << sta_axi_bw_mon_rd_latency.get_width(); ret_val = ret_val  | sta_axi_bw_mon_rd_latency.all(); 
    ret_val = ret_val << cfg_axi_bw_mon.get_width(); ret_val = ret_val  | cfg_axi_bw_mon.all(); 
    ret_val = ret_val << sta_wrrsp_fifo_depth.get_width(); ret_val = ret_val  | sta_wrrsp_fifo_depth.all(); 
    ret_val = ret_val << sta_wrreq_data_arb_fifo_depth.get_width(); ret_val = ret_val  | sta_wrreq_data_arb_fifo_depth.all(); 
    ret_val = ret_val << sta_wrreq_addr_arb_fifo_depth.get_width(); ret_val = ret_val  | sta_wrreq_addr_arb_fifo_depth.all(); 
    ret_val = ret_val << sta_rdrsp_fifo_depth.get_width(); ret_val = ret_val  | sta_rdrsp_fifo_depth.all(); 
    ret_val = ret_val << sta_rdreq_arb_fifo_depth.get_width(); ret_val = ret_val  | sta_rdreq_arb_fifo_depth.all(); 
    ret_val = ret_val << sta_wrreq_bad_addr.get_width(); ret_val = ret_val  | sta_wrreq_bad_addr.all(); 
    ret_val = ret_val << sta_rdreq_bad_addr.get_width(); ret_val = ret_val  | sta_rdreq_bad_addr.all(); 
    ret_val = ret_val << sta_cpu_bad_addr.get_width(); ret_val = ret_val  | sta_cpu_bad_addr.all(); 
    ret_val = ret_val << sta_bg_bad_addr.get_width(); ret_val = ret_val  | sta_bg_bad_addr.all(); 
    ret_val = ret_val << sta_ecc.get_width(); ret_val = ret_val  | sta_ecc.all(); 
    ret_val = ret_val << csr_intr.get_width(); ret_val = ret_val  | csr_intr.all(); 
    ret_val = ret_val << cfg_debug_port.get_width(); ret_val = ret_val  | cfg_debug_port.all(); 
    ret_val = ret_val << cnt_soc_rl_msg.get_width(); ret_val = ret_val  | cnt_soc_rl_msg.all(); 
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_sram_write
    for(int ii = 10-1; ii >= 0; ii--) {
         ret_val = ret_val << cnt_sram_write[ii].get_width(); ret_val = ret_val  | cnt_sram_write[ii].all(); 
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_sram_read
    for(int ii = 10-1; ii >= 0; ii--) {
         ret_val = ret_val << cnt_sram_read[ii].get_width(); ret_val = ret_val  | cnt_sram_read[ii].all(); 
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_wrrsp
    for(int ii = 8-1; ii >= 0; ii--) {
         ret_val = ret_val << cnt_axi_por_wrrsp[ii].get_width(); ret_val = ret_val  | cnt_axi_por_wrrsp[ii].all(); 
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_wrreq
    for(int ii = 8-1; ii >= 0; ii--) {
         ret_val = ret_val << cnt_axi_por_wrreq[ii].get_width(); ret_val = ret_val  | cnt_axi_por_wrreq[ii].all(); 
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rdrsp
    for(int ii = 8-1; ii >= 0; ii--) {
         ret_val = ret_val << cnt_axi_por_rdrsp[ii].get_width(); ret_val = ret_val  | cnt_axi_por_rdrsp[ii].all(); 
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rmwreq
    for(int ii = 8-1; ii >= 0; ii--) {
         ret_val = ret_val << cnt_axi_por_rmwreq[ii].get_width(); ret_val = ret_val  | cnt_axi_por_rmwreq[ii].all(); 
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rdreq
    for(int ii = 8-1; ii >= 0; ii--) {
         ret_val = ret_val << cnt_axi_por_rdreq[ii].get_width(); ret_val = ret_val  | cnt_axi_por_rdreq[ii].all(); 
    }
    #endif
    
    ret_val = ret_val << cfg_scheduler_rl_disable.get_width(); ret_val = ret_val  | cfg_scheduler_rl_disable.all(); 
    #if 4 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cfg_scheduler_rl
    for(int ii = 4-1; ii >= 0; ii--) {
         ret_val = ret_val << cfg_scheduler_rl[ii].get_width(); ret_val = ret_val  | cfg_scheduler_rl[ii].all(); 
    }
    #endif
    
    ret_val = ret_val << sta_sram.get_width(); ret_val = ret_val  | sta_sram.all(); 
    ret_val = ret_val << cfg_sram.get_width(); ret_val = ret_val  | cfg_sram.all(); 
    ret_val = ret_val << cfg_bg_update_profile_enable.get_width(); ret_val = ret_val  | cfg_bg_update_profile_enable.all(); 
    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cfg_bg_update_profile
    for(int ii = 16-1; ii >= 0; ii--) {
         ret_val = ret_val << cfg_bg_update_profile[ii].get_width(); ret_val = ret_val  | cfg_bg_update_profile[ii].all(); 
    }
    #endif
    
    #if 128 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // cfg_table_profile
    for(int ii = 128-1; ii >= 0; ii--) {
         ret_val = ret_val << cfg_table_profile[ii].get_width(); ret_val = ret_val  | cfg_table_profile[ii].all(); 
    }
    #endif
    
    ret_val = ret_val << cfg_stage_id.get_width(); ret_val = ret_val  | cfg_stage_id.all(); 
    ret_val = ret_val << cfg_cpu_req_timeout.get_width(); ret_val = ret_val  | cfg_cpu_req_timeout.all(); 
    ret_val = ret_val << base.get_width(); ret_val = ret_val  | base.all(); 
    return ret_val;
}

cpp_int cap_pics_csr_base_t::all() const {
    cpp_int ret_val;

    // scratch_reg
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__scratch_reg; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_cpu_req_timeout_t::all() const {
    cpp_int ret_val;

    // max_cycle
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__max_cycle; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_stage_id_t::all() const {
    cpp_int ret_val;

    // val7
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__val7; 
    
    // val6
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__val6; 
    
    // val5
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__val5; 
    
    // val4
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__val4; 
    
    // val3
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__val3; 
    
    // val2
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__val2; 
    
    // val1
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__val1; 
    
    // val0
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__val0; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_table_profile_t::all() const {
    cpp_int ret_val;

    // rlimit_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rlimit_en; 
    
    // axishift
    ret_val = ret_val << 5; ret_val = ret_val  | int_var__axishift; 
    
    // log2bkts
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__log2bkts; 
    
    // opcode
    ret_val = ret_val << 11; ret_val = ret_val  | int_var__opcode; 
    
    // hash
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__hash; 
    
    // width
    ret_val = ret_val << 6; ret_val = ret_val  | int_var__width; 
    
    // end_addr
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__end_addr; 
    
    // start_addr
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__start_addr; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::all() const {
    cpp_int ret_val;

    // mode
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__mode; 
    
    // rlimit_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rlimit_en; 
    
    // max_cycle
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__max_cycle; 
    
    // opcode
    ret_val = ret_val << 11; ret_val = ret_val  | int_var__opcode; 
    
    // timer
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__timer; 
    
    // scale
    ret_val = ret_val << 6; ret_val = ret_val  | int_var__scale; 
    
    // end_addr
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__end_addr; 
    
    // start_addr
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__start_addr; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_bg_update_profile_enable_t::all() const {
    cpp_int ret_val;

    // vector
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__vector; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_sram_t::all() const {
    cpp_int ret_val;

    // bist_run
    ret_val = ret_val << 10; ret_val = ret_val  | int_var__bist_run; 
    
    // ecc_disable_det
    ret_val = ret_val << 10; ret_val = ret_val  | int_var__ecc_disable_det; 
    
    // ecc_disable_cor
    ret_val = ret_val << 10; ret_val = ret_val  | int_var__ecc_disable_cor; 
    
    // ecc_bypass
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__ecc_bypass; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_sram_t::all() const {
    cpp_int ret_val;

    // bist_done_pass
    ret_val = ret_val << 10; ret_val = ret_val  | int_var__bist_done_pass; 
    
    // bist_done_fail
    ret_val = ret_val << 10; ret_val = ret_val  | int_var__bist_done_fail; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_scheduler_rl_t::all() const {
    cpp_int ret_val;

    // address_offset
    ret_val = ret_val << 11; ret_val = ret_val  | int_var__address_offset; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_scheduler_rl_disable_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_axi_por_rdreq_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_axi_por_rmwreq_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_axi_por_rdrsp_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_axi_por_wrreq_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_axi_por_wrrsp_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_sram_read_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_sram_write_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_soc_rl_msg_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_debug_port_t::all() const {
    cpp_int ret_val;

    // select
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__select; 
    
    // enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__enable; 
    
    return ret_val;
}

cpp_int cap_pics_csr_csr_intr_t::all() const {
    cpp_int ret_val;

    // dowstream_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__dowstream_enable; 
    
    // dowstream
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__dowstream; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_ecc_t::all() const {
    cpp_int ret_val;

    // addr
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__addr; 
    
    // syndrome
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__syndrome; 
    
    // correctable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__correctable; 
    
    // uncorrectable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__uncorrectable; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_bg_bad_addr_t::all() const {
    cpp_int ret_val;

    // start_addr
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__start_addr; 
    
    // id
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__id; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_cpu_bad_addr_t::all() const {
    cpp_int ret_val;

    // value
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__value; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_rdreq_bad_addr_t::all() const {
    cpp_int ret_val;

    // tbl_addr
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__tbl_addr; 
    
    // src
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__src; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_wrreq_bad_addr_t::all() const {
    cpp_int ret_val;

    // tbl_addr
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__tbl_addr; 
    
    // src
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__src; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::all() const {
    cpp_int ret_val;

    // fifo7
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__fifo7; 
    
    // fifo6
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__fifo6; 
    
    // fifo5
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__fifo5; 
    
    // fifo4
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__fifo4; 
    
    // fifo3
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__fifo3; 
    
    // fifo2
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__fifo2; 
    
    // fifo1
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__fifo1; 
    
    // fifo0
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__fifo0; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::all() const {
    cpp_int ret_val;

    // fifo7
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__fifo7; 
    
    // fifo6
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__fifo6; 
    
    // fifo5
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__fifo5; 
    
    // fifo4
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__fifo4; 
    
    // fifo3
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__fifo3; 
    
    // fifo2
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__fifo2; 
    
    // fifo1
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__fifo1; 
    
    // fifo0
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__fifo0; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::all() const {
    cpp_int ret_val;

    // fifo7
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo7; 
    
    // fifo6
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo6; 
    
    // fifo5
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo5; 
    
    // fifo4
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo4; 
    
    // fifo3
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo3; 
    
    // fifo2
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo2; 
    
    // fifo1
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo1; 
    
    // fifo0
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo0; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::all() const {
    cpp_int ret_val;

    // fifo7
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo7; 
    
    // fifo6
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo6; 
    
    // fifo5
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo5; 
    
    // fifo4
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo4; 
    
    // fifo3
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo3; 
    
    // fifo2
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo2; 
    
    // fifo1
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo1; 
    
    // fifo0
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__fifo0; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::all() const {
    cpp_int ret_val;

    // fifo7
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__fifo7; 
    
    // fifo6
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__fifo6; 
    
    // fifo5
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__fifo5; 
    
    // fifo4
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__fifo4; 
    
    // fifo3
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__fifo3; 
    
    // fifo2
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__fifo2; 
    
    // fifo1
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__fifo1; 
    
    // fifo0
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__fifo0; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cfg_axi_bw_mon_t::all() const {
    cpp_int ret_val;

    // wcache_msk
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__wcache_msk; 
    
    // wcache
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__wcache; 
    
    // rcache_msk
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__rcache_msk; 
    
    // rcache
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__rcache; 
    
    // cycle
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__cycle; 
    
    // alpha
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__alpha; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_latency_t::all() const {
    cpp_int ret_val;

    // avrg
    ret_val = ret_val << 14; ret_val = ret_val  | int_var__avrg; 
    
    // maxv
    ret_val = ret_val << 14; ret_val = ret_val  | int_var__maxv; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::all() const {
    cpp_int ret_val;

    // avrg
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__avrg; 
    
    // maxv
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__maxv; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::all() const {
    cpp_int ret_val;

    // dess_rdy
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__dess_rdy; 
    
    // outstanding
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__outstanding; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_axi_bw_mon_rd_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_latency_t::all() const {
    cpp_int ret_val;

    // avrg
    ret_val = ret_val << 14; ret_val = ret_val  | int_var__avrg; 
    
    // maxv
    ret_val = ret_val << 14; ret_val = ret_val  | int_var__maxv; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::all() const {
    cpp_int ret_val;

    // avrg
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__avrg; 
    
    // maxv
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__maxv; 
    
    return ret_val;
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::all() const {
    cpp_int ret_val;

    // dess_rdy
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__dess_rdy; 
    
    // outstanding
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__outstanding; 
    
    return ret_val;
}

cpp_int cap_pics_csr_cnt_axi_bw_mon_wr_t::all() const {
    cpp_int ret_val;

    // val
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__val; 
    
    return ret_val;
}

cpp_int cap_pics_csr_dhs_sram_t::all() const {
    cpp_int ret_val;

    #if 40960 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 40960-1; ii >= 0; ii--) {
         ret_val = ret_val << entry[ii].get_width(); ret_val = ret_val  | entry[ii].all(); 
    }
    #endif
    
    return ret_val;
}

cpp_int cap_pics_csr_dhs_sram_entry_t::all() const {
    cpp_int ret_val;

    // ecc
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__ecc; 
    
    // data
    ret_val = ret_val << 128; ret_val = ret_val  | int_var__data; 
    
    return ret_val;
}

cpp_int cap_pics_csr_dhs_bg_sm_t::all() const {
    cpp_int ret_val;

    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 16-1; ii >= 0; ii--) {
         ret_val = ret_val << entry[ii].get_width(); ret_val = ret_val  | entry[ii].all(); 
    }
    #endif
    
    return ret_val;
}

cpp_int cap_pics_csr_dhs_bg_sm_entry_t::all() const {
    cpp_int ret_val;

    // addr
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__addr; 
    
    // timer
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__timer; 
    
    // active
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__active; 
    
    return ret_val;
}

cpp_int cap_pics_csr_dhs_sram_update_addr_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << entry.get_width(); ret_val = ret_val  | entry.all(); 
    return ret_val;
}

cpp_int cap_pics_csr_dhs_sram_update_addr_entry_t::all() const {
    cpp_int ret_val;

    // address
    ret_val = ret_val << 20; ret_val = ret_val  | int_var__address; 
    
    return ret_val;
}

cpp_int cap_pics_csr_dhs_sram_update_data_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << entry.get_width(); ret_val = ret_val  | entry.all(); 
    return ret_val;
}

cpp_int cap_pics_csr_dhs_sram_update_data_entry_t::all() const {
    cpp_int ret_val;

    // mask
    ret_val = ret_val << 128; ret_val = ret_val  | int_var__mask; 
    
    // data
    ret_val = ret_val << 128; ret_val = ret_val  | int_var__data; 
    
    return ret_val;
}

cpp_int cap_pics_csr_intgrp_status_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_rw_reg.get_width(); ret_val = ret_val  | int_rw_reg.all(); 
    ret_val = ret_val << int_enable_rw_reg.get_width(); ret_val = ret_val  | int_enable_rw_reg.all(); 
    ret_val = ret_val << intreg.get_width(); ret_val = ret_val  | intreg.all(); 
    return ret_val;
}

cpp_int cap_pics_csr_intreg_status_t::all() const {
    cpp_int ret_val;

    // int_bg_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_bg_interrupt; 
    
    // int_badaddr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_badaddr_interrupt; 
    
    // int_pics_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_pics_interrupt; 
    
    return ret_val;
}

cpp_int cap_pics_csr_int_groups_int_enable_rw_reg_t::all() const {
    cpp_int ret_val;

    // int_bg_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_bg_enable; 
    
    // int_badaddr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_badaddr_enable; 
    
    // int_pics_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_pics_enable; 
    
    return ret_val;
}

cpp_int cap_pics_csr_int_pics_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_enable_clear.get_width(); ret_val = ret_val  | int_enable_clear.all(); 
    ret_val = ret_val << int_enable_set.get_width(); ret_val = ret_val  | int_enable_set.all(); 
    ret_val = ret_val << int_test_set.get_width(); ret_val = ret_val  | int_test_set.all(); 
    ret_val = ret_val << intreg.get_width(); ret_val = ret_val  | intreg.all(); 
    return ret_val;
}

cpp_int cap_pics_csr_int_pics_intreg_t::all() const {
    cpp_int ret_val;

    // picc_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__picc_interrupt; 
    
    // too_many_rl_sch_error_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__too_many_rl_sch_error_interrupt; 
    
    // correctable_ecc_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__correctable_ecc_interrupt; 
    
    // uncorrectable_ecc_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__uncorrectable_ecc_interrupt; 
    
    return ret_val;
}

cpp_int cap_pics_csr_int_pics_int_enable_clear_t::all() const {
    cpp_int ret_val;

    // picc_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__picc_enable; 
    
    // too_many_rl_sch_error_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__too_many_rl_sch_error_enable; 
    
    // correctable_ecc_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__correctable_ecc_enable; 
    
    // uncorrectable_ecc_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__uncorrectable_ecc_enable; 
    
    return ret_val;
}

cpp_int cap_pics_csr_int_badaddr_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_enable_clear.get_width(); ret_val = ret_val  | int_enable_clear.all(); 
    ret_val = ret_val << int_enable_set.get_width(); ret_val = ret_val  | int_enable_set.all(); 
    ret_val = ret_val << int_test_set.get_width(); ret_val = ret_val  | int_test_set.all(); 
    ret_val = ret_val << intreg.get_width(); ret_val = ret_val  | intreg.all(); 
    return ret_val;
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::all() const {
    cpp_int ret_val;

    // bg_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__bg_bad_addr_interrupt; 
    
    // cpu_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cpu_bad_addr_interrupt; 
    
    // wrreq7_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq7_bad_addr_interrupt; 
    
    // rdreq7_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq7_bad_addr_interrupt; 
    
    // wrreq6_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq6_bad_addr_interrupt; 
    
    // rdreq6_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq6_bad_addr_interrupt; 
    
    // wrreq5_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq5_bad_addr_interrupt; 
    
    // rdreq5_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq5_bad_addr_interrupt; 
    
    // wrreq4_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq4_bad_addr_interrupt; 
    
    // rdreq4_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq4_bad_addr_interrupt; 
    
    // wrreq3_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq3_bad_addr_interrupt; 
    
    // rdreq3_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq3_bad_addr_interrupt; 
    
    // wrreq2_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq2_bad_addr_interrupt; 
    
    // rdreq2_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq2_bad_addr_interrupt; 
    
    // wrreq1_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq1_bad_addr_interrupt; 
    
    // rdreq1_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq1_bad_addr_interrupt; 
    
    // wrreq0_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq0_bad_addr_interrupt; 
    
    // rdreq0_bad_addr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq0_bad_addr_interrupt; 
    
    return ret_val;
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::all() const {
    cpp_int ret_val;

    // bg_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__bg_bad_addr_enable; 
    
    // cpu_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cpu_bad_addr_enable; 
    
    // wrreq7_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq7_bad_addr_enable; 
    
    // rdreq7_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq7_bad_addr_enable; 
    
    // wrreq6_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq6_bad_addr_enable; 
    
    // rdreq6_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq6_bad_addr_enable; 
    
    // wrreq5_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq5_bad_addr_enable; 
    
    // rdreq5_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq5_bad_addr_enable; 
    
    // wrreq4_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq4_bad_addr_enable; 
    
    // rdreq4_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq4_bad_addr_enable; 
    
    // wrreq3_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq3_bad_addr_enable; 
    
    // rdreq3_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq3_bad_addr_enable; 
    
    // wrreq2_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq2_bad_addr_enable; 
    
    // rdreq2_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq2_bad_addr_enable; 
    
    // wrreq1_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq1_bad_addr_enable; 
    
    // rdreq1_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq1_bad_addr_enable; 
    
    // wrreq0_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__wrreq0_bad_addr_enable; 
    
    // rdreq0_bad_addr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rdreq0_bad_addr_enable; 
    
    return ret_val;
}

cpp_int cap_pics_csr_int_bg_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_enable_clear.get_width(); ret_val = ret_val  | int_enable_clear.all(); 
    ret_val = ret_val << int_enable_set.get_width(); ret_val = ret_val  | int_enable_set.all(); 
    ret_val = ret_val << int_test_set.get_width(); ret_val = ret_val  | int_test_set.all(); 
    ret_val = ret_val << intreg.get_width(); ret_val = ret_val  | intreg.all(); 
    return ret_val;
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::all() const {
    cpp_int ret_val;

    // unfinished_bg15_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg15_interrupt; 
    
    // unfinished_bg14_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg14_interrupt; 
    
    // unfinished_bg13_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg13_interrupt; 
    
    // unfinished_bg12_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg12_interrupt; 
    
    // unfinished_bg11_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg11_interrupt; 
    
    // unfinished_bg10_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg10_interrupt; 
    
    // unfinished_bg9_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg9_interrupt; 
    
    // unfinished_bg8_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg8_interrupt; 
    
    // unfinished_bg7_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg7_interrupt; 
    
    // unfinished_bg6_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg6_interrupt; 
    
    // unfinished_bg5_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg5_interrupt; 
    
    // unfinished_bg4_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg4_interrupt; 
    
    // unfinished_bg3_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg3_interrupt; 
    
    // unfinished_bg2_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg2_interrupt; 
    
    // unfinished_bg1_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg1_interrupt; 
    
    // unfinished_bg0_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg0_interrupt; 
    
    return ret_val;
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::all() const {
    cpp_int ret_val;

    // unfinished_bg15_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg15_enable; 
    
    // unfinished_bg14_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg14_enable; 
    
    // unfinished_bg13_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg13_enable; 
    
    // unfinished_bg12_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg12_enable; 
    
    // unfinished_bg11_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg11_enable; 
    
    // unfinished_bg10_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg10_enable; 
    
    // unfinished_bg9_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg9_enable; 
    
    // unfinished_bg8_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg8_enable; 
    
    // unfinished_bg7_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg7_enable; 
    
    // unfinished_bg6_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg6_enable; 
    
    // unfinished_bg5_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg5_enable; 
    
    // unfinished_bg4_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg4_enable; 
    
    // unfinished_bg3_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg3_enable; 
    
    // unfinished_bg2_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg2_enable; 
    
    // unfinished_bg1_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg1_enable; 
    
    // unfinished_bg0_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unfinished_bg0_enable; 
    
    return ret_val;
}

void cap_pics_csr_int_bg_int_enable_clear_t::clear() {

    int_var__unfinished_bg0_enable = 0; 
    
    int_var__unfinished_bg1_enable = 0; 
    
    int_var__unfinished_bg2_enable = 0; 
    
    int_var__unfinished_bg3_enable = 0; 
    
    int_var__unfinished_bg4_enable = 0; 
    
    int_var__unfinished_bg5_enable = 0; 
    
    int_var__unfinished_bg6_enable = 0; 
    
    int_var__unfinished_bg7_enable = 0; 
    
    int_var__unfinished_bg8_enable = 0; 
    
    int_var__unfinished_bg9_enable = 0; 
    
    int_var__unfinished_bg10_enable = 0; 
    
    int_var__unfinished_bg11_enable = 0; 
    
    int_var__unfinished_bg12_enable = 0; 
    
    int_var__unfinished_bg13_enable = 0; 
    
    int_var__unfinished_bg14_enable = 0; 
    
    int_var__unfinished_bg15_enable = 0; 
    
}

void cap_pics_csr_int_bg_int_test_set_t::clear() {

    int_var__unfinished_bg0_interrupt = 0; 
    
    int_var__unfinished_bg1_interrupt = 0; 
    
    int_var__unfinished_bg2_interrupt = 0; 
    
    int_var__unfinished_bg3_interrupt = 0; 
    
    int_var__unfinished_bg4_interrupt = 0; 
    
    int_var__unfinished_bg5_interrupt = 0; 
    
    int_var__unfinished_bg6_interrupt = 0; 
    
    int_var__unfinished_bg7_interrupt = 0; 
    
    int_var__unfinished_bg8_interrupt = 0; 
    
    int_var__unfinished_bg9_interrupt = 0; 
    
    int_var__unfinished_bg10_interrupt = 0; 
    
    int_var__unfinished_bg11_interrupt = 0; 
    
    int_var__unfinished_bg12_interrupt = 0; 
    
    int_var__unfinished_bg13_interrupt = 0; 
    
    int_var__unfinished_bg14_interrupt = 0; 
    
    int_var__unfinished_bg15_interrupt = 0; 
    
}

void cap_pics_csr_int_bg_t::clear() {

    intreg.clear();
    int_test_set.clear();
    int_enable_set.clear();
    int_enable_clear.clear();
}

void cap_pics_csr_int_badaddr_int_enable_clear_t::clear() {

    int_var__rdreq0_bad_addr_enable = 0; 
    
    int_var__wrreq0_bad_addr_enable = 0; 
    
    int_var__rdreq1_bad_addr_enable = 0; 
    
    int_var__wrreq1_bad_addr_enable = 0; 
    
    int_var__rdreq2_bad_addr_enable = 0; 
    
    int_var__wrreq2_bad_addr_enable = 0; 
    
    int_var__rdreq3_bad_addr_enable = 0; 
    
    int_var__wrreq3_bad_addr_enable = 0; 
    
    int_var__rdreq4_bad_addr_enable = 0; 
    
    int_var__wrreq4_bad_addr_enable = 0; 
    
    int_var__rdreq5_bad_addr_enable = 0; 
    
    int_var__wrreq5_bad_addr_enable = 0; 
    
    int_var__rdreq6_bad_addr_enable = 0; 
    
    int_var__wrreq6_bad_addr_enable = 0; 
    
    int_var__rdreq7_bad_addr_enable = 0; 
    
    int_var__wrreq7_bad_addr_enable = 0; 
    
    int_var__cpu_bad_addr_enable = 0; 
    
    int_var__bg_bad_addr_enable = 0; 
    
}

void cap_pics_csr_int_badaddr_int_test_set_t::clear() {

    int_var__rdreq0_bad_addr_interrupt = 0; 
    
    int_var__wrreq0_bad_addr_interrupt = 0; 
    
    int_var__rdreq1_bad_addr_interrupt = 0; 
    
    int_var__wrreq1_bad_addr_interrupt = 0; 
    
    int_var__rdreq2_bad_addr_interrupt = 0; 
    
    int_var__wrreq2_bad_addr_interrupt = 0; 
    
    int_var__rdreq3_bad_addr_interrupt = 0; 
    
    int_var__wrreq3_bad_addr_interrupt = 0; 
    
    int_var__rdreq4_bad_addr_interrupt = 0; 
    
    int_var__wrreq4_bad_addr_interrupt = 0; 
    
    int_var__rdreq5_bad_addr_interrupt = 0; 
    
    int_var__wrreq5_bad_addr_interrupt = 0; 
    
    int_var__rdreq6_bad_addr_interrupt = 0; 
    
    int_var__wrreq6_bad_addr_interrupt = 0; 
    
    int_var__rdreq7_bad_addr_interrupt = 0; 
    
    int_var__wrreq7_bad_addr_interrupt = 0; 
    
    int_var__cpu_bad_addr_interrupt = 0; 
    
    int_var__bg_bad_addr_interrupt = 0; 
    
}

void cap_pics_csr_int_badaddr_t::clear() {

    intreg.clear();
    int_test_set.clear();
    int_enable_set.clear();
    int_enable_clear.clear();
}

void cap_pics_csr_int_pics_int_enable_clear_t::clear() {

    int_var__uncorrectable_ecc_enable = 0; 
    
    int_var__correctable_ecc_enable = 0; 
    
    int_var__too_many_rl_sch_error_enable = 0; 
    
    int_var__picc_enable = 0; 
    
}

void cap_pics_csr_int_pics_intreg_t::clear() {

    int_var__uncorrectable_ecc_interrupt = 0; 
    
    int_var__correctable_ecc_interrupt = 0; 
    
    int_var__too_many_rl_sch_error_interrupt = 0; 
    
    int_var__picc_interrupt = 0; 
    
}

void cap_pics_csr_int_pics_t::clear() {

    intreg.clear();
    int_test_set.clear();
    int_enable_set.clear();
    int_enable_clear.clear();
}

void cap_pics_csr_intreg_status_t::clear() {

    int_var__int_pics_interrupt = 0; 
    
    int_var__int_badaddr_interrupt = 0; 
    
    int_var__int_bg_interrupt = 0; 
    
}

void cap_pics_csr_int_groups_int_enable_rw_reg_t::clear() {

    int_var__int_pics_enable = 0; 
    
    int_var__int_badaddr_enable = 0; 
    
    int_var__int_bg_enable = 0; 
    
}

void cap_pics_csr_intgrp_status_t::clear() {

    intreg.clear();
    int_enable_rw_reg.clear();
    int_rw_reg.clear();
}

void cap_pics_csr_dhs_sram_update_data_entry_t::clear() {

    int_var__data = 0; 
    
    int_var__mask = 0; 
    
}

void cap_pics_csr_dhs_sram_update_data_t::clear() {

    entry.clear();
}

void cap_pics_csr_dhs_sram_update_addr_entry_t::clear() {

    int_var__address = 0; 
    
}

void cap_pics_csr_dhs_sram_update_addr_t::clear() {

    entry.clear();
}

void cap_pics_csr_dhs_bg_sm_entry_t::clear() {

    int_var__active = 0; 
    
    int_var__timer = 0; 
    
    int_var__addr = 0; 
    
}

void cap_pics_csr_dhs_bg_sm_t::clear() {

    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 0; ii < 16; ii++) {
        entry[ii].clear();
    }
    #endif
    
}

void cap_pics_csr_dhs_sram_entry_t::clear() {

    int_var__data = 0; 
    
    int_var__ecc = 0; 
    
}

void cap_pics_csr_dhs_sram_t::clear() {

    #if 40960 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 0; ii < 40960; ii++) {
        entry[ii].clear();
    }
    #endif
    
}

void cap_pics_csr_cnt_axi_bw_mon_wr_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::clear() {

    int_var__outstanding = 0; 
    
    int_var__dess_rdy = 0; 
    
}

void cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::clear() {

    int_var__maxv = 0; 
    
    int_var__avrg = 0; 
    
}

void cap_pics_csr_sta_axi_bw_mon_wr_latency_t::clear() {

    int_var__maxv = 0; 
    
    int_var__avrg = 0; 
    
}

void cap_pics_csr_cnt_axi_bw_mon_rd_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::clear() {

    int_var__outstanding = 0; 
    
    int_var__dess_rdy = 0; 
    
}

void cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::clear() {

    int_var__maxv = 0; 
    
    int_var__avrg = 0; 
    
}

void cap_pics_csr_sta_axi_bw_mon_rd_latency_t::clear() {

    int_var__maxv = 0; 
    
    int_var__avrg = 0; 
    
}

void cap_pics_csr_cfg_axi_bw_mon_t::clear() {

    int_var__alpha = 0; 
    
    int_var__cycle = 0; 
    
    int_var__rcache = 0; 
    
    int_var__rcache_msk = 0; 
    
    int_var__wcache = 0; 
    
    int_var__wcache_msk = 0; 
    
}

void cap_pics_csr_sta_wrrsp_fifo_depth_t::clear() {

    int_var__fifo0 = 0; 
    
    int_var__fifo1 = 0; 
    
    int_var__fifo2 = 0; 
    
    int_var__fifo3 = 0; 
    
    int_var__fifo4 = 0; 
    
    int_var__fifo5 = 0; 
    
    int_var__fifo6 = 0; 
    
    int_var__fifo7 = 0; 
    
}

void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::clear() {

    int_var__fifo0 = 0; 
    
    int_var__fifo1 = 0; 
    
    int_var__fifo2 = 0; 
    
    int_var__fifo3 = 0; 
    
    int_var__fifo4 = 0; 
    
    int_var__fifo5 = 0; 
    
    int_var__fifo6 = 0; 
    
    int_var__fifo7 = 0; 
    
}

void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::clear() {

    int_var__fifo0 = 0; 
    
    int_var__fifo1 = 0; 
    
    int_var__fifo2 = 0; 
    
    int_var__fifo3 = 0; 
    
    int_var__fifo4 = 0; 
    
    int_var__fifo5 = 0; 
    
    int_var__fifo6 = 0; 
    
    int_var__fifo7 = 0; 
    
}

void cap_pics_csr_sta_rdrsp_fifo_depth_t::clear() {

    int_var__fifo0 = 0; 
    
    int_var__fifo1 = 0; 
    
    int_var__fifo2 = 0; 
    
    int_var__fifo3 = 0; 
    
    int_var__fifo4 = 0; 
    
    int_var__fifo5 = 0; 
    
    int_var__fifo6 = 0; 
    
    int_var__fifo7 = 0; 
    
}

void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::clear() {

    int_var__fifo0 = 0; 
    
    int_var__fifo1 = 0; 
    
    int_var__fifo2 = 0; 
    
    int_var__fifo3 = 0; 
    
    int_var__fifo4 = 0; 
    
    int_var__fifo5 = 0; 
    
    int_var__fifo6 = 0; 
    
    int_var__fifo7 = 0; 
    
}

void cap_pics_csr_sta_wrreq_bad_addr_t::clear() {

    int_var__src = 0; 
    
    int_var__tbl_addr = 0; 
    
}

void cap_pics_csr_sta_rdreq_bad_addr_t::clear() {

    int_var__src = 0; 
    
    int_var__tbl_addr = 0; 
    
}

void cap_pics_csr_sta_cpu_bad_addr_t::clear() {

    int_var__value = 0; 
    
}

void cap_pics_csr_sta_bg_bad_addr_t::clear() {

    int_var__id = 0; 
    
    int_var__start_addr = 0; 
    
}

void cap_pics_csr_sta_ecc_t::clear() {

    int_var__uncorrectable = 0; 
    
    int_var__correctable = 0; 
    
    int_var__syndrome = 0; 
    
    int_var__addr = 0; 
    
}

void cap_pics_csr_csr_intr_t::clear() {

    int_var__dowstream = 0; 
    
    int_var__dowstream_enable = 0; 
    
}

void cap_pics_csr_cfg_debug_port_t::clear() {

    int_var__enable = 0; 
    
    int_var__select = 0; 
    
}

void cap_pics_csr_cnt_soc_rl_msg_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cnt_sram_write_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cnt_sram_read_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cnt_axi_por_wrrsp_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cnt_axi_por_wrreq_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cnt_axi_por_rdrsp_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cnt_axi_por_rmwreq_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cnt_axi_por_rdreq_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cfg_scheduler_rl_disable_t::clear() {

    int_var__val = 0; 
    
}

void cap_pics_csr_cfg_scheduler_rl_t::clear() {

    int_var__address_offset = 0; 
    
}

void cap_pics_csr_sta_sram_t::clear() {

    int_var__bist_done_fail = 0; 
    
    int_var__bist_done_pass = 0; 
    
}

void cap_pics_csr_cfg_sram_t::clear() {

    int_var__ecc_bypass = 0; 
    
    int_var__ecc_disable_cor = 0; 
    
    int_var__ecc_disable_det = 0; 
    
    int_var__bist_run = 0; 
    
}

void cap_pics_csr_cfg_bg_update_profile_enable_t::clear() {

    int_var__vector = 0; 
    
}

void cap_pics_csr_cfg_bg_update_profile_t::clear() {

    int_var__start_addr = 0; 
    
    int_var__end_addr = 0; 
    
    int_var__scale = 0; 
    
    int_var__timer = 0; 
    
    int_var__opcode = 0; 
    
    int_var__max_cycle = 0; 
    
    int_var__rlimit_en = 0; 
    
    int_var__mode = 0; 
    
}

void cap_pics_csr_cfg_table_profile_t::clear() {

    int_var__start_addr = 0; 
    
    int_var__end_addr = 0; 
    
    int_var__width = 0; 
    
    int_var__hash = 0; 
    
    int_var__opcode = 0; 
    
    int_var__log2bkts = 0; 
    
    int_var__axishift = 0; 
    
    int_var__rlimit_en = 0; 
    
}

void cap_pics_csr_cfg_stage_id_t::clear() {

    int_var__val0 = 0; 
    
    int_var__val1 = 0; 
    
    int_var__val2 = 0; 
    
    int_var__val3 = 0; 
    
    int_var__val4 = 0; 
    
    int_var__val5 = 0; 
    
    int_var__val6 = 0; 
    
    int_var__val7 = 0; 
    
}

void cap_pics_csr_cfg_cpu_req_timeout_t::clear() {

    int_var__max_cycle = 0; 
    
}

void cap_pics_csr_base_t::clear() {

    int_var__scratch_reg = 0; 
    
}

void cap_pics_csr_t::clear() {

    base.clear();
    cfg_cpu_req_timeout.clear();
    cfg_stage_id.clear();
    #if 128 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cfg_table_profile
    for(int ii = 0; ii < 128; ii++) {
        cfg_table_profile[ii].clear();
    }
    #endif
    
    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cfg_bg_update_profile
    for(int ii = 0; ii < 16; ii++) {
        cfg_bg_update_profile[ii].clear();
    }
    #endif
    
    cfg_bg_update_profile_enable.clear();
    cfg_sram.clear();
    sta_sram.clear();
    #if 4 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cfg_scheduler_rl
    for(int ii = 0; ii < 4; ii++) {
        cfg_scheduler_rl[ii].clear();
    }
    #endif
    
    cfg_scheduler_rl_disable.clear();
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rdreq
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rdreq[ii].clear();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rmwreq
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rmwreq[ii].clear();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_rdrsp
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_rdrsp[ii].clear();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_wrreq
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_wrreq[ii].clear();
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cnt_axi_por_wrrsp
    for(int ii = 0; ii < 8; ii++) {
        cnt_axi_por_wrrsp[ii].clear();
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cnt_sram_read
    for(int ii = 0; ii < 10; ii++) {
        cnt_sram_read[ii].clear();
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // cnt_sram_write
    for(int ii = 0; ii < 10; ii++) {
        cnt_sram_write[ii].clear();
    }
    #endif
    
    cnt_soc_rl_msg.clear();
    cfg_debug_port.clear();
    csr_intr.clear();
    sta_ecc.clear();
    sta_bg_bad_addr.clear();
    sta_cpu_bad_addr.clear();
    sta_rdreq_bad_addr.clear();
    sta_wrreq_bad_addr.clear();
    sta_rdreq_arb_fifo_depth.clear();
    sta_rdrsp_fifo_depth.clear();
    sta_wrreq_addr_arb_fifo_depth.clear();
    sta_wrreq_data_arb_fifo_depth.clear();
    sta_wrrsp_fifo_depth.clear();
    cfg_axi_bw_mon.clear();
    sta_axi_bw_mon_rd_latency.clear();
    sta_axi_bw_mon_rd_bandwidth.clear();
    sta_axi_bw_mon_rd_transactions.clear();
    cnt_axi_bw_mon_rd.clear();
    sta_axi_bw_mon_wr_latency.clear();
    sta_axi_bw_mon_wr_bandwidth.clear();
    sta_axi_bw_mon_wr_transactions.clear();
    cnt_axi_bw_mon_wr.clear();
    dhs_sram.clear();
    dhs_bg_sm.clear();
    dhs_sram_update_addr.clear();
    dhs_sram_update_data.clear();
    picc.clear();
    int_groups.clear();
    int_pics.clear();
    int_badaddr.clear();
    int_bg.clear();
}

void cap_pics_csr_int_bg_int_enable_clear_t::init() {

}

void cap_pics_csr_int_bg_int_test_set_t::init() {

}

void cap_pics_csr_int_bg_t::init() {

    intreg.set_attributes(this,"intreg", 0x0 );
    int_test_set.set_attributes(this,"int_test_set", 0x4 );
    int_enable_set.set_attributes(this,"int_enable_set", 0x8 );
    int_enable_clear.set_attributes(this,"int_enable_clear", 0xc );
}

void cap_pics_csr_int_badaddr_int_enable_clear_t::init() {

}

void cap_pics_csr_int_badaddr_int_test_set_t::init() {

}

void cap_pics_csr_int_badaddr_t::init() {

    intreg.set_attributes(this,"intreg", 0x0 );
    int_test_set.set_attributes(this,"int_test_set", 0x4 );
    int_enable_set.set_attributes(this,"int_enable_set", 0x8 );
    int_enable_clear.set_attributes(this,"int_enable_clear", 0xc );
}

void cap_pics_csr_int_pics_int_enable_clear_t::init() {

}

void cap_pics_csr_int_pics_intreg_t::init() {

}

void cap_pics_csr_int_pics_t::init() {

    intreg.set_attributes(this,"intreg", 0x0 );
    int_test_set.set_attributes(this,"int_test_set", 0x4 );
    int_enable_set.set_attributes(this,"int_enable_set", 0x8 );
    int_enable_clear.set_attributes(this,"int_enable_clear", 0xc );
}

void cap_pics_csr_intreg_status_t::init() {

}

void cap_pics_csr_int_groups_int_enable_rw_reg_t::init() {

}

void cap_pics_csr_intgrp_status_t::init() {

    intreg.set_attributes(this,"intreg", 0x0 );
    int_enable_rw_reg.set_attributes(this,"int_enable_rw_reg", 0x4 );
    int_rw_reg.set_attributes(this,"int_rw_reg", 0x8 );
}

void cap_pics_csr_dhs_sram_update_data_entry_t::init() {

}

void cap_pics_csr_dhs_sram_update_data_t::init() {

    entry.set_attributes(this,"entry", 0x0 );
}

void cap_pics_csr_dhs_sram_update_addr_entry_t::init() {

}

void cap_pics_csr_dhs_sram_update_addr_t::init() {

    entry.set_attributes(this,"entry", 0x0 );
}

void cap_pics_csr_dhs_bg_sm_entry_t::init() {

}

void cap_pics_csr_dhs_bg_sm_t::init() {

    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    entry.set_attributes(this, "entry", 0x0);
    #else
    for(int ii = 0; ii < 16; ii++) {
        if(ii != 0) entry[ii].set_field_init_done(true, true);
        entry[ii].set_attributes(this,"entry["+to_string(ii)+"]",  0x0 + (entry[ii].get_byte_size()*ii));
    }
    #endif
    
}

void cap_pics_csr_dhs_sram_entry_t::init() {

}

void cap_pics_csr_dhs_sram_t::init() {

    #if 40960 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    entry.set_attributes(this, "entry", 0x0);
    #else
    for(int ii = 0; ii < 40960; ii++) {
        if(ii != 0) entry[ii].set_field_init_done(true, true);
        entry[ii].set_attributes(this,"entry["+to_string(ii)+"]",  0x0 + (entry[ii].get_byte_size()*ii));
    }
    #endif
    
}

void cap_pics_csr_cnt_axi_bw_mon_wr_t::init() {

}

void cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::init() {

}

void cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::init() {

}

void cap_pics_csr_sta_axi_bw_mon_wr_latency_t::init() {

}

void cap_pics_csr_cnt_axi_bw_mon_rd_t::init() {

}

void cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::init() {

}

void cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::init() {

}

void cap_pics_csr_sta_axi_bw_mon_rd_latency_t::init() {

}

void cap_pics_csr_cfg_axi_bw_mon_t::init() {

    set_reset_val(cpp_int("0xf0f00ff04"));
    all(get_reset_val());
}

void cap_pics_csr_sta_wrrsp_fifo_depth_t::init() {

}

void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::init() {

}

void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::init() {

}

void cap_pics_csr_sta_rdrsp_fifo_depth_t::init() {

}

void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::init() {

}

void cap_pics_csr_sta_wrreq_bad_addr_t::init() {

}

void cap_pics_csr_sta_rdreq_bad_addr_t::init() {

}

void cap_pics_csr_sta_cpu_bad_addr_t::init() {

}

void cap_pics_csr_sta_bg_bad_addr_t::init() {

}

void cap_pics_csr_sta_ecc_t::init() {

}

void cap_pics_csr_csr_intr_t::init() {

}

void cap_pics_csr_cfg_debug_port_t::init() {

}

void cap_pics_csr_cnt_soc_rl_msg_t::init() {

}

void cap_pics_csr_cnt_sram_write_t::init() {

}

void cap_pics_csr_cnt_sram_read_t::init() {

}

void cap_pics_csr_cnt_axi_por_wrrsp_t::init() {

}

void cap_pics_csr_cnt_axi_por_wrreq_t::init() {

}

void cap_pics_csr_cnt_axi_por_rdrsp_t::init() {

}

void cap_pics_csr_cnt_axi_por_rmwreq_t::init() {

}

void cap_pics_csr_cnt_axi_por_rdreq_t::init() {

}

void cap_pics_csr_cfg_scheduler_rl_disable_t::init() {

}

void cap_pics_csr_cfg_scheduler_rl_t::init() {

}

void cap_pics_csr_sta_sram_t::init() {

}

void cap_pics_csr_cfg_sram_t::init() {

}

void cap_pics_csr_cfg_bg_update_profile_enable_t::init() {

}

void cap_pics_csr_cfg_bg_update_profile_t::init() {

    set_reset_val(cpp_int("0x40000000000000000000"));
    all(get_reset_val());
}

void cap_pics_csr_cfg_table_profile_t::init() {

}

void cap_pics_csr_cfg_stage_id_t::init() {

    set_reset_val(cpp_int("0xfac688"));
    all(get_reset_val());
}

void cap_pics_csr_cfg_cpu_req_timeout_t::init() {

    set_reset_val(cpp_int("0x3e8"));
    all(get_reset_val());
}

void cap_pics_csr_base_t::init() {

    set_reset_val(cpp_int("0x1"));
    all(get_reset_val());
}

void cap_pics_csr_t::init() {

    base.set_attributes(this,"base", 0x0 );
    cfg_cpu_req_timeout.set_attributes(this,"cfg_cpu_req_timeout", 0x400000 );
    cfg_stage_id.set_attributes(this,"cfg_stage_id", 0x400004 );
    #if 128 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cfg_table_profile.set_attributes(this, "cfg_table_profile", 0x400800);
    #else
    for(int ii = 0; ii < 128; ii++) {
        if(ii != 0) cfg_table_profile[ii].set_field_init_done(true, true);
        cfg_table_profile[ii].set_attributes(this,"cfg_table_profile["+to_string(ii)+"]",  0x400800 + (cfg_table_profile[ii].get_byte_size()*ii));
    }
    #endif
    
    #if 16 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cfg_bg_update_profile.set_attributes(this, "cfg_bg_update_profile", 0x401000);
    #else
    for(int ii = 0; ii < 16; ii++) {
        if(ii != 0) cfg_bg_update_profile[ii].set_field_init_done(true, true);
        cfg_bg_update_profile[ii].set_attributes(this,"cfg_bg_update_profile["+to_string(ii)+"]",  0x401000 + (cfg_bg_update_profile[ii].get_byte_size()*ii));
    }
    #endif
    
    cfg_bg_update_profile_enable.set_attributes(this,"cfg_bg_update_profile_enable", 0x401100 );
    cfg_sram.set_attributes(this,"cfg_sram", 0x401240 );
    sta_sram.set_attributes(this,"sta_sram", 0x401244 );
    #if 4 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cfg_scheduler_rl.set_attributes(this, "cfg_scheduler_rl", 0x401250);
    #else
    for(int ii = 0; ii < 4; ii++) {
        if(ii != 0) cfg_scheduler_rl[ii].set_field_init_done(true, true);
        cfg_scheduler_rl[ii].set_attributes(this,"cfg_scheduler_rl["+to_string(ii)+"]",  0x401250 + (cfg_scheduler_rl[ii].get_byte_size()*ii));
    }
    #endif
    
    cfg_scheduler_rl_disable.set_attributes(this,"cfg_scheduler_rl_disable", 0x401260 );
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_rdreq.set_attributes(this, "cnt_axi_por_rdreq", 0x401280);
    #else
    for(int ii = 0; ii < 8; ii++) {
        if(ii != 0) cnt_axi_por_rdreq[ii].set_field_init_done(true, true);
        cnt_axi_por_rdreq[ii].set_attributes(this,"cnt_axi_por_rdreq["+to_string(ii)+"]",  0x401280 + (cnt_axi_por_rdreq[ii].get_byte_size()*ii));
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_rmwreq.set_attributes(this, "cnt_axi_por_rmwreq", 0x4012c0);
    #else
    for(int ii = 0; ii < 8; ii++) {
        if(ii != 0) cnt_axi_por_rmwreq[ii].set_field_init_done(true, true);
        cnt_axi_por_rmwreq[ii].set_attributes(this,"cnt_axi_por_rmwreq["+to_string(ii)+"]",  0x4012c0 + (cnt_axi_por_rmwreq[ii].get_byte_size()*ii));
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_rdrsp.set_attributes(this, "cnt_axi_por_rdrsp", 0x401300);
    #else
    for(int ii = 0; ii < 8; ii++) {
        if(ii != 0) cnt_axi_por_rdrsp[ii].set_field_init_done(true, true);
        cnt_axi_por_rdrsp[ii].set_attributes(this,"cnt_axi_por_rdrsp["+to_string(ii)+"]",  0x401300 + (cnt_axi_por_rdrsp[ii].get_byte_size()*ii));
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_wrreq.set_attributes(this, "cnt_axi_por_wrreq", 0x401340);
    #else
    for(int ii = 0; ii < 8; ii++) {
        if(ii != 0) cnt_axi_por_wrreq[ii].set_field_init_done(true, true);
        cnt_axi_por_wrreq[ii].set_attributes(this,"cnt_axi_por_wrreq["+to_string(ii)+"]",  0x401340 + (cnt_axi_por_wrreq[ii].get_byte_size()*ii));
    }
    #endif
    
    #if 8 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_axi_por_wrrsp.set_attributes(this, "cnt_axi_por_wrrsp", 0x401380);
    #else
    for(int ii = 0; ii < 8; ii++) {
        if(ii != 0) cnt_axi_por_wrrsp[ii].set_field_init_done(true, true);
        cnt_axi_por_wrrsp[ii].set_attributes(this,"cnt_axi_por_wrrsp["+to_string(ii)+"]",  0x401380 + (cnt_axi_por_wrrsp[ii].get_byte_size()*ii));
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_sram_read.set_attributes(this, "cnt_sram_read", 0x401400);
    #else
    for(int ii = 0; ii < 10; ii++) {
        if(ii != 0) cnt_sram_read[ii].set_field_init_done(true, true);
        cnt_sram_read[ii].set_attributes(this,"cnt_sram_read["+to_string(ii)+"]",  0x401400 + (cnt_sram_read[ii].get_byte_size()*ii));
    }
    #endif
    
    #if 10 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    cnt_sram_write.set_attributes(this, "cnt_sram_write", 0x401480);
    #else
    for(int ii = 0; ii < 10; ii++) {
        if(ii != 0) cnt_sram_write[ii].set_field_init_done(true, true);
        cnt_sram_write[ii].set_attributes(this,"cnt_sram_write["+to_string(ii)+"]",  0x401480 + (cnt_sram_write[ii].get_byte_size()*ii));
    }
    #endif
    
    cnt_soc_rl_msg.set_attributes(this,"cnt_soc_rl_msg", 0x401500 );
    cfg_debug_port.set_attributes(this,"cfg_debug_port", 0x401508 );
    csr_intr.set_attributes(this,"csr_intr", 0x40150c );
    sta_ecc.set_attributes(this,"sta_ecc", 0x401550 );
    sta_bg_bad_addr.set_attributes(this,"sta_bg_bad_addr", 0x401554 );
    sta_cpu_bad_addr.set_attributes(this,"sta_cpu_bad_addr", 0x401558 );
    sta_rdreq_bad_addr.set_attributes(this,"sta_rdreq_bad_addr", 0x40155c );
    sta_wrreq_bad_addr.set_attributes(this,"sta_wrreq_bad_addr", 0x401560 );
    sta_rdreq_arb_fifo_depth.set_attributes(this,"sta_rdreq_arb_fifo_depth", 0x401568 );
    sta_rdrsp_fifo_depth.set_attributes(this,"sta_rdrsp_fifo_depth", 0x401570 );
    sta_wrreq_addr_arb_fifo_depth.set_attributes(this,"sta_wrreq_addr_arb_fifo_depth", 0x401580 );
    sta_wrreq_data_arb_fifo_depth.set_attributes(this,"sta_wrreq_data_arb_fifo_depth", 0x401584 );
    sta_wrrsp_fifo_depth.set_attributes(this,"sta_wrrsp_fifo_depth", 0x401588 );
    cfg_axi_bw_mon.set_attributes(this,"cfg_axi_bw_mon", 0x600000 );
    sta_axi_bw_mon_rd_latency.set_attributes(this,"sta_axi_bw_mon_rd_latency", 0x600008 );
    sta_axi_bw_mon_rd_bandwidth.set_attributes(this,"sta_axi_bw_mon_rd_bandwidth", 0x60000c );
    sta_axi_bw_mon_rd_transactions.set_attributes(this,"sta_axi_bw_mon_rd_transactions", 0x600010 );
    cnt_axi_bw_mon_rd.set_attributes(this,"cnt_axi_bw_mon_rd", 0x600014 );
    sta_axi_bw_mon_wr_latency.set_attributes(this,"sta_axi_bw_mon_wr_latency", 0x600018 );
    sta_axi_bw_mon_wr_bandwidth.set_attributes(this,"sta_axi_bw_mon_wr_bandwidth", 0x60001c );
    sta_axi_bw_mon_wr_transactions.set_attributes(this,"sta_axi_bw_mon_wr_transactions", 0x600020 );
    cnt_axi_bw_mon_wr.set_attributes(this,"cnt_axi_bw_mon_wr", 0x600024 );
    dhs_sram.set_attributes(this,"dhs_sram", 0x200000 );
    dhs_bg_sm.set_attributes(this,"dhs_bg_sm", 0x401180 );
    dhs_sram_update_addr.set_attributes(this,"dhs_sram_update_addr", 0x401200 );
    dhs_sram_update_data.set_attributes(this,"dhs_sram_update_data", 0x401220 );
    picc.set_attributes(this,"picc", 0x500000 );
    int_groups.set_attributes(this,"int_groups", 0x401510 );
    int_pics.set_attributes(this,"int_pics", 0x401520 );
    int_badaddr.set_attributes(this,"int_badaddr", 0x401530 );
    int_bg.set_attributes(this,"int_bg", 0x401540 );
}

void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg0_enable(const cpp_int & _val) { 
    // unfinished_bg0_enable
    int_var__unfinished_bg0_enable = _val.convert_to< unfinished_bg0_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg0_enable() const {
    return int_var__unfinished_bg0_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg1_enable(const cpp_int & _val) { 
    // unfinished_bg1_enable
    int_var__unfinished_bg1_enable = _val.convert_to< unfinished_bg1_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg1_enable() const {
    return int_var__unfinished_bg1_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg2_enable(const cpp_int & _val) { 
    // unfinished_bg2_enable
    int_var__unfinished_bg2_enable = _val.convert_to< unfinished_bg2_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg2_enable() const {
    return int_var__unfinished_bg2_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg3_enable(const cpp_int & _val) { 
    // unfinished_bg3_enable
    int_var__unfinished_bg3_enable = _val.convert_to< unfinished_bg3_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg3_enable() const {
    return int_var__unfinished_bg3_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg4_enable(const cpp_int & _val) { 
    // unfinished_bg4_enable
    int_var__unfinished_bg4_enable = _val.convert_to< unfinished_bg4_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg4_enable() const {
    return int_var__unfinished_bg4_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg5_enable(const cpp_int & _val) { 
    // unfinished_bg5_enable
    int_var__unfinished_bg5_enable = _val.convert_to< unfinished_bg5_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg5_enable() const {
    return int_var__unfinished_bg5_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg6_enable(const cpp_int & _val) { 
    // unfinished_bg6_enable
    int_var__unfinished_bg6_enable = _val.convert_to< unfinished_bg6_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg6_enable() const {
    return int_var__unfinished_bg6_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg7_enable(const cpp_int & _val) { 
    // unfinished_bg7_enable
    int_var__unfinished_bg7_enable = _val.convert_to< unfinished_bg7_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg7_enable() const {
    return int_var__unfinished_bg7_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg8_enable(const cpp_int & _val) { 
    // unfinished_bg8_enable
    int_var__unfinished_bg8_enable = _val.convert_to< unfinished_bg8_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg8_enable() const {
    return int_var__unfinished_bg8_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg9_enable(const cpp_int & _val) { 
    // unfinished_bg9_enable
    int_var__unfinished_bg9_enable = _val.convert_to< unfinished_bg9_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg9_enable() const {
    return int_var__unfinished_bg9_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg10_enable(const cpp_int & _val) { 
    // unfinished_bg10_enable
    int_var__unfinished_bg10_enable = _val.convert_to< unfinished_bg10_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg10_enable() const {
    return int_var__unfinished_bg10_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg11_enable(const cpp_int & _val) { 
    // unfinished_bg11_enable
    int_var__unfinished_bg11_enable = _val.convert_to< unfinished_bg11_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg11_enable() const {
    return int_var__unfinished_bg11_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg12_enable(const cpp_int & _val) { 
    // unfinished_bg12_enable
    int_var__unfinished_bg12_enable = _val.convert_to< unfinished_bg12_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg12_enable() const {
    return int_var__unfinished_bg12_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg13_enable(const cpp_int & _val) { 
    // unfinished_bg13_enable
    int_var__unfinished_bg13_enable = _val.convert_to< unfinished_bg13_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg13_enable() const {
    return int_var__unfinished_bg13_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg14_enable(const cpp_int & _val) { 
    // unfinished_bg14_enable
    int_var__unfinished_bg14_enable = _val.convert_to< unfinished_bg14_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg14_enable() const {
    return int_var__unfinished_bg14_enable;
}
    
void cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg15_enable(const cpp_int & _val) { 
    // unfinished_bg15_enable
    int_var__unfinished_bg15_enable = _val.convert_to< unfinished_bg15_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_enable_clear_t::unfinished_bg15_enable() const {
    return int_var__unfinished_bg15_enable;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg0_interrupt(const cpp_int & _val) { 
    // unfinished_bg0_interrupt
    int_var__unfinished_bg0_interrupt = _val.convert_to< unfinished_bg0_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg0_interrupt() const {
    return int_var__unfinished_bg0_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg1_interrupt(const cpp_int & _val) { 
    // unfinished_bg1_interrupt
    int_var__unfinished_bg1_interrupt = _val.convert_to< unfinished_bg1_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg1_interrupt() const {
    return int_var__unfinished_bg1_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg2_interrupt(const cpp_int & _val) { 
    // unfinished_bg2_interrupt
    int_var__unfinished_bg2_interrupt = _val.convert_to< unfinished_bg2_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg2_interrupt() const {
    return int_var__unfinished_bg2_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg3_interrupt(const cpp_int & _val) { 
    // unfinished_bg3_interrupt
    int_var__unfinished_bg3_interrupt = _val.convert_to< unfinished_bg3_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg3_interrupt() const {
    return int_var__unfinished_bg3_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg4_interrupt(const cpp_int & _val) { 
    // unfinished_bg4_interrupt
    int_var__unfinished_bg4_interrupt = _val.convert_to< unfinished_bg4_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg4_interrupt() const {
    return int_var__unfinished_bg4_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg5_interrupt(const cpp_int & _val) { 
    // unfinished_bg5_interrupt
    int_var__unfinished_bg5_interrupt = _val.convert_to< unfinished_bg5_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg5_interrupt() const {
    return int_var__unfinished_bg5_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg6_interrupt(const cpp_int & _val) { 
    // unfinished_bg6_interrupt
    int_var__unfinished_bg6_interrupt = _val.convert_to< unfinished_bg6_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg6_interrupt() const {
    return int_var__unfinished_bg6_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg7_interrupt(const cpp_int & _val) { 
    // unfinished_bg7_interrupt
    int_var__unfinished_bg7_interrupt = _val.convert_to< unfinished_bg7_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg7_interrupt() const {
    return int_var__unfinished_bg7_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg8_interrupt(const cpp_int & _val) { 
    // unfinished_bg8_interrupt
    int_var__unfinished_bg8_interrupt = _val.convert_to< unfinished_bg8_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg8_interrupt() const {
    return int_var__unfinished_bg8_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg9_interrupt(const cpp_int & _val) { 
    // unfinished_bg9_interrupt
    int_var__unfinished_bg9_interrupt = _val.convert_to< unfinished_bg9_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg9_interrupt() const {
    return int_var__unfinished_bg9_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg10_interrupt(const cpp_int & _val) { 
    // unfinished_bg10_interrupt
    int_var__unfinished_bg10_interrupt = _val.convert_to< unfinished_bg10_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg10_interrupt() const {
    return int_var__unfinished_bg10_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg11_interrupt(const cpp_int & _val) { 
    // unfinished_bg11_interrupt
    int_var__unfinished_bg11_interrupt = _val.convert_to< unfinished_bg11_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg11_interrupt() const {
    return int_var__unfinished_bg11_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg12_interrupt(const cpp_int & _val) { 
    // unfinished_bg12_interrupt
    int_var__unfinished_bg12_interrupt = _val.convert_to< unfinished_bg12_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg12_interrupt() const {
    return int_var__unfinished_bg12_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg13_interrupt(const cpp_int & _val) { 
    // unfinished_bg13_interrupt
    int_var__unfinished_bg13_interrupt = _val.convert_to< unfinished_bg13_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg13_interrupt() const {
    return int_var__unfinished_bg13_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg14_interrupt(const cpp_int & _val) { 
    // unfinished_bg14_interrupt
    int_var__unfinished_bg14_interrupt = _val.convert_to< unfinished_bg14_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg14_interrupt() const {
    return int_var__unfinished_bg14_interrupt;
}
    
void cap_pics_csr_int_bg_int_test_set_t::unfinished_bg15_interrupt(const cpp_int & _val) { 
    // unfinished_bg15_interrupt
    int_var__unfinished_bg15_interrupt = _val.convert_to< unfinished_bg15_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_bg_int_test_set_t::unfinished_bg15_interrupt() const {
    return int_var__unfinished_bg15_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq0_bad_addr_enable(const cpp_int & _val) { 
    // rdreq0_bad_addr_enable
    int_var__rdreq0_bad_addr_enable = _val.convert_to< rdreq0_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq0_bad_addr_enable() const {
    return int_var__rdreq0_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq0_bad_addr_enable(const cpp_int & _val) { 
    // wrreq0_bad_addr_enable
    int_var__wrreq0_bad_addr_enable = _val.convert_to< wrreq0_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq0_bad_addr_enable() const {
    return int_var__wrreq0_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq1_bad_addr_enable(const cpp_int & _val) { 
    // rdreq1_bad_addr_enable
    int_var__rdreq1_bad_addr_enable = _val.convert_to< rdreq1_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq1_bad_addr_enable() const {
    return int_var__rdreq1_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq1_bad_addr_enable(const cpp_int & _val) { 
    // wrreq1_bad_addr_enable
    int_var__wrreq1_bad_addr_enable = _val.convert_to< wrreq1_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq1_bad_addr_enable() const {
    return int_var__wrreq1_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq2_bad_addr_enable(const cpp_int & _val) { 
    // rdreq2_bad_addr_enable
    int_var__rdreq2_bad_addr_enable = _val.convert_to< rdreq2_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq2_bad_addr_enable() const {
    return int_var__rdreq2_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq2_bad_addr_enable(const cpp_int & _val) { 
    // wrreq2_bad_addr_enable
    int_var__wrreq2_bad_addr_enable = _val.convert_to< wrreq2_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq2_bad_addr_enable() const {
    return int_var__wrreq2_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq3_bad_addr_enable(const cpp_int & _val) { 
    // rdreq3_bad_addr_enable
    int_var__rdreq3_bad_addr_enable = _val.convert_to< rdreq3_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq3_bad_addr_enable() const {
    return int_var__rdreq3_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq3_bad_addr_enable(const cpp_int & _val) { 
    // wrreq3_bad_addr_enable
    int_var__wrreq3_bad_addr_enable = _val.convert_to< wrreq3_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq3_bad_addr_enable() const {
    return int_var__wrreq3_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq4_bad_addr_enable(const cpp_int & _val) { 
    // rdreq4_bad_addr_enable
    int_var__rdreq4_bad_addr_enable = _val.convert_to< rdreq4_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq4_bad_addr_enable() const {
    return int_var__rdreq4_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq4_bad_addr_enable(const cpp_int & _val) { 
    // wrreq4_bad_addr_enable
    int_var__wrreq4_bad_addr_enable = _val.convert_to< wrreq4_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq4_bad_addr_enable() const {
    return int_var__wrreq4_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq5_bad_addr_enable(const cpp_int & _val) { 
    // rdreq5_bad_addr_enable
    int_var__rdreq5_bad_addr_enable = _val.convert_to< rdreq5_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq5_bad_addr_enable() const {
    return int_var__rdreq5_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq5_bad_addr_enable(const cpp_int & _val) { 
    // wrreq5_bad_addr_enable
    int_var__wrreq5_bad_addr_enable = _val.convert_to< wrreq5_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq5_bad_addr_enable() const {
    return int_var__wrreq5_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq6_bad_addr_enable(const cpp_int & _val) { 
    // rdreq6_bad_addr_enable
    int_var__rdreq6_bad_addr_enable = _val.convert_to< rdreq6_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq6_bad_addr_enable() const {
    return int_var__rdreq6_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq6_bad_addr_enable(const cpp_int & _val) { 
    // wrreq6_bad_addr_enable
    int_var__wrreq6_bad_addr_enable = _val.convert_to< wrreq6_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq6_bad_addr_enable() const {
    return int_var__wrreq6_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq7_bad_addr_enable(const cpp_int & _val) { 
    // rdreq7_bad_addr_enable
    int_var__rdreq7_bad_addr_enable = _val.convert_to< rdreq7_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::rdreq7_bad_addr_enable() const {
    return int_var__rdreq7_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq7_bad_addr_enable(const cpp_int & _val) { 
    // wrreq7_bad_addr_enable
    int_var__wrreq7_bad_addr_enable = _val.convert_to< wrreq7_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::wrreq7_bad_addr_enable() const {
    return int_var__wrreq7_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::cpu_bad_addr_enable(const cpp_int & _val) { 
    // cpu_bad_addr_enable
    int_var__cpu_bad_addr_enable = _val.convert_to< cpu_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::cpu_bad_addr_enable() const {
    return int_var__cpu_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_enable_clear_t::bg_bad_addr_enable(const cpp_int & _val) { 
    // bg_bad_addr_enable
    int_var__bg_bad_addr_enable = _val.convert_to< bg_bad_addr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_enable_clear_t::bg_bad_addr_enable() const {
    return int_var__bg_bad_addr_enable;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::rdreq0_bad_addr_interrupt(const cpp_int & _val) { 
    // rdreq0_bad_addr_interrupt
    int_var__rdreq0_bad_addr_interrupt = _val.convert_to< rdreq0_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::rdreq0_bad_addr_interrupt() const {
    return int_var__rdreq0_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::wrreq0_bad_addr_interrupt(const cpp_int & _val) { 
    // wrreq0_bad_addr_interrupt
    int_var__wrreq0_bad_addr_interrupt = _val.convert_to< wrreq0_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::wrreq0_bad_addr_interrupt() const {
    return int_var__wrreq0_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::rdreq1_bad_addr_interrupt(const cpp_int & _val) { 
    // rdreq1_bad_addr_interrupt
    int_var__rdreq1_bad_addr_interrupt = _val.convert_to< rdreq1_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::rdreq1_bad_addr_interrupt() const {
    return int_var__rdreq1_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::wrreq1_bad_addr_interrupt(const cpp_int & _val) { 
    // wrreq1_bad_addr_interrupt
    int_var__wrreq1_bad_addr_interrupt = _val.convert_to< wrreq1_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::wrreq1_bad_addr_interrupt() const {
    return int_var__wrreq1_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::rdreq2_bad_addr_interrupt(const cpp_int & _val) { 
    // rdreq2_bad_addr_interrupt
    int_var__rdreq2_bad_addr_interrupt = _val.convert_to< rdreq2_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::rdreq2_bad_addr_interrupt() const {
    return int_var__rdreq2_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::wrreq2_bad_addr_interrupt(const cpp_int & _val) { 
    // wrreq2_bad_addr_interrupt
    int_var__wrreq2_bad_addr_interrupt = _val.convert_to< wrreq2_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::wrreq2_bad_addr_interrupt() const {
    return int_var__wrreq2_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::rdreq3_bad_addr_interrupt(const cpp_int & _val) { 
    // rdreq3_bad_addr_interrupt
    int_var__rdreq3_bad_addr_interrupt = _val.convert_to< rdreq3_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::rdreq3_bad_addr_interrupt() const {
    return int_var__rdreq3_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::wrreq3_bad_addr_interrupt(const cpp_int & _val) { 
    // wrreq3_bad_addr_interrupt
    int_var__wrreq3_bad_addr_interrupt = _val.convert_to< wrreq3_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::wrreq3_bad_addr_interrupt() const {
    return int_var__wrreq3_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::rdreq4_bad_addr_interrupt(const cpp_int & _val) { 
    // rdreq4_bad_addr_interrupt
    int_var__rdreq4_bad_addr_interrupt = _val.convert_to< rdreq4_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::rdreq4_bad_addr_interrupt() const {
    return int_var__rdreq4_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::wrreq4_bad_addr_interrupt(const cpp_int & _val) { 
    // wrreq4_bad_addr_interrupt
    int_var__wrreq4_bad_addr_interrupt = _val.convert_to< wrreq4_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::wrreq4_bad_addr_interrupt() const {
    return int_var__wrreq4_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::rdreq5_bad_addr_interrupt(const cpp_int & _val) { 
    // rdreq5_bad_addr_interrupt
    int_var__rdreq5_bad_addr_interrupt = _val.convert_to< rdreq5_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::rdreq5_bad_addr_interrupt() const {
    return int_var__rdreq5_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::wrreq5_bad_addr_interrupt(const cpp_int & _val) { 
    // wrreq5_bad_addr_interrupt
    int_var__wrreq5_bad_addr_interrupt = _val.convert_to< wrreq5_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::wrreq5_bad_addr_interrupt() const {
    return int_var__wrreq5_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::rdreq6_bad_addr_interrupt(const cpp_int & _val) { 
    // rdreq6_bad_addr_interrupt
    int_var__rdreq6_bad_addr_interrupt = _val.convert_to< rdreq6_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::rdreq6_bad_addr_interrupt() const {
    return int_var__rdreq6_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::wrreq6_bad_addr_interrupt(const cpp_int & _val) { 
    // wrreq6_bad_addr_interrupt
    int_var__wrreq6_bad_addr_interrupt = _val.convert_to< wrreq6_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::wrreq6_bad_addr_interrupt() const {
    return int_var__wrreq6_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::rdreq7_bad_addr_interrupt(const cpp_int & _val) { 
    // rdreq7_bad_addr_interrupt
    int_var__rdreq7_bad_addr_interrupt = _val.convert_to< rdreq7_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::rdreq7_bad_addr_interrupt() const {
    return int_var__rdreq7_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::wrreq7_bad_addr_interrupt(const cpp_int & _val) { 
    // wrreq7_bad_addr_interrupt
    int_var__wrreq7_bad_addr_interrupt = _val.convert_to< wrreq7_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::wrreq7_bad_addr_interrupt() const {
    return int_var__wrreq7_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::cpu_bad_addr_interrupt(const cpp_int & _val) { 
    // cpu_bad_addr_interrupt
    int_var__cpu_bad_addr_interrupt = _val.convert_to< cpu_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::cpu_bad_addr_interrupt() const {
    return int_var__cpu_bad_addr_interrupt;
}
    
void cap_pics_csr_int_badaddr_int_test_set_t::bg_bad_addr_interrupt(const cpp_int & _val) { 
    // bg_bad_addr_interrupt
    int_var__bg_bad_addr_interrupt = _val.convert_to< bg_bad_addr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_badaddr_int_test_set_t::bg_bad_addr_interrupt() const {
    return int_var__bg_bad_addr_interrupt;
}
    
void cap_pics_csr_int_pics_int_enable_clear_t::uncorrectable_ecc_enable(const cpp_int & _val) { 
    // uncorrectable_ecc_enable
    int_var__uncorrectable_ecc_enable = _val.convert_to< uncorrectable_ecc_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_pics_int_enable_clear_t::uncorrectable_ecc_enable() const {
    return int_var__uncorrectable_ecc_enable;
}
    
void cap_pics_csr_int_pics_int_enable_clear_t::correctable_ecc_enable(const cpp_int & _val) { 
    // correctable_ecc_enable
    int_var__correctable_ecc_enable = _val.convert_to< correctable_ecc_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_pics_int_enable_clear_t::correctable_ecc_enable() const {
    return int_var__correctable_ecc_enable;
}
    
void cap_pics_csr_int_pics_int_enable_clear_t::too_many_rl_sch_error_enable(const cpp_int & _val) { 
    // too_many_rl_sch_error_enable
    int_var__too_many_rl_sch_error_enable = _val.convert_to< too_many_rl_sch_error_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_pics_int_enable_clear_t::too_many_rl_sch_error_enable() const {
    return int_var__too_many_rl_sch_error_enable;
}
    
void cap_pics_csr_int_pics_int_enable_clear_t::picc_enable(const cpp_int & _val) { 
    // picc_enable
    int_var__picc_enable = _val.convert_to< picc_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_pics_int_enable_clear_t::picc_enable() const {
    return int_var__picc_enable;
}
    
void cap_pics_csr_int_pics_intreg_t::uncorrectable_ecc_interrupt(const cpp_int & _val) { 
    // uncorrectable_ecc_interrupt
    int_var__uncorrectable_ecc_interrupt = _val.convert_to< uncorrectable_ecc_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_pics_intreg_t::uncorrectable_ecc_interrupt() const {
    return int_var__uncorrectable_ecc_interrupt;
}
    
void cap_pics_csr_int_pics_intreg_t::correctable_ecc_interrupt(const cpp_int & _val) { 
    // correctable_ecc_interrupt
    int_var__correctable_ecc_interrupt = _val.convert_to< correctable_ecc_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_pics_intreg_t::correctable_ecc_interrupt() const {
    return int_var__correctable_ecc_interrupt;
}
    
void cap_pics_csr_int_pics_intreg_t::too_many_rl_sch_error_interrupt(const cpp_int & _val) { 
    // too_many_rl_sch_error_interrupt
    int_var__too_many_rl_sch_error_interrupt = _val.convert_to< too_many_rl_sch_error_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_pics_intreg_t::too_many_rl_sch_error_interrupt() const {
    return int_var__too_many_rl_sch_error_interrupt;
}
    
void cap_pics_csr_int_pics_intreg_t::picc_interrupt(const cpp_int & _val) { 
    // picc_interrupt
    int_var__picc_interrupt = _val.convert_to< picc_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_int_pics_intreg_t::picc_interrupt() const {
    return int_var__picc_interrupt;
}
    
void cap_pics_csr_intreg_status_t::int_pics_interrupt(const cpp_int & _val) { 
    // int_pics_interrupt
    int_var__int_pics_interrupt = _val.convert_to< int_pics_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_intreg_status_t::int_pics_interrupt() const {
    return int_var__int_pics_interrupt;
}
    
void cap_pics_csr_intreg_status_t::int_badaddr_interrupt(const cpp_int & _val) { 
    // int_badaddr_interrupt
    int_var__int_badaddr_interrupt = _val.convert_to< int_badaddr_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_intreg_status_t::int_badaddr_interrupt() const {
    return int_var__int_badaddr_interrupt;
}
    
void cap_pics_csr_intreg_status_t::int_bg_interrupt(const cpp_int & _val) { 
    // int_bg_interrupt
    int_var__int_bg_interrupt = _val.convert_to< int_bg_interrupt_cpp_int_t >();
}

cpp_int cap_pics_csr_intreg_status_t::int_bg_interrupt() const {
    return int_var__int_bg_interrupt;
}
    
void cap_pics_csr_int_groups_int_enable_rw_reg_t::int_pics_enable(const cpp_int & _val) { 
    // int_pics_enable
    int_var__int_pics_enable = _val.convert_to< int_pics_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_groups_int_enable_rw_reg_t::int_pics_enable() const {
    return int_var__int_pics_enable;
}
    
void cap_pics_csr_int_groups_int_enable_rw_reg_t::int_badaddr_enable(const cpp_int & _val) { 
    // int_badaddr_enable
    int_var__int_badaddr_enable = _val.convert_to< int_badaddr_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_groups_int_enable_rw_reg_t::int_badaddr_enable() const {
    return int_var__int_badaddr_enable;
}
    
void cap_pics_csr_int_groups_int_enable_rw_reg_t::int_bg_enable(const cpp_int & _val) { 
    // int_bg_enable
    int_var__int_bg_enable = _val.convert_to< int_bg_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_int_groups_int_enable_rw_reg_t::int_bg_enable() const {
    return int_var__int_bg_enable;
}
    
void cap_pics_csr_dhs_sram_update_data_entry_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pics_csr_dhs_sram_update_data_entry_t::data() const {
    return int_var__data;
}
    
void cap_pics_csr_dhs_sram_update_data_entry_t::mask(const cpp_int & _val) { 
    // mask
    int_var__mask = _val.convert_to< mask_cpp_int_t >();
}

cpp_int cap_pics_csr_dhs_sram_update_data_entry_t::mask() const {
    return int_var__mask;
}
    
void cap_pics_csr_dhs_sram_update_addr_entry_t::address(const cpp_int & _val) { 
    // address
    int_var__address = _val.convert_to< address_cpp_int_t >();
}

cpp_int cap_pics_csr_dhs_sram_update_addr_entry_t::address() const {
    return int_var__address;
}
    
void cap_pics_csr_dhs_bg_sm_entry_t::active(const cpp_int & _val) { 
    // active
    int_var__active = _val.convert_to< active_cpp_int_t >();
}

cpp_int cap_pics_csr_dhs_bg_sm_entry_t::active() const {
    return int_var__active;
}
    
void cap_pics_csr_dhs_bg_sm_entry_t::timer(const cpp_int & _val) { 
    // timer
    int_var__timer = _val.convert_to< timer_cpp_int_t >();
}

cpp_int cap_pics_csr_dhs_bg_sm_entry_t::timer() const {
    return int_var__timer;
}
    
void cap_pics_csr_dhs_bg_sm_entry_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pics_csr_dhs_bg_sm_entry_t::addr() const {
    return int_var__addr;
}
    
void cap_pics_csr_dhs_sram_entry_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pics_csr_dhs_sram_entry_t::data() const {
    return int_var__data;
}
    
void cap_pics_csr_dhs_sram_entry_t::ecc(const cpp_int & _val) { 
    // ecc
    int_var__ecc = _val.convert_to< ecc_cpp_int_t >();
}

cpp_int cap_pics_csr_dhs_sram_entry_t::ecc() const {
    return int_var__ecc;
}
    
void cap_pics_csr_cnt_axi_bw_mon_wr_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_axi_bw_mon_wr_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::outstanding(const cpp_int & _val) { 
    // outstanding
    int_var__outstanding = _val.convert_to< outstanding_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::outstanding() const {
    return int_var__outstanding;
}
    
void cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::dess_rdy(const cpp_int & _val) { 
    // dess_rdy
    int_var__dess_rdy = _val.convert_to< dess_rdy_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::dess_rdy() const {
    return int_var__dess_rdy;
}
    
void cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::maxv(const cpp_int & _val) { 
    // maxv
    int_var__maxv = _val.convert_to< maxv_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::maxv() const {
    return int_var__maxv;
}
    
void cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::avrg(const cpp_int & _val) { 
    // avrg
    int_var__avrg = _val.convert_to< avrg_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::avrg() const {
    return int_var__avrg;
}
    
void cap_pics_csr_sta_axi_bw_mon_wr_latency_t::maxv(const cpp_int & _val) { 
    // maxv
    int_var__maxv = _val.convert_to< maxv_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_latency_t::maxv() const {
    return int_var__maxv;
}
    
void cap_pics_csr_sta_axi_bw_mon_wr_latency_t::avrg(const cpp_int & _val) { 
    // avrg
    int_var__avrg = _val.convert_to< avrg_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_wr_latency_t::avrg() const {
    return int_var__avrg;
}
    
void cap_pics_csr_cnt_axi_bw_mon_rd_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_axi_bw_mon_rd_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::outstanding(const cpp_int & _val) { 
    // outstanding
    int_var__outstanding = _val.convert_to< outstanding_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::outstanding() const {
    return int_var__outstanding;
}
    
void cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::dess_rdy(const cpp_int & _val) { 
    // dess_rdy
    int_var__dess_rdy = _val.convert_to< dess_rdy_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::dess_rdy() const {
    return int_var__dess_rdy;
}
    
void cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::maxv(const cpp_int & _val) { 
    // maxv
    int_var__maxv = _val.convert_to< maxv_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::maxv() const {
    return int_var__maxv;
}
    
void cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::avrg(const cpp_int & _val) { 
    // avrg
    int_var__avrg = _val.convert_to< avrg_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::avrg() const {
    return int_var__avrg;
}
    
void cap_pics_csr_sta_axi_bw_mon_rd_latency_t::maxv(const cpp_int & _val) { 
    // maxv
    int_var__maxv = _val.convert_to< maxv_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_latency_t::maxv() const {
    return int_var__maxv;
}
    
void cap_pics_csr_sta_axi_bw_mon_rd_latency_t::avrg(const cpp_int & _val) { 
    // avrg
    int_var__avrg = _val.convert_to< avrg_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_axi_bw_mon_rd_latency_t::avrg() const {
    return int_var__avrg;
}
    
void cap_pics_csr_cfg_axi_bw_mon_t::alpha(const cpp_int & _val) { 
    // alpha
    int_var__alpha = _val.convert_to< alpha_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_axi_bw_mon_t::alpha() const {
    return int_var__alpha;
}
    
void cap_pics_csr_cfg_axi_bw_mon_t::cycle(const cpp_int & _val) { 
    // cycle
    int_var__cycle = _val.convert_to< cycle_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_axi_bw_mon_t::cycle() const {
    return int_var__cycle;
}
    
void cap_pics_csr_cfg_axi_bw_mon_t::rcache(const cpp_int & _val) { 
    // rcache
    int_var__rcache = _val.convert_to< rcache_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_axi_bw_mon_t::rcache() const {
    return int_var__rcache;
}
    
void cap_pics_csr_cfg_axi_bw_mon_t::rcache_msk(const cpp_int & _val) { 
    // rcache_msk
    int_var__rcache_msk = _val.convert_to< rcache_msk_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_axi_bw_mon_t::rcache_msk() const {
    return int_var__rcache_msk;
}
    
void cap_pics_csr_cfg_axi_bw_mon_t::wcache(const cpp_int & _val) { 
    // wcache
    int_var__wcache = _val.convert_to< wcache_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_axi_bw_mon_t::wcache() const {
    return int_var__wcache;
}
    
void cap_pics_csr_cfg_axi_bw_mon_t::wcache_msk(const cpp_int & _val) { 
    // wcache_msk
    int_var__wcache_msk = _val.convert_to< wcache_msk_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_axi_bw_mon_t::wcache_msk() const {
    return int_var__wcache_msk;
}
    
void cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo0(const cpp_int & _val) { 
    // fifo0
    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo0() const {
    return int_var__fifo0;
}
    
void cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo1(const cpp_int & _val) { 
    // fifo1
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo1() const {
    return int_var__fifo1;
}
    
void cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo2(const cpp_int & _val) { 
    // fifo2
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo2() const {
    return int_var__fifo2;
}
    
void cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo3(const cpp_int & _val) { 
    // fifo3
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo3() const {
    return int_var__fifo3;
}
    
void cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo4(const cpp_int & _val) { 
    // fifo4
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo4() const {
    return int_var__fifo4;
}
    
void cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo5(const cpp_int & _val) { 
    // fifo5
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo5() const {
    return int_var__fifo5;
}
    
void cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo6(const cpp_int & _val) { 
    // fifo6
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo6() const {
    return int_var__fifo6;
}
    
void cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo7(const cpp_int & _val) { 
    // fifo7
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrrsp_fifo_depth_t::fifo7() const {
    return int_var__fifo7;
}
    
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo0(const cpp_int & _val) { 
    // fifo0
    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo0() const {
    return int_var__fifo0;
}
    
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo1(const cpp_int & _val) { 
    // fifo1
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo1() const {
    return int_var__fifo1;
}
    
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo2(const cpp_int & _val) { 
    // fifo2
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo2() const {
    return int_var__fifo2;
}
    
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo3(const cpp_int & _val) { 
    // fifo3
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo3() const {
    return int_var__fifo3;
}
    
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo4(const cpp_int & _val) { 
    // fifo4
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo4() const {
    return int_var__fifo4;
}
    
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo5(const cpp_int & _val) { 
    // fifo5
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo5() const {
    return int_var__fifo5;
}
    
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo6(const cpp_int & _val) { 
    // fifo6
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo6() const {
    return int_var__fifo6;
}
    
void cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo7(const cpp_int & _val) { 
    // fifo7
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::fifo7() const {
    return int_var__fifo7;
}
    
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo0(const cpp_int & _val) { 
    // fifo0
    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo0() const {
    return int_var__fifo0;
}
    
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo1(const cpp_int & _val) { 
    // fifo1
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo1() const {
    return int_var__fifo1;
}
    
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo2(const cpp_int & _val) { 
    // fifo2
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo2() const {
    return int_var__fifo2;
}
    
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo3(const cpp_int & _val) { 
    // fifo3
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo3() const {
    return int_var__fifo3;
}
    
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo4(const cpp_int & _val) { 
    // fifo4
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo4() const {
    return int_var__fifo4;
}
    
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo5(const cpp_int & _val) { 
    // fifo5
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo5() const {
    return int_var__fifo5;
}
    
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo6(const cpp_int & _val) { 
    // fifo6
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo6() const {
    return int_var__fifo6;
}
    
void cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo7(const cpp_int & _val) { 
    // fifo7
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::fifo7() const {
    return int_var__fifo7;
}
    
void cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo0(const cpp_int & _val) { 
    // fifo0
    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo0() const {
    return int_var__fifo0;
}
    
void cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo1(const cpp_int & _val) { 
    // fifo1
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo1() const {
    return int_var__fifo1;
}
    
void cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo2(const cpp_int & _val) { 
    // fifo2
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo2() const {
    return int_var__fifo2;
}
    
void cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo3(const cpp_int & _val) { 
    // fifo3
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo3() const {
    return int_var__fifo3;
}
    
void cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo4(const cpp_int & _val) { 
    // fifo4
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo4() const {
    return int_var__fifo4;
}
    
void cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo5(const cpp_int & _val) { 
    // fifo5
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo5() const {
    return int_var__fifo5;
}
    
void cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo6(const cpp_int & _val) { 
    // fifo6
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo6() const {
    return int_var__fifo6;
}
    
void cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo7(const cpp_int & _val) { 
    // fifo7
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdrsp_fifo_depth_t::fifo7() const {
    return int_var__fifo7;
}
    
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo0(const cpp_int & _val) { 
    // fifo0
    int_var__fifo0 = _val.convert_to< fifo0_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo0() const {
    return int_var__fifo0;
}
    
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo1(const cpp_int & _val) { 
    // fifo1
    int_var__fifo1 = _val.convert_to< fifo1_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo1() const {
    return int_var__fifo1;
}
    
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo2(const cpp_int & _val) { 
    // fifo2
    int_var__fifo2 = _val.convert_to< fifo2_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo2() const {
    return int_var__fifo2;
}
    
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo3(const cpp_int & _val) { 
    // fifo3
    int_var__fifo3 = _val.convert_to< fifo3_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo3() const {
    return int_var__fifo3;
}
    
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo4(const cpp_int & _val) { 
    // fifo4
    int_var__fifo4 = _val.convert_to< fifo4_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo4() const {
    return int_var__fifo4;
}
    
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo5(const cpp_int & _val) { 
    // fifo5
    int_var__fifo5 = _val.convert_to< fifo5_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo5() const {
    return int_var__fifo5;
}
    
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo6(const cpp_int & _val) { 
    // fifo6
    int_var__fifo6 = _val.convert_to< fifo6_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo6() const {
    return int_var__fifo6;
}
    
void cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo7(const cpp_int & _val) { 
    // fifo7
    int_var__fifo7 = _val.convert_to< fifo7_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_arb_fifo_depth_t::fifo7() const {
    return int_var__fifo7;
}
    
void cap_pics_csr_sta_wrreq_bad_addr_t::src(const cpp_int & _val) { 
    // src
    int_var__src = _val.convert_to< src_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_bad_addr_t::src() const {
    return int_var__src;
}
    
void cap_pics_csr_sta_wrreq_bad_addr_t::tbl_addr(const cpp_int & _val) { 
    // tbl_addr
    int_var__tbl_addr = _val.convert_to< tbl_addr_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_wrreq_bad_addr_t::tbl_addr() const {
    return int_var__tbl_addr;
}
    
void cap_pics_csr_sta_rdreq_bad_addr_t::src(const cpp_int & _val) { 
    // src
    int_var__src = _val.convert_to< src_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_bad_addr_t::src() const {
    return int_var__src;
}
    
void cap_pics_csr_sta_rdreq_bad_addr_t::tbl_addr(const cpp_int & _val) { 
    // tbl_addr
    int_var__tbl_addr = _val.convert_to< tbl_addr_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_rdreq_bad_addr_t::tbl_addr() const {
    return int_var__tbl_addr;
}
    
void cap_pics_csr_sta_cpu_bad_addr_t::value(const cpp_int & _val) { 
    // value
    int_var__value = _val.convert_to< value_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_cpu_bad_addr_t::value() const {
    return int_var__value;
}
    
void cap_pics_csr_sta_bg_bad_addr_t::id(const cpp_int & _val) { 
    // id
    int_var__id = _val.convert_to< id_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_bg_bad_addr_t::id() const {
    return int_var__id;
}
    
void cap_pics_csr_sta_bg_bad_addr_t::start_addr(const cpp_int & _val) { 
    // start_addr
    int_var__start_addr = _val.convert_to< start_addr_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_bg_bad_addr_t::start_addr() const {
    return int_var__start_addr;
}
    
void cap_pics_csr_sta_ecc_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_ecc_t::uncorrectable() const {
    return int_var__uncorrectable;
}
    
void cap_pics_csr_sta_ecc_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_ecc_t::correctable() const {
    return int_var__correctable;
}
    
void cap_pics_csr_sta_ecc_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_ecc_t::syndrome() const {
    return int_var__syndrome;
}
    
void cap_pics_csr_sta_ecc_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_ecc_t::addr() const {
    return int_var__addr;
}
    
void cap_pics_csr_csr_intr_t::dowstream(const cpp_int & _val) { 
    // dowstream
    int_var__dowstream = _val.convert_to< dowstream_cpp_int_t >();
}

cpp_int cap_pics_csr_csr_intr_t::dowstream() const {
    return int_var__dowstream;
}
    
void cap_pics_csr_csr_intr_t::dowstream_enable(const cpp_int & _val) { 
    // dowstream_enable
    int_var__dowstream_enable = _val.convert_to< dowstream_enable_cpp_int_t >();
}

cpp_int cap_pics_csr_csr_intr_t::dowstream_enable() const {
    return int_var__dowstream_enable;
}
    
void cap_pics_csr_cfg_debug_port_t::enable(const cpp_int & _val) { 
    // enable
    int_var__enable = _val.convert_to< enable_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_debug_port_t::enable() const {
    return int_var__enable;
}
    
void cap_pics_csr_cfg_debug_port_t::select(const cpp_int & _val) { 
    // select
    int_var__select = _val.convert_to< select_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_debug_port_t::select() const {
    return int_var__select;
}
    
void cap_pics_csr_cnt_soc_rl_msg_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_soc_rl_msg_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cnt_sram_write_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_sram_write_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cnt_sram_read_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_sram_read_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cnt_axi_por_wrrsp_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_axi_por_wrrsp_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cnt_axi_por_wrreq_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_axi_por_wrreq_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cnt_axi_por_rdrsp_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_axi_por_rdrsp_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cnt_axi_por_rmwreq_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_axi_por_rmwreq_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cnt_axi_por_rdreq_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cnt_axi_por_rdreq_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cfg_scheduler_rl_disable_t::val(const cpp_int & _val) { 
    // val
    int_var__val = _val.convert_to< val_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_scheduler_rl_disable_t::val() const {
    return int_var__val;
}
    
void cap_pics_csr_cfg_scheduler_rl_t::address_offset(const cpp_int & _val) { 
    // address_offset
    int_var__address_offset = _val.convert_to< address_offset_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_scheduler_rl_t::address_offset() const {
    return int_var__address_offset;
}
    
void cap_pics_csr_sta_sram_t::bist_done_fail(const cpp_int & _val) { 
    // bist_done_fail
    int_var__bist_done_fail = _val.convert_to< bist_done_fail_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_sram_t::bist_done_fail() const {
    return int_var__bist_done_fail;
}
    
void cap_pics_csr_sta_sram_t::bist_done_pass(const cpp_int & _val) { 
    // bist_done_pass
    int_var__bist_done_pass = _val.convert_to< bist_done_pass_cpp_int_t >();
}

cpp_int cap_pics_csr_sta_sram_t::bist_done_pass() const {
    return int_var__bist_done_pass;
}
    
void cap_pics_csr_cfg_sram_t::ecc_bypass(const cpp_int & _val) { 
    // ecc_bypass
    int_var__ecc_bypass = _val.convert_to< ecc_bypass_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_sram_t::ecc_bypass() const {
    return int_var__ecc_bypass;
}
    
void cap_pics_csr_cfg_sram_t::ecc_disable_cor(const cpp_int & _val) { 
    // ecc_disable_cor
    int_var__ecc_disable_cor = _val.convert_to< ecc_disable_cor_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_sram_t::ecc_disable_cor() const {
    return int_var__ecc_disable_cor;
}
    
void cap_pics_csr_cfg_sram_t::ecc_disable_det(const cpp_int & _val) { 
    // ecc_disable_det
    int_var__ecc_disable_det = _val.convert_to< ecc_disable_det_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_sram_t::ecc_disable_det() const {
    return int_var__ecc_disable_det;
}
    
void cap_pics_csr_cfg_sram_t::bist_run(const cpp_int & _val) { 
    // bist_run
    int_var__bist_run = _val.convert_to< bist_run_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_sram_t::bist_run() const {
    return int_var__bist_run;
}
    
void cap_pics_csr_cfg_bg_update_profile_enable_t::vector(const cpp_int & _val) { 
    // vector
    int_var__vector = _val.convert_to< vector_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_enable_t::vector() const {
    return int_var__vector;
}
    
void cap_pics_csr_cfg_bg_update_profile_t::start_addr(const cpp_int & _val) { 
    // start_addr
    int_var__start_addr = _val.convert_to< start_addr_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::start_addr() const {
    return int_var__start_addr;
}
    
void cap_pics_csr_cfg_bg_update_profile_t::end_addr(const cpp_int & _val) { 
    // end_addr
    int_var__end_addr = _val.convert_to< end_addr_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::end_addr() const {
    return int_var__end_addr;
}
    
void cap_pics_csr_cfg_bg_update_profile_t::scale(const cpp_int & _val) { 
    // scale
    int_var__scale = _val.convert_to< scale_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::scale() const {
    return int_var__scale;
}
    
void cap_pics_csr_cfg_bg_update_profile_t::timer(const cpp_int & _val) { 
    // timer
    int_var__timer = _val.convert_to< timer_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::timer() const {
    return int_var__timer;
}
    
void cap_pics_csr_cfg_bg_update_profile_t::opcode(const cpp_int & _val) { 
    // opcode
    int_var__opcode = _val.convert_to< opcode_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::opcode() const {
    return int_var__opcode;
}
    
void cap_pics_csr_cfg_bg_update_profile_t::max_cycle(const cpp_int & _val) { 
    // max_cycle
    int_var__max_cycle = _val.convert_to< max_cycle_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::max_cycle() const {
    return int_var__max_cycle;
}
    
void cap_pics_csr_cfg_bg_update_profile_t::rlimit_en(const cpp_int & _val) { 
    // rlimit_en
    int_var__rlimit_en = _val.convert_to< rlimit_en_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::rlimit_en() const {
    return int_var__rlimit_en;
}
    
void cap_pics_csr_cfg_bg_update_profile_t::mode(const cpp_int & _val) { 
    // mode
    int_var__mode = _val.convert_to< mode_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_bg_update_profile_t::mode() const {
    return int_var__mode;
}
    
void cap_pics_csr_cfg_table_profile_t::start_addr(const cpp_int & _val) { 
    // start_addr
    int_var__start_addr = _val.convert_to< start_addr_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_table_profile_t::start_addr() const {
    return int_var__start_addr;
}
    
void cap_pics_csr_cfg_table_profile_t::end_addr(const cpp_int & _val) { 
    // end_addr
    int_var__end_addr = _val.convert_to< end_addr_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_table_profile_t::end_addr() const {
    return int_var__end_addr;
}
    
void cap_pics_csr_cfg_table_profile_t::width(const cpp_int & _val) { 
    // width
    int_var__width = _val.convert_to< width_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_table_profile_t::width() const {
    return int_var__width;
}
    
void cap_pics_csr_cfg_table_profile_t::hash(const cpp_int & _val) { 
    // hash
    int_var__hash = _val.convert_to< hash_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_table_profile_t::hash() const {
    return int_var__hash;
}
    
void cap_pics_csr_cfg_table_profile_t::opcode(const cpp_int & _val) { 
    // opcode
    int_var__opcode = _val.convert_to< opcode_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_table_profile_t::opcode() const {
    return int_var__opcode;
}
    
void cap_pics_csr_cfg_table_profile_t::log2bkts(const cpp_int & _val) { 
    // log2bkts
    int_var__log2bkts = _val.convert_to< log2bkts_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_table_profile_t::log2bkts() const {
    return int_var__log2bkts;
}
    
void cap_pics_csr_cfg_table_profile_t::axishift(const cpp_int & _val) { 
    // axishift
    int_var__axishift = _val.convert_to< axishift_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_table_profile_t::axishift() const {
    return int_var__axishift;
}
    
void cap_pics_csr_cfg_table_profile_t::rlimit_en(const cpp_int & _val) { 
    // rlimit_en
    int_var__rlimit_en = _val.convert_to< rlimit_en_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_table_profile_t::rlimit_en() const {
    return int_var__rlimit_en;
}
    
void cap_pics_csr_cfg_stage_id_t::val0(const cpp_int & _val) { 
    // val0
    int_var__val0 = _val.convert_to< val0_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_stage_id_t::val0() const {
    return int_var__val0;
}
    
void cap_pics_csr_cfg_stage_id_t::val1(const cpp_int & _val) { 
    // val1
    int_var__val1 = _val.convert_to< val1_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_stage_id_t::val1() const {
    return int_var__val1;
}
    
void cap_pics_csr_cfg_stage_id_t::val2(const cpp_int & _val) { 
    // val2
    int_var__val2 = _val.convert_to< val2_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_stage_id_t::val2() const {
    return int_var__val2;
}
    
void cap_pics_csr_cfg_stage_id_t::val3(const cpp_int & _val) { 
    // val3
    int_var__val3 = _val.convert_to< val3_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_stage_id_t::val3() const {
    return int_var__val3;
}
    
void cap_pics_csr_cfg_stage_id_t::val4(const cpp_int & _val) { 
    // val4
    int_var__val4 = _val.convert_to< val4_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_stage_id_t::val4() const {
    return int_var__val4;
}
    
void cap_pics_csr_cfg_stage_id_t::val5(const cpp_int & _val) { 
    // val5
    int_var__val5 = _val.convert_to< val5_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_stage_id_t::val5() const {
    return int_var__val5;
}
    
void cap_pics_csr_cfg_stage_id_t::val6(const cpp_int & _val) { 
    // val6
    int_var__val6 = _val.convert_to< val6_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_stage_id_t::val6() const {
    return int_var__val6;
}
    
void cap_pics_csr_cfg_stage_id_t::val7(const cpp_int & _val) { 
    // val7
    int_var__val7 = _val.convert_to< val7_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_stage_id_t::val7() const {
    return int_var__val7;
}
    
void cap_pics_csr_cfg_cpu_req_timeout_t::max_cycle(const cpp_int & _val) { 
    // max_cycle
    int_var__max_cycle = _val.convert_to< max_cycle_cpp_int_t >();
}

cpp_int cap_pics_csr_cfg_cpu_req_timeout_t::max_cycle() const {
    return int_var__max_cycle;
}
    
void cap_pics_csr_base_t::scratch_reg(const cpp_int & _val) { 
    // scratch_reg
    int_var__scratch_reg = _val.convert_to< scratch_reg_cpp_int_t >();
}

cpp_int cap_pics_csr_base_t::scratch_reg() const {
    return int_var__scratch_reg;
}
    
#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_bg_int_enable_clear_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "unfinished_bg0_enable")) { field_val = unfinished_bg0_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg1_enable")) { field_val = unfinished_bg1_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg2_enable")) { field_val = unfinished_bg2_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg3_enable")) { field_val = unfinished_bg3_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg4_enable")) { field_val = unfinished_bg4_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg5_enable")) { field_val = unfinished_bg5_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg6_enable")) { field_val = unfinished_bg6_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg7_enable")) { field_val = unfinished_bg7_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg8_enable")) { field_val = unfinished_bg8_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg9_enable")) { field_val = unfinished_bg9_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg10_enable")) { field_val = unfinished_bg10_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg11_enable")) { field_val = unfinished_bg11_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg12_enable")) { field_val = unfinished_bg12_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg13_enable")) { field_val = unfinished_bg13_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg14_enable")) { field_val = unfinished_bg14_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg15_enable")) { field_val = unfinished_bg15_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_bg_int_test_set_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "unfinished_bg0_interrupt")) { field_val = unfinished_bg0_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg1_interrupt")) { field_val = unfinished_bg1_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg2_interrupt")) { field_val = unfinished_bg2_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg3_interrupt")) { field_val = unfinished_bg3_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg4_interrupt")) { field_val = unfinished_bg4_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg5_interrupt")) { field_val = unfinished_bg5_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg6_interrupt")) { field_val = unfinished_bg6_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg7_interrupt")) { field_val = unfinished_bg7_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg8_interrupt")) { field_val = unfinished_bg8_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg9_interrupt")) { field_val = unfinished_bg9_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg10_interrupt")) { field_val = unfinished_bg10_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg11_interrupt")) { field_val = unfinished_bg11_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg12_interrupt")) { field_val = unfinished_bg12_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg13_interrupt")) { field_val = unfinished_bg13_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg14_interrupt")) { field_val = unfinished_bg14_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg15_interrupt")) { field_val = unfinished_bg15_interrupt(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_bg_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = intreg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_badaddr_int_enable_clear_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rdreq0_bad_addr_enable")) { field_val = rdreq0_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq0_bad_addr_enable")) { field_val = wrreq0_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq1_bad_addr_enable")) { field_val = rdreq1_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq1_bad_addr_enable")) { field_val = wrreq1_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq2_bad_addr_enable")) { field_val = rdreq2_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq2_bad_addr_enable")) { field_val = wrreq2_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq3_bad_addr_enable")) { field_val = rdreq3_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq3_bad_addr_enable")) { field_val = wrreq3_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq4_bad_addr_enable")) { field_val = rdreq4_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq4_bad_addr_enable")) { field_val = wrreq4_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq5_bad_addr_enable")) { field_val = rdreq5_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq5_bad_addr_enable")) { field_val = wrreq5_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq6_bad_addr_enable")) { field_val = rdreq6_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq6_bad_addr_enable")) { field_val = wrreq6_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq7_bad_addr_enable")) { field_val = rdreq7_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq7_bad_addr_enable")) { field_val = wrreq7_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpu_bad_addr_enable")) { field_val = cpu_bad_addr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "bg_bad_addr_enable")) { field_val = bg_bad_addr_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_badaddr_int_test_set_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rdreq0_bad_addr_interrupt")) { field_val = rdreq0_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq0_bad_addr_interrupt")) { field_val = wrreq0_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq1_bad_addr_interrupt")) { field_val = rdreq1_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq1_bad_addr_interrupt")) { field_val = wrreq1_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq2_bad_addr_interrupt")) { field_val = rdreq2_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq2_bad_addr_interrupt")) { field_val = wrreq2_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq3_bad_addr_interrupt")) { field_val = rdreq3_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq3_bad_addr_interrupt")) { field_val = wrreq3_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq4_bad_addr_interrupt")) { field_val = rdreq4_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq4_bad_addr_interrupt")) { field_val = wrreq4_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq5_bad_addr_interrupt")) { field_val = rdreq5_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq5_bad_addr_interrupt")) { field_val = wrreq5_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq6_bad_addr_interrupt")) { field_val = rdreq6_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq6_bad_addr_interrupt")) { field_val = wrreq6_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq7_bad_addr_interrupt")) { field_val = rdreq7_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq7_bad_addr_interrupt")) { field_val = wrreq7_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpu_bad_addr_interrupt")) { field_val = cpu_bad_addr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "bg_bad_addr_interrupt")) { field_val = bg_bad_addr_interrupt(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_badaddr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = intreg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_pics_int_enable_clear_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable_ecc_enable")) { field_val = uncorrectable_ecc_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable_ecc_enable")) { field_val = correctable_ecc_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "too_many_rl_sch_error_enable")) { field_val = too_many_rl_sch_error_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "picc_enable")) { field_val = picc_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_pics_intreg_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable_ecc_interrupt")) { field_val = uncorrectable_ecc_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable_ecc_interrupt")) { field_val = correctable_ecc_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "too_many_rl_sch_error_interrupt")) { field_val = too_many_rl_sch_error_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "picc_interrupt")) { field_val = picc_interrupt(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_pics_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = intreg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_intreg_status_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "int_pics_interrupt")) { field_val = int_pics_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_badaddr_interrupt")) { field_val = int_badaddr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_bg_interrupt")) { field_val = int_bg_interrupt(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_groups_int_enable_rw_reg_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "int_pics_enable")) { field_val = int_pics_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_badaddr_enable")) { field_val = int_badaddr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_bg_enable")) { field_val = int_bg_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_intgrp_status_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = intreg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_rw_reg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_rw_reg.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_update_data_entry_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { field_val = data(); field_found=1; }
    if(!field_found && !strcmp(field_name, "mask")) { field_val = mask(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_update_data_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = entry.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_update_addr_entry_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "address")) { field_val = address(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_update_addr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = entry.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_bg_sm_entry_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "active")) { field_val = active(); field_found=1; }
    if(!field_found && !strcmp(field_name, "timer")) { field_val = timer(); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { field_val = addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_bg_sm_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_entry_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { field_val = data(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ecc")) { field_val = ecc(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_bw_mon_wr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "outstanding")) { field_val = outstanding(); field_found=1; }
    if(!field_found && !strcmp(field_name, "dess_rdy")) { field_val = dess_rdy(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "maxv")) { field_val = maxv(); field_found=1; }
    if(!field_found && !strcmp(field_name, "avrg")) { field_val = avrg(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_wr_latency_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "maxv")) { field_val = maxv(); field_found=1; }
    if(!field_found && !strcmp(field_name, "avrg")) { field_val = avrg(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_bw_mon_rd_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "outstanding")) { field_val = outstanding(); field_found=1; }
    if(!field_found && !strcmp(field_name, "dess_rdy")) { field_val = dess_rdy(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "maxv")) { field_val = maxv(); field_found=1; }
    if(!field_found && !strcmp(field_name, "avrg")) { field_val = avrg(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_rd_latency_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "maxv")) { field_val = maxv(); field_found=1; }
    if(!field_found && !strcmp(field_name, "avrg")) { field_val = avrg(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_axi_bw_mon_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "alpha")) { field_val = alpha(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cycle")) { field_val = cycle(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rcache")) { field_val = rcache(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rcache_msk")) { field_val = rcache_msk(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wcache")) { field_val = wcache(); field_found=1; }
    if(!field_found && !strcmp(field_name, "wcache_msk")) { field_val = wcache_msk(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_wrrsp_fifo_depth_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { field_val = fifo0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { field_val = fifo1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { field_val = fifo2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { field_val = fifo3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { field_val = fifo4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { field_val = fifo5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { field_val = fifo6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { field_val = fifo7(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { field_val = fifo0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { field_val = fifo1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { field_val = fifo2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { field_val = fifo3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { field_val = fifo4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { field_val = fifo5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { field_val = fifo6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { field_val = fifo7(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { field_val = fifo0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { field_val = fifo1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { field_val = fifo2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { field_val = fifo3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { field_val = fifo4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { field_val = fifo5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { field_val = fifo6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { field_val = fifo7(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_rdrsp_fifo_depth_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { field_val = fifo0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { field_val = fifo1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { field_val = fifo2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { field_val = fifo3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { field_val = fifo4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { field_val = fifo5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { field_val = fifo6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { field_val = fifo7(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_rdreq_arb_fifo_depth_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { field_val = fifo0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { field_val = fifo1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { field_val = fifo2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { field_val = fifo3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { field_val = fifo4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { field_val = fifo5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { field_val = fifo6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { field_val = fifo7(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_wrreq_bad_addr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "src")) { field_val = src(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tbl_addr")) { field_val = tbl_addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_rdreq_bad_addr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "src")) { field_val = src(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tbl_addr")) { field_val = tbl_addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_cpu_bad_addr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "value")) { field_val = value(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_bg_bad_addr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "id")) { field_val = id(); field_found=1; }
    if(!field_found && !strcmp(field_name, "start_addr")) { field_val = start_addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_ecc_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { field_val = uncorrectable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { field_val = correctable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { field_val = syndrome(); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { field_val = addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_csr_intr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "dowstream")) { field_val = dowstream(); field_found=1; }
    if(!field_found && !strcmp(field_name, "dowstream_enable")) { field_val = dowstream_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_debug_port_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "enable")) { field_val = enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "select")) { field_val = select(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_soc_rl_msg_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_sram_write_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_sram_read_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_wrrsp_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_wrreq_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_rdrsp_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_rmwreq_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_rdreq_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_scheduler_rl_disable_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { field_val = val(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_scheduler_rl_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "address_offset")) { field_val = address_offset(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_sram_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "bist_done_fail")) { field_val = bist_done_fail(); field_found=1; }
    if(!field_found && !strcmp(field_name, "bist_done_pass")) { field_val = bist_done_pass(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_sram_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "ecc_bypass")) { field_val = ecc_bypass(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ecc_disable_cor")) { field_val = ecc_disable_cor(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ecc_disable_det")) { field_val = ecc_disable_det(); field_found=1; }
    if(!field_found && !strcmp(field_name, "bist_run")) { field_val = bist_run(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_bg_update_profile_enable_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "vector")) { field_val = vector(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_bg_update_profile_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "start_addr")) { field_val = start_addr(); field_found=1; }
    if(!field_found && !strcmp(field_name, "end_addr")) { field_val = end_addr(); field_found=1; }
    if(!field_found && !strcmp(field_name, "scale")) { field_val = scale(); field_found=1; }
    if(!field_found && !strcmp(field_name, "timer")) { field_val = timer(); field_found=1; }
    if(!field_found && !strcmp(field_name, "opcode")) { field_val = opcode(); field_found=1; }
    if(!field_found && !strcmp(field_name, "max_cycle")) { field_val = max_cycle(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rlimit_en")) { field_val = rlimit_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "mode")) { field_val = mode(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_table_profile_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "start_addr")) { field_val = start_addr(); field_found=1; }
    if(!field_found && !strcmp(field_name, "end_addr")) { field_val = end_addr(); field_found=1; }
    if(!field_found && !strcmp(field_name, "width")) { field_val = width(); field_found=1; }
    if(!field_found && !strcmp(field_name, "hash")) { field_val = hash(); field_found=1; }
    if(!field_found && !strcmp(field_name, "opcode")) { field_val = opcode(); field_found=1; }
    if(!field_found && !strcmp(field_name, "log2bkts")) { field_val = log2bkts(); field_found=1; }
    if(!field_found && !strcmp(field_name, "axishift")) { field_val = axishift(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rlimit_en")) { field_val = rlimit_en(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_stage_id_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val0")) { field_val = val0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "val1")) { field_val = val1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "val2")) { field_val = val2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "val3")) { field_val = val3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "val4")) { field_val = val4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "val5")) { field_val = val5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "val6")) { field_val = val6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "val7")) { field_val = val7(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_cpu_req_timeout_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "max_cycle")) { field_val = max_cycle(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_base_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "scratch_reg")) { field_val = scratch_reg(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = base.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_cpu_req_timeout.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_stage_id.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_bg_update_profile_enable.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_sram.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_sram.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_scheduler_rl_disable.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_soc_rl_msg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_debug_port.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = csr_intr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_ecc.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_bg_bad_addr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_cpu_bad_addr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_rdreq_bad_addr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_wrreq_bad_addr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_rdreq_arb_fifo_depth.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_rdrsp_fifo_depth.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_wrreq_addr_arb_fifo_depth.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_wrreq_data_arb_fifo_depth.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_wrrsp_fifo_depth.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_axi_bw_mon.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_rd_latency.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_rd_bandwidth.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_rd_transactions.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_axi_bw_mon_rd.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_wr_latency.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_wr_bandwidth.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_wr_transactions.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_axi_bw_mon_wr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_sram.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_bg_sm.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_sram_update_addr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_sram_update_data.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = picc.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_groups.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_pics.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_badaddr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_bg.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_bg_int_enable_clear_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "unfinished_bg0_enable")) { unfinished_bg0_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg1_enable")) { unfinished_bg1_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg2_enable")) { unfinished_bg2_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg3_enable")) { unfinished_bg3_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg4_enable")) { unfinished_bg4_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg5_enable")) { unfinished_bg5_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg6_enable")) { unfinished_bg6_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg7_enable")) { unfinished_bg7_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg8_enable")) { unfinished_bg8_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg9_enable")) { unfinished_bg9_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg10_enable")) { unfinished_bg10_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg11_enable")) { unfinished_bg11_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg12_enable")) { unfinished_bg12_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg13_enable")) { unfinished_bg13_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg14_enable")) { unfinished_bg14_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg15_enable")) { unfinished_bg15_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_bg_int_test_set_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "unfinished_bg0_interrupt")) { unfinished_bg0_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg1_interrupt")) { unfinished_bg1_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg2_interrupt")) { unfinished_bg2_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg3_interrupt")) { unfinished_bg3_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg4_interrupt")) { unfinished_bg4_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg5_interrupt")) { unfinished_bg5_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg6_interrupt")) { unfinished_bg6_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg7_interrupt")) { unfinished_bg7_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg8_interrupt")) { unfinished_bg8_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg9_interrupt")) { unfinished_bg9_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg10_interrupt")) { unfinished_bg10_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg11_interrupt")) { unfinished_bg11_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg12_interrupt")) { unfinished_bg12_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg13_interrupt")) { unfinished_bg13_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg14_interrupt")) { unfinished_bg14_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unfinished_bg15_interrupt")) { unfinished_bg15_interrupt(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_bg_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = intreg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_badaddr_int_enable_clear_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rdreq0_bad_addr_enable")) { rdreq0_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq0_bad_addr_enable")) { wrreq0_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq1_bad_addr_enable")) { rdreq1_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq1_bad_addr_enable")) { wrreq1_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq2_bad_addr_enable")) { rdreq2_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq2_bad_addr_enable")) { wrreq2_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq3_bad_addr_enable")) { rdreq3_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq3_bad_addr_enable")) { wrreq3_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq4_bad_addr_enable")) { rdreq4_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq4_bad_addr_enable")) { wrreq4_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq5_bad_addr_enable")) { rdreq5_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq5_bad_addr_enable")) { wrreq5_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq6_bad_addr_enable")) { rdreq6_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq6_bad_addr_enable")) { wrreq6_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq7_bad_addr_enable")) { rdreq7_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq7_bad_addr_enable")) { wrreq7_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpu_bad_addr_enable")) { cpu_bad_addr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "bg_bad_addr_enable")) { bg_bad_addr_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_badaddr_int_test_set_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rdreq0_bad_addr_interrupt")) { rdreq0_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq0_bad_addr_interrupt")) { wrreq0_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq1_bad_addr_interrupt")) { rdreq1_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq1_bad_addr_interrupt")) { wrreq1_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq2_bad_addr_interrupt")) { rdreq2_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq2_bad_addr_interrupt")) { wrreq2_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq3_bad_addr_interrupt")) { rdreq3_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq3_bad_addr_interrupt")) { wrreq3_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq4_bad_addr_interrupt")) { rdreq4_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq4_bad_addr_interrupt")) { wrreq4_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq5_bad_addr_interrupt")) { rdreq5_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq5_bad_addr_interrupt")) { wrreq5_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq6_bad_addr_interrupt")) { rdreq6_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq6_bad_addr_interrupt")) { wrreq6_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rdreq7_bad_addr_interrupt")) { rdreq7_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wrreq7_bad_addr_interrupt")) { wrreq7_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpu_bad_addr_interrupt")) { cpu_bad_addr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "bg_bad_addr_interrupt")) { bg_bad_addr_interrupt(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_badaddr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = intreg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_pics_int_enable_clear_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable_ecc_enable")) { uncorrectable_ecc_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable_ecc_enable")) { correctable_ecc_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "too_many_rl_sch_error_enable")) { too_many_rl_sch_error_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "picc_enable")) { picc_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_pics_intreg_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable_ecc_interrupt")) { uncorrectable_ecc_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable_ecc_interrupt")) { correctable_ecc_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "too_many_rl_sch_error_interrupt")) { too_many_rl_sch_error_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "picc_interrupt")) { picc_interrupt(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_pics_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = intreg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_intreg_status_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "int_pics_interrupt")) { int_pics_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_badaddr_interrupt")) { int_badaddr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_bg_interrupt")) { int_bg_interrupt(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_int_groups_int_enable_rw_reg_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "int_pics_enable")) { int_pics_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_badaddr_enable")) { int_badaddr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_bg_enable")) { int_bg_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_intgrp_status_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = intreg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_rw_reg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_rw_reg.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_update_data_entry_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { data(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "mask")) { mask(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_update_data_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = entry.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_update_addr_entry_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "address")) { address(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_update_addr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = entry.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_bg_sm_entry_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "active")) { active(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "timer")) { timer(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_bg_sm_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_entry_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { data(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ecc")) { ecc(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_dhs_sram_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_bw_mon_wr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "outstanding")) { outstanding(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "dess_rdy")) { dess_rdy(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "maxv")) { maxv(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "avrg")) { avrg(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_wr_latency_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "maxv")) { maxv(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "avrg")) { avrg(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_bw_mon_rd_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "outstanding")) { outstanding(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "dess_rdy")) { dess_rdy(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "maxv")) { maxv(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "avrg")) { avrg(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_axi_bw_mon_rd_latency_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "maxv")) { maxv(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "avrg")) { avrg(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_axi_bw_mon_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "alpha")) { alpha(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cycle")) { cycle(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rcache")) { rcache(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rcache_msk")) { rcache_msk(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wcache")) { wcache(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "wcache_msk")) { wcache_msk(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_wrrsp_fifo_depth_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { fifo0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { fifo1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { fifo2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { fifo3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { fifo4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { fifo5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { fifo6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { fifo7(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { fifo0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { fifo1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { fifo2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { fifo3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { fifo4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { fifo5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { fifo6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { fifo7(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { fifo0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { fifo1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { fifo2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { fifo3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { fifo4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { fifo5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { fifo6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { fifo7(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_rdrsp_fifo_depth_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { fifo0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { fifo1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { fifo2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { fifo3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { fifo4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { fifo5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { fifo6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { fifo7(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_rdreq_arb_fifo_depth_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "fifo0")) { fifo0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo1")) { fifo1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo2")) { fifo2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo3")) { fifo3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo4")) { fifo4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo5")) { fifo5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo6")) { fifo6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "fifo7")) { fifo7(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_wrreq_bad_addr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "src")) { src(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tbl_addr")) { tbl_addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_rdreq_bad_addr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "src")) { src(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tbl_addr")) { tbl_addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_cpu_bad_addr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "value")) { value(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_bg_bad_addr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "id")) { id(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "start_addr")) { start_addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_ecc_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { uncorrectable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { correctable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { syndrome(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_csr_intr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "dowstream")) { dowstream(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "dowstream_enable")) { dowstream_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_debug_port_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "enable")) { enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "select")) { select(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_soc_rl_msg_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_sram_write_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_sram_read_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_wrrsp_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_wrreq_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_rdrsp_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_rmwreq_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cnt_axi_por_rdreq_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_scheduler_rl_disable_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val")) { val(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_scheduler_rl_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "address_offset")) { address_offset(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_sta_sram_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "bist_done_fail")) { bist_done_fail(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "bist_done_pass")) { bist_done_pass(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_sram_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "ecc_bypass")) { ecc_bypass(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ecc_disable_cor")) { ecc_disable_cor(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ecc_disable_det")) { ecc_disable_det(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "bist_run")) { bist_run(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_bg_update_profile_enable_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "vector")) { vector(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_bg_update_profile_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "start_addr")) { start_addr(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "end_addr")) { end_addr(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "scale")) { scale(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "timer")) { timer(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "opcode")) { opcode(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "max_cycle")) { max_cycle(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rlimit_en")) { rlimit_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "mode")) { mode(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_table_profile_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "start_addr")) { start_addr(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "end_addr")) { end_addr(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "width")) { width(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "hash")) { hash(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "opcode")) { opcode(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "log2bkts")) { log2bkts(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "axishift")) { axishift(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rlimit_en")) { rlimit_en(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_stage_id_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "val0")) { val0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "val1")) { val1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "val2")) { val2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "val3")) { val3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "val4")) { val4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "val5")) { val5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "val6")) { val6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "val7")) { val7(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_cfg_cpu_req_timeout_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "max_cycle")) { max_cycle(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_base_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "scratch_reg")) { scratch_reg(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pics_csr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = base.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_cpu_req_timeout.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_stage_id.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_bg_update_profile_enable.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_sram.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_sram.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_scheduler_rl_disable.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_soc_rl_msg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_debug_port.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = csr_intr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_ecc.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_bg_bad_addr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_cpu_bad_addr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_rdreq_bad_addr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_wrreq_bad_addr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_rdreq_arb_fifo_depth.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_rdrsp_fifo_depth.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_wrreq_addr_arb_fifo_depth.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_wrreq_data_arb_fifo_depth.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_wrrsp_fifo_depth.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_axi_bw_mon.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_rd_latency.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_rd_bandwidth.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_rd_transactions.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_axi_bw_mon_rd.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_wr_latency.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_wr_bandwidth.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_axi_bw_mon_wr_transactions.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_axi_bw_mon_wr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_sram.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_bg_sm.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_sram_update_addr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_sram_update_data.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = picc.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_groups.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_pics.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_badaddr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_bg.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_bg_int_enable_clear_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("unfinished_bg0_enable");
    ret_vec.push_back("unfinished_bg1_enable");
    ret_vec.push_back("unfinished_bg2_enable");
    ret_vec.push_back("unfinished_bg3_enable");
    ret_vec.push_back("unfinished_bg4_enable");
    ret_vec.push_back("unfinished_bg5_enable");
    ret_vec.push_back("unfinished_bg6_enable");
    ret_vec.push_back("unfinished_bg7_enable");
    ret_vec.push_back("unfinished_bg8_enable");
    ret_vec.push_back("unfinished_bg9_enable");
    ret_vec.push_back("unfinished_bg10_enable");
    ret_vec.push_back("unfinished_bg11_enable");
    ret_vec.push_back("unfinished_bg12_enable");
    ret_vec.push_back("unfinished_bg13_enable");
    ret_vec.push_back("unfinished_bg14_enable");
    ret_vec.push_back("unfinished_bg15_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_bg_int_test_set_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("unfinished_bg0_interrupt");
    ret_vec.push_back("unfinished_bg1_interrupt");
    ret_vec.push_back("unfinished_bg2_interrupt");
    ret_vec.push_back("unfinished_bg3_interrupt");
    ret_vec.push_back("unfinished_bg4_interrupt");
    ret_vec.push_back("unfinished_bg5_interrupt");
    ret_vec.push_back("unfinished_bg6_interrupt");
    ret_vec.push_back("unfinished_bg7_interrupt");
    ret_vec.push_back("unfinished_bg8_interrupt");
    ret_vec.push_back("unfinished_bg9_interrupt");
    ret_vec.push_back("unfinished_bg10_interrupt");
    ret_vec.push_back("unfinished_bg11_interrupt");
    ret_vec.push_back("unfinished_bg12_interrupt");
    ret_vec.push_back("unfinished_bg13_interrupt");
    ret_vec.push_back("unfinished_bg14_interrupt");
    ret_vec.push_back("unfinished_bg15_interrupt");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_bg_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : intreg.get_fields(level-1)) {
            ret_vec.push_back("intreg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_test_set.get_fields(level-1)) {
            ret_vec.push_back("int_test_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_set.get_fields(level-1)) {
            ret_vec.push_back("int_enable_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_clear.get_fields(level-1)) {
            ret_vec.push_back("int_enable_clear." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_badaddr_int_enable_clear_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("rdreq0_bad_addr_enable");
    ret_vec.push_back("wrreq0_bad_addr_enable");
    ret_vec.push_back("rdreq1_bad_addr_enable");
    ret_vec.push_back("wrreq1_bad_addr_enable");
    ret_vec.push_back("rdreq2_bad_addr_enable");
    ret_vec.push_back("wrreq2_bad_addr_enable");
    ret_vec.push_back("rdreq3_bad_addr_enable");
    ret_vec.push_back("wrreq3_bad_addr_enable");
    ret_vec.push_back("rdreq4_bad_addr_enable");
    ret_vec.push_back("wrreq4_bad_addr_enable");
    ret_vec.push_back("rdreq5_bad_addr_enable");
    ret_vec.push_back("wrreq5_bad_addr_enable");
    ret_vec.push_back("rdreq6_bad_addr_enable");
    ret_vec.push_back("wrreq6_bad_addr_enable");
    ret_vec.push_back("rdreq7_bad_addr_enable");
    ret_vec.push_back("wrreq7_bad_addr_enable");
    ret_vec.push_back("cpu_bad_addr_enable");
    ret_vec.push_back("bg_bad_addr_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_badaddr_int_test_set_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("rdreq0_bad_addr_interrupt");
    ret_vec.push_back("wrreq0_bad_addr_interrupt");
    ret_vec.push_back("rdreq1_bad_addr_interrupt");
    ret_vec.push_back("wrreq1_bad_addr_interrupt");
    ret_vec.push_back("rdreq2_bad_addr_interrupt");
    ret_vec.push_back("wrreq2_bad_addr_interrupt");
    ret_vec.push_back("rdreq3_bad_addr_interrupt");
    ret_vec.push_back("wrreq3_bad_addr_interrupt");
    ret_vec.push_back("rdreq4_bad_addr_interrupt");
    ret_vec.push_back("wrreq4_bad_addr_interrupt");
    ret_vec.push_back("rdreq5_bad_addr_interrupt");
    ret_vec.push_back("wrreq5_bad_addr_interrupt");
    ret_vec.push_back("rdreq6_bad_addr_interrupt");
    ret_vec.push_back("wrreq6_bad_addr_interrupt");
    ret_vec.push_back("rdreq7_bad_addr_interrupt");
    ret_vec.push_back("wrreq7_bad_addr_interrupt");
    ret_vec.push_back("cpu_bad_addr_interrupt");
    ret_vec.push_back("bg_bad_addr_interrupt");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_badaddr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : intreg.get_fields(level-1)) {
            ret_vec.push_back("intreg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_test_set.get_fields(level-1)) {
            ret_vec.push_back("int_test_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_set.get_fields(level-1)) {
            ret_vec.push_back("int_enable_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_clear.get_fields(level-1)) {
            ret_vec.push_back("int_enable_clear." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_pics_int_enable_clear_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("uncorrectable_ecc_enable");
    ret_vec.push_back("correctable_ecc_enable");
    ret_vec.push_back("too_many_rl_sch_error_enable");
    ret_vec.push_back("picc_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_pics_intreg_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("uncorrectable_ecc_interrupt");
    ret_vec.push_back("correctable_ecc_interrupt");
    ret_vec.push_back("too_many_rl_sch_error_interrupt");
    ret_vec.push_back("picc_interrupt");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_pics_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : intreg.get_fields(level-1)) {
            ret_vec.push_back("intreg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_test_set.get_fields(level-1)) {
            ret_vec.push_back("int_test_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_set.get_fields(level-1)) {
            ret_vec.push_back("int_enable_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_clear.get_fields(level-1)) {
            ret_vec.push_back("int_enable_clear." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_intreg_status_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("int_pics_interrupt");
    ret_vec.push_back("int_badaddr_interrupt");
    ret_vec.push_back("int_bg_interrupt");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_int_groups_int_enable_rw_reg_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("int_pics_enable");
    ret_vec.push_back("int_badaddr_enable");
    ret_vec.push_back("int_bg_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_intgrp_status_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : intreg.get_fields(level-1)) {
            ret_vec.push_back("intreg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_rw_reg.get_fields(level-1)) {
            ret_vec.push_back("int_enable_rw_reg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_rw_reg.get_fields(level-1)) {
            ret_vec.push_back("int_rw_reg." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_dhs_sram_update_data_entry_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("data");
    ret_vec.push_back("mask");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_dhs_sram_update_data_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : entry.get_fields(level-1)) {
            ret_vec.push_back("entry." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_dhs_sram_update_addr_entry_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("address");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_dhs_sram_update_addr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : entry.get_fields(level-1)) {
            ret_vec.push_back("entry." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_dhs_bg_sm_entry_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("active");
    ret_vec.push_back("timer");
    ret_vec.push_back("addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_dhs_bg_sm_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_dhs_sram_entry_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("data");
    ret_vec.push_back("ecc");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_dhs_sram_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_axi_bw_mon_wr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_axi_bw_mon_wr_transactions_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("outstanding");
    ret_vec.push_back("dess_rdy");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_axi_bw_mon_wr_bandwidth_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("maxv");
    ret_vec.push_back("avrg");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_axi_bw_mon_wr_latency_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("maxv");
    ret_vec.push_back("avrg");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_axi_bw_mon_rd_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_axi_bw_mon_rd_transactions_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("outstanding");
    ret_vec.push_back("dess_rdy");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_axi_bw_mon_rd_bandwidth_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("maxv");
    ret_vec.push_back("avrg");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_axi_bw_mon_rd_latency_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("maxv");
    ret_vec.push_back("avrg");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_axi_bw_mon_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("alpha");
    ret_vec.push_back("cycle");
    ret_vec.push_back("rcache");
    ret_vec.push_back("rcache_msk");
    ret_vec.push_back("wcache");
    ret_vec.push_back("wcache_msk");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_wrrsp_fifo_depth_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("fifo0");
    ret_vec.push_back("fifo1");
    ret_vec.push_back("fifo2");
    ret_vec.push_back("fifo3");
    ret_vec.push_back("fifo4");
    ret_vec.push_back("fifo5");
    ret_vec.push_back("fifo6");
    ret_vec.push_back("fifo7");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_wrreq_data_arb_fifo_depth_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("fifo0");
    ret_vec.push_back("fifo1");
    ret_vec.push_back("fifo2");
    ret_vec.push_back("fifo3");
    ret_vec.push_back("fifo4");
    ret_vec.push_back("fifo5");
    ret_vec.push_back("fifo6");
    ret_vec.push_back("fifo7");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_wrreq_addr_arb_fifo_depth_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("fifo0");
    ret_vec.push_back("fifo1");
    ret_vec.push_back("fifo2");
    ret_vec.push_back("fifo3");
    ret_vec.push_back("fifo4");
    ret_vec.push_back("fifo5");
    ret_vec.push_back("fifo6");
    ret_vec.push_back("fifo7");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_rdrsp_fifo_depth_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("fifo0");
    ret_vec.push_back("fifo1");
    ret_vec.push_back("fifo2");
    ret_vec.push_back("fifo3");
    ret_vec.push_back("fifo4");
    ret_vec.push_back("fifo5");
    ret_vec.push_back("fifo6");
    ret_vec.push_back("fifo7");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_rdreq_arb_fifo_depth_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("fifo0");
    ret_vec.push_back("fifo1");
    ret_vec.push_back("fifo2");
    ret_vec.push_back("fifo3");
    ret_vec.push_back("fifo4");
    ret_vec.push_back("fifo5");
    ret_vec.push_back("fifo6");
    ret_vec.push_back("fifo7");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_wrreq_bad_addr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("src");
    ret_vec.push_back("tbl_addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_rdreq_bad_addr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("src");
    ret_vec.push_back("tbl_addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_cpu_bad_addr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("value");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_bg_bad_addr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("id");
    ret_vec.push_back("start_addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_ecc_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("uncorrectable");
    ret_vec.push_back("correctable");
    ret_vec.push_back("syndrome");
    ret_vec.push_back("addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_csr_intr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("dowstream");
    ret_vec.push_back("dowstream_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_debug_port_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("enable");
    ret_vec.push_back("select");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_soc_rl_msg_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_sram_write_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_sram_read_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_axi_por_wrrsp_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_axi_por_wrreq_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_axi_por_rdrsp_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_axi_por_rmwreq_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cnt_axi_por_rdreq_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_scheduler_rl_disable_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_scheduler_rl_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("address_offset");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_sta_sram_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("bist_done_fail");
    ret_vec.push_back("bist_done_pass");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_sram_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("ecc_bypass");
    ret_vec.push_back("ecc_disable_cor");
    ret_vec.push_back("ecc_disable_det");
    ret_vec.push_back("bist_run");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_bg_update_profile_enable_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("vector");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_bg_update_profile_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("start_addr");
    ret_vec.push_back("end_addr");
    ret_vec.push_back("scale");
    ret_vec.push_back("timer");
    ret_vec.push_back("opcode");
    ret_vec.push_back("max_cycle");
    ret_vec.push_back("rlimit_en");
    ret_vec.push_back("mode");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_table_profile_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("start_addr");
    ret_vec.push_back("end_addr");
    ret_vec.push_back("width");
    ret_vec.push_back("hash");
    ret_vec.push_back("opcode");
    ret_vec.push_back("log2bkts");
    ret_vec.push_back("axishift");
    ret_vec.push_back("rlimit_en");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_stage_id_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("val0");
    ret_vec.push_back("val1");
    ret_vec.push_back("val2");
    ret_vec.push_back("val3");
    ret_vec.push_back("val4");
    ret_vec.push_back("val5");
    ret_vec.push_back("val6");
    ret_vec.push_back("val7");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_cfg_cpu_req_timeout_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("max_cycle");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_base_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("scratch_reg");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pics_csr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : base.get_fields(level-1)) {
            ret_vec.push_back("base." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_cpu_req_timeout.get_fields(level-1)) {
            ret_vec.push_back("cfg_cpu_req_timeout." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_stage_id.get_fields(level-1)) {
            ret_vec.push_back("cfg_stage_id." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_bg_update_profile_enable.get_fields(level-1)) {
            ret_vec.push_back("cfg_bg_update_profile_enable." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_sram.get_fields(level-1)) {
            ret_vec.push_back("cfg_sram." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_sram.get_fields(level-1)) {
            ret_vec.push_back("sta_sram." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_scheduler_rl_disable.get_fields(level-1)) {
            ret_vec.push_back("cfg_scheduler_rl_disable." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cnt_soc_rl_msg.get_fields(level-1)) {
            ret_vec.push_back("cnt_soc_rl_msg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_debug_port.get_fields(level-1)) {
            ret_vec.push_back("cfg_debug_port." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : csr_intr.get_fields(level-1)) {
            ret_vec.push_back("csr_intr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_ecc.get_fields(level-1)) {
            ret_vec.push_back("sta_ecc." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_bg_bad_addr.get_fields(level-1)) {
            ret_vec.push_back("sta_bg_bad_addr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_cpu_bad_addr.get_fields(level-1)) {
            ret_vec.push_back("sta_cpu_bad_addr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_rdreq_bad_addr.get_fields(level-1)) {
            ret_vec.push_back("sta_rdreq_bad_addr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_wrreq_bad_addr.get_fields(level-1)) {
            ret_vec.push_back("sta_wrreq_bad_addr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_rdreq_arb_fifo_depth.get_fields(level-1)) {
            ret_vec.push_back("sta_rdreq_arb_fifo_depth." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_rdrsp_fifo_depth.get_fields(level-1)) {
            ret_vec.push_back("sta_rdrsp_fifo_depth." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_wrreq_addr_arb_fifo_depth.get_fields(level-1)) {
            ret_vec.push_back("sta_wrreq_addr_arb_fifo_depth." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_wrreq_data_arb_fifo_depth.get_fields(level-1)) {
            ret_vec.push_back("sta_wrreq_data_arb_fifo_depth." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_wrrsp_fifo_depth.get_fields(level-1)) {
            ret_vec.push_back("sta_wrrsp_fifo_depth." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_axi_bw_mon.get_fields(level-1)) {
            ret_vec.push_back("cfg_axi_bw_mon." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_axi_bw_mon_rd_latency.get_fields(level-1)) {
            ret_vec.push_back("sta_axi_bw_mon_rd_latency." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_axi_bw_mon_rd_bandwidth.get_fields(level-1)) {
            ret_vec.push_back("sta_axi_bw_mon_rd_bandwidth." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_axi_bw_mon_rd_transactions.get_fields(level-1)) {
            ret_vec.push_back("sta_axi_bw_mon_rd_transactions." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cnt_axi_bw_mon_rd.get_fields(level-1)) {
            ret_vec.push_back("cnt_axi_bw_mon_rd." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_axi_bw_mon_wr_latency.get_fields(level-1)) {
            ret_vec.push_back("sta_axi_bw_mon_wr_latency." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_axi_bw_mon_wr_bandwidth.get_fields(level-1)) {
            ret_vec.push_back("sta_axi_bw_mon_wr_bandwidth." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_axi_bw_mon_wr_transactions.get_fields(level-1)) {
            ret_vec.push_back("sta_axi_bw_mon_wr_transactions." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cnt_axi_bw_mon_wr.get_fields(level-1)) {
            ret_vec.push_back("cnt_axi_bw_mon_wr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : dhs_sram.get_fields(level-1)) {
            ret_vec.push_back("dhs_sram." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : dhs_bg_sm.get_fields(level-1)) {
            ret_vec.push_back("dhs_bg_sm." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : dhs_sram_update_addr.get_fields(level-1)) {
            ret_vec.push_back("dhs_sram_update_addr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : dhs_sram_update_data.get_fields(level-1)) {
            ret_vec.push_back("dhs_sram_update_data." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : picc.get_fields(level-1)) {
            ret_vec.push_back("picc." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_groups.get_fields(level-1)) {
            ret_vec.push_back("int_groups." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_pics.get_fields(level-1)) {
            ret_vec.push_back("int_pics." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_badaddr.get_fields(level-1)) {
            ret_vec.push_back("int_badaddr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_bg.get_fields(level-1)) {
            ret_vec.push_back("int_bg." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL
