{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575310542789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575310542789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 13:15:42 2019 " "Processing started: Mon Dec 02 13:15:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575310542789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310542789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310542789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575310545570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575310545570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller/PS2_Controller/PS2_Controller.v" "" { Text "W:/ece241/finalproject/PS2_Controller/PS2_Controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310557015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310557015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller/PS2_Controller/Altera_UP_PS2_Data_In.v" "" { Text "W:/ece241/finalproject/PS2_Controller/PS2_Controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310557202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310557202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller/PS2_Controller/Altera_UP_PS2_Command_Out.v" "" { Text "W:/ece241/finalproject/PS2_Controller/PS2_Controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310557390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310557390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310557609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310557609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310557808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310557808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310557996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310557996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310558522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310558522 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gc finalproject.v(275) " "Verilog HDL Declaration error at finalproject.v(275): identifier \"gc\" is already declared in the present scope" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 275 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1575310558725 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "finalproject finalproject.v(3) " "Ignored design unit \"finalproject\" at finalproject.v(3) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558740 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "keyboardSPACE finalproject.v(317) " "Ignored design unit \"keyboardSPACE\" at finalproject.v(317) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 317 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558740 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "keyboardENTER finalproject.v(374) " "Ignored design unit \"keyboardENTER\" at finalproject.v(374) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 374 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558740 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "keyboardR finalproject.v(431) " "Ignored design unit \"keyboardR\" at finalproject.v(431) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 431 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558740 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath finalproject.v(492) " "Ignored design unit \"datapath\" at finalproject.v(492) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 492 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "stick_cycle finalproject.v(1070) " "Ignored design unit \"stick_cycle\" at finalproject.v(1070) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1070 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalproject.v(1341) " "Verilog HDL information at finalproject.v(1341): always construct contains both blocking and non-blocking assignments" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1341 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "game_cycle finalproject.v(1225) " "Ignored design unit \"game_cycle\" at finalproject.v(1225) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1225 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "landscape_cycle finalproject.v(1395) " "Ignored design unit \"landscape_cycle\" at finalproject.v(1395) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1395 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BitCounter finalproject.v(1451) " "Ignored design unit \"BitCounter\" at finalproject.v(1451) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1451 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BitCounter1 finalproject.v(1465) " "Ignored design unit \"BitCounter1\" at finalproject.v(1465) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1465 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BitCounterland finalproject.v(1479) " "Ignored design unit \"BitCounterland\" at finalproject.v(1479) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1479 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BitCounterblock finalproject.v(1493) " "Ignored design unit \"BitCounterblock\" at finalproject.v(1493) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1493 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "figure_cycle finalproject.v(1509) " "Ignored design unit \"figure_cycle\" at finalproject.v(1509) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1509 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BitCounter_for_figure finalproject.v(1612) " "Ignored design unit \"BitCounter_for_figure\" at finalproject.v(1612) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1612 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex finalproject.v(1628) " "Ignored design unit \"hex\" at finalproject.v(1628) due to previous errors" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1628 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575310558756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 0 0 " "Found 0 design units, including 0 entities, in source file finalproject.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310558770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.v 1 1 " "Found 1 design units, including 1 entities, in source file block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 block1 " "Found entity 1: block1" {  } { { "block1.v" "" { Text "W:/ece241/finalproject/block1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310558927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310558927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.v 1 1 " "Found 1 design units, including 1 entities, in source file block2.v" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Found entity 1: block2" {  } { { "block2.v" "" { Text "W:/ece241/finalproject/block2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310559094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310559094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover1.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover1.v" { { "Info" "ISGN_ENTITY_NAME" "1 GAMEOVER1 " "Found entity 1: GAMEOVER1" {  } { { "GAMEOVER1.v" "" { Text "W:/ece241/finalproject/GAMEOVER1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310559257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310559257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 block3 " "Found entity 1: block3" {  } { { "block3.v" "" { Text "W:/ece241/finalproject/block3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310559433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310559433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4_15.v 1 1 " "Found 1 design units, including 1 entities, in source file block4_15.v" { { "Info" "ISGN_ENTITY_NAME" "1 block4_15 " "Found entity 1: block4_15" {  } { { "block4_15.v" "" { Text "W:/ece241/finalproject/block4_15.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310559605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310559605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block5_5.v 1 1 " "Found 1 design units, including 1 entities, in source file block5_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 block5_5 " "Found entity 1: block5_5" {  } { { "block5_5.v" "" { Text "W:/ece241/finalproject/block5_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310559791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310559791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "steve.v 1 1 " "Found 1 design units, including 1 entities, in source file steve.v" { { "Info" "ISGN_ENTITY_NAME" "1 steve " "Found entity 1: steve" {  } { { "steve.v" "" { Text "W:/ece241/finalproject/steve.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310559963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310559963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "welcome.v 1 1 " "Found 1 design units, including 1 entities, in source file welcome.v" { { "Info" "ISGN_ENTITY_NAME" "1 welcome " "Found entity 1: welcome" {  } { { "welcome.v" "" { Text "W:/ece241/finalproject/welcome.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310560143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310560143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ece241/finalproject/output_files/finalproject.map.smsg " "Generated suppressed messages file W:/ece241/finalproject/output_files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310560819 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575310561484 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 13:16:01 2019 " "Processing ended: Mon Dec 02 13:16:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575310561484 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575310561484 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575310561484 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310561484 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310562841 ""}
