// Seed: 2304489528
module module_0 ();
  logic [7:0] \id_1 ;
  assign \id_1 = \id_1 ;
  generate
    assign \id_1 = \id_1 [-1^1 : 1];
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  wor   id_2
);
  always @(-1 * -1) begin : LABEL_0
    id_0 = #id_4 id_2;
  end
  id_5 :
  assert property (@(posedge id_5) -1)
  else $clog2(64);
  ;
  always @(posedge id_2 or posedge id_2) begin : LABEL_1
    id_5 <= id_2;
  end
  module_0 modCall_1 ();
endmodule
