// Seed: 4033232342
module module_0;
  wire id_1;
  wire id_2;
  logic [7:0] id_3, id_4, id_5, id_6;
  wire id_7, id_8;
  assign id_3 = ~(1);
  assign id_5[1'b0] = id_8;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    input tri id_4,
    output uwire id_5,
    input wand id_6,
    output wand id_7,
    output supply1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wire id_11,
    input wire id_12,
    output wor id_13,
    output tri0 id_14
);
  wire id_16;
  module_0();
endmodule
