m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/my_second_fpga/simulation/modelsim
vmajority
!s110 1587703504
!i10b 1
!s100 0QN]hf<DfhZb0YdJF2TKM0
I8D>AJ;L=DBGmc06f_[h2k3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1587701900
8C:/intelFPGA_lite/my_second_fpga/majority.v
FC:/intelFPGA_lite/my_second_fpga/majority.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1587703504.000000
!s107 C:/intelFPGA_lite/my_second_fpga/majority.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/my_second_fpga|C:/intelFPGA_lite/my_second_fpga/majority.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/my_second_fpga
Z6 tCvgOpt 0
vtestbench
!s110 1587703505
!i10b 1
!s100 ddKJAUlo38VZ@V[hT>Qge2
IY4cN:HO638`cIZVYfib:72
R1
R0
w1587702858
8C:/intelFPGA_lite/my_second_fpga/testbench.v
FC:/intelFPGA_lite/my_second_fpga/testbench.v
L0 2
R2
r1
!s85 0
31
R3
!s107 C:/intelFPGA_lite/my_second_fpga/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/my_second_fpga|C:/intelFPGA_lite/my_second_fpga/testbench.v|
!i113 1
R4
R5
R6
