file "ex_vec_streams.mc"

defines :
  "USE_TOMS_CONTROL",
  "SRC7_ALTERA",
  "CHIP_1",
  "MAP_M",
  "USES_DMA_IB_0",
  "WRITES_OBM_C",
  "USES_DMA_IB_1",
  "WRITES_OBM_A",
  "USES_DMA_IB_2",
  "WRITES_OBM_B",
  "READS_OBM_C",
  "READS_OBM_A",
  "READS_OBM_B",
  "USES_DMA_OB_0",
  "USES_VLM0",
  "USES_VLM1",
  "DR_20_REFERENCED",
  "DR_21_REFERENCED",
  "DR_22_REFERENCED",
  "DR_23_REFERENCED",
  "DR_24_REFERENCED",
  "DR_25_REFERENCED",
  "DR_26_REFERENCED",
  "DR_27_REFERENCED",
  "DR_42_REFERENCED",
  "DR_43_REFERENCED",
  "DR_44_REFERENCED",
  "DR_45_REFERENCED",
  "DR_46_REFERENCED",
  "DR_47_REFERENCED",
  "DR_48_REFERENCED",
  "DR_49_REFERENCED",
  "DR_4a_REFERENCED",
  "DR_4b_REFERENCED",
  "DR_4c_REFERENCED",
  "DR_53_REFERENCED",
  "DR_55_REFERENCED",
  "DR_59_REFERENCED",
  "DR_5a_REFERENCED",
  "DR_5b_REFERENCED",
  "DR_5c_REFERENCED",
  "DR_5d_REFERENCED",
  "DR_5e_REFERENCED",
  "DR_5f_REFERENCED",
  "DR_60_REFERENCED",
  "DR_61_REFERENCED",
  "DR_62_REFERENCED",
  "DR_63_REFERENCED",
  "DR_64_REFERENCED",
  "DR_65_REFERENCED",
  "DR_66_REFERENCED",
  "DR_67_REFERENCED",
  "DR_68_REFERENCED",
  "DR_69_REFERENCED",
  "DR_6a_REFERENCED",
  "DR_6b_REFERENCED",
  "DR_6c_REFERENCED",
  "DR_6d_REFERENCED",
  "DR_6e_REFERENCED",
  "DR_6f_REFERENCED",
  "DR_70_REFERENCED",
  "DR_71_REFERENCED",
  "DR_72_REFERENCED",
  "DR_73_REFERENCED",
  "DR_74_REFERENCED",
  "DR_75_REFERENCED",
  "DR_76_REFERENCED",
  "DR_77_REFERENCED",
  "DR_78_REFERENCED",
  "DR_79_REFERENCED",
  "DR_7a_REFERENCED",
  "DR_7b_REFERENCED",
  "DR_7c_REFERENCED",
  "DR_7d_REFERENCED",
  "DR_7e_REFERENCED",
  "DR_7f_REFERENCED",
  "DR_80_REFERENCED",
  "DR_81_REFERENCED",
  "DR_82_REFERENCED",
  "DR_83_REFERENCED",
  "DR_84_REFERENCED",
  "DR_85_REFERENCED",
  "DR_86_REFERENCED",
  "DR_87_REFERENCED",
  "DR_88_REFERENCED",
  "DR_89_REFERENCED",
  "DR_8a_REFERENCED",
  "DR_8b_REFERENCED",
  "DR_8c_REFERENCED",
  "DR_8d_REFERENCED",
  "DR_8e_REFERENCED",
  "DR_8f_REFERENCED",
  "DR_90_REFERENCED",
  "DR_91_REFERENCED",
  "DR_92_REFERENCED",
  "DR_93_REFERENCED",
  "OBM_DR_SET_defined" 
  ;

variable_count: 127
  "A" integer*8 array param
  "B" integer*8 array param
  "Out" integer*8 array param
  "Counts" integer*4 array param
  "nvec" integer*4 scalar param
  "nspin" integer*4 scalar param
  "nout" integer*4 scalar param
  "time" integer*8 scalar param
  "mapnum_unused" integer*4 scalar param
  "v1_rename_1" integer*8 scalar local
  "v0_rename_1" integer*8 scalar local
  "v3_rename_1" integer*8 scalar local
  "v2_rename_1" integer*8 scalar local
  "AL" integer*8 array local
  "BL" integer*8 array local
  "CountsL" integer*8 array local
  "t0_rename_1" integer*8 scalar local
  "t1_rename_1" integer*8 scalar local
  "total_nsamp" integer*4 scalar local
  "istart_rename_1" integer*4 scalar local
  "total_nsampA" integer*4 scalar local
  "total_nsampB" integer*4 scalar local
  "nputa" integer*4 scalar local
  "nputb" integer*4 scalar local
  "SB" integer*8 scalar local
  "SA" integer*8 scalar local
  "SC" integer*8 scalar local
  "SOut" integer*8 scalar local
  "SAC" integer*4 scalar local
  "SBC" integer*4 scalar local
  "VSA" integer*8 scalar local
  "VSB" integer*8 scalar local
  "VSA_op" integer*8 scalar local
  "VSB_op" integer*8 scalar local
  "VSM" integer*8 scalar local
  "cnta_rename_1" integer*4 scalar local
  "i_rename_1" integer*4 scalar local
  "cntb_rename_1" integer*4 scalar local
  "na" integer*4 scalar local
  "nb" integer*4 scalar local
  "i64_rename_1" integer*8 scalar local
  "i64_rename_2" integer*8 scalar local
  "i_rename_2" integer*4 scalar local
  "i64_rename_3" integer*8 scalar local
  "i_rename_3" integer*4 scalar local
  "n_rename_1" integer*4 scalar local
  "cnta" integer*4 scalar local
  "cntb" integer*4 scalar local
  "i64_rename_4" integer*8 scalar local
  "nn_rename_1" integer*4 scalar local
  "n_rename_2" integer*4 scalar local
  "i_rename_4" integer*4 scalar local
  "cnt_rename_1" integer*4 scalar local
  "i64_rename_5" integer*8 scalar local
  "istart_rename_2" integer*4 scalar local
  "nn" integer*4 scalar local
  "n_rename_3" integer*4 scalar local
  "i_rename_5" integer*4 scalar local
  "cnt_rename_2" integer*4 scalar local
  "i64_rename_6" integer*8 scalar local
  "istart" integer*4 scalar local
  "i_rename_6" integer*4 scalar local
  "n_rename_4" integer*4 scalar local
  "iput_rename_1" integer*4 scalar local
  "cnt_rename_3" integer*4 scalar local
  "i64_rename_7" integer*8 scalar local
  "t0_rename_2" integer*8 scalar local
  "t1_rename_2" integer*8 scalar local
  "t3_rename_1" integer*8 scalar local
  "t2_rename_1" integer*8 scalar local
  "s0_rename_1" integer*8 scalar local
  "s1_rename_1" integer*8 scalar local
  "s2_rename_1" integer*8 scalar local
  "s3_rename_1" integer*8 scalar local
  ".I0000p" integer*4 scalar local
  "i_rename_7" integer*4 scalar local
  "n_rename_5" integer*4 scalar local
  "iput" integer*4 scalar local
  "cnt_rename_4" integer*4 scalar local
  "v0_rename_2" integer*8 scalar local
  "v1_rename_2" integer*8 scalar local
  "i64" integer*8 scalar local
  "t0" integer*8 scalar local
  "t1" integer*8 scalar local
  "t3" integer*8 scalar local
  "t2" integer*8 scalar local
  "s0" integer*8 scalar local
  "s1" integer*8 scalar local
  "s2" integer*8 scalar local
  "s3" integer*8 scalar local
  "i" integer*4 scalar local
  "n" integer*4 scalar local
  "h0" integer*8 scalar local
  "cnt" integer*4 scalar local
  "h1_rename_1" integer*8 scalar local
  "h2_rename_1" integer*8 scalar local
  "h3_rename_1" integer*8 scalar local
  "v0" integer*8 scalar local
  "v1_rename_3" integer*8 scalar local
  ".lcp00000" integer*4 scalar local
  ".l0000" integer*4 scalar local
  ".m0000" integer*1 scalar local
  ".m0001" integer*1 scalar local
  ".ndi0000p" integer*4 scalar local
  ".ndi0001p" integer*4 scalar local
  ".ndi0002p" integer*4 scalar local
  ".ndi0003p" integer*4 scalar local
  ".D0000p" integer*4 scalar local
  ".G0000p" integer*1 scalar local
  ".O0000p" integer*4 scalar local
  ".O0001p" integer*4 scalar local
  ".D0001p" integer*4 scalar local
  ".O0002p" integer*4 scalar local
  ".O0003p" integer*4 scalar local
  "h1" integer*8 scalar local
  "h2" integer*8 scalar local
  "h3" integer*8 scalar local
  "v1" integer*8 scalar local
  "v2" integer*8 scalar local
  "v3" integer*8 scalar local
  "src_tmp_var_0" integer*4 scalar local
  "src_tmp_var_1" integer*4 scalar local
  "src_tmp_var_2" integer*4 scalar local
  "src_tmp_var_3" integer*4 scalar local
  "src_tmp_var_4" integer*4 scalar local
  "src_tmp_var_5" integer*4 scalar local
  ".I0000p_3_4" integer*4 scalar local

stream_count: 11
  "SC" 64 bits 0
  "SA" 64 bits 0
  "SB" 64 bits 0
  "SAC" 32 bits 0
  "SBC" 32 bits 0
  "VSA" 64 bits 1
  "VSB" 64 bits 1
  "VSA_op" 256 bits 1
  "VSB_op" 256 bits 1
  "VSM" 256 bits 1
  "SOut" 64 bits 0

barrier_count: 0

lock_count: 0

BLOCK 0:
  node_count: 6
  #0 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r0) -->  4.1 3.1 2.1
    O1: 1 bits (r1) --> 
    O2: 1 bits (r2) --> 
  #1 SRC^LATCH_AND_3, lat 1, input_count 3, output_count 1
    I0: 1 bits (r4)
    I1: 1 bits (r5)
    I2: 1 bits (r6)
    O0: 1 bits (r3) -->  5.0
  #2 SRC^ST_SCALAR_VAL_64 "AL", lat 1, input_count 3, output_count 1
    I0: 64 bits "0x0"
    I1: 1 bits (r0)
    I2: 64 bits "0x44"
    O0: 1 bits (r4) -->  1.0
  #3 SRC^ST_SCALAR_VAL_64 "BL", lat 1, input_count 3, output_count 1
    I0: 64 bits "0x0"
    I1: 1 bits (r0)
    I2: 64 bits "0x45"
    O0: 1 bits (r5) -->  1.1
  #4 SRC^ST_SCALAR_VAL_64 "CountsL", lat 1, input_count 3, output_count 1
    I0: 64 bits "0x0"
    I1: 1 bits (r0)
    I2: 64 bits "0x46"
    O0: 1 bits (r6) -->  1.2
  #5 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r3)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r7) --> 
    O1: 1 bits (r8) --> 
    O2: 1 bits (r9) --> 
    O3: 1 bits (r10) --> 
TO_BLOCK 1

BLOCK 1:
  node_count: 6
  #6 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r11) -->  7.0
    O1: 1 bits (r12) --> 
    O2: 1 bits (r13) --> 
  #7 read_timer, line 41, lat 1, input_count 1, output_count 2
    I0: 1 bits (r11)
    O0: 64 bits (r14) -->  9.0
    O1: 1 bits (r15) -->  8.0 9.1
  #8 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r15)
    O0: 1 bits (r16) -->  10.1
  #9 SRC^ST_SCALAR_VAL_64 "t0_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r14)
    I1: 1 bits (r15)
    I2: 32 bits "0x47"
    O0: 1 bits (r17) -->  10.0
  #10 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r17)
    I1: 1 bits (r16)
    O0: 1 bits (r18) -->  11.0
  #11 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r18)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r19) --> 
    O1: 1 bits (r20) --> 
    O2: 1 bits (r21) --> 
    O3: 1 bits (r22) --> 
TO_BLOCK 2

BLOCK 2:
  node_count: 5
  #12 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r23) -->  14.1 13.1
    O1: 1 bits (r24) --> 
    O2: 1 bits (r25) --> 
  #13 SRC^ST_SCALAR_VAL_32 "nputb", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r23)
    I2: 32 bits "0x4c"
    O0: 1 bits (r26) -->  15.1
  #14 SRC^ST_SCALAR_VAL_32 "nputa", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r23)
    I2: 32 bits "0x4b"
    O0: 1 bits (r27) -->  15.0
  #15 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r27)
    I1: 1 bits (r26)
    O0: 1 bits (r28) -->  16.0
  #16 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r28)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r29) --> 
    O1: 1 bits (r30) --> 
    O2: 1 bits (r31) --> 
    O3: 1 bits (r32) --> 
TO_BLOCK 3

BLOCK 3:
  node_count: 2
  #17 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r33) -->  18.0
    O1: 1 bits (r34) --> 
    O2: 1 bits (r35) --> 
  #18 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r33)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r36) --> 
    O1: 1 bits (r37) --> 
    O2: 1 bits (r38) --> 
    O3: 1 bits (r39) --> 
FORK TO_BLOCK 4
FORK TO_BLOCK 5

BLOCK 4:
  par_sec: 4
  node_count: 10
  #19 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r40) -->  25.0 26.0 23.0
    O1: 1 bits (r41) --> 
    O2: 1 bits (r42) --> 
  #20 SRC^UIKMV, line 50, lat 0, input_count 1, output_count 1
    I0: 32 bits (r44)
    O0: 64 bits (r43) -->  22.1
  #21 SRC^UIMUL, line 50, lat 2, input_count 2, output_count 1
    I0: 32 bits (r46)
    I1: 32 bits "0x8"
    O0: 32 bits (r44) -->  20.0
  #22 streamed_dma_cpu_64_in, line 50, lat 0, input_count 3, output_count 1
    details:
        "dma_muxes_in" = "0"
        "stream_out_ids" = "0"
    I0: 64 bits (r47)
    I1: 64 bits (r43)
    I2: 1 bits (r48)
    O0: 1 bits (r45) -->  27.1
  #23 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r40)
    I1: 32 bits "0x24"
    O0: 32 bits (r46) -->  21.0
  #24 SRC^LD_SCALAR_VAL_64 "Counts", lat 1, input_count 2, output_count 1
    I0: 1 bits (r49)
    I1: 32 bits "0x23"
    O0: 64 bits (r47) -->  22.0
  #25 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r40)
    O0: 1 bits (r48) -->  27.0 22.2
  #26 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r40)
    O0: 1 bits (r49) -->  24.0
  #27 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r48)
    I1: 1 bits (r45)
    O0: 1 bits (r50) -->  28.0
  #28 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r50)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r51) --> 
    O1: 1 bits (r52) --> 
    O2: 1 bits (r53) --> 
    O3: 1 bits (r54) --> 
TO_BLOCK 10

BLOCK 5:
  par_sec: 5
  node_count: 7
  #29 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r55) -->  30.0 33.1 32.0
    O1: 1 bits (r56) --> 
    O2: 1 bits (r57) --> 
  #30 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r55)
    O0: 1 bits (r58) -->  34.1
  #31 SRC^ICMP_le, line 57, lat 1, input_count 2, output_count 1
    I0: 32 bits (r60)
    I1: 0 bits "0x0"
    O0: 1 bits (r59) -->  35.1
  #32 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r55)
    I1: 32 bits "0x24"
    O0: 32 bits (r60) -->  31.0
  #33 SRC^ST_SCALAR_VAL_32 ".ndi0002p", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r55)
    I2: 32 bits "0x85"
    O0: 1 bits (r61) -->  34.0
  #34 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r61)
    I1: 1 bits (r58)
    O0: 1 bits (r62) -->  35.0
  #35 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r62)
    I1: 1 bits (r59)
    I2: 1 bits "0x0"
    O0: 1 bits (r63) --> 
    O1: 1 bits (r64) --> 
    O2: 1 bits (r65) --> 
    O3: 1 bits (r66) --> 
TRUE TO_BLOCK 9
FALSE TO_BLOCK 6

BLOCK 6:
  par_sec: 5
  node_count: 7
  #36 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r67) -->  40.0 37.0 38.0
    O1: 1 bits (r68) --> 
    O2: 1 bits (r69) --> 
  #37 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r67)
    O0: 1 bits (r70) -->  39.1
  #38 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r67)
    I1: 32 bits "0x24"
    O0: 32 bits (r71) -->  39.0
  #39 SRC^ST_SCALAR_VAL_32 ".O0001p", lat 1, input_count 3, output_count 1
    I0: 32 bits (r71)
    I1: 1 bits (r70)
    I2: 32 bits "0x87"
    O0: 1 bits (r72) -->  41.1
  #40 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r67)
    O0: 1 bits (r73) -->  41.0
  #41 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r73)
    I1: 1 bits (r72)
    O0: 1 bits (r74) -->  42.0
  #42 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r74)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r75) --> 
    O1: 1 bits (r76) --> 
    O2: 1 bits (r77) --> 
    O3: 1 bits (r78) --> 
TO_BLOCK 7

BLOCK 7:
  par_sec: 5
  node_count: 66
  #43 SRC^INITIATE, line 57, lat 1, input_count 0, output_count 3
    O0: 1 bits (r79) -->  107.0 73.0 71.0 70.0
    O1: 1 bits (r80) --> 
    O2: 1 bits (r81) --> 
  #44 SRC_GET_STREAM_64_10, line 57, lat 0, input_count 4, output_count 1
    details:
        "fifo_brake" = "30"
        "fifo_depth" = "128"
        "fifo_restore_depth" = "0"
        "stream_in_ids" = "0"
    I0: 1 bits (r157)
    I1: 1 bits (r133)
    I2: 64 bits (r132)
    I3: 1 bits (r131)
    O0: 64 bits (r82) -->  77.0 65.0
  #45 SRC^STKR_PIPELINED_C, line 59, lat 1, input_count 4, output_count 1
    details:
        "obm_write_high_bits" = "0"
        "obm_write_muxes" = "0"
    I0: 64 bits (r130)
    I1: 64 bits (r84)
    I2: 1 bits (r140)
    I3: 1 bits (r129)
    O0: 1 bits (r83) -->  94.1
  #46 SRC^AADD, line 59, lat 1, input_count 2, output_count 1
    I0: 64 bits (r138)
    I1: 64 bits (r85)
    O0: 64 bits (r84) -->  45.1
  #47 SRC^IAMV, line 59, lat 0, input_count 1, output_count 1
    I0: 32 bits (r86)
    O0: 64 bits (r85) -->  46.1
  #48 SRC^LSHIFT, line 59, lat 0, input_count 2, output_count 1
    I0: 32 bits (r136)
    I1: 32 bits "0x3"
    O0: 32 bits (r86) -->  47.0
  #49 SRC^ARSHIFT, line 64, lat 0, input_count 2, output_count 1
    I0: 32 bits (r100)
    I1: 32 bits "0x2"
    O0: 32 bits (r87) -->  68.0
  #50 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r109)
    O0: 1 bits (r88) -->  87.0
  #51 SRC^URSHIFT, line 64, lat 0, input_count 2, output_count 1
    I0: 32 bits (r90)
    I1: 32 bits "0x1e"
    O0: 32 bits (r89) -->  62.0
  #52 SRC^ARSHIFT, line 64, lat 0, input_count 2, output_count 1
    I0: 32 bits (r91)
    I1: 32 bits "0x1"
    O0: 32 bits (r90) -->  51.0
  #53 SRC^IADD, line 64, lat 1, input_count 2, output_count 1
    I0: 32 bits (r104)
    I1: 32 bits "0x3"
    O0: 32 bits (r91) -->  62.1 52.0
  #54 SRC^ARSHIFT, line 64, lat 0, input_count 2, output_count 1
    I0: 32 bits (r98)
    I1: 32 bits "0x2"
    O0: 32 bits (r92) -->  69.0
  #55 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r112)
    O0: 1 bits (r93) -->  87.1
  #56 SRC^URSHIFT, line 64, lat 0, input_count 2, output_count 1
    I0: 32 bits (r95)
    I1: 32 bits "0x1e"
    O0: 32 bits (r94) -->  60.0
  #57 SRC^ARSHIFT, line 64, lat 0, input_count 2, output_count 1
    I0: 32 bits (r96)
    I1: 32 bits "0x1"
    O0: 32 bits (r95) -->  56.0
  #58 SRC^IADD, line 64, lat 1, input_count 2, output_count 1
    I0: 32 bits (r103)
    I1: 32 bits "0x3"
    O0: 32 bits (r96) -->  60.1 57.0
  #59 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r110)
    O0: 1 bits (r97) -->  94.2
  #60 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r94)
    I1: 32 bits (r96)
    O0: 32 bits (r98) -->  54.0
  #61 SRC^ICMP_eq, line 61, lat 1, input_count 2, output_count 1
    I0: 32 bits (r128)
    I1: 0 bits "0x0"
    O0: 1 bits (r99) -->  69.3 68.3 67.3 66.3
  #62 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r89)
    I1: 32 bits (r91)
    O0: 32 bits (r100) -->  49.0
  #63 SRC^ISUB, line 57, lat 1, input_count 2, output_count 1
    I0: 32 bits (r125)
    I1: 32 bits "0x1"
    O0: 32 bits (r101) -->  64.0
  #64 SRC^ICMP_le, line 57, lat 1, input_count 2, output_count 1
    I0: 32 bits (r101)
    I1: 0 bits "0x0"
    O0: 1 bits (r102) -->  93.0
  #65 split_64to32, line 57, lat 0, input_count 1, output_count 2
    I0: 64 bits (r82)
    O0: 32 bits (r103) -->  81.0 58.0
    O1: 32 bits (r104) -->  74.0 53.0
  #66 cg_accum_add_32, line 57, lat 1, input_count 6, output_count 1
    I0: 32 bits (r127)
    I1: 1 bits "0x1"
    I2: 32 bits "0x0"
    I3: 1 bits (r99)
    I4: 1 bits (r142)
    I5: 1 bits (r145)
    O0: 32 bits (r105) -->  103.0
  #67 cg_accum_add_32, line 57, lat 1, input_count 6, output_count 1
    I0: 32 bits (r134)
    I1: 1 bits "0x1"
    I2: 32 bits "0x0"
    I3: 1 bits (r99)
    I4: 1 bits (r142)
    I5: 1 bits (r145)
    O0: 32 bits (r106) -->  102.0
  #68 cg_accum_add_32, line 57, lat 1, input_count 6, output_count 1
    I0: 32 bits (r87)
    I1: 1 bits "0x1"
    I2: 32 bits "0x0"
    I3: 1 bits (r99)
    I4: 1 bits (r142)
    I5: 1 bits (r145)
    O0: 32 bits (r107) -->  99.0
  #69 cg_accum_add_32, line 57, lat 1, input_count 6, output_count 1
    I0: 32 bits (r92)
    I1: 1 bits "0x1"
    I2: 32 bits "0x0"
    I3: 1 bits (r99)
    I4: 1 bits (r142)
    I5: 1 bits (r145)
    O0: 32 bits (r108) -->  98.0
  #70 SYNC_FAST_1_10_0, lat 1, input_count 1, output_count 15
    details:
        "fifo_brake" = "30"
        "fifo_depth" = "128"
        "fifo_restore_depth" = "0"
        "stream_in_ids" = "0"
        "is_all_streams_active" = "1'b0"
    I0: 1 bits (r79)
    O0: 1 bits (r109) -->  50.0 100.0 72.0
    O1: 1 bits (r110) -->  59.0 104.0
    O2: 1 bits (r111) -->  92.0 76.0 80.0
    O3: 1 bits (r112) -->  55.0 101.0 72.1
    O4: 64 bits (r113) -->  79.0
    O5: 1 bits (r114) -->  78.0
    O6: 0 bits (r115) --> 
    O7: 0 bits (r116) --> 
    O8: 0 bits (r117) --> 
    O9: 0 bits (r118) --> 
    O10: 0 bits (r119) --> 
    O11: 0 bits (r120) --> 
    O12: 0 bits (r121) --> 
    O13: 0 bits (r122) --> 
    O14: 1 bits (r123) -->  88.0 106.0 72.4
  #71 SRC^LD_SCALAR_VAL_32 ".O0001p", lat 1, input_count 2, output_count 1
    I0: 1 bits (r79)
    I1: 32 bits "0x87"
    O0: 32 bits (r124) -->  72.2
  #72 SRC^COUNT_DOWN_32_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r109)
    I1: 1 bits (r112)
    I2: 32 bits (r124)
    I3: 32 bits "0x1"
    I4: 1 bits (r123)
    I5: 32 bits "0x87"
    O0: 32 bits (r125) -->  63.0
  #73 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r79)
    O0: 1 bits (r126) -->  82.0
  #74 SRC^DUMMY_DELAY_2_32, lat 2, input_count 1, output_count 1
    I0: 32 bits (r104)
    O0: 32 bits (r127) -->  66.0
  #75 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r136)
    O0: 32 bits (r128) -->  61.0
  #76 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r111)
    O0: 1 bits (r129) -->  45.3
  #77 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r82)
    O0: 64 bits (r130) -->  45.0
  #78 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r114)
    O0: 1 bits (r131) -->  44.3
  #79 SRC^DUMMY_DELAY_2_64, lat 2, input_count 1, output_count 1
    I0: 64 bits (r113)
    O0: 64 bits (r132) -->  44.2
  #80 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r111)
    O0: 1 bits (r133) -->  44.1 86.2
  #81 SRC^DUMMY_DELAY_2_32, lat 2, input_count 1, output_count 1
    I0: 32 bits (r103)
    O0: 32 bits (r134) -->  67.0
  #82 SRC^LD_SCALAR_VAL_32 ".ndi0002p", lat 1, input_count 2, output_count 1
    I0: 1 bits (r126)
    I1: 32 bits "0x85"
    O0: 32 bits (r135) -->  83.2
  #83 SRC^COUNT_UP_32_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r153)
    I1: 1 bits (r154)
    I2: 32 bits (r135)
    I3: 32 bits "0x1"
    I4: 1 bits (r159)
    I5: 32 bits "0x85"
    O0: 32 bits (r136) -->  75.0 48.0
  #84 SRC^LD_SCALAR_VAL_64 "CountsL", lat 1, input_count 2, output_count 1
    I0: 1 bits (r160)
    I1: 64 bits "0x46"
    O0: 64 bits (r137) -->  105.0
  #85 SRC^CIRCULATE_NR_64, lat 0, input_count 4, output_count 1
    I0: 1 bits (r153)
    I1: 1 bits (r154)
    I2: 64 bits (r158)
    I3: 64 bits (r138)
    O0: 64 bits (r138) -->  85.3 46.0
  #86 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r146)
    I1: 1 bits (r157)
    I2: 1 bits (r133)
    O0: 1 bits (r139) -->  87.3
  #87 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r88)
    I1: 1 bits (r93)
    I2: 1 bits "0x1"
    I3: 1 bits (r139)
    O0: 1 bits (r140) -->  89.0 45.2
  #88 SRC^DUMMY_DELAY_7_1Z, lat 7, input_count 1, output_count 1
    I0: 1 bits (r123)
    O0: 1 bits (r141) -->  108.2
  #89 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r140)
    O0: 1 bits (r142) -->  96.1 67.4 68.4 69.4 66.4
  #90 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r146)
    O0: 1 bits (r143) -->  96.0
  #91 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r147)
    O0: 1 bits (r144) -->  95.0
  #92 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r111)
    O0: 1 bits (r145) -->  94.3 66.5 67.5 68.5 69.5
  #93 SRC^NOT_1_NR, line 57, lat 0, input_count 1, output_count 1
    I0: 1 bits (r102)
    O0: 1 bits (r146) -->  90.0 86.0
  #94 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r150)
    I1: 1 bits (r83)
    I2: 1 bits (r97)
    I3: 1 bits (r145)
    O0: 1 bits (r147) -->  91.0 103.1 102.1 99.1 98.1
  #95 SRC^LATCH_AND_5, lat 1, input_count 5, output_count 1
    I0: 1 bits (r144)
    I1: 1 bits (r151)
    I2: 1 bits (r152)
    I3: 1 bits (r155)
    I4: 1 bits (r156)
    O0: 1 bits (r148) -->  108.0
  #96 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r143)
    I1: 1 bits (r142)
    O0: 1 bits (r149) -->  97.0
  #97 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r149)
    O0: 1 bits (r150) -->  94.0
  #98 SRC^ST_SCALAR_VAL_32 "nputb", lat 1, input_count 3, output_count 1
    I0: 32 bits (r108)
    I1: 1 bits (r147)
    I2: 32 bits "0x4c"
    O0: 1 bits (r151) -->  95.1
  #99 SRC^ST_SCALAR_VAL_32 "nputa", lat 1, input_count 3, output_count 1
    I0: 32 bits (r107)
    I1: 1 bits (r147)
    I2: 32 bits "0x4b"
    O0: 1 bits (r152) -->  95.2
  #100 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r109)
    O0: 1 bits (r153) -->  85.0 83.0
  #101 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r112)
    O0: 1 bits (r154) -->  85.1 83.1
  #102 SRC^ST_SCALAR_VAL_32 "total_nsampB", lat 1, input_count 3, output_count 1
    I0: 32 bits (r106)
    I1: 1 bits (r147)
    I2: 32 bits "0x4a"
    O0: 1 bits (r155) -->  95.3
  #103 SRC^ST_SCALAR_VAL_32 "total_nsampA", lat 1, input_count 3, output_count 1
    I0: 32 bits (r105)
    I1: 1 bits (r147)
    I2: 32 bits "0x49"
    O0: 1 bits (r156) -->  95.4
  #104 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r110)
    O0: 1 bits (r157) -->  86.1 44.0
  #105 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r137)
    O0: 64 bits (r158) -->  85.2
  #106 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r123)
    O0: 1 bits (r159) -->  83.4
  #107 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r79)
    O0: 1 bits (r160) -->  84.0
  #108 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r148)
    I1: 1 bits "0x1"
    I2: 1 bits (r141)
    O0: 1 bits (r161) --> 
    O1: 1 bits (r162) --> 
    O2: 1 bits (r163) --> 
    O3: 1 bits (r164) --> 
TO_BLOCK 8

BLOCK 8:
  par_sec: 5
  node_count: 2
  #109 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r165) -->  110.0
    O1: 1 bits (r166) --> 
    O2: 1 bits (r167) --> 
  #110 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r165)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r168) --> 
    O1: 1 bits (r169) --> 
    O2: 1 bits (r170) --> 
    O3: 1 bits (r171) --> 
TO_BLOCK 9

BLOCK 9:
  par_sec: 5
  node_count: 3
  #111 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r172) -->  112.0
    O1: 1 bits (r173) --> 
    O2: 1 bits (r174) --> 
  #112 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r172)
    O0: 1 bits (r175) -->  113.0
  #113 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r175)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r176) --> 
    O1: 1 bits (r177) --> 
    O2: 1 bits (r178) --> 
    O3: 1 bits (r179) --> 
TO_BLOCK 10

BLOCK 10:
  node_count: 2
  #114 SRC^INITIATE_MERGE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r180) -->  115.0
    O1: 1 bits (r181) --> 
    O2: 1 bits (r182) --> 
  #115 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r180)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r183) --> 
    O1: 1 bits (r184) --> 
    O2: 1 bits (r185) --> 
    O3: 1 bits (r186) --> 
TO_BLOCK 11

BLOCK 11:
  node_count: 2
  #116 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r187) -->  117.0
    O1: 1 bits (r188) --> 
    O2: 1 bits (r189) --> 
  #117 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r187)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r190) --> 
    O1: 1 bits (r191) --> 
    O2: 1 bits (r192) --> 
    O3: 1 bits (r193) --> 
FORK TO_BLOCK 12
FORK TO_BLOCK 13

BLOCK 12:
  par_sec: 12
  node_count: 10
  #118 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r194) -->  124.0 125.0 122.0
    O1: 1 bits (r195) --> 
    O2: 1 bits (r196) --> 
  #119 SRC^UIKMV, line 80, lat 0, input_count 1, output_count 1
    I0: 32 bits (r198)
    O0: 64 bits (r197) -->  121.1
  #120 SRC^UIMUL, line 80, lat 2, input_count 2, output_count 1
    I0: 32 bits (r200)
    I1: 32 bits "0x8"
    O0: 32 bits (r198) -->  119.0
  #121 streamed_dma_cpu_64_in, line 80, lat 0, input_count 3, output_count 1
    details:
        "dma_muxes_in" = "1"
        "stream_out_ids" = "1"
    I0: 64 bits (r201)
    I1: 64 bits (r197)
    I2: 1 bits (r202)
    O0: 1 bits (r199) -->  126.1
  #122 SRC^LD_SCALAR_VAL_32 "total_nsampA", lat 1, input_count 2, output_count 1
    I0: 1 bits (r194)
    I1: 32 bits "0x49"
    O0: 32 bits (r200) -->  120.0
  #123 SRC^LD_SCALAR_VAL_64 "A", lat 1, input_count 2, output_count 1
    I0: 1 bits (r203)
    I1: 32 bits "0x20"
    O0: 64 bits (r201) -->  121.0
  #124 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r194)
    O0: 1 bits (r202) -->  126.0 121.2
  #125 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r194)
    O0: 1 bits (r203) -->  123.0
  #126 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r202)
    I1: 1 bits (r199)
    O0: 1 bits (r204) -->  127.0
  #127 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r204)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r205) --> 
    O1: 1 bits (r206) --> 
    O2: 1 bits (r207) --> 
    O3: 1 bits (r208) --> 
TO_BLOCK 16

BLOCK 13:
  par_sec: 13
  node_count: 7
  #128 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r209) -->  129.0 132.1 131.0
    O1: 1 bits (r210) --> 
    O2: 1 bits (r211) --> 
  #129 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r209)
    O0: 1 bits (r212) -->  133.1
  #130 SRC^ICMP_le, line 87, lat 1, input_count 2, output_count 1
    I0: 32 bits (r214)
    I1: 0 bits "0x0"
    O0: 1 bits (r213) -->  134.1
  #131 SRC^LD_SCALAR_VAL_32 "total_nsampA", lat 1, input_count 2, output_count 1
    I0: 1 bits (r209)
    I1: 32 bits "0x49"
    O0: 32 bits (r214) -->  130.0
  #132 SRC^ST_SCALAR_VAL_32 "i_rename_2", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r209)
    I2: 32 bits "0x53"
    O0: 1 bits (r215) -->  133.0
  #133 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r215)
    I1: 1 bits (r212)
    O0: 1 bits (r216) -->  134.0
  #134 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r216)
    I1: 1 bits (r213)
    I2: 1 bits "0x0"
    O0: 1 bits (r217) --> 
    O1: 1 bits (r218) --> 
    O2: 1 bits (r219) --> 
    O3: 1 bits (r220) --> 
TRUE TO_BLOCK 92
FALSE TO_BLOCK 14

BLOCK 14:
  par_sec: 13
  node_count: 3
  #135 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r221) -->  136.0
    O1: 1 bits (r222) --> 
    O2: 1 bits (r223) --> 
  #136 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r221)
    O0: 1 bits (r224) -->  137.0
  #137 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r224)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r225) --> 
    O1: 1 bits (r226) --> 
    O2: 1 bits (r227) --> 
    O3: 1 bits (r228) --> 
TO_BLOCK 15

BLOCK 15:
  par_sec: 13
  node_count: 44
  #138 SRC^INITIATE, line 87, lat 1, input_count 0, output_count 3
    O0: 1 bits (r229) -->  144.0 160.0 158.0 157.0
    O1: 1 bits (r230) --> 
    O2: 1 bits (r231) --> 
  #139 SRC_GET_STREAM_64_22, line 88, lat 0, input_count 4, output_count 1
    details:
        "fifo_brake" = "30"
        "fifo_depth" = "128"
        "fifo_restore_depth" = "0"
        "stream_in_ids" = "1"
    I0: 1 bits (r271)
    I1: 1 bits (r279)
    I2: 64 bits (r287)
    I3: 1 bits (r241)
    O0: 64 bits (r232) -->  140.0
  #140 SRC^STKR_PIPELINED_A, line 89, lat 1, input_count 4, output_count 1
    details:
        "obm_write_high_bits" = "0"
        "obm_write_muxes" = "0"
    I0: 64 bits (r232)
    I1: 64 bits (r234)
    I2: 1 bits (r273)
    I3: 1 bits (r279)
    O0: 1 bits (r233) -->  174.1
  #141 SRC^AADD, line 89, lat 1, input_count 2, output_count 1
    I0: 64 bits (r270)
    I1: 64 bits (r235)
    O0: 64 bits (r234) -->  140.1
  #142 SRC^IAMV, line 89, lat 0, input_count 1, output_count 1
    I0: 32 bits (r236)
    O0: 64 bits (r235) -->  141.1
  #143 SRC^LSHIFT, line 89, lat 0, input_count 2, output_count 1
    I0: 32 bits (r278)
    I1: 32 bits "0x3"
    O0: 32 bits (r236) -->  142.0
  #144 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r229)
    O0: 1 bits (r237) -->  162.0
  #145 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r264)
    O0: 1 bits (r238) -->  181.2
  #146 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r273)
    O0: 1 bits (r239) -->  176.1
  #147 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r286)
    O0: 1 bits (r240) -->  176.0
  #148 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r255)
    O0: 1 bits (r241) -->  139.3
  #149 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r252)
    O0: 1 bits (r242) -->  174.3
  #150 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r253)
    O0: 1 bits (r243) -->  163.1
  #151 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r251)
    O0: 1 bits (r244) -->  174.2
  #152 SRC^ICMP_le, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r266)
    I1: 32 bits (r280)
    O0: 1 bits (r245) -->  179.0
  #153 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r253)
    O0: 1 bits (r246) -->  166.1
  #154 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r250)
    O0: 1 bits (r247) -->  166.0
  #155 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r252)
    O0: 1 bits (r248) -->  165.2
  #156 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r251)
    O0: 1 bits (r249) -->  165.1
  #157 SYNC_FAST_1_22_1, lat 1, input_count 1, output_count 15
    details:
        "fifo_brake" = "30"
        "fifo_depth" = "128"
        "fifo_restore_depth" = "0"
        "stream_in_ids" = "1"
        "is_all_streams_active" = "1'b0"
    I0: 1 bits (r229)
    O0: 1 bits (r250) -->  154.0 178.0 170.0 161.0
    O1: 1 bits (r251) -->  151.0 156.0 164.0
    O2: 1 bits (r252) -->  149.0 155.0 172.0
    O3: 1 bits (r253) -->  153.0 150.0 169.0 161.1
    O4: 64 bits (r254) -->  180.0
    O5: 1 bits (r255) -->  148.0
    O6: 0 bits (r256) --> 
    O7: 0 bits (r257) --> 
    O8: 0 bits (r258) --> 
    O9: 0 bits (r259) --> 
    O10: 0 bits (r260) --> 
    O11: 0 bits (r261) --> 
    O12: 0 bits (r262) --> 
    O13: 0 bits (r263) --> 
    O14: 1 bits (r264) -->  145.0 161.4
  #158 SRC^LD_SCALAR_VAL_32 "total_nsampA", lat 1, input_count 2, output_count 1
    I0: 1 bits (r229)
    I1: 32 bits "0x49"
    O0: 32 bits (r265) -->  168.0
  #159 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r277)
    I1: 1 bits (r276)
    I2: 32 bits (r275)
    I3: 32 bits (r266)
    O0: 32 bits (r266) -->  152.0 159.3
  #160 SRC^LD_SCALAR_VAL_32 "i_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r229)
    I1: 32 bits "0x53"
    O0: 32 bits (r267) -->  161.2
  #161 SRC^COUNT_UP_32_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r250)
    I1: 1 bits (r253)
    I2: 32 bits (r267)
    I3: 32 bits "0x1"
    I4: 1 bits (r264)
    I5: 32 bits "0x53"
    O0: 32 bits (r268) -->  171.0 173.0
  #162 SRC^LD_SCALAR_VAL_64 "AL", lat 1, input_count 2, output_count 1
    I0: 1 bits (r237)
    I1: 64 bits "0x44"
    O0: 64 bits (r269) -->  167.0
  #163 SRC^CIRCULATE_NR_64, lat 0, input_count 4, output_count 1
    I0: 1 bits (r285)
    I1: 1 bits (r243)
    I2: 64 bits (r274)
    I3: 64 bits (r270)
    O0: 64 bits (r270) -->  163.3 141.0
  #164 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r251)
    O0: 1 bits (r271) -->  139.0
  #165 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r286)
    I1: 1 bits (r249)
    I2: 1 bits (r248)
    O0: 1 bits (r272) -->  166.3
  #166 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r247)
    I1: 1 bits (r246)
    I2: 1 bits "0x1"
    I3: 1 bits (r272)
    O0: 1 bits (r273) -->  146.0 140.2
  #167 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r269)
    O0: 64 bits (r274) -->  163.2
  #168 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r265)
    O0: 32 bits (r275) -->  159.2
  #169 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r253)
    O0: 1 bits (r276) -->  159.1
  #170 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r250)
    O0: 1 bits (r277) -->  159.0
  #171 SRC^DUMMY_DELAY_2_32, lat 2, input_count 1, output_count 1
    I0: 32 bits (r268)
    O0: 32 bits (r278) -->  143.0
  #172 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r252)
    O0: 1 bits (r279) -->  140.3 139.1
  #173 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r268)
    I1: 32 bits "0x1"
    O0: 32 bits (r280) -->  152.1
  #174 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r284)
    I1: 1 bits (r233)
    I2: 1 bits (r244)
    I3: 1 bits (r242)
    O0: 1 bits (r281) -->  175.0
  #175 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r281)
    O0: 1 bits (r282) -->  181.0
  #176 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r240)
    I1: 1 bits (r239)
    O0: 1 bits (r283) -->  177.0
  #177 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r283)
    O0: 1 bits (r284) -->  174.0
  #178 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r250)
    O0: 1 bits (r285) -->  163.0
  #179 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r245)
    O0: 1 bits (r286) -->  147.0 165.0
  #180 SRC^DUMMY_DELAY_SHORT_3_64, lat 3, input_count 1, output_count 1
    I0: 64 bits (r254)
    O0: 64 bits (r287) -->  139.2
  #181 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r282)
    I1: 1 bits "0x1"
    I2: 1 bits (r238)
    O0: 1 bits (r288) --> 
    O1: 1 bits (r289) --> 
    O2: 1 bits (r290) --> 
    O3: 1 bits (r291) --> 
TO_BLOCK 92

BLOCK 16:
  node_count: 2
  #182 SRC^INITIATE_MERGE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r292) -->  183.0
    O1: 1 bits (r293) --> 
    O2: 1 bits (r294) --> 
  #183 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r292)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r295) --> 
    O1: 1 bits (r296) --> 
    O2: 1 bits (r297) --> 
    O3: 1 bits (r298) --> 
TO_BLOCK 17

BLOCK 17:
  node_count: 2
  #184 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r299) -->  185.0
    O1: 1 bits (r300) --> 
    O2: 1 bits (r301) --> 
  #185 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r299)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r302) --> 
    O1: 1 bits (r303) --> 
    O2: 1 bits (r304) --> 
    O3: 1 bits (r305) --> 
FORK TO_BLOCK 18
FORK TO_BLOCK 19

BLOCK 18:
  par_sec: 18
  node_count: 10
  #186 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r306) -->  192.0 193.0 190.0
    O1: 1 bits (r307) --> 
    O2: 1 bits (r308) --> 
  #187 SRC^UIKMV, line 98, lat 0, input_count 1, output_count 1
    I0: 32 bits (r310)
    O0: 64 bits (r309) -->  189.1
  #188 SRC^UIMUL, line 98, lat 2, input_count 2, output_count 1
    I0: 32 bits (r312)
    I1: 32 bits "0x8"
    O0: 32 bits (r310) -->  187.0
  #189 streamed_dma_cpu_64_in, line 98, lat 0, input_count 3, output_count 1
    details:
        "dma_muxes_in" = "2"
        "stream_out_ids" = "2"
    I0: 64 bits (r313)
    I1: 64 bits (r309)
    I2: 1 bits (r314)
    O0: 1 bits (r311) -->  194.1
  #190 SRC^LD_SCALAR_VAL_32 "total_nsampB", lat 1, input_count 2, output_count 1
    I0: 1 bits (r306)
    I1: 32 bits "0x4a"
    O0: 32 bits (r312) -->  188.0
  #191 SRC^LD_SCALAR_VAL_64 "B", lat 1, input_count 2, output_count 1
    I0: 1 bits (r315)
    I1: 32 bits "0x21"
    O0: 64 bits (r313) -->  189.0
  #192 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r306)
    O0: 1 bits (r314) -->  194.0 189.2
  #193 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r306)
    O0: 1 bits (r315) -->  191.0
  #194 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r314)
    I1: 1 bits (r311)
    O0: 1 bits (r316) -->  195.0
  #195 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r316)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r317) --> 
    O1: 1 bits (r318) --> 
    O2: 1 bits (r319) --> 
    O3: 1 bits (r320) --> 
TO_BLOCK 22

BLOCK 19:
  par_sec: 19
  node_count: 7
  #196 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r321) -->  197.0 200.1 199.0
    O1: 1 bits (r322) --> 
    O2: 1 bits (r323) --> 
  #197 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r321)
    O0: 1 bits (r324) -->  201.1
  #198 SRC^ICMP_le, line 105, lat 1, input_count 2, output_count 1
    I0: 32 bits (r326)
    I1: 0 bits "0x0"
    O0: 1 bits (r325) -->  202.1
  #199 SRC^LD_SCALAR_VAL_32 "total_nsampB", lat 1, input_count 2, output_count 1
    I0: 1 bits (r321)
    I1: 32 bits "0x4a"
    O0: 32 bits (r326) -->  198.0
  #200 SRC^ST_SCALAR_VAL_32 "i_rename_3", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r321)
    I2: 32 bits "0x55"
    O0: 1 bits (r327) -->  201.0
  #201 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r327)
    I1: 1 bits (r324)
    O0: 1 bits (r328) -->  202.0
  #202 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r328)
    I1: 1 bits (r325)
    I2: 1 bits "0x0"
    O0: 1 bits (r329) --> 
    O1: 1 bits (r330) --> 
    O2: 1 bits (r331) --> 
    O3: 1 bits (r332) --> 
TRUE TO_BLOCK 93
FALSE TO_BLOCK 20

BLOCK 20:
  par_sec: 19
  node_count: 3
  #203 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r333) -->  204.0
    O1: 1 bits (r334) --> 
    O2: 1 bits (r335) --> 
  #204 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r333)
    O0: 1 bits (r336) -->  205.0
  #205 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r336)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r337) --> 
    O1: 1 bits (r338) --> 
    O2: 1 bits (r339) --> 
    O3: 1 bits (r340) --> 
TO_BLOCK 21

BLOCK 21:
  par_sec: 19
  node_count: 44
  #206 SRC^INITIATE, line 105, lat 1, input_count 0, output_count 3
    O0: 1 bits (r341) -->  212.0 228.0 226.0 225.0
    O1: 1 bits (r342) --> 
    O2: 1 bits (r343) --> 
  #207 SRC_GET_STREAM_64_32, line 106, lat 0, input_count 4, output_count 1
    details:
        "fifo_brake" = "30"
        "fifo_depth" = "128"
        "fifo_restore_depth" = "0"
        "stream_in_ids" = "2"
    I0: 1 bits (r383)
    I1: 1 bits (r391)
    I2: 64 bits (r399)
    I3: 1 bits (r353)
    O0: 64 bits (r344) -->  208.0
  #208 SRC^STKR_PIPELINED_B, line 107, lat 1, input_count 4, output_count 1
    details:
        "obm_write_high_bits" = "0"
        "obm_write_muxes" = "0"
    I0: 64 bits (r344)
    I1: 64 bits (r346)
    I2: 1 bits (r385)
    I3: 1 bits (r391)
    O0: 1 bits (r345) -->  242.1
  #209 SRC^AADD, line 107, lat 1, input_count 2, output_count 1
    I0: 64 bits (r382)
    I1: 64 bits (r347)
    O0: 64 bits (r346) -->  208.1
  #210 SRC^IAMV, line 107, lat 0, input_count 1, output_count 1
    I0: 32 bits (r348)
    O0: 64 bits (r347) -->  209.1
  #211 SRC^LSHIFT, line 107, lat 0, input_count 2, output_count 1
    I0: 32 bits (r390)
    I1: 32 bits "0x3"
    O0: 32 bits (r348) -->  210.0
  #212 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r341)
    O0: 1 bits (r349) -->  230.0
  #213 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r376)
    O0: 1 bits (r350) -->  249.2
  #214 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r385)
    O0: 1 bits (r351) -->  244.1
  #215 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r398)
    O0: 1 bits (r352) -->  244.0
  #216 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r367)
    O0: 1 bits (r353) -->  207.3
  #217 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r364)
    O0: 1 bits (r354) -->  242.3
  #218 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r365)
    O0: 1 bits (r355) -->  231.1
  #219 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r363)
    O0: 1 bits (r356) -->  242.2
  #220 SRC^ICMP_le, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r378)
    I1: 32 bits (r392)
    O0: 1 bits (r357) -->  247.0
  #221 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r365)
    O0: 1 bits (r358) -->  234.1
  #222 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r362)
    O0: 1 bits (r359) -->  234.0
  #223 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r364)
    O0: 1 bits (r360) -->  233.2
  #224 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r363)
    O0: 1 bits (r361) -->  233.1
  #225 SYNC_FAST_1_32_2, lat 1, input_count 1, output_count 15
    details:
        "fifo_brake" = "30"
        "fifo_depth" = "128"
        "fifo_restore_depth" = "0"
        "stream_in_ids" = "2"
        "is_all_streams_active" = "1'b0"
    I0: 1 bits (r341)
    O0: 1 bits (r362) -->  222.0 246.0 238.0 229.0
    O1: 1 bits (r363) -->  219.0 224.0 232.0
    O2: 1 bits (r364) -->  217.0 223.0 240.0
    O3: 1 bits (r365) -->  221.0 218.0 237.0 229.1
    O4: 64 bits (r366) -->  248.0
    O5: 1 bits (r367) -->  216.0
    O6: 0 bits (r368) --> 
    O7: 0 bits (r369) --> 
    O8: 0 bits (r370) --> 
    O9: 0 bits (r371) --> 
    O10: 0 bits (r372) --> 
    O11: 0 bits (r373) --> 
    O12: 0 bits (r374) --> 
    O13: 0 bits (r375) --> 
    O14: 1 bits (r376) -->  213.0 229.4
  #226 SRC^LD_SCALAR_VAL_32 "total_nsampB", lat 1, input_count 2, output_count 1
    I0: 1 bits (r341)
    I1: 32 bits "0x4a"
    O0: 32 bits (r377) -->  236.0
  #227 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r389)
    I1: 1 bits (r388)
    I2: 32 bits (r387)
    I3: 32 bits (r378)
    O0: 32 bits (r378) -->  220.0 227.3
  #228 SRC^LD_SCALAR_VAL_32 "i_rename_3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r341)
    I1: 32 bits "0x55"
    O0: 32 bits (r379) -->  229.2
  #229 SRC^COUNT_UP_32_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r362)
    I1: 1 bits (r365)
    I2: 32 bits (r379)
    I3: 32 bits "0x1"
    I4: 1 bits (r376)
    I5: 32 bits "0x55"
    O0: 32 bits (r380) -->  239.0 241.0
  #230 SRC^LD_SCALAR_VAL_64 "BL", lat 1, input_count 2, output_count 1
    I0: 1 bits (r349)
    I1: 64 bits "0x45"
    O0: 64 bits (r381) -->  235.0
  #231 SRC^CIRCULATE_NR_64, lat 0, input_count 4, output_count 1
    I0: 1 bits (r397)
    I1: 1 bits (r355)
    I2: 64 bits (r386)
    I3: 64 bits (r382)
    O0: 64 bits (r382) -->  231.3 209.0
  #232 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r363)
    O0: 1 bits (r383) -->  207.0
  #233 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r398)
    I1: 1 bits (r361)
    I2: 1 bits (r360)
    O0: 1 bits (r384) -->  234.3
  #234 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r359)
    I1: 1 bits (r358)
    I2: 1 bits "0x1"
    I3: 1 bits (r384)
    O0: 1 bits (r385) -->  214.0 208.2
  #235 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r381)
    O0: 64 bits (r386) -->  231.2
  #236 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r377)
    O0: 32 bits (r387) -->  227.2
  #237 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r365)
    O0: 1 bits (r388) -->  227.1
  #238 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r362)
    O0: 1 bits (r389) -->  227.0
  #239 SRC^DUMMY_DELAY_2_32, lat 2, input_count 1, output_count 1
    I0: 32 bits (r380)
    O0: 32 bits (r390) -->  211.0
  #240 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r364)
    O0: 1 bits (r391) -->  208.3 207.1
  #241 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r380)
    I1: 32 bits "0x1"
    O0: 32 bits (r392) -->  220.1
  #242 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r396)
    I1: 1 bits (r345)
    I2: 1 bits (r356)
    I3: 1 bits (r354)
    O0: 1 bits (r393) -->  243.0
  #243 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r393)
    O0: 1 bits (r394) -->  249.0
  #244 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r352)
    I1: 1 bits (r351)
    O0: 1 bits (r395) -->  245.0
  #245 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r395)
    O0: 1 bits (r396) -->  242.0
  #246 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r362)
    O0: 1 bits (r397) -->  231.0
  #247 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r357)
    O0: 1 bits (r398) -->  215.0 233.0
  #248 SRC^DUMMY_DELAY_SHORT_3_64, lat 3, input_count 1, output_count 1
    I0: 64 bits (r366)
    O0: 64 bits (r399) -->  207.2
  #249 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r394)
    I1: 1 bits "0x1"
    I2: 1 bits (r350)
    O0: 1 bits (r400) --> 
    O1: 1 bits (r401) --> 
    O2: 1 bits (r402) --> 
    O3: 1 bits (r403) --> 
TO_BLOCK 93

BLOCK 22:
  node_count: 2
  #250 SRC^INITIATE_MERGE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r404) -->  251.0
    O1: 1 bits (r405) --> 
    O2: 1 bits (r406) --> 
  #251 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r404)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r407) --> 
    O1: 1 bits (r408) --> 
    O2: 1 bits (r409) --> 
    O3: 1 bits (r410) --> 
TO_BLOCK 23

BLOCK 23:
  node_count: 2
  #252 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r411) -->  253.0
    O1: 1 bits (r412) --> 
    O2: 1 bits (r413) --> 
  #253 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r411)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r414) --> 
    O1: 1 bits (r415) --> 
    O2: 1 bits (r416) --> 
    O3: 1 bits (r417) --> 
FORK TO_BLOCK 24
FORK TO_BLOCK 28
FORK TO_BLOCK 41
FORK TO_BLOCK 54
FORK TO_BLOCK 66
FORK TO_BLOCK 78
FORK TO_BLOCK 79
FORK TO_BLOCK 87

BLOCK 24:
  par_sec: 24
  node_count: 7
  #254 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r418) -->  255.0 258.1 257.0
    O1: 1 bits (r419) --> 
    O2: 1 bits (r420) --> 
  #255 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r418)
    O0: 1 bits (r421) -->  259.1
  #256 SRC^ICMP_le, line 119, lat 1, input_count 2, output_count 1
    I0: 32 bits (r423)
    I1: 0 bits "0x0"
    O0: 1 bits (r422) -->  260.1
  #257 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r418)
    I1: 32 bits "0x24"
    O0: 32 bits (r423) -->  256.0
  #258 SRC^ST_SCALAR_VAL_32 ".ndi0000p", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r418)
    I2: 32 bits "0x84"
    O0: 1 bits (r424) -->  259.0
  #259 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r424)
    I1: 1 bits (r421)
    O0: 1 bits (r425) -->  260.0
  #260 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r425)
    I1: 1 bits (r422)
    I2: 1 bits "0x0"
    O0: 1 bits (r426) --> 
    O1: 1 bits (r427) --> 
    O2: 1 bits (r428) --> 
    O3: 1 bits (r429) --> 
TRUE TO_BLOCK 94
FALSE TO_BLOCK 25

BLOCK 25:
  par_sec: 24
  node_count: 7
  #261 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r430) -->  265.0 262.0 263.0
    O1: 1 bits (r431) --> 
    O2: 1 bits (r432) --> 
  #262 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r430)
    O0: 1 bits (r433) -->  264.1
  #263 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r430)
    I1: 32 bits "0x24"
    O0: 32 bits (r434) -->  264.0
  #264 SRC^ST_SCALAR_VAL_32 ".O0000p", lat 1, input_count 3, output_count 1
    I0: 32 bits (r434)
    I1: 1 bits (r433)
    I2: 32 bits "0x86"
    O0: 1 bits (r435) -->  266.1
  #265 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r430)
    O0: 1 bits (r436) -->  266.0
  #266 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r436)
    I1: 1 bits (r435)
    O0: 1 bits (r437) -->  267.0
  #267 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r437)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r438) --> 
    O1: 1 bits (r439) --> 
    O2: 1 bits (r440) --> 
    O3: 1 bits (r441) --> 
TO_BLOCK 26

BLOCK 26:
  par_sec: 24
  node_count: 50
  #268 SRC^INITIATE, line 119, lat 1, input_count 0, output_count 3
    O0: 1 bits (r442) -->  288.0 316.0 296.0 285.0
    O1: 1 bits (r443) --> 
    O2: 1 bits (r444) --> 
  #269 SRC^LDKR_C_ITER, line 120, lat 23, input_count 3, output_count 1
    details:
        "obm_read_high_bits" = "0"
        "obm_read_muxes" = "0"
    I0: 64 bits (r446)
    I1: 1 bits "0x1"
    I2: 1 bits (r472)
    O0: 64 bits (r445) -->  274.0
  #270 SRC^AADD, line 120, lat 1, input_count 2, output_count 1
    I0: 64 bits (r477)
    I1: 64 bits (r447)
    O0: 64 bits (r446) -->  269.0
  #271 SRC^IAMV, line 120, lat 0, input_count 1, output_count 1
    I0: 32 bits (r448)
    O0: 64 bits (r447) -->  270.1
  #272 SRC^LSHIFT, line 120, lat 0, input_count 2, output_count 1
    I0: 32 bits (r475)
    I1: 32 bits "0x3"
    O0: 32 bits (r448) -->  271.0
  #273 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r493)
    O0: 1 bits (r449) -->  299.1
  #274 split_64to32, line 119, lat 0, input_count 1, output_count 2
    I0: 64 bits (r445)
    O0: 32 bits (r450) -->  278.0
    O1: 32 bits (r451) -->  276.0
  #275 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r462)
    O0: 1 bits (r452) -->  303.0
  #276 put_stream_32, line 119, lat 0, input_count 5, output_count 1
    details:
        "stream_out_ids" = "3"
    I0: 32 bits (r451)
    I1: 1 bits "0x1"
    I2: 1 bits (r479)
    I3: 1 bits (r473)
    I4: 1 bits (r471)
    O0: 1 bits (r453) -->  307.1
  #277 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r463)
    O0: 1 bits (r454) -->  293.0
  #278 put_stream_32, line 119, lat 0, input_count 5, output_count 1
    details:
        "stream_out_ids" = "4"
    I0: 32 bits (r450)
    I1: 1 bits "0x1"
    I2: 1 bits (r479)
    I3: 1 bits (r473)
    I4: 1 bits (r471)
    O0: 1 bits (r455) -->  307.0
  #279 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r470)
    O0: 1 bits (r456) -->  287.0
  #280 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r476)
    O0: 64 bits (r457) -->  297.2
  #281 SRC^ISUB, line 119, lat 1, input_count 2, output_count 1
    I0: 32 bits (r467)
    I1: 32 bits "0x1"
    O0: 32 bits (r458) -->  283.0
  #282 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r464)
    O0: 1 bits (r459) -->  291.0
  #283 SRC^ICMP_le, line 119, lat 1, input_count 2, output_count 1
    I0: 32 bits (r458)
    I1: 0 bits "0x0"
    O0: 1 bits (r460) -->  306.0
  #284 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r465)
    O0: 1 bits (r461) -->  312.0
  #285 SRC^LOOP_DRIVER, lat 1, input_count 2, output_count 4
    I0: 1 bits (r442)
    I1: 32 bits "0x0"
    O0: 1 bits (r462) -->  275.0 290.0 315.0
    O1: 1 bits (r463) -->  300.0 277.0
    O2: 1 bits (r464) -->  301.0 282.0 292.0
    O3: 1 bits (r465) -->  284.0 313.0 314.0
  #286 SRC^LD_SCALAR_VAL_32 ".O0000p", lat 1, input_count 2, output_count 1
    I0: 1 bits (r469)
    I1: 32 bits "0x86"
    O0: 32 bits (r466) -->  287.2
  #287 SRC^COUNT_DOWN_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r456)
    I1: 1 bits (r492)
    I2: 32 bits (r466)
    I3: 32 bits "0x1"
    O0: 32 bits (r467) -->  281.0
  #288 SRC^DUMMY_DELAY_20_1, lat 20, input_count 1, output_count 1
    I0: 1 bits (r442)
    O0: 1 bits (r468) -->  289.0
  #289 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r468)
    O0: 1 bits (r469) -->  286.0
  #290 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r462)
    O0: 1 bits (r470) -->  279.0
  #291 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r459)
    O0: 1 bits (r471) -->  278.4 276.4 308.3
  #292 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r464)
    O0: 1 bits (r472) -->  269.2
  #293 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r454)
    O0: 1 bits (r473) -->  278.3 276.3 308.2
  #294 SRC^LD_SCALAR_VAL_32 ".ndi0000p", lat 1, input_count 2, output_count 1
    I0: 1 bits (r496)
    I1: 32 bits "0x84"
    O0: 32 bits (r474) -->  295.2
  #295 SRC^COUNT_UP_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r495)
    I1: 1 bits (r494)
    I2: 32 bits (r474)
    I3: 32 bits "0x1"
    O0: 32 bits (r475) -->  272.0
  #296 SRC^LD_SCALAR_VAL_64 "CountsL", lat 1, input_count 2, output_count 1
    I0: 1 bits (r442)
    I1: 64 bits "0x46"
    O0: 64 bits (r476) -->  280.0
  #297 SRC^CIRCULATE_NR_64, lat 0, input_count 4, output_count 1
    I0: 1 bits (r495)
    I1: 1 bits (r494)
    I2: 64 bits (r457)
    I3: 64 bits (r477)
    O0: 64 bits (r477) -->  297.3 270.0
  #298 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r486)
    I1: 1 bits (r485)
    I2: 1 bits (r484)
    O0: 1 bits (r478) -->  299.3
  #299 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r483)
    I1: 1 bits (r449)
    I2: 1 bits "0x1"
    I3: 1 bits (r478)
    O0: 1 bits (r479) -->  310.1 278.2 276.2
  #300 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r463)
    O0: 1 bits (r480) -->  305.0
  #301 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r464)
    O0: 1 bits (r481) -->  304.0
  #302 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r486)
    O0: 1 bits (r482) -->  310.0
  #303 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r452)
    O0: 1 bits (r483) -->  299.0
  #304 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r481)
    O0: 1 bits (r484) -->  298.2
  #305 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r480)
    O0: 1 bits (r485) -->  298.1
  #306 SRC^NOT_1_NR, line 119, lat 0, input_count 1, output_count 1
    I0: 1 bits (r460)
    O0: 1 bits (r486) -->  302.0 298.0
  #307 SRC^AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r455)
    I1: 1 bits (r453)
    O0: 1 bits (r487) -->  308.1
  #308 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r491)
    I1: 1 bits (r487)
    I2: 1 bits (r473)
    I3: 1 bits (r471)
    O0: 1 bits (r488) -->  309.0
  #309 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r488)
    O0: 1 bits (r489) -->  317.0
  #310 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r482)
    I1: 1 bits (r479)
    O0: 1 bits (r490) -->  311.0
  #311 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r490)
    O0: 1 bits (r491) -->  308.0
  #312 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r461)
    O0: 1 bits (r492) -->  287.1
  #313 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r465)
    O0: 1 bits (r493) -->  273.0
  #314 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r465)
    O0: 1 bits (r494) -->  295.1 297.1
  #315 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r462)
    O0: 1 bits (r495) -->  295.0 297.0
  #316 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r442)
    O0: 1 bits (r496) -->  294.0
  #317 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r489)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r497) --> 
    O1: 1 bits (r498) --> 
    O2: 1 bits (r499) --> 
    O3: 1 bits (r500) --> 
TO_BLOCK 27

BLOCK 27:
  par_sec: 24
  node_count: 2
  #318 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r501) -->  319.0
    O1: 1 bits (r502) --> 
    O2: 1 bits (r503) --> 
  #319 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r501)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r504) --> 
    O1: 1 bits (r505) --> 
    O2: 1 bits (r506) --> 
    O3: 1 bits (r507) --> 
TO_BLOCK 94

BLOCK 28:
  par_sec: 28
  node_count: 8
  #320 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r508) -->  321.0 325.1 324.1 323.0
    O1: 1 bits (r509) --> 
    O2: 1 bits (r510) --> 
  #321 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r508)
    O0: 1 bits (r511) -->  326.2
  #322 SRC^ICMP_le, line 134, lat 1, input_count 2, output_count 1
    I0: 32 bits (r513)
    I1: 0 bits "0x0"
    O0: 1 bits (r512) -->  327.1
  #323 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r508)
    I1: 32 bits "0x24"
    O0: 32 bits (r513) -->  322.0
  #324 SRC^ST_SCALAR_VAL_32 "n_rename_2", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r508)
    I2: 32 bits "0x59"
    O0: 1 bits (r514) -->  326.1
  #325 SRC^ST_SCALAR_VAL_32 "istart_rename_2", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r508)
    I2: 32 bits "0x5d"
    O0: 1 bits (r515) -->  326.0
  #326 SRC^LATCH_AND_3, lat 1, input_count 3, output_count 1
    I0: 1 bits (r515)
    I1: 1 bits (r514)
    I2: 1 bits (r511)
    O0: 1 bits (r516) -->  327.0
  #327 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r516)
    I1: 1 bits (r512)
    I2: 1 bits "0x0"
    O0: 1 bits (r517) --> 
    O1: 1 bits (r518) --> 
    O2: 1 bits (r519) --> 
    O3: 1 bits (r520) --> 
TRUE TO_BLOCK 40
FALSE TO_BLOCK 29

BLOCK 29:
  par_sec: 28
  node_count: 7
  #328 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r521) -->  332.0 329.0 330.0
    O1: 1 bits (r522) --> 
    O2: 1 bits (r523) --> 
  #329 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r521)
    O0: 1 bits (r524) -->  331.1
  #330 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r521)
    I1: 32 bits "0x24"
    O0: 32 bits (r525) -->  331.0
  #331 SRC^ST_SCALAR_VAL_32 ".O0003p", lat 1, input_count 3, output_count 1
    I0: 32 bits (r525)
    I1: 1 bits (r524)
    I2: 32 bits "0x89"
    O0: 1 bits (r526) -->  333.1
  #332 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r521)
    O0: 1 bits (r527) -->  333.0
  #333 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r527)
    I1: 1 bits (r526)
    O0: 1 bits (r528) -->  334.0
  #334 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r528)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r529) --> 
    O1: 1 bits (r530) --> 
    O2: 1 bits (r531) --> 
    O3: 1 bits (r532) --> 
TO_BLOCK 30

BLOCK 30:
  par_sec: 28
  node_count: 6
  #335 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r533) -->  336.0
    O1: 1 bits (r534) --> 
    O2: 1 bits (r535) --> 
  #336 get_stream_no_pipe_32, line 135, lat 0, input_count 1, output_count 2
    details:
        "fifo_brake" = "32"
        "fifo_depth" = "64"
        "stream_in_ids" = "3"
    I0: 1 bits (r533)
    O0: 32 bits (r536) -->  338.0
    O1: 1 bits (r537) -->  337.0 338.1
  #337 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r537)
    O0: 1 bits (r538) -->  339.1
  #338 SRC^ST_SCALAR_VAL_32 "cnt_rename_1", lat 1, input_count 3, output_count 1
    I0: 32 bits (r536)
    I1: 1 bits (r537)
    I2: 32 bits "0x5b"
    O0: 1 bits (r539) -->  339.0
  #339 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r539)
    I1: 1 bits (r538)
    O0: 1 bits (r540) -->  340.0
  #340 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r540)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r541) --> 
    O1: 1 bits (r542) --> 
    O2: 1 bits (r543) --> 
    O3: 1 bits (r544) --> 
TO_BLOCK 31

BLOCK 31:
  par_sec: 28
  node_count: 7
  #341 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r545) -->  344.0 343.0
    O1: 1 bits (r546) --> 
    O2: 1 bits (r547) --> 
  #342 SRC^ICMP_eq, line 137, lat 1, input_count 2, output_count 1
    I0: 32 bits (r549)
    I1: 0 bits "0x0"
    O0: 1 bits (r548) -->  345.0
  #343 SRC^LD_SCALAR_VAL_32 "n_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r545)
    I1: 32 bits "0x59"
    O0: 32 bits (r549) -->  342.0
  #344 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r545)
    O0: 1 bits (r550) -->  346.0
  #345 SRC^NOT_1_NR, line 137, lat 0, input_count 1, output_count 1
    I0: 1 bits (r548)
    O0: 1 bits (r551) -->  347.1
  #346 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r550)
    O0: 1 bits (r552) -->  347.0
  #347 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r552)
    I1: 1 bits (r551)
    I2: 1 bits "0x0"
    O0: 1 bits (r553) --> 
    O1: 1 bits (r554) --> 
    O2: 1 bits (r555) --> 
    O3: 1 bits (r556) --> 
TRUE TO_BLOCK 33
FALSE TO_BLOCK 32

BLOCK 32:
  par_sec: 28
  node_count: 6
  #348 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r557) -->  351.0 350.0
    O1: 1 bits (r558) --> 
    O2: 1 bits (r559) --> 
  #349 spin_wait, line 137, lat 0, input_count 2, output_count 1
    I0: 32 bits (r561)
    I1: 1 bits (r562)
    O0: 1 bits (r560) -->  352.1
  #350 SRC^LD_SCALAR_VAL_32 "nspin", lat 1, input_count 2, output_count 1
    I0: 1 bits (r557)
    I1: 32 bits "0x25"
    O0: 32 bits (r561) -->  349.0
  #351 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r557)
    O0: 1 bits (r562) -->  349.1 352.0
  #352 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r562)
    I1: 1 bits (r560)
    O0: 1 bits (r563) -->  353.0
  #353 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r563)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r564) --> 
    O1: 1 bits (r565) --> 
    O2: 1 bits (r566) --> 
    O3: 1 bits (r567) --> 
TO_BLOCK 33

BLOCK 33:
  par_sec: 28
  node_count: 11
  #354 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r568) -->  361.0 362.0 356.0 359.0
    O1: 1 bits (r569) --> 
    O2: 1 bits (r570) --> 
  #355 SRC^IADD, line 139, lat 1, input_count 2, output_count 1
    I0: 32 bits (r575)
    I1: 32 bits "0x1"
    O0: 32 bits (r571) -->  357.0
  #356 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r568)
    O0: 1 bits (r572) -->  358.0
  #357 comb_32to64, line 140, lat 0, input_count 2, output_count 1
    I0: 32 bits (r571)
    I1: 32 bits (r574)
    O0: 64 bits (r573) -->  360.0
  #358 SRC^LD_SCALAR_VAL_32 "cnt_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r572)
    I1: 32 bits "0x5b"
    O0: 32 bits (r574) -->  357.1
  #359 SRC^LD_SCALAR_VAL_32 "n_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r568)
    I1: 32 bits "0x59"
    O0: 32 bits (r575) -->  355.0
  #360 SRC^ST_SCALAR_VAL_64 "i64_rename_5", lat 1, input_count 3, output_count 1
    I0: 64 bits (r573)
    I1: 1 bits (r578)
    I2: 32 bits "0x5c"
    O0: 1 bits (r576) -->  363.1
  #361 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r568)
    O0: 1 bits (r577) -->  363.0
  #362 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r568)
    O0: 1 bits (r578) -->  360.1
  #363 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r577)
    I1: 1 bits (r576)
    O0: 1 bits (r579) -->  364.0
  #364 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r579)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r580) --> 
    O1: 1 bits (r581) --> 
    O2: 1 bits (r582) --> 
    O3: 1 bits (r583) --> 
TO_BLOCK 34

BLOCK 34:
  par_sec: 28
  node_count: 6
  #365 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r584) -->  368.0 367.0
    O1: 1 bits (r585) --> 
    O2: 1 bits (r586) --> 
  #366 put_vec_stream_64_header, line 141, lat 0, input_count 2, output_count 1
    details:
        "is_put_vec_stream_tail" = "0"
        "stream_out_ids" = "5"
    I0: 64 bits (r588)
    I1: 1 bits (r589)
    O0: 1 bits (r587) -->  369.1
  #367 SRC^LD_SCALAR_VAL_64 "i64_rename_5", lat 1, input_count 2, output_count 1
    I0: 1 bits (r584)
    I1: 32 bits "0x5c"
    O0: 64 bits (r588) -->  366.0
  #368 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r584)
    O0: 1 bits (r589) -->  366.1 369.0
  #369 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r589)
    I1: 1 bits (r587)
    O0: 1 bits (r590) -->  370.0
  #370 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r590)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r591) --> 
    O1: 1 bits (r592) --> 
    O2: 1 bits (r593) --> 
    O3: 1 bits (r594) --> 
TO_BLOCK 35

BLOCK 35:
  par_sec: 28
  node_count: 7
  #371 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r595) -->  372.0 375.1 374.0
    O1: 1 bits (r596) --> 
    O2: 1 bits (r597) --> 
  #372 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r595)
    O0: 1 bits (r598) -->  376.1
  #373 SRC^ICMP_le, line 143, lat 1, input_count 2, output_count 1
    I0: 32 bits (r600)
    I1: 0 bits "0x0"
    O0: 1 bits (r599) -->  377.1
  #374 SRC^LD_SCALAR_VAL_32 "cnt_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r595)
    I1: 32 bits "0x5b"
    O0: 32 bits (r600) -->  373.0
  #375 SRC^ST_SCALAR_VAL_32 "i_rename_4", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r595)
    I2: 32 bits "0x5a"
    O0: 1 bits (r601) -->  376.0
  #376 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r601)
    I1: 1 bits (r598)
    O0: 1 bits (r602) -->  377.0
  #377 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r602)
    I1: 1 bits (r599)
    I2: 1 bits "0x0"
    O0: 1 bits (r603) --> 
    O1: 1 bits (r604) --> 
    O2: 1 bits (r605) --> 
    O3: 1 bits (r606) --> 
TRUE TO_BLOCK 37
FALSE TO_BLOCK 36

BLOCK 36:
  par_sec: 28
  node_count: 55
  #378 SRC^INITIATE, line 143, lat 1, input_count 0, output_count 3
    O0: 1 bits (r607) -->  386.0 419.0 411.0 408.0
    O1: 1 bits (r608) --> 
    O2: 1 bits (r609) --> 
  #379 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r640)
    O0: 1 bits (r610) -->  424.0
  #380 SRC^LDKR_A_ITER, line 144, lat 23, input_count 3, output_count 1
    details:
        "obm_read_high_bits" = "0"
        "obm_read_muxes" = "0"
    I0: 64 bits (r612)
    I1: 1 bits "0x1"
    I2: 1 bits (r630)
    O0: 64 bits (r611) -->  394.0
  #381 SRC^AADD, line 144, lat 1, input_count 2, output_count 1
    I0: 64 bits (r650)
    I1: 64 bits (r614)
    O0: 64 bits (r612) -->  380.0
  #382 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r641)
    O0: 1 bits (r613) -->  423.0
  #383 SRC^IAMV, line 144, lat 0, input_count 1, output_count 1
    I0: 32 bits (r615)
    O0: 64 bits (r614) -->  381.1
  #384 SRC^LSHIFT, line 144, lat 0, input_count 2, output_count 1
    I0: 32 bits (r616)
    I1: 32 bits "0x3"
    O0: 32 bits (r615) -->  383.0
  #385 SRC^IADD, line 144, lat 1, input_count 2, output_count 1
    I0: 32 bits (r646)
    I1: 32 bits (r648)
    O0: 32 bits (r616) -->  384.0
  #386 SRC^DUMMY_DELAY_20_1, lat 20, input_count 1, output_count 1
    I0: 1 bits (r607)
    O0: 1 bits (r617) -->  422.0
  #387 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r639)
    O0: 1 bits (r618) -->  421.0
  #388 SRC^DUMMY_DELAY_SHORT_22_32, lat 22, input_count 1, output_count 1
    I0: 32 bits (r648)
    O0: 32 bits (r619) -->  430.0
  #389 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r665)
    O0: 1 bits (r620) -->  427.0
  #390 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r643)
    O0: 32 bits (r621) -->  410.2
  #391 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r642)
    O0: 1 bits (r622) -->  420.0
  #392 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r645)
    O0: 32 bits (r623) -->  412.2
  #393 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r640)
    O0: 1 bits (r624) -->  398.0
  #394 put_vec_stream_64, line 143, lat 0, input_count 5, output_count 1
    details:
        "stream_out_ids" = "5"
    I0: 64 bits (r611)
    I1: 1 bits "0x1"
    I2: 1 bits (r652)
    I3: 1 bits (r658)
    I4: 1 bits (r657)
    O0: 1 bits (r625) -->  425.1
  #395 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r638)
    O0: 1 bits (r626) -->  418.1
  #396 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r636)
    O0: 1 bits (r627) -->  418.0
  #397 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r632)
    O0: 1 bits (r628) -->  417.2
  #398 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r624)
    O0: 1 bits (r629) -->  417.1
  #399 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r641)
    O0: 1 bits (r630) -->  380.2
  #400 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r649)
    O0: 64 bits (r631) -->  416.2
  #401 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r641)
    O0: 1 bits (r632) -->  397.0
  #402 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r642)
    O0: 1 bits (r633) -->  416.1
  #403 SRC^ICMP_le, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r644)
    I1: 32 bits (r664)
    O0: 1 bits (r634) -->  431.0
  #404 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r639)
    O0: 1 bits (r635) -->  416.0
  #405 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r639)
    O0: 1 bits (r636) -->  396.0
  #406 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r642)
    O0: 1 bits (r637) -->  414.1 412.1
  #407 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r642)
    O0: 1 bits (r638) -->  395.0
  #408 SRC^LOOP_DRIVER, lat 1, input_count 2, output_count 4
    I0: 1 bits (r607)
    I1: 32 bits "0x0"
    O0: 1 bits (r639) -->  387.0 405.0 404.0 429.0
    O1: 1 bits (r640) -->  379.0 393.0
    O2: 1 bits (r641) -->  382.0 401.0 399.0
    O3: 1 bits (r642) -->  391.0 407.0 402.0 406.0
  #409 SRC^LD_SCALAR_VAL_32 "cnt_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r656)
    I1: 32 bits "0x5b"
    O0: 32 bits (r643) -->  390.0
  #410 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r655)
    I1: 1 bits (r654)
    I2: 32 bits (r621)
    I3: 32 bits (r644)
    O0: 32 bits (r644) -->  403.0 410.3
  #411 SRC^LD_SCALAR_VAL_32 "istart_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r607)
    I1: 32 bits "0x5d"
    O0: 32 bits (r645) -->  392.0
  #412 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r663)
    I1: 1 bits (r637)
    I2: 32 bits (r623)
    I3: 32 bits (r646)
    O0: 32 bits (r646) -->  412.3 385.0
  #413 SRC^LD_SCALAR_VAL_32 "i_rename_4", lat 1, input_count 2, output_count 1
    I0: 1 bits (r653)
    I1: 32 bits "0x5a"
    O0: 32 bits (r647) -->  414.2
  #414 SRC^COUNT_UP_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r663)
    I1: 1 bits (r637)
    I2: 32 bits (r647)
    I3: 32 bits "0x1"
    O0: 32 bits (r648) -->  388.0 385.1
  #415 SRC^LD_SCALAR_VAL_64 "AL", lat 1, input_count 2, output_count 1
    I0: 1 bits (r653)
    I1: 64 bits "0x44"
    O0: 64 bits (r649) -->  400.0
  #416 SRC^CIRCULATE_NR_64, lat 0, input_count 4, output_count 1
    I0: 1 bits (r635)
    I1: 1 bits (r633)
    I2: 64 bits (r631)
    I3: 64 bits (r650)
    O0: 64 bits (r650) -->  416.3 381.0
  #417 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r665)
    I1: 1 bits (r629)
    I2: 1 bits (r628)
    O0: 1 bits (r651) -->  418.3
  #418 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r627)
    I1: 1 bits (r626)
    I2: 1 bits "0x1"
    I3: 1 bits (r651)
    O0: 1 bits (r652) -->  427.1 394.2
  #419 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r607)
    O0: 1 bits (r653) -->  413.0 415.0
  #420 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r622)
    O0: 1 bits (r654) -->  410.1
  #421 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r618)
    O0: 1 bits (r655) -->  410.0
  #422 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r617)
    O0: 1 bits (r656) -->  409.0
  #423 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r613)
    O0: 1 bits (r657) -->  394.4 425.3
  #424 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r610)
    O0: 1 bits (r658) -->  394.3 425.2
  #425 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r662)
    I1: 1 bits (r625)
    I2: 1 bits (r658)
    I3: 1 bits (r657)
    O0: 1 bits (r659) -->  426.0
  #426 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r659)
    O0: 1 bits (r660) -->  432.0
  #427 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r620)
    I1: 1 bits (r652)
    O0: 1 bits (r661) -->  428.0
  #428 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r661)
    O0: 1 bits (r662) -->  425.0
  #429 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r639)
    O0: 1 bits (r663) -->  412.0 414.0
  #430 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r619)
    I1: 32 bits "0x1"
    O0: 32 bits (r664) -->  403.1
  #431 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r634)
    O0: 1 bits (r665) -->  389.0 417.0
  #432 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r660)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r666) --> 
    O1: 1 bits (r667) --> 
    O2: 1 bits (r668) --> 
    O3: 1 bits (r669) --> 
TO_BLOCK 37

BLOCK 37:
  par_sec: 28
  node_count: 9
  #433 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r670) -->  437.0 439.0 436.0 435.0
    O1: 1 bits (r671) --> 
    O2: 1 bits (r672) --> 
  #434 SRC^IADD, line 146, lat 1, input_count 2, output_count 1
    I0: 32 bits (r674)
    I1: 32 bits (r675)
    O0: 32 bits (r673) -->  438.0
  #435 SRC^LD_SCALAR_VAL_32 "istart_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r670)
    I1: 32 bits "0x5d"
    O0: 32 bits (r674) -->  434.0
  #436 SRC^LD_SCALAR_VAL_32 "cnt_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r670)
    I1: 32 bits "0x5b"
    O0: 32 bits (r675) -->  434.1
  #437 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r670)
    O0: 1 bits (r676) -->  440.0
  #438 SRC^ST_SCALAR_VAL_32 "istart_rename_2", lat 1, input_count 3, output_count 1
    I0: 32 bits (r673)
    I1: 1 bits (r678)
    I2: 32 bits "0x5d"
    O0: 1 bits (r677) -->  440.1
  #439 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r670)
    O0: 1 bits (r678) -->  438.1
  #440 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r676)
    I1: 1 bits (r677)
    O0: 1 bits (r679) -->  441.0
  #441 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r679)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r680) --> 
    O1: 1 bits (r681) --> 
    O2: 1 bits (r682) --> 
    O3: 1 bits (r683) --> 
TO_BLOCK 38

BLOCK 38:
  par_sec: 28
  node_count: 4
  #442 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r684) -->  443.1
    O1: 1 bits (r685) --> 
    O2: 1 bits (r686) --> 
  #443 put_vec_stream_64_tail, line 148, lat 0, input_count 2, output_count 1
    details:
        "is_put_vec_stream_tail" = "1"
        "stream_out_ids" = "5"
    I0: 64 bits "0x4d2"
    I1: 1 bits (r684)
    O0: 1 bits (r687) -->  444.0
  #444 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r687)
    O0: 1 bits (r688) -->  445.0
  #445 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r688)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r689) --> 
    O1: 1 bits (r690) --> 
    O2: 1 bits (r691) --> 
    O3: 1 bits (r692) --> 
TO_BLOCK 39

BLOCK 39:
  par_sec: 28
  node_count: 13
  #446 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r693) -->  454.0 453.0 452.0
    O1: 1 bits (r694) --> 
    O2: 1 bits (r695) --> 
  #447 SRC^IADD, line 149, lat 1, input_count 2, output_count 1
    I0: 32 bits (r702)
    I1: 32 bits "0x1"
    O0: 32 bits (r696) -->  456.0
  #448 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r698)
    O0: 32 bits (r697) -->  451.0
  #449 SRC^ISUB, line 134, lat 1, input_count 2, output_count 1
    I0: 32 bits (r701)
    I1: 32 bits "0x1"
    O0: 32 bits (r698) -->  448.0 455.0
  #450 SRC^NOT_1_NR, line 134, lat 0, input_count 1, output_count 1
    I0: 1 bits (r700)
    O0: 1 bits (r699) -->  458.1
  #451 SRC^ICMP_le, line 134, lat 1, input_count 2, output_count 1
    I0: 32 bits (r697)
    I1: 0 bits "0x0"
    O0: 1 bits (r700) -->  450.0
  #452 SRC^LD_SCALAR_VAL_32 ".O0003p", lat 1, input_count 2, output_count 1
    I0: 1 bits (r693)
    I1: 32 bits "0x89"
    O0: 32 bits (r701) -->  449.0
  #453 SRC^LD_SCALAR_VAL_32 "n_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r693)
    I1: 32 bits "0x59"
    O0: 32 bits (r702) -->  447.0
  #454 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r693)
    O0: 1 bits (r703) -->  455.1 456.1
  #455 SRC^ST_SCALAR_VAL_32 ".O0003p", lat 1, input_count 3, output_count 1
    I0: 32 bits (r698)
    I1: 1 bits (r703)
    I2: 32 bits "0x89"
    O0: 1 bits (r704) -->  457.1
  #456 SRC^ST_SCALAR_VAL_32 "n_rename_2", lat 1, input_count 3, output_count 1
    I0: 32 bits (r696)
    I1: 1 bits (r703)
    I2: 32 bits "0x59"
    O0: 1 bits (r705) -->  457.0
  #457 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r705)
    I1: 1 bits (r704)
    O0: 1 bits (r706) -->  458.0
  #458 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r706)
    I1: 1 bits (r699)
    I2: 1 bits "0x0"
    O0: 1 bits (r707) --> 
    O1: 1 bits (r708) --> 
    O2: 1 bits (r709) --> 
    O3: 1 bits (r710) --> 
TRUE TO_BLOCK 30
FALSE TO_BLOCK 40

BLOCK 40:
  par_sec: 28
  node_count: 4
  #459 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r711) -->  460.0
    O1: 1 bits (r712) --> 
    O2: 1 bits (r713) --> 
  #460 vec_stream_64_term, line 150, lat 0, input_count 1, output_count 1
    details:
        "stream_out_ids" = "5"
    I0: 1 bits (r711)
    O0: 1 bits (r714) -->  461.0
  #461 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r714)
    O0: 1 bits (r715) -->  462.0
  #462 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r715)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r716) --> 
    O1: 1 bits (r717) --> 
    O2: 1 bits (r718) --> 
    O3: 1 bits (r719) --> 
TO_BLOCK 89

BLOCK 41:
  par_sec: 41
  node_count: 8
  #463 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r720) -->  464.0 468.1 467.1 466.0
    O1: 1 bits (r721) --> 
    O2: 1 bits (r722) --> 
  #464 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r720)
    O0: 1 bits (r723) -->  469.2
  #465 SRC^ICMP_le, line 158, lat 1, input_count 2, output_count 1
    I0: 32 bits (r725)
    I1: 0 bits "0x0"
    O0: 1 bits (r724) -->  470.1
  #466 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r720)
    I1: 32 bits "0x24"
    O0: 32 bits (r725) -->  465.0
  #467 SRC^ST_SCALAR_VAL_32 "n_rename_3", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r720)
    I2: 32 bits "0x5e"
    O0: 1 bits (r726) -->  469.1
  #468 SRC^ST_SCALAR_VAL_32 "istart", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r720)
    I2: 32 bits "0x62"
    O0: 1 bits (r727) -->  469.0
  #469 SRC^LATCH_AND_3, lat 1, input_count 3, output_count 1
    I0: 1 bits (r727)
    I1: 1 bits (r726)
    I2: 1 bits (r723)
    O0: 1 bits (r728) -->  470.0
  #470 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r728)
    I1: 1 bits (r724)
    I2: 1 bits "0x0"
    O0: 1 bits (r729) --> 
    O1: 1 bits (r730) --> 
    O2: 1 bits (r731) --> 
    O3: 1 bits (r732) --> 
TRUE TO_BLOCK 53
FALSE TO_BLOCK 42

BLOCK 42:
  par_sec: 41
  node_count: 7
  #471 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r733) -->  475.0 472.0 473.0
    O1: 1 bits (r734) --> 
    O2: 1 bits (r735) --> 
  #472 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r733)
    O0: 1 bits (r736) -->  474.1
  #473 SRC^LD_SCALAR_VAL_32 "nvec", lat 1, input_count 2, output_count 1
    I0: 1 bits (r733)
    I1: 32 bits "0x24"
    O0: 32 bits (r737) -->  474.0
  #474 SRC^ST_SCALAR_VAL_32 ".O0002p", lat 1, input_count 3, output_count 1
    I0: 32 bits (r737)
    I1: 1 bits (r736)
    I2: 32 bits "0x88"
    O0: 1 bits (r738) -->  476.1
  #475 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r733)
    O0: 1 bits (r739) -->  476.0
  #476 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r739)
    I1: 1 bits (r738)
    O0: 1 bits (r740) -->  477.0
  #477 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r740)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r741) --> 
    O1: 1 bits (r742) --> 
    O2: 1 bits (r743) --> 
    O3: 1 bits (r744) --> 
TO_BLOCK 43

BLOCK 43:
  par_sec: 41
  node_count: 6
  #478 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r745) -->  479.0
    O1: 1 bits (r746) --> 
    O2: 1 bits (r747) --> 
  #479 get_stream_no_pipe_32, line 159, lat 0, input_count 1, output_count 2
    details:
        "fifo_brake" = "32"
        "fifo_depth" = "64"
        "stream_in_ids" = "4"
    I0: 1 bits (r745)
    O0: 32 bits (r748) -->  481.0
    O1: 1 bits (r749) -->  480.0 481.1
  #480 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r749)
    O0: 1 bits (r750) -->  482.1
  #481 SRC^ST_SCALAR_VAL_32 "cnt_rename_2", lat 1, input_count 3, output_count 1
    I0: 32 bits (r748)
    I1: 1 bits (r749)
    I2: 32 bits "0x60"
    O0: 1 bits (r751) -->  482.0
  #482 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r751)
    I1: 1 bits (r750)
    O0: 1 bits (r752) -->  483.0
  #483 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r752)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r753) --> 
    O1: 1 bits (r754) --> 
    O2: 1 bits (r755) --> 
    O3: 1 bits (r756) --> 
TO_BLOCK 44

BLOCK 44:
  par_sec: 41
  node_count: 7
  #484 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r757) -->  487.0 486.0
    O1: 1 bits (r758) --> 
    O2: 1 bits (r759) --> 
  #485 SRC^ICMP_eq, line 161, lat 1, input_count 2, output_count 1
    I0: 32 bits (r761)
    I1: 0 bits "0x0"
    O0: 1 bits (r760) -->  488.0
  #486 SRC^LD_SCALAR_VAL_32 "n_rename_3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r757)
    I1: 32 bits "0x5e"
    O0: 32 bits (r761) -->  485.0
  #487 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r757)
    O0: 1 bits (r762) -->  489.0
  #488 SRC^NOT_1_NR, line 161, lat 0, input_count 1, output_count 1
    I0: 1 bits (r760)
    O0: 1 bits (r763) -->  490.1
  #489 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r762)
    O0: 1 bits (r764) -->  490.0
  #490 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r764)
    I1: 1 bits (r763)
    I2: 1 bits "0x0"
    O0: 1 bits (r765) --> 
    O1: 1 bits (r766) --> 
    O2: 1 bits (r767) --> 
    O3: 1 bits (r768) --> 
TRUE TO_BLOCK 46
FALSE TO_BLOCK 45

BLOCK 45:
  par_sec: 41
  node_count: 4
  #491 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r769) -->  492.1
    O1: 1 bits (r770) --> 
    O2: 1 bits (r771) --> 
  #492 spin_wait, line 161, lat 0, input_count 2, output_count 1
    I0: 32 bits "0x1"
    I1: 1 bits (r769)
    O0: 1 bits (r772) -->  493.0
  #493 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r772)
    O0: 1 bits (r773) -->  494.0
  #494 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r773)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r774) --> 
    O1: 1 bits (r775) --> 
    O2: 1 bits (r776) --> 
    O3: 1 bits (r777) --> 
TO_BLOCK 46

BLOCK 46:
  par_sec: 41
  node_count: 11
  #495 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r778) -->  502.0 503.0 497.0 500.0
    O1: 1 bits (r779) --> 
    O2: 1 bits (r780) --> 
  #496 SRC^IADD, line 163, lat 1, input_count 2, output_count 1
    I0: 32 bits (r785)
    I1: 32 bits "0x1"
    O0: 32 bits (r781) -->  498.0
  #497 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r778)
    O0: 1 bits (r782) -->  499.0
  #498 comb_32to64, line 164, lat 0, input_count 2, output_count 1
    I0: 32 bits (r781)
    I1: 32 bits (r784)
    O0: 64 bits (r783) -->  501.0
  #499 SRC^LD_SCALAR_VAL_32 "cnt_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r782)
    I1: 32 bits "0x60"
    O0: 32 bits (r784) -->  498.1
  #500 SRC^LD_SCALAR_VAL_32 "n_rename_3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r778)
    I1: 32 bits "0x5e"
    O0: 32 bits (r785) -->  496.0
  #501 SRC^ST_SCALAR_VAL_64 "i64_rename_6", lat 1, input_count 3, output_count 1
    I0: 64 bits (r783)
    I1: 1 bits (r788)
    I2: 32 bits "0x61"
    O0: 1 bits (r786) -->  504.1
  #502 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r778)
    O0: 1 bits (r787) -->  504.0
  #503 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r778)
    O0: 1 bits (r788) -->  501.1
  #504 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r787)
    I1: 1 bits (r786)
    O0: 1 bits (r789) -->  505.0
  #505 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r789)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r790) --> 
    O1: 1 bits (r791) --> 
    O2: 1 bits (r792) --> 
    O3: 1 bits (r793) --> 
TO_BLOCK 47

BLOCK 47:
  par_sec: 41
  node_count: 6
  #506 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r794) -->  509.0 508.0
    O1: 1 bits (r795) --> 
    O2: 1 bits (r796) --> 
  #507 put_vec_stream_64_header, line 165, lat 0, input_count 2, output_count 1
    details:
        "is_put_vec_stream_tail" = "0"
        "stream_out_ids" = "6"
    I0: 64 bits (r798)
    I1: 1 bits (r799)
    O0: 1 bits (r797) -->  510.1
  #508 SRC^LD_SCALAR_VAL_64 "i64_rename_6", lat 1, input_count 2, output_count 1
    I0: 1 bits (r794)
    I1: 32 bits "0x61"
    O0: 64 bits (r798) -->  507.0
  #509 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r794)
    O0: 1 bits (r799) -->  507.1 510.0
  #510 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r799)
    I1: 1 bits (r797)
    O0: 1 bits (r800) -->  511.0
  #511 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r800)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r801) --> 
    O1: 1 bits (r802) --> 
    O2: 1 bits (r803) --> 
    O3: 1 bits (r804) --> 
TO_BLOCK 48

BLOCK 48:
  par_sec: 41
  node_count: 7
  #512 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r805) -->  513.0 516.1 515.0
    O1: 1 bits (r806) --> 
    O2: 1 bits (r807) --> 
  #513 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r805)
    O0: 1 bits (r808) -->  517.1
  #514 SRC^ICMP_le, line 167, lat 1, input_count 2, output_count 1
    I0: 32 bits (r810)
    I1: 0 bits "0x0"
    O0: 1 bits (r809) -->  518.1
  #515 SRC^LD_SCALAR_VAL_32 "cnt_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r805)
    I1: 32 bits "0x60"
    O0: 32 bits (r810) -->  514.0
  #516 SRC^ST_SCALAR_VAL_32 "i_rename_5", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r805)
    I2: 32 bits "0x5f"
    O0: 1 bits (r811) -->  517.0
  #517 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r811)
    I1: 1 bits (r808)
    O0: 1 bits (r812) -->  518.0
  #518 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r812)
    I1: 1 bits (r809)
    I2: 1 bits "0x0"
    O0: 1 bits (r813) --> 
    O1: 1 bits (r814) --> 
    O2: 1 bits (r815) --> 
    O3: 1 bits (r816) --> 
TRUE TO_BLOCK 50
FALSE TO_BLOCK 49

BLOCK 49:
  par_sec: 41
  node_count: 55
  #519 SRC^INITIATE, line 167, lat 1, input_count 0, output_count 3
    O0: 1 bits (r817) -->  527.0 560.0 552.0 549.0
    O1: 1 bits (r818) --> 
    O2: 1 bits (r819) --> 
  #520 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r850)
    O0: 1 bits (r820) -->  565.0
  #521 SRC^LDKR_B_ITER, line 168, lat 23, input_count 3, output_count 1
    details:
        "obm_read_high_bits" = "0"
        "obm_read_muxes" = "0"
    I0: 64 bits (r822)
    I1: 1 bits "0x1"
    I2: 1 bits (r840)
    O0: 64 bits (r821) -->  535.0
  #522 SRC^AADD, line 168, lat 1, input_count 2, output_count 1
    I0: 64 bits (r860)
    I1: 64 bits (r824)
    O0: 64 bits (r822) -->  521.0
  #523 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r851)
    O0: 1 bits (r823) -->  564.0
  #524 SRC^IAMV, line 168, lat 0, input_count 1, output_count 1
    I0: 32 bits (r825)
    O0: 64 bits (r824) -->  522.1
  #525 SRC^LSHIFT, line 168, lat 0, input_count 2, output_count 1
    I0: 32 bits (r826)
    I1: 32 bits "0x3"
    O0: 32 bits (r825) -->  524.0
  #526 SRC^IADD, line 168, lat 1, input_count 2, output_count 1
    I0: 32 bits (r856)
    I1: 32 bits (r858)
    O0: 32 bits (r826) -->  525.0
  #527 SRC^DUMMY_DELAY_20_1, lat 20, input_count 1, output_count 1
    I0: 1 bits (r817)
    O0: 1 bits (r827) -->  563.0
  #528 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r849)
    O0: 1 bits (r828) -->  562.0
  #529 SRC^DUMMY_DELAY_SHORT_22_32, lat 22, input_count 1, output_count 1
    I0: 32 bits (r858)
    O0: 32 bits (r829) -->  571.0
  #530 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r875)
    O0: 1 bits (r830) -->  568.0
  #531 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r853)
    O0: 32 bits (r831) -->  551.2
  #532 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r852)
    O0: 1 bits (r832) -->  561.0
  #533 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r855)
    O0: 32 bits (r833) -->  553.2
  #534 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r850)
    O0: 1 bits (r834) -->  539.0
  #535 put_vec_stream_64, line 167, lat 0, input_count 5, output_count 1
    details:
        "stream_out_ids" = "6"
    I0: 64 bits (r821)
    I1: 1 bits "0x1"
    I2: 1 bits (r862)
    I3: 1 bits (r868)
    I4: 1 bits (r867)
    O0: 1 bits (r835) -->  566.1
  #536 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r848)
    O0: 1 bits (r836) -->  559.1
  #537 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r846)
    O0: 1 bits (r837) -->  559.0
  #538 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r842)
    O0: 1 bits (r838) -->  558.2
  #539 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r834)
    O0: 1 bits (r839) -->  558.1
  #540 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r851)
    O0: 1 bits (r840) -->  521.2
  #541 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r859)
    O0: 64 bits (r841) -->  557.2
  #542 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r851)
    O0: 1 bits (r842) -->  538.0
  #543 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r852)
    O0: 1 bits (r843) -->  557.1
  #544 SRC^ICMP_le, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r854)
    I1: 32 bits (r874)
    O0: 1 bits (r844) -->  572.0
  #545 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r849)
    O0: 1 bits (r845) -->  557.0
  #546 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r849)
    O0: 1 bits (r846) -->  537.0
  #547 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r852)
    O0: 1 bits (r847) -->  555.1 553.1
  #548 SRC^DUMMY_DELAY_20_1Z, lat 20, input_count 1, output_count 1
    I0: 1 bits (r852)
    O0: 1 bits (r848) -->  536.0
  #549 SRC^LOOP_DRIVER, lat 1, input_count 2, output_count 4
    I0: 1 bits (r817)
    I1: 32 bits "0x0"
    O0: 1 bits (r849) -->  528.0 546.0 545.0 570.0
    O1: 1 bits (r850) -->  520.0 534.0
    O2: 1 bits (r851) -->  523.0 542.0 540.0
    O3: 1 bits (r852) -->  532.0 548.0 543.0 547.0
  #550 SRC^LD_SCALAR_VAL_32 "cnt_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r866)
    I1: 32 bits "0x60"
    O0: 32 bits (r853) -->  531.0
  #551 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r865)
    I1: 1 bits (r864)
    I2: 32 bits (r831)
    I3: 32 bits (r854)
    O0: 32 bits (r854) -->  544.0 551.3
  #552 SRC^LD_SCALAR_VAL_32 "istart", lat 1, input_count 2, output_count 1
    I0: 1 bits (r817)
    I1: 32 bits "0x62"
    O0: 32 bits (r855) -->  533.0
  #553 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r873)
    I1: 1 bits (r847)
    I2: 32 bits (r833)
    I3: 32 bits (r856)
    O0: 32 bits (r856) -->  553.3 526.0
  #554 SRC^LD_SCALAR_VAL_32 "i_rename_5", lat 1, input_count 2, output_count 1
    I0: 1 bits (r863)
    I1: 32 bits "0x5f"
    O0: 32 bits (r857) -->  555.2
  #555 SRC^COUNT_UP_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r873)
    I1: 1 bits (r847)
    I2: 32 bits (r857)
    I3: 32 bits "0x1"
    O0: 32 bits (r858) -->  529.0 526.1
  #556 SRC^LD_SCALAR_VAL_64 "BL", lat 1, input_count 2, output_count 1
    I0: 1 bits (r863)
    I1: 64 bits "0x45"
    O0: 64 bits (r859) -->  541.0
  #557 SRC^CIRCULATE_NR_64, lat 0, input_count 4, output_count 1
    I0: 1 bits (r845)
    I1: 1 bits (r843)
    I2: 64 bits (r841)
    I3: 64 bits (r860)
    O0: 64 bits (r860) -->  557.3 522.0
  #558 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r875)
    I1: 1 bits (r839)
    I2: 1 bits (r838)
    O0: 1 bits (r861) -->  559.3
  #559 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r837)
    I1: 1 bits (r836)
    I2: 1 bits "0x1"
    I3: 1 bits (r861)
    O0: 1 bits (r862) -->  568.1 535.2
  #560 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r817)
    O0: 1 bits (r863) -->  554.0 556.0
  #561 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r832)
    O0: 1 bits (r864) -->  551.1
  #562 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r828)
    O0: 1 bits (r865) -->  551.0
  #563 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r827)
    O0: 1 bits (r866) -->  550.0
  #564 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r823)
    O0: 1 bits (r867) -->  535.4 566.3
  #565 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r820)
    O0: 1 bits (r868) -->  535.3 566.2
  #566 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r872)
    I1: 1 bits (r835)
    I2: 1 bits (r868)
    I3: 1 bits (r867)
    O0: 1 bits (r869) -->  567.0
  #567 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r869)
    O0: 1 bits (r870) -->  573.0
  #568 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r830)
    I1: 1 bits (r862)
    O0: 1 bits (r871) -->  569.0
  #569 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r871)
    O0: 1 bits (r872) -->  566.0
  #570 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r849)
    O0: 1 bits (r873) -->  553.0 555.0
  #571 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r829)
    I1: 32 bits "0x1"
    O0: 32 bits (r874) -->  544.1
  #572 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r844)
    O0: 1 bits (r875) -->  530.0 558.0
  #573 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r870)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r876) --> 
    O1: 1 bits (r877) --> 
    O2: 1 bits (r878) --> 
    O3: 1 bits (r879) --> 
TO_BLOCK 50

BLOCK 50:
  par_sec: 41
  node_count: 9
  #574 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r880) -->  578.0 580.0 577.0 576.0
    O1: 1 bits (r881) --> 
    O2: 1 bits (r882) --> 
  #575 SRC^IADD, line 170, lat 1, input_count 2, output_count 1
    I0: 32 bits (r884)
    I1: 32 bits (r885)
    O0: 32 bits (r883) -->  579.0
  #576 SRC^LD_SCALAR_VAL_32 "istart", lat 1, input_count 2, output_count 1
    I0: 1 bits (r880)
    I1: 32 bits "0x62"
    O0: 32 bits (r884) -->  575.0
  #577 SRC^LD_SCALAR_VAL_32 "cnt_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r880)
    I1: 32 bits "0x60"
    O0: 32 bits (r885) -->  575.1
  #578 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r880)
    O0: 1 bits (r886) -->  581.0
  #579 SRC^ST_SCALAR_VAL_32 "istart", lat 1, input_count 3, output_count 1
    I0: 32 bits (r883)
    I1: 1 bits (r888)
    I2: 32 bits "0x62"
    O0: 1 bits (r887) -->  581.1
  #580 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r880)
    O0: 1 bits (r888) -->  579.1
  #581 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r886)
    I1: 1 bits (r887)
    O0: 1 bits (r889) -->  582.0
  #582 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r889)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r890) --> 
    O1: 1 bits (r891) --> 
    O2: 1 bits (r892) --> 
    O3: 1 bits (r893) --> 
TO_BLOCK 51

BLOCK 51:
  par_sec: 41
  node_count: 4
  #583 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r894) -->  584.1
    O1: 1 bits (r895) --> 
    O2: 1 bits (r896) --> 
  #584 put_vec_stream_64_tail, line 172, lat 0, input_count 2, output_count 1
    details:
        "is_put_vec_stream_tail" = "1"
        "stream_out_ids" = "6"
    I0: 64 bits "0x4d2"
    I1: 1 bits (r894)
    O0: 1 bits (r897) -->  585.0
  #585 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r897)
    O0: 1 bits (r898) -->  586.0
  #586 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r898)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r899) --> 
    O1: 1 bits (r900) --> 
    O2: 1 bits (r901) --> 
    O3: 1 bits (r902) --> 
TO_BLOCK 52

BLOCK 52:
  par_sec: 41
  node_count: 13
  #587 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r903) -->  595.0 594.0 593.0
    O1: 1 bits (r904) --> 
    O2: 1 bits (r905) --> 
  #588 SRC^IADD, line 173, lat 1, input_count 2, output_count 1
    I0: 32 bits (r912)
    I1: 32 bits "0x1"
    O0: 32 bits (r906) -->  597.0
  #589 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r908)
    O0: 32 bits (r907) -->  592.0
  #590 SRC^ISUB, line 158, lat 1, input_count 2, output_count 1
    I0: 32 bits (r911)
    I1: 32 bits "0x1"
    O0: 32 bits (r908) -->  589.0 596.0
  #591 SRC^NOT_1_NR, line 158, lat 0, input_count 1, output_count 1
    I0: 1 bits (r910)
    O0: 1 bits (r909) -->  599.1
  #592 SRC^ICMP_le, line 158, lat 1, input_count 2, output_count 1
    I0: 32 bits (r907)
    I1: 0 bits "0x0"
    O0: 1 bits (r910) -->  591.0
  #593 SRC^LD_SCALAR_VAL_32 ".O0002p", lat 1, input_count 2, output_count 1
    I0: 1 bits (r903)
    I1: 32 bits "0x88"
    O0: 32 bits (r911) -->  590.0
  #594 SRC^LD_SCALAR_VAL_32 "n_rename_3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r903)
    I1: 32 bits "0x5e"
    O0: 32 bits (r912) -->  588.0
  #595 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r903)
    O0: 1 bits (r913) -->  596.1 597.1
  #596 SRC^ST_SCALAR_VAL_32 ".O0002p", lat 1, input_count 3, output_count 1
    I0: 32 bits (r908)
    I1: 1 bits (r913)
    I2: 32 bits "0x88"
    O0: 1 bits (r914) -->  598.1
  #597 SRC^ST_SCALAR_VAL_32 "n_rename_3", lat 1, input_count 3, output_count 1
    I0: 32 bits (r906)
    I1: 1 bits (r913)
    I2: 32 bits "0x5e"
    O0: 1 bits (r915) -->  598.0
  #598 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r915)
    I1: 1 bits (r914)
    O0: 1 bits (r916) -->  599.0
  #599 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r916)
    I1: 1 bits (r909)
    I2: 1 bits "0x0"
    O0: 1 bits (r917) --> 
    O1: 1 bits (r918) --> 
    O2: 1 bits (r919) --> 
    O3: 1 bits (r920) --> 
TRUE TO_BLOCK 43
FALSE TO_BLOCK 53

BLOCK 53:
  par_sec: 41
  node_count: 4
  #600 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r921) -->  601.0
    O1: 1 bits (r922) --> 
    O2: 1 bits (r923) --> 
  #601 vec_stream_64_term, line 174, lat 0, input_count 1, output_count 1
    details:
        "stream_out_ids" = "6"
    I0: 1 bits (r921)
    O0: 1 bits (r924) -->  602.0
  #602 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r924)
    O0: 1 bits (r925) -->  603.0
  #603 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r925)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r926) --> 
    O1: 1 bits (r927) --> 
    O2: 1 bits (r928) --> 
    O3: 1 bits (r929) --> 
TO_BLOCK 89

BLOCK 54:
  par_sec: 54
  node_count: 6
  #604 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r930) -->  605.0
    O1: 1 bits (r931) --> 
    O2: 1 bits (r932) --> 
  #605 is_vec_stream_64_active, line 188, lat 0, input_count 1, output_count 2
    details:
        "stream_out_ids" = "5"
    I0: 1 bits (r930)
    O0: 32 bits (r933) -->  607.0
    O1: 1 bits (r934) -->  606.0 607.1
  #606 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r934)
    O0: 1 bits (r935) -->  608.1
  #607 SRC^ST_SCALAR_VAL_32 "src_tmp_var_0", lat 1, input_count 3, output_count 1
    I0: 32 bits (r933)
    I1: 1 bits (r934)
    I2: 32 bits "0x8d"
    O0: 1 bits (r936) -->  608.0
  #608 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r936)
    I1: 1 bits (r935)
    O0: 1 bits (r937) -->  609.0
  #609 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r937)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r938) --> 
    O1: 1 bits (r939) --> 
    O2: 1 bits (r940) --> 
    O3: 1 bits (r941) --> 
TO_BLOCK 55

BLOCK 55:
  par_sec: 54
  node_count: 6
  #610 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r942) -->  613.0 612.0
    O1: 1 bits (r943) --> 
    O2: 1 bits (r944) --> 
  #611 SRC^ICMP_eq, line 188, lat 1, input_count 2, output_count 1
    I0: 32 bits (r946)
    I1: 0 bits "0x0"
    O0: 1 bits (r945) -->  615.1
  #612 SRC^LD_SCALAR_VAL_32 "src_tmp_var_0", lat 1, input_count 2, output_count 1
    I0: 1 bits (r942)
    I1: 32 bits "0x8d"
    O0: 32 bits (r946) -->  611.0
  #613 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r942)
    O0: 1 bits (r947) -->  614.0
  #614 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r947)
    O0: 1 bits (r948) -->  615.0
  #615 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r948)
    I1: 1 bits (r945)
    I2: 1 bits "0x0"
    O0: 1 bits (r949) --> 
    O1: 1 bits (r950) --> 
    O2: 1 bits (r951) --> 
    O3: 1 bits (r952) --> 
TRUE TO_BLOCK 65
FALSE TO_BLOCK 56

BLOCK 56:
  par_sec: 54
  node_count: 6
  #616 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r953) -->  617.0
    O1: 1 bits (r954) --> 
    O2: 1 bits (r955) --> 
  #617 get_vec_stream_64_header, line 189, lat 0, input_count 1, output_count 2
    details:
        "fifo_brake" = "31"
        "fifo_depth" = "64"
        "is_get_vec_stream_tail" = "0"
        "stream_in_ids" = "5"
    I0: 1 bits (r953)
    O0: 64 bits (r956) -->  619.0
    O1: 1 bits (r957) -->  618.0 619.1
  #618 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r957)
    O0: 1 bits (r958) -->  620.1
  #619 SRC^ST_SCALAR_VAL_64 "i64_rename_7", lat 1, input_count 3, output_count 1
    I0: 64 bits (r956)
    I1: 1 bits (r957)
    I2: 32 bits "0x67"
    O0: 1 bits (r959) -->  620.0
  #620 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r959)
    I1: 1 bits (r958)
    O0: 1 bits (r960) -->  621.0
  #621 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r960)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r961) --> 
    O1: 1 bits (r962) --> 
    O2: 1 bits (r963) --> 
    O3: 1 bits (r964) --> 
TO_BLOCK 57

BLOCK 57:
  par_sec: 54
  node_count: 9
  #622 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r965) -->  624.0 628.0 625.0
    O1: 1 bits (r966) --> 
    O2: 1 bits (r967) --> 
  #623 split_64to32, line 190, lat 0, input_count 1, output_count 2
    I0: 64 bits (r971)
    O0: 32 bits (r968) -->  627.0
    O1: 32 bits (r969) -->  626.0
  #624 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r965)
    O0: 1 bits (r970) -->  629.0
  #625 SRC^LD_SCALAR_VAL_64 "i64_rename_7", lat 1, input_count 2, output_count 1
    I0: 1 bits (r965)
    I1: 32 bits "0x67"
    O0: 64 bits (r971) -->  623.0
  #626 SRC^ST_SCALAR_VAL_32 "cnt_rename_3", lat 1, input_count 3, output_count 1
    I0: 32 bits (r969)
    I1: 1 bits (r974)
    I2: 32 bits "0x66"
    O0: 1 bits (r972) -->  629.2
  #627 SRC^ST_SCALAR_VAL_32 "n_rename_4", lat 1, input_count 3, output_count 1
    I0: 32 bits (r968)
    I1: 1 bits (r974)
    I2: 32 bits "0x64"
    O0: 1 bits (r973) -->  629.1
  #628 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r965)
    O0: 1 bits (r974) -->  626.1 627.1
  #629 SRC^LATCH_AND_3, lat 1, input_count 3, output_count 1
    I0: 1 bits (r970)
    I1: 1 bits (r973)
    I2: 1 bits (r972)
    O0: 1 bits (r975) -->  630.0
  #630 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r975)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r976) --> 
    O1: 1 bits (r977) --> 
    O2: 1 bits (r978) --> 
    O3: 1 bits (r979) --> 
TO_BLOCK 58

BLOCK 58:
  par_sec: 54
  node_count: 6
  #631 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r980) -->  634.0 633.0
    O1: 1 bits (r981) --> 
    O2: 1 bits (r982) --> 
  #632 put_vec_stream_256_header, line 194, lat 0, input_count 5, output_count 1
    details:
        "is_put_vec_stream_tail" = "0"
        "stream_out_ids" = "7"
    I0: 64 bits (r984)
    I1: 64 bits "0x0"
    I2: 64 bits "0x0"
    I3: 64 bits "0x0"
    I4: 1 bits (r985)
    O0: 1 bits (r983) -->  635.1
  #633 SRC^LD_SCALAR_VAL_64 "i64_rename_7", lat 1, input_count 2, output_count 1
    I0: 1 bits (r980)
    I1: 32 bits "0x67"
    O0: 64 bits (r984) -->  632.0
  #634 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r980)
    O0: 1 bits (r985) -->  635.0 632.4
  #635 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r985)
    I1: 1 bits (r983)
    O0: 1 bits (r986) -->  636.0
  #636 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r986)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r987) --> 
    O1: 1 bits (r988) --> 
    O2: 1 bits (r989) --> 
    O3: 1 bits (r990) --> 
TO_BLOCK 59

BLOCK 59:
  par_sec: 54
  node_count: 7
  #637 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r991) -->  638.0 641.1 640.0
    O1: 1 bits (r992) --> 
    O2: 1 bits (r993) --> 
  #638 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r991)
    O0: 1 bits (r994) -->  642.1
  #639 SRC^ICMP_le, line 196, lat 1, input_count 2, output_count 1
    I0: 32 bits (r996)
    I1: 0 bits "0x0"
    O0: 1 bits (r995) -->  643.1
  #640 SRC^LD_SCALAR_VAL_32 "cnt_rename_3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r991)
    I1: 32 bits "0x66"
    O0: 32 bits (r996) -->  639.0
  #641 SRC^ST_SCALAR_VAL_32 "i_rename_6", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r991)
    I2: 32 bits "0x63"
    O0: 1 bits (r997) -->  642.0
  #642 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r997)
    I1: 1 bits (r994)
    O0: 1 bits (r998) -->  643.0
  #643 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r998)
    I1: 1 bits (r995)
    I2: 1 bits "0x0"
    O0: 1 bits (r999) --> 
    O1: 1 bits (r1000) --> 
    O2: 1 bits (r1001) --> 
    O3: 1 bits (r1002) --> 
TRUE TO_BLOCK 61
FALSE TO_BLOCK 60

BLOCK 60:
  par_sec: 54
  node_count: 158
  #644 SRC^INITIATE, line 196, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1003) -->  684.0 736.0 728.0 703.0
    O1: 1 bits (r1004) --> 
    O2: 1 bits (r1005) --> 
  #645 SRC_GET_VEC_STREAM_64_82, line 197, lat 0, input_count 4, output_count 1
    details:
        "fifo_brake" = "31"
        "fifo_depth" = "64"
        "fifo_restore_depth" = "16"
        "stream_in_ids" = "5"
    I0: 1 bits (r1105)
    I1: 1 bits (r1101)
    I2: 64 bits (r1098)
    I3: 1 bits (r1090)
    O0: 64 bits (r1006) -->  760.0 781.0
  #646 SRC^IKMV, line 199, lat 0, input_count 1, output_count 1
    I0: 32 bits (r1118)
    O0: 64 bits (r1007) -->  781.1
  #647 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1079)
    O0: 64 bits (r1008) -->  705.2
  #648 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1057)
    I1: 32 bits (r1058)
    O0: 32 bits (r1009) -->  743.0
  #649 SRC^ICMP_eq, line 206, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1013)
    I1: 32 bits (r1120)
    O0: 1 bits (r1010) -->  741.0
  #650 SRC^DUMMY_DELAY_2_32, lat 2, input_count 1, output_count 1
    I0: 32 bits (r1116)
    O0: 32 bits (r1011) -->  792.0
  #651 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1023)
    O0: 32 bits (r1012) -->  791.0
  #652 SRC^LSHIFT, line 206, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1014)
    I1: 32 bits "0x2"
    O0: 32 bits (r1013) -->  649.0
  #653 SRC^ARSHIFT, line 206, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1056)
    I1: 32 bits "0x2"
    O0: 32 bits (r1014) -->  652.0
  #654 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1151)
    O0: 64 bits (r1015) -->  789.0
  #655 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1147)
    O0: 64 bits (r1016) -->  788.0
  #656 SRC^URSHIFT, line 206, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1018)
    I1: 32 bits "0x1e"
    O0: 32 bits (r1017) -->  695.0
  #657 SRC^ARSHIFT, line 206, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1113)
    I1: 32 bits "0x1"
    O0: 32 bits (r1018) -->  656.0
  #658 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1143)
    O0: 64 bits (r1019) -->  787.0
  #659 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1139)
    O0: 64 bits (r1020) -->  786.0
  #660 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1168)
    O0: 1 bits (r1021) -->  784.0
  #661 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1157)
    O0: 1 bits (r1022) -->  783.0
  #662 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1121)
    O0: 32 bits (r1023) -->  651.0 761.0
  #663 SRC^ICMP_eq, line 207, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1025)
    I1: 32 bits (r1106)
    O0: 1 bits (r1024) -->  780.0
  #664 SRC^ISUB, line 207, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1088)
    I1: 32 bits "0x1"
    O0: 32 bits (r1025) -->  663.0
  #665 SRC^ICMP_eq, line 209, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1027)
    I1: 0 bits "0x0"
    O0: 1 bits (r1026) -->  744.0 749.1 747.1
  #666 SRC^AND, line 209, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1121)
    I1: 32 bits (r1174)
    O0: 32 bits (r1027) -->  665.0
  #667 SRC^ICMP_eq, line 209, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1102)
    I1: 32 bits (r1106)
    O0: 1 bits (r1028) -->  799.0
  #668 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1103)
    O0: 32 bits (r1029) -->  729.2
  #669 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1099)
    O0: 64 bits (r1030) -->  725.2
  #670 SRC^ICMP_eq, line 210, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1032)
    I1: 0 bits "0x0"
    O0: 1 bits (r1031) -->  749.0 747.0
  #671 SRC^AND, line 210, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1121)
    I1: 32 bits (r1165)
    O0: 32 bits (r1032) -->  670.0
  #672 SRC^ICMP_eq, line 210, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1050)
    I1: 32 bits "0x1"
    O0: 1 bits (r1033) -->  790.0
  #673 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1096)
    O0: 64 bits (r1034) -->  722.2
  #674 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1094)
    O0: 64 bits (r1035) -->  720.2
  #675 SRC^ICMP_eq, line 211, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1037)
    I1: 0 bits "0x0"
    O0: 1 bits (r1036) -->  752.0 750.0
  #676 SRC^AND, line 211, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1121)
    I1: 32 bits (r1137)
    O0: 32 bits (r1037) -->  675.0
  #677 SRC^ICMP_eq, line 211, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1050)
    I1: 32 bits "0x2"
    O0: 1 bits (r1038) -->  762.0
  #678 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1078)
    O0: 1 bits (r1039) -->  718.4
  #679 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1067)
    O0: 1 bits (r1040) -->  718.1 729.1
  #680 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1064)
    O0: 1 bits (r1041) -->  718.0 729.0
  #681 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1087)
    O0: 32 bits (r1042) -->  713.2
  #682 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1067)
    O0: 1 bits (r1043) -->  713.1
  #683 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1064)
    O0: 1 bits (r1044) -->  713.0
  #684 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1003)
    O0: 1 bits (r1045) -->  712.0 717.0
  #685 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1085)
    O0: 64 bits (r1046) -->  711.2
  #686 SRC^ICMP_eq, line 212, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1048)
    I1: 0 bits "0x0"
    O0: 1 bits (r1047) -->  753.0
  #687 SRC^AND, line 212, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1121)
    I1: 32 bits (r1140)
    O0: 32 bits (r1048) -->  686.0
  #688 SRC^ICMP_eq, line 212, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1050)
    I1: 32 bits "0x3"
    O0: 1 bits (r1049) -->  765.0
  #689 SRC^ISUB, line 209, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1091)
    I1: 32 bits (r1051)
    O0: 32 bits (r1050) -->  688.0 677.0 672.0
  #690 SRC^LSHIFT, line 209, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1052)
    I1: 32 bits "0x2"
    O0: 32 bits (r1051) -->  727.0 689.1
  #691 SRC^ARSHIFT, line 209, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1053)
    I1: 32 bits "0x2"
    O0: 32 bits (r1052) -->  690.0
  #692 SRC^IADD, line 209, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1054)
    I1: 32 bits (r1093)
    O0: 32 bits (r1053) -->  691.0
  #693 SRC^URSHIFT, line 209, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1055)
    I1: 32 bits "0x1e"
    O0: 32 bits (r1054) -->  692.0
  #694 SRC^ARSHIFT, line 209, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1093)
    I1: 32 bits "0x1"
    O0: 32 bits (r1055) -->  693.0
  #695 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1017)
    I1: 32 bits (r1113)
    O0: 32 bits (r1056) -->  653.0
  #696 SRC^ISUB, line 199, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1152)
    I1: 32 bits (r1061)
    O0: 32 bits (r1057) -->  648.0
  #697 SRC^LSHIFT, line 199, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1089)
    I1: 32 bits "0x4"
    O0: 32 bits (r1058) -->  648.1
  #698 SRC^LSHIFT, line 199, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1154)
    I1: 32 bits "0xb"
    O0: 32 bits (r1059) -->  743.1
  #699 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1083)
    O0: 64 bits (r1060) -->  709.2
  #700 SRC^LSHIFT, line 199, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1104)
    I1: 32 bits "0x8"
    O0: 32 bits (r1061) -->  696.1
  #701 put_vec_stream_256, line 214, lat 0, input_count 8, output_count 1
    details:
        "stream_out_ids" = "7"
    I0: 64 bits (r1151)
    I1: 64 bits (r1147)
    I2: 64 bits (r1143)
    I3: 64 bits (r1139)
    I4: 1 bits (r1136)
    I5: 1 bits (r1108)
    I6: 1 bits (r1153)
    I7: 1 bits (r1126)
    O0: 1 bits (r1062) -->  782.1
  #702 SRC^ICMP_le, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1123)
    I1: 32 bits (r1120)
    O0: 1 bits (r1063) -->  793.0
  #703 SYNC_FAST_1_82_5, lat 1, input_count 1, output_count 15
    details:
        "fifo_brake" = "31"
        "fifo_depth" = "64"
        "stream_in_ids" = "5"
        "fifo_restore_depth" = "16"
        "is_all_streams_active" = "1'b0"
    I0: 1 bits (r1003)
    O0: 1 bits (r1064) -->  680.0 683.0 735.0
    O1: 1 bits (r1065) -->  778.0 730.0
    O2: 1 bits (r1066) -->  751.0 726.0
    O3: 1 bits (r1067) -->  679.0 682.0 742.0
    O4: 64 bits (r1068) -->  723.0
    O5: 1 bits (r1069) -->  715.0
    O6: 0 bits (r1070) --> 
    O7: 0 bits (r1071) --> 
    O8: 0 bits (r1072) --> 
    O9: 0 bits (r1073) --> 
    O10: 0 bits (r1074) --> 
    O11: 0 bits (r1075) --> 
    O12: 0 bits (r1076) --> 
    O13: 0 bits (r1077) --> 
    O14: 1 bits (r1078) -->  759.0 678.0 734.0
  #704 SRC^LD_SCALAR_VAL_64 "t3_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1111)
    I1: 32 bits "0x6a"
    O0: 64 bits (r1079) -->  647.0
  #705 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1110)
    I1: 1 bits (r1117)
    I2: 64 bits (r1008)
    I3: 64 bits (r1139)
    I4: 1 bits (r1109)
    I5: 32 bits "0x6a"
    O0: 64 bits (r1080) -->  763.2
  #706 SRC^LD_SCALAR_VAL_64 "t2_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1111)
    I1: 32 bits "0x6b"
    O0: 64 bits (r1081) -->  737.0
  #707 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1110)
    I1: 1 bits (r1117)
    I2: 64 bits (r1112)
    I3: 64 bits (r1143)
    I4: 1 bits (r1109)
    I5: 32 bits "0x6b"
    O0: 64 bits (r1082) -->  767.2
  #708 SRC^LD_SCALAR_VAL_64 "t1_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1111)
    I1: 32 bits "0x69"
    O0: 64 bits (r1083) -->  699.0
  #709 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1110)
    I1: 1 bits (r1117)
    I2: 64 bits (r1060)
    I3: 64 bits (r1147)
    I4: 1 bits (r1109)
    I5: 32 bits "0x69"
    O0: 64 bits (r1084) -->  771.2
  #710 SRC^LD_SCALAR_VAL_64 "t0_rename_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1111)
    I1: 32 bits "0x68"
    O0: 64 bits (r1085) -->  685.0
  #711 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1110)
    I1: 1 bits (r1117)
    I2: 64 bits (r1046)
    I3: 64 bits (r1151)
    I4: 1 bits (r1109)
    I5: 32 bits "0x68"
    O0: 64 bits (r1086) -->  775.2
  #712 SRC^LD_SCALAR_VAL_32 "cnt_rename_3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1045)
    I1: 32 bits "0x66"
    O0: 32 bits (r1087) -->  681.0
  #713 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r1044)
    I1: 1 bits (r1043)
    I2: 32 bits (r1042)
    I3: 32 bits (r1088)
    O0: 32 bits (r1088) -->  748.0 713.3 664.0
  #714 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1104)
    O0: 32 bits (r1089) -->  779.0 697.0
  #715 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1069)
    O0: 1 bits (r1090) -->  645.3
  #716 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1093)
    O0: 32 bits (r1091) -->  731.0 689.0
  #717 SRC^LD_SCALAR_VAL_32 "i_rename_6", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1045)
    I1: 32 bits "0x63"
    O0: 32 bits (r1092) -->  718.2
  #718 SRC^COUNT_UP_32_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1041)
    I1: 1 bits (r1040)
    I2: 32 bits (r1092)
    I3: 32 bits "0x1"
    I4: 1 bits (r1039)
    I5: 32 bits "0x63"
    O0: 32 bits (r1093) -->  716.0 738.0 692.1 694.0
  #719 SRC^LD_SCALAR_VAL_64 "s3_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1111)
    I1: 32 bits "0x6f"
    O0: 64 bits (r1094) -->  674.0
  #720 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1110)
    I1: 1 bits (r1117)
    I2: 64 bits (r1035)
    I3: 64 bits (r1156)
    I4: 1 bits (r1109)
    I5: 32 bits "0x6f"
    O0: 64 bits (r1095) -->  739.0 722.3 773.2 770.2 768.2
  #721 SRC^LD_SCALAR_VAL_64 "s2_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1111)
    I1: 32 bits "0x6e"
    O0: 64 bits (r1096) -->  673.0
  #722 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1110)
    I1: 1 bits (r1117)
    I2: 64 bits (r1034)
    I3: 64 bits (r1095)
    I4: 1 bits (r1109)
    I5: 32 bits "0x6e"
    O0: 64 bits (r1097) -->  740.0 725.3 774.2 772.2
  #723 SRC^DUMMY_DELAY_SHORT_4_64, lat 4, input_count 1, output_count 1
    I0: 64 bits (r1068)
    O0: 64 bits (r1098) -->  645.2
  #724 SRC^LD_SCALAR_VAL_64 "s1_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1111)
    I1: 32 bits "0x6d"
    O0: 64 bits (r1099) -->  669.0
  #725 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1110)
    I1: 1 bits (r1117)
    I2: 64 bits (r1030)
    I3: 64 bits (r1097)
    I4: 1 bits (r1109)
    I5: 32 bits "0x6d"
    O0: 64 bits (r1100) -->  755.0 776.2
  #726 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1066)
    O0: 1 bits (r1101) -->  645.1 732.2
  #727 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1051)
    O0: 32 bits (r1102) -->  667.0
  #728 SRC^LD_SCALAR_VAL_32 "n_rename_4", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1003)
    I1: 32 bits "0x64"
    O0: 32 bits (r1103) -->  668.0
  #729 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r1041)
    I1: 1 bits (r1040)
    I2: 32 bits (r1029)
    I3: 32 bits (r1104)
    O0: 32 bits (r1104) -->  714.0 700.0 777.0 729.3
  #730 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1065)
    O0: 1 bits (r1105) -->  645.0 732.1
  #731 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1091)
    O0: 32 bits (r1106) -->  663.1 667.1
  #732 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r1168)
    I1: 1 bits (r1105)
    I2: 1 bits (r1101)
    O0: 1 bits (r1107) -->  733.3
  #733 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r1110)
    I1: 1 bits (r1117)
    I2: 1 bits "0x1"
    I3: 1 bits (r1107)
    O0: 1 bits (r1108) -->  784.1 701.5
  #734 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1078)
    O0: 1 bits (r1109) -->  707.4 709.4 711.4 720.4 722.4 725.4 705.4
  #735 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r1064)
    O0: 1 bits (r1110) -->  705.0 709.0 711.0 720.0 722.0 725.0 733.0 707.0
  #736 SRC^DUMMY_DELAY_4_1, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1003)
    O0: 1 bits (r1111) -->  704.0 708.0 710.0 719.0 721.0 724.0 706.0
  #737 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1081)
    O0: 64 bits (r1112) -->  707.2
  #738 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1093)
    I1: 32 bits "0x1"
    O0: 32 bits (r1113) -->  745.0 695.1 657.0
  #739 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1095)
    O0: 64 bits (r1114) -->  795.0
  #740 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1097)
    O0: 64 bits (r1115) -->  797.0
  #741 SRC^SELECTOR_32, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1010)
    I1: 32 bits "0x1"
    I2: 32 bits "0x0"
    O0: 32 bits (r1116) -->  650.0 746.1
  #742 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r1067)
    O0: 1 bits (r1117) -->  707.1 705.1 709.1 711.1 720.1 722.1 725.1 733.1
  #743 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1009)
    I1: 32 bits (r1059)
    O0: 32 bits (r1118) -->  646.0
  #744 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1026)
    O0: 1 bits (r1119) -->  773.0 769.0 756.0
  #745 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1113)
    O0: 32 bits (r1120) -->  702.1 649.1
  #746 SRC^SELECTOR_32, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1155)
    I1: 32 bits (r1116)
    I2: 32 bits "0x1"
    O0: 32 bits (r1121) -->  662.0 666.0 671.0 676.0 687.0
  #747 SRC^AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1031)
    I1: 1 bits (r1026)
    O0: 1 bits (r1122) -->  752.1 750.1
  #748 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1088)
    O0: 32 bits (r1123) -->  702.0
  #749 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1031)
    I1: 1 bits (r1026)
    O0: 1 bits (r1124) -->  756.1
  #750 SRC^AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1036)
    I1: 1 bits (r1122)
    O0: 1 bits (r1125) -->  753.1
  #751 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r1066)
    O0: 1 bits (r1126) -->  701.7 782.3
  #752 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1036)
    I1: 1 bits (r1122)
    O0: 1 bits (r1127) -->  757.1
  #753 SRC^AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1047)
    I1: 1 bits (r1125)
    O0: 1 bits (r1128) -->  758.1
  #754 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1156)
    O0: 64 bits (r1129) -->  794.0 798.0
  #755 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1100)
    O0: 64 bits (r1130) -->  796.0
  #756 SRC^OR_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1119)
    I1: 1 bits (r1124)
    O0: 1 bits (r1131) -->  774.0 770.0 766.0 757.0
  #757 SRC^OR_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1131)
    I1: 1 bits (r1127)
    O0: 1 bits (r1132) -->  775.0 771.0 767.0 763.0 758.0
  #758 SRC^OR_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1132)
    I1: 1 bits (r1128)
    O0: 1 bits (r1133) -->  776.0 772.0 768.0 764.0
  #759 SRC^DUMMY_DELAY_8_1Z, lat 8, input_count 1, output_count 1
    I0: 1 bits (r1078)
    O0: 1 bits (r1134) -->  801.2
  #760 SRC^DUMMY_DELAY_2_64, lat 2, input_count 1, output_count 1
    I0: 64 bits (r1006)
    O0: 64 bits (r1135) -->  800.0
  #761 SRC^NARROW_32_TO_1, line 214, lat 0, input_count 1, output_count 1
    I0: 32 bits (r1023)
    O0: 1 bits (r1136) -->  701.4
  #762 SRC^WIDEN_1_TO_32, line 211, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1038)
    O0: 32 bits (r1137) -->  676.1
  #763 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1132)
    I1: 64 bits "0x0"
    I2: 64 bits (r1080)
    O0: 64 bits (r1138) -->  764.1
  #764 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1133)
    I1: 64 bits (r1138)
    I2: 64 bits (r1156)
    O0: 64 bits (r1139) -->  659.0 705.3 701.3
  #765 SRC^WIDEN_1_TO_32, line 212, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1049)
    O0: 32 bits (r1140) -->  687.1
  #766 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1131)
    I1: 64 bits "0x0"
    I2: 64 bits (r1156)
    O0: 64 bits (r1141) -->  767.1
  #767 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1132)
    I1: 64 bits (r1141)
    I2: 64 bits (r1082)
    O0: 64 bits (r1142) -->  768.1
  #768 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1133)
    I1: 64 bits (r1142)
    I2: 64 bits (r1095)
    O0: 64 bits (r1143) -->  658.0 707.3 701.2
  #769 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1119)
    I1: 64 bits "0x0"
    I2: 64 bits (r1156)
    O0: 64 bits (r1144) -->  770.1
  #770 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1131)
    I1: 64 bits (r1144)
    I2: 64 bits (r1095)
    O0: 64 bits (r1145) -->  771.1
  #771 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1132)
    I1: 64 bits (r1145)
    I2: 64 bits (r1084)
    O0: 64 bits (r1146) -->  772.1
  #772 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1133)
    I1: 64 bits (r1146)
    I2: 64 bits (r1097)
    O0: 64 bits (r1147) -->  655.0 709.3 701.1
  #773 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1119)
    I1: 64 bits (r1156)
    I2: 64 bits (r1095)
    O0: 64 bits (r1148) -->  774.1
  #774 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1131)
    I1: 64 bits (r1148)
    I2: 64 bits (r1097)
    O0: 64 bits (r1149) -->  775.1
  #775 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1132)
    I1: 64 bits (r1149)
    I2: 64 bits (r1086)
    O0: 64 bits (r1150) -->  776.1
  #776 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1133)
    I1: 64 bits (r1150)
    I2: 64 bits (r1100)
    O0: 64 bits (r1151) -->  654.0 711.3 701.0
  #777 SRC^LSHIFT, line 199, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1104)
    I1: 32 bits "0xd"
    O0: 32 bits (r1152) -->  696.0
  #778 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r1065)
    O0: 1 bits (r1153) -->  701.6 782.2
  #779 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1089)
    O0: 32 bits (r1154) -->  698.0
  #780 SRC^NOT_1_NR, line 207, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1024)
    O0: 1 bits (r1155) -->  746.0
  #781 SRC^KADD, lat 1, input_count 2, output_count 1
    I0: 64 bits (r1006)
    I1: 64 bits (r1007)
    O0: 64 bits (r1156) -->  754.0 764.2 769.2 773.1 720.3 766.2
  #782 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r1160)
    I1: 1 bits (r1062)
    I2: 1 bits (r1153)
    I3: 1 bits (r1126)
    O0: 1 bits (r1157) -->  661.0 800.1 798.1 797.1 796.1 795.1 794.1 792.1 791.1 789.1 788.1 787.1 786.1
  #783 SRC^LATCH_AND_13, lat 1, input_count 13, output_count 1
    I0: 1 bits (r1022)
    I1: 1 bits (r1161)
    I2: 1 bits (r1162)
    I3: 1 bits (r1163)
    I4: 1 bits (r1164)
    I5: 1 bits (r1166)
    I6: 1 bits (r1167)
    I7: 1 bits (r1169)
    I8: 1 bits (r1170)
    I9: 1 bits (r1171)
    I10: 1 bits (r1172)
    I11: 1 bits (r1173)
    I12: 1 bits (r1175)
    O0: 1 bits (r1158) -->  801.0
  #784 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1021)
    I1: 1 bits (r1108)
    O0: 1 bits (r1159) -->  785.0
  #785 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1159)
    O0: 1 bits (r1160) -->  782.0
  #786 SRC^ST_SCALAR_VAL_64 "t3_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1020)
    I1: 1 bits (r1157)
    I2: 32 bits "0x6a"
    O0: 1 bits (r1161) -->  783.1
  #787 SRC^ST_SCALAR_VAL_64 "t2_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1019)
    I1: 1 bits (r1157)
    I2: 32 bits "0x6b"
    O0: 1 bits (r1162) -->  783.2
  #788 SRC^ST_SCALAR_VAL_64 "t1_rename_2", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1016)
    I1: 1 bits (r1157)
    I2: 32 bits "0x69"
    O0: 1 bits (r1163) -->  783.3
  #789 SRC^ST_SCALAR_VAL_64 "t0_rename_2", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1015)
    I1: 1 bits (r1157)
    I2: 32 bits "0x68"
    O0: 1 bits (r1164) -->  783.4
  #790 SRC^WIDEN_1_TO_32, line 210, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1033)
    O0: 32 bits (r1165) -->  671.1
  #791 SRC^ST_SCALAR_VAL_32 "iput_rename_1", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1012)
    I1: 1 bits (r1157)
    I2: 32 bits "0x65"
    O0: 1 bits (r1166) -->  783.5
  #792 SRC^ST_SCALAR_VAL_32 ".I0000p", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1011)
    I1: 1 bits (r1157)
    I2: 32 bits "0x70"
    O0: 1 bits (r1167) -->  783.6
  #793 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1063)
    O0: 1 bits (r1168) -->  660.0 732.0
  #794 SRC^ST_SCALAR_VAL_64 "s3_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1129)
    I1: 1 bits (r1157)
    I2: 32 bits "0x6f"
    O0: 1 bits (r1169) -->  783.7
  #795 SRC^ST_SCALAR_VAL_64 "s2_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1114)
    I1: 1 bits (r1157)
    I2: 32 bits "0x6e"
    O0: 1 bits (r1170) -->  783.8
  #796 SRC^ST_SCALAR_VAL_64 "s0_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1130)
    I1: 1 bits (r1157)
    I2: 32 bits "0x6c"
    O0: 1 bits (r1171) -->  783.9
  #797 SRC^ST_SCALAR_VAL_64 "s1_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1115)
    I1: 1 bits (r1157)
    I2: 32 bits "0x6d"
    O0: 1 bits (r1172) -->  783.10
  #798 SRC^ST_SCALAR_VAL_64 "v1_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1129)
    I1: 1 bits (r1157)
    I2: 32 bits "0x42"
    O0: 1 bits (r1173) -->  783.11
  #799 SRC^WIDEN_1_TO_32, line 209, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1028)
    O0: 32 bits (r1174) -->  666.1
  #800 SRC^ST_SCALAR_VAL_64 "v0_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1135)
    I1: 1 bits (r1157)
    I2: 32 bits "0x43"
    O0: 1 bits (r1175) -->  783.12
  #801 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1158)
    I1: 1 bits "0x1"
    I2: 1 bits (r1134)
    O0: 1 bits (r1176) --> 
    O1: 1 bits (r1177) --> 
    O2: 1 bits (r1178) --> 
    O3: 1 bits (r1179) --> 
TO_BLOCK 61

BLOCK 61:
  par_sec: 54
  node_count: 4
  #802 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1180) -->  803.0
    O1: 1 bits (r1181) --> 
    O2: 1 bits (r1182) --> 
  #803 get_vec_stream_64_tail, line 217, lat 0, input_count 1, output_count 2
    details:
        "fifo_brake" = "31"
        "fifo_depth" = "64"
        "is_get_vec_stream_tail" = "1"
        "stream_in_ids" = "5"
    I0: 1 bits (r1180)
    O0: 64 bits (r1183) --> 
    O1: 1 bits (r1184) -->  804.0
  #804 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1184)
    O0: 1 bits (r1185) -->  805.0
  #805 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1185)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1186) --> 
    O1: 1 bits (r1187) --> 
    O2: 1 bits (r1188) --> 
    O3: 1 bits (r1189) --> 
TO_BLOCK 62

BLOCK 62:
  par_sec: 54
  node_count: 4
  #806 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1190) -->  807.4
    O1: 1 bits (r1191) --> 
    O2: 1 bits (r1192) --> 
  #807 put_vec_stream_256_tail, line 218, lat 0, input_count 5, output_count 1
    details:
        "is_put_vec_stream_tail" = "1"
        "stream_out_ids" = "7"
    I0: 64 bits "0x0"
    I1: 64 bits "0x0"
    I2: 64 bits "0x0"
    I3: 64 bits "0x0"
    I4: 1 bits (r1190)
    O0: 1 bits (r1193) -->  808.0
  #808 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1193)
    O0: 1 bits (r1194) -->  809.0
  #809 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1194)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1195) --> 
    O1: 1 bits (r1196) --> 
    O2: 1 bits (r1197) --> 
    O3: 1 bits (r1198) --> 
TO_BLOCK 63

BLOCK 63:
  par_sec: 54
  node_count: 6
  #810 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1199) -->  811.0
    O1: 1 bits (r1200) --> 
    O2: 1 bits (r1201) --> 
  #811 is_vec_stream_64_active, line 188, lat 0, input_count 1, output_count 2
    details:
        "stream_out_ids" = "5"
    I0: 1 bits (r1199)
    O0: 32 bits (r1202) -->  813.0
    O1: 1 bits (r1203) -->  812.0 813.1
  #812 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1203)
    O0: 1 bits (r1204) -->  814.1
  #813 SRC^ST_SCALAR_VAL_32 "src_tmp_var_1", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1202)
    I1: 1 bits (r1203)
    I2: 32 bits "0x8e"
    O0: 1 bits (r1205) -->  814.0
  #814 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1205)
    I1: 1 bits (r1204)
    O0: 1 bits (r1206) -->  815.0
  #815 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1206)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1207) --> 
    O1: 1 bits (r1208) --> 
    O2: 1 bits (r1209) --> 
    O3: 1 bits (r1210) --> 
TO_BLOCK 64

BLOCK 64:
  par_sec: 54
  node_count: 7
  #816 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1211) -->  819.0 818.0
    O1: 1 bits (r1212) --> 
    O2: 1 bits (r1213) --> 
  #817 SRC^ICMP_eq, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1215)
    I1: 0 bits "0x0"
    O0: 1 bits (r1214) -->  820.0
  #818 SRC^LD_SCALAR_VAL_32 "src_tmp_var_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1211)
    I1: 32 bits "0x8e"
    O0: 32 bits (r1215) -->  817.0
  #819 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1211)
    O0: 1 bits (r1216) -->  821.0
  #820 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1214)
    O0: 1 bits (r1217) -->  822.1
  #821 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1216)
    O0: 1 bits (r1218) -->  822.0
  #822 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1218)
    I1: 1 bits (r1217)
    I2: 1 bits "0x0"
    O0: 1 bits (r1219) --> 
    O1: 1 bits (r1220) --> 
    O2: 1 bits (r1221) --> 
    O3: 1 bits (r1222) --> 
TRUE TO_BLOCK 56
FALSE TO_BLOCK 65

BLOCK 65:
  par_sec: 54
  node_count: 4
  #823 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1223) -->  824.0
    O1: 1 bits (r1224) --> 
    O2: 1 bits (r1225) --> 
  #824 vec_stream_256_term, line 220, lat 0, input_count 1, output_count 1
    details:
        "stream_out_ids" = "7"
    I0: 1 bits (r1223)
    O0: 1 bits (r1226) -->  825.0
  #825 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1226)
    O0: 1 bits (r1227) -->  826.0
  #826 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1227)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1228) --> 
    O1: 1 bits (r1229) --> 
    O2: 1 bits (r1230) --> 
    O3: 1 bits (r1231) --> 
TO_BLOCK 89

BLOCK 66:
  par_sec: 66
  node_count: 6
  #827 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1232) -->  828.0
    O1: 1 bits (r1233) --> 
    O2: 1 bits (r1234) --> 
  #828 is_vec_stream_64_active, line 234, lat 0, input_count 1, output_count 2
    details:
        "stream_out_ids" = "6"
    I0: 1 bits (r1232)
    O0: 32 bits (r1235) -->  830.0
    O1: 1 bits (r1236) -->  829.0 830.1
  #829 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1236)
    O0: 1 bits (r1237) -->  831.1
  #830 SRC^ST_SCALAR_VAL_32 "src_tmp_var_2", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1235)
    I1: 1 bits (r1236)
    I2: 32 bits "0x8f"
    O0: 1 bits (r1238) -->  831.0
  #831 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1238)
    I1: 1 bits (r1237)
    O0: 1 bits (r1239) -->  832.0
  #832 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1239)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1240) --> 
    O1: 1 bits (r1241) --> 
    O2: 1 bits (r1242) --> 
    O3: 1 bits (r1243) --> 
TO_BLOCK 67

BLOCK 67:
  par_sec: 66
  node_count: 6
  #833 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1244) -->  836.0 835.0
    O1: 1 bits (r1245) --> 
    O2: 1 bits (r1246) --> 
  #834 SRC^ICMP_eq, line 234, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1248)
    I1: 0 bits "0x0"
    O0: 1 bits (r1247) -->  838.1
  #835 SRC^LD_SCALAR_VAL_32 "src_tmp_var_2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1244)
    I1: 32 bits "0x8f"
    O0: 32 bits (r1248) -->  834.0
  #836 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1244)
    O0: 1 bits (r1249) -->  837.0
  #837 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1249)
    O0: 1 bits (r1250) -->  838.0
  #838 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1250)
    I1: 1 bits (r1247)
    I2: 1 bits "0x0"
    O0: 1 bits (r1251) --> 
    O1: 1 bits (r1252) --> 
    O2: 1 bits (r1253) --> 
    O3: 1 bits (r1254) --> 
TRUE TO_BLOCK 77
FALSE TO_BLOCK 68

BLOCK 68:
  par_sec: 66
  node_count: 6
  #839 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1255) -->  840.0
    O1: 1 bits (r1256) --> 
    O2: 1 bits (r1257) --> 
  #840 get_vec_stream_64_header, line 235, lat 0, input_count 1, output_count 2
    details:
        "fifo_brake" = "31"
        "fifo_depth" = "64"
        "is_get_vec_stream_tail" = "0"
        "stream_in_ids" = "6"
    I0: 1 bits (r1255)
    O0: 64 bits (r1258) -->  842.0
    O1: 1 bits (r1259) -->  841.0 842.1
  #841 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1259)
    O0: 1 bits (r1260) -->  843.1
  #842 SRC^ST_SCALAR_VAL_64 "i64", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1258)
    I1: 1 bits (r1259)
    I2: 32 bits "0x77"
    O0: 1 bits (r1261) -->  843.0
  #843 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1261)
    I1: 1 bits (r1260)
    O0: 1 bits (r1262) -->  844.0
  #844 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1262)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1263) --> 
    O1: 1 bits (r1264) --> 
    O2: 1 bits (r1265) --> 
    O3: 1 bits (r1266) --> 
TO_BLOCK 69

BLOCK 69:
  par_sec: 66
  node_count: 12
  #845 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1267) -->  849.0 850.0
    O1: 1 bits (r1268) --> 
    O2: 1 bits (r1269) --> 
  #846 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1271)
    I1: 32 bits "0x3e8"
    O0: 32 bits (r1270) -->  848.0 853.0
  #847 split_64to32, line 236, lat 0, input_count 1, output_count 2
    I0: 64 bits (r1275)
    O0: 32 bits (r1271) -->  846.0
    O1: 32 bits (r1272) -->  851.0
  #848 comb_32to64, line 240, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1270)
    I1: 32 bits (r1276)
    O0: 64 bits (r1273) -->  854.0
  #849 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1267)
    O0: 1 bits (r1274) -->  852.1 853.1 854.1
  #850 SRC^LD_SCALAR_VAL_64 "i64", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1267)
    I1: 32 bits "0x77"
    O0: 64 bits (r1275) -->  847.0
  #851 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1272)
    O0: 32 bits (r1276) -->  852.0 848.1
  #852 SRC^ST_SCALAR_VAL_32 "cnt_rename_4", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1276)
    I1: 1 bits (r1274)
    I2: 32 bits "0x74"
    O0: 1 bits (r1277) -->  855.2
  #853 SRC^ST_SCALAR_VAL_32 "n_rename_5", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1270)
    I1: 1 bits (r1274)
    I2: 32 bits "0x72"
    O0: 1 bits (r1278) -->  855.1
  #854 SRC^ST_SCALAR_VAL_64 "i64", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1273)
    I1: 1 bits (r1274)
    I2: 32 bits "0x77"
    O0: 1 bits (r1279) -->  855.0
  #855 SRC^LATCH_AND_3, lat 1, input_count 3, output_count 1
    I0: 1 bits (r1279)
    I1: 1 bits (r1278)
    I2: 1 bits (r1277)
    O0: 1 bits (r1280) -->  856.0
  #856 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1280)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1281) --> 
    O1: 1 bits (r1282) --> 
    O2: 1 bits (r1283) --> 
    O3: 1 bits (r1284) --> 
TO_BLOCK 70

BLOCK 70:
  par_sec: 66
  node_count: 6
  #857 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1285) -->  860.0 859.0
    O1: 1 bits (r1286) --> 
    O2: 1 bits (r1287) --> 
  #858 put_vec_stream_256_header, line 244, lat 0, input_count 5, output_count 1
    details:
        "is_put_vec_stream_tail" = "0"
        "stream_out_ids" = "8"
    I0: 64 bits (r1289)
    I1: 64 bits "0x0"
    I2: 64 bits "0x0"
    I3: 64 bits "0x0"
    I4: 1 bits (r1290)
    O0: 1 bits (r1288) -->  861.1
  #859 SRC^LD_SCALAR_VAL_64 "i64", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1285)
    I1: 32 bits "0x77"
    O0: 64 bits (r1289) -->  858.0
  #860 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1285)
    O0: 1 bits (r1290) -->  861.0 858.4
  #861 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1290)
    I1: 1 bits (r1288)
    O0: 1 bits (r1291) -->  862.0
  #862 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1291)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1292) --> 
    O1: 1 bits (r1293) --> 
    O2: 1 bits (r1294) --> 
    O3: 1 bits (r1295) --> 
TO_BLOCK 71

BLOCK 71:
  par_sec: 66
  node_count: 7
  #863 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1296) -->  864.0 867.1 866.0
    O1: 1 bits (r1297) --> 
    O2: 1 bits (r1298) --> 
  #864 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1296)
    O0: 1 bits (r1299) -->  868.1
  #865 SRC^ICMP_le, line 246, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1301)
    I1: 0 bits "0x0"
    O0: 1 bits (r1300) -->  869.1
  #866 SRC^LD_SCALAR_VAL_32 "cnt_rename_4", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1296)
    I1: 32 bits "0x74"
    O0: 32 bits (r1301) -->  865.0
  #867 SRC^ST_SCALAR_VAL_32 "i_rename_7", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r1296)
    I2: 32 bits "0x71"
    O0: 1 bits (r1302) -->  868.0
  #868 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1302)
    I1: 1 bits (r1299)
    O0: 1 bits (r1303) -->  869.0
  #869 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1303)
    I1: 1 bits (r1300)
    I2: 1 bits "0x0"
    O0: 1 bits (r1304) --> 
    O1: 1 bits (r1305) --> 
    O2: 1 bits (r1306) --> 
    O3: 1 bits (r1307) --> 
TRUE TO_BLOCK 73
FALSE TO_BLOCK 72

BLOCK 72:
  par_sec: 66
  node_count: 159
  #870 SRC^INITIATE, line 246, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1308) -->  908.0 962.0 953.0 929.0
    O1: 1 bits (r1309) --> 
    O2: 1 bits (r1310) --> 
  #871 SRC_GET_VEC_STREAM_64_110, line 247, lat 0, input_count 4, output_count 1
    details:
        "fifo_brake" = "31"
        "fifo_depth" = "64"
        "fifo_restore_depth" = "16"
        "stream_in_ids" = "6"
    I0: 1 bits (r1409)
    I1: 1 bits (r1405)
    I2: 64 bits (r1402)
    I3: 1 bits (r1394)
    O0: 64 bits (r1311) -->  963.0 1008.0
  #872 SRC^IKMV, line 249, lat 0, input_count 1, output_count 1
    I0: 32 bits (r1418)
    O0: 64 bits (r1312) -->  1008.1
  #873 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1384)
    O0: 64 bits (r1313) -->  931.2
  #874 SRC^ICMP_eq, line 257, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1317)
    I1: 32 bits (r1426)
    O0: 1 bits (r1314) -->  967.0
  #875 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1453)
    O0: 64 bits (r1315) -->  1015.0
  #876 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1449)
    O0: 64 bits (r1316) -->  1014.0
  #877 SRC^LSHIFT, line 257, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1318)
    I1: 32 bits "0x2"
    O0: 32 bits (r1317) -->  874.0
  #878 SRC^ARSHIFT, line 257, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1359)
    I1: 32 bits "0x2"
    O0: 32 bits (r1318) -->  877.0
  #879 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1365)
    I1: 32 bits (r1458)
    O0: 32 bits (r1319) -->  964.1
  #880 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1445)
    O0: 64 bits (r1320) -->  1013.0
  #881 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1474)
    O0: 1 bits (r1321) -->  1011.0
  #882 SRC^URSHIFT, line 257, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1323)
    I1: 32 bits "0x1e"
    O0: 32 bits (r1322) -->  919.0
  #883 SRC^ARSHIFT, line 257, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1419)
    I1: 32 bits "0x1"
    O0: 32 bits (r1323) -->  882.0
  #884 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1463)
    O0: 1 bits (r1324) -->  1010.0
  #885 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1427)
    O0: 32 bits (r1325) -->  966.0 988.0
  #886 SRC^ISUB, line 249, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1362)
    I1: 32 bits (r1361)
    O0: 32 bits (r1326) -->  970.0
  #887 SRC^ICMP_eq, line 258, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1328)
    I1: 32 bits (r1410)
    O0: 1 bits (r1327) -->  1007.0
  #888 SRC^ISUB, line 258, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1393)
    I1: 32 bits "0x1"
    O0: 32 bits (r1328) -->  887.0
  #889 SRC^ICMP_eq, line 260, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1330)
    I1: 0 bits "0x0"
    O0: 1 bits (r1329) -->  971.0 976.1 974.1
  #890 SRC^AND, line 260, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1427)
    I1: 32 bits (r1480)
    O0: 32 bits (r1330) -->  889.0
  #891 SRC^ICMP_eq, line 260, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1406)
    I1: 32 bits (r1410)
    O0: 1 bits (r1331) -->  1026.0
  #892 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1407)
    O0: 32 bits (r1332) -->  954.2
  #893 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1403)
    O0: 64 bits (r1333) -->  950.2
  #894 SRC^ICMP_eq, line 261, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1335)
    I1: 0 bits "0x0"
    O0: 1 bits (r1334) -->  976.0 974.0
  #895 SRC^AND, line 261, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1427)
    I1: 32 bits (r1471)
    O0: 32 bits (r1335) -->  894.0
  #896 SRC^ICMP_eq, line 261, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1353)
    I1: 32 bits "0x1"
    O0: 1 bits (r1336) -->  1017.0
  #897 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1400)
    O0: 64 bits (r1337) -->  947.2
  #898 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1398)
    O0: 64 bits (r1338) -->  945.2
  #899 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1383)
    O0: 1 bits (r1339) -->  943.4
  #900 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1372)
    O0: 1 bits (r1340) -->  943.1 954.1
  #901 SRC^ICMP_eq, line 262, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1342)
    I1: 0 bits "0x0"
    O0: 1 bits (r1341) -->  979.0 977.0
  #902 SRC^AND, line 262, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1427)
    I1: 32 bits (r1443)
    O0: 32 bits (r1342) -->  901.0
  #903 SRC^ICMP_eq, line 262, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1353)
    I1: 32 bits "0x2"
    O0: 1 bits (r1343) -->  989.0
  #904 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1369)
    O0: 1 bits (r1344) -->  943.0 954.0
  #905 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1392)
    O0: 32 bits (r1345) -->  939.2
  #906 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1372)
    O0: 1 bits (r1346) -->  939.1
  #907 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1369)
    O0: 1 bits (r1347) -->  939.0
  #908 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1308)
    O0: 1 bits (r1348) -->  938.0 942.0
  #909 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1390)
    O0: 64 bits (r1349) -->  937.2
  #910 SRC^ICMP_eq, line 263, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1351)
    I1: 0 bits "0x0"
    O0: 1 bits (r1350) -->  980.0
  #911 SRC^AND, line 263, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1427)
    I1: 32 bits (r1446)
    O0: 32 bits (r1351) -->  910.0
  #912 SRC^ICMP_eq, line 263, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1353)
    I1: 32 bits "0x3"
    O0: 1 bits (r1352) -->  992.0
  #913 SRC^ISUB, line 260, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1395)
    I1: 32 bits (r1354)
    O0: 32 bits (r1353) -->  912.0 903.0 896.0
  #914 SRC^LSHIFT, line 260, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1355)
    I1: 32 bits "0x2"
    O0: 32 bits (r1354) -->  952.0 913.1
  #915 SRC^ARSHIFT, line 260, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1356)
    I1: 32 bits "0x2"
    O0: 32 bits (r1355) -->  914.0
  #916 SRC^IADD, line 260, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1357)
    I1: 32 bits (r1397)
    O0: 32 bits (r1356) -->  915.0
  #917 SRC^URSHIFT, line 260, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1358)
    I1: 32 bits "0x1e"
    O0: 32 bits (r1357) -->  916.0
  #918 SRC^ARSHIFT, line 260, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1397)
    I1: 32 bits "0x1"
    O0: 32 bits (r1358) -->  917.0
  #919 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1322)
    I1: 32 bits (r1419)
    O0: 32 bits (r1359) -->  878.0
  #920 SRC^LSHIFT, line 249, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1460)
    I1: 32 bits "0x6"
    O0: 32 bits (r1360) -->  970.1
  #921 SRC^LSHIFT, line 249, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1408)
    I1: 32 bits "0x10"
    O0: 32 bits (r1361) -->  886.1
  #922 SRC^LSHIFT, line 249, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1408)
    I1: 32 bits "0xe"
    O0: 32 bits (r1362) -->  886.0
  #923 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1388)
    O0: 64 bits (r1363) -->  935.2
  #924 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1383)
    O0: 1 bits (r1364) -->  933.4 935.4 937.4 945.4 947.4 950.4 931.4
  #925 SRC^LSHIFT, line 249, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1460)
    I1: 32 bits "0x9"
    O0: 32 bits (r1365) -->  879.0
  #926 put_vec_stream_256, line 265, lat 0, input_count 8, output_count 1
    details:
        "stream_out_ids" = "8"
    I0: 64 bits (r1457)
    I1: 64 bits (r1453)
    I2: 64 bits (r1449)
    I3: 64 bits (r1445)
    I4: 1 bits (r1442)
    I5: 1 bits (r1412)
    I6: 1 bits (r1459)
    I7: 1 bits (r1432)
    O0: 1 bits (r1366) -->  1009.1
  #927 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1386)
    O0: 64 bits (r1367) -->  933.2
  #928 SRC^ICMP_le, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1429)
    I1: 32 bits (r1426)
    O0: 1 bits (r1368) -->  1020.0
  #929 SYNC_FAST_1_110_6, lat 1, input_count 1, output_count 15
    details:
        "fifo_brake" = "31"
        "fifo_depth" = "64"
        "stream_in_ids" = "6"
        "fifo_restore_depth" = "16"
        "is_all_streams_active" = "1'b0"
    I0: 1 bits (r1308)
    O0: 1 bits (r1369) -->  904.0 907.0 969.0
    O1: 1 bits (r1370) -->  1005.0 955.0
    O2: 1 bits (r1371) -->  978.0 951.0
    O3: 1 bits (r1372) -->  900.0 906.0 960.0
    O4: 64 bits (r1373) -->  948.0
    O5: 1 bits (r1374) -->  940.0
    O6: 0 bits (r1375) --> 
    O7: 0 bits (r1376) --> 
    O8: 0 bits (r1377) --> 
    O9: 0 bits (r1378) --> 
    O10: 0 bits (r1379) --> 
    O11: 0 bits (r1380) --> 
    O12: 0 bits (r1381) --> 
    O13: 0 bits (r1382) --> 
    O14: 1 bits (r1383) -->  959.0 899.0 924.0
  #930 SRC^LD_SCALAR_VAL_64 "t3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1416)
    I1: 32 bits "0x7a"
    O0: 64 bits (r1384) -->  873.0
  #931 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1423)
    I1: 1 bits (r1414)
    I2: 64 bits (r1313)
    I3: 64 bits (r1445)
    I4: 1 bits (r1364)
    I5: 32 bits "0x7a"
    O0: 64 bits (r1385) -->  990.2
  #932 SRC^LD_SCALAR_VAL_64 "t2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1416)
    I1: 32 bits "0x7b"
    O0: 64 bits (r1386) -->  927.0
  #933 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1423)
    I1: 1 bits (r1414)
    I2: 64 bits (r1367)
    I3: 64 bits (r1449)
    I4: 1 bits (r1364)
    I5: 32 bits "0x7b"
    O0: 64 bits (r1387) -->  994.2
  #934 SRC^LD_SCALAR_VAL_64 "t1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1416)
    I1: 32 bits "0x79"
    O0: 64 bits (r1388) -->  923.0
  #935 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1423)
    I1: 1 bits (r1414)
    I2: 64 bits (r1363)
    I3: 64 bits (r1453)
    I4: 1 bits (r1364)
    I5: 32 bits "0x79"
    O0: 64 bits (r1389) -->  998.2
  #936 SRC^LD_SCALAR_VAL_64 "t0", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1416)
    I1: 32 bits "0x78"
    O0: 64 bits (r1390) -->  909.0
  #937 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1423)
    I1: 1 bits (r1414)
    I2: 64 bits (r1349)
    I3: 64 bits (r1457)
    I4: 1 bits (r1364)
    I5: 32 bits "0x78"
    O0: 64 bits (r1391) -->  1002.2
  #938 SRC^LD_SCALAR_VAL_32 "cnt_rename_4", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1348)
    I1: 32 bits "0x74"
    O0: 32 bits (r1392) -->  905.0
  #939 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r1347)
    I1: 1 bits (r1346)
    I2: 32 bits (r1345)
    I3: 32 bits (r1393)
    O0: 32 bits (r1393) -->  975.0 939.3 888.0
  #940 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1374)
    O0: 1 bits (r1394) -->  871.3
  #941 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1397)
    O0: 32 bits (r1395) -->  956.0 913.0
  #942 SRC^LD_SCALAR_VAL_32 "i_rename_7", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1348)
    I1: 32 bits "0x71"
    O0: 32 bits (r1396) -->  943.2
  #943 SRC^COUNT_UP_32_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1344)
    I1: 1 bits (r1340)
    I2: 32 bits (r1396)
    I3: 32 bits "0x1"
    I4: 1 bits (r1339)
    I5: 32 bits "0x71"
    O0: 32 bits (r1397) -->  941.0 965.0 916.1 918.0
  #944 SRC^LD_SCALAR_VAL_64 "s3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1416)
    I1: 32 bits "0x7f"
    O0: 64 bits (r1398) -->  898.0
  #945 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1423)
    I1: 1 bits (r1414)
    I2: 64 bits (r1338)
    I3: 64 bits (r1462)
    I4: 1 bits (r1364)
    I5: 32 bits "0x7f"
    O0: 64 bits (r1399) -->  961.0 947.3 1000.2 997.2 995.2
  #946 SRC^LD_SCALAR_VAL_64 "s2", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1416)
    I1: 32 bits "0x7e"
    O0: 64 bits (r1400) -->  897.0
  #947 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1423)
    I1: 1 bits (r1414)
    I2: 64 bits (r1337)
    I3: 64 bits (r1399)
    I4: 1 bits (r1364)
    I5: 32 bits "0x7e"
    O0: 64 bits (r1401) -->  986.0 950.3 1001.2 999.2
  #948 SRC^DUMMY_DELAY_SHORT_4_64, lat 4, input_count 1, output_count 1
    I0: 64 bits (r1373)
    O0: 64 bits (r1402) -->  871.2
  #949 SRC^LD_SCALAR_VAL_64 "s1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1416)
    I1: 32 bits "0x7d"
    O0: 64 bits (r1403) -->  893.0
  #950 SRC^CIRCULATE_64_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1423)
    I1: 1 bits (r1414)
    I2: 64 bits (r1333)
    I3: 64 bits (r1401)
    I4: 1 bits (r1364)
    I5: 32 bits "0x7d"
    O0: 64 bits (r1404) -->  987.0 1003.2
  #951 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1371)
    O0: 1 bits (r1405) -->  871.1 957.2
  #952 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1354)
    O0: 32 bits (r1406) -->  891.0
  #953 SRC^LD_SCALAR_VAL_32 "n_rename_5", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1308)
    I1: 32 bits "0x72"
    O0: 32 bits (r1407) -->  892.0
  #954 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r1344)
    I1: 1 bits (r1340)
    I2: 32 bits (r1332)
    I3: 32 bits (r1408)
    O0: 32 bits (r1408) -->  1006.0 921.0 922.0 954.3
  #955 SRC^DUMMY_DELAY_4_1Z, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1370)
    O0: 1 bits (r1409) -->  871.0 957.1
  #956 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1395)
    O0: 32 bits (r1410) -->  887.1 891.1
  #957 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r1474)
    I1: 1 bits (r1409)
    I2: 1 bits (r1405)
    O0: 1 bits (r1411) -->  958.3
  #958 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r1423)
    I1: 1 bits (r1414)
    I2: 1 bits "0x1"
    I3: 1 bits (r1411)
    O0: 1 bits (r1412) -->  1011.1 926.5
  #959 SRC^DUMMY_DELAY_8_1Z, lat 8, input_count 1, output_count 1
    I0: 1 bits (r1383)
    O0: 1 bits (r1413) -->  1028.2
  #960 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r1372)
    O0: 1 bits (r1414) -->  933.1 931.1 935.1 937.1 945.1 947.1 950.1 958.1
  #961 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1399)
    O0: 64 bits (r1415) -->  1022.0
  #962 SRC^DUMMY_DELAY_4_1, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1308)
    O0: 1 bits (r1416) -->  930.0 934.0 936.0 944.0 946.0 949.0 932.0
  #963 SRC^DUMMY_DELAY_2_64, lat 2, input_count 1, output_count 1
    I0: 64 bits (r1311)
    O0: 64 bits (r1417) -->  1027.0
  #964 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1424)
    I1: 32 bits (r1319)
    O0: 32 bits (r1418) -->  872.0
  #965 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1397)
    I1: 32 bits "0x1"
    O0: 32 bits (r1419) -->  972.0 919.1 883.0
  #966 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1325)
    O0: 32 bits (r1420) -->  1018.0
  #967 SRC^SELECTOR_32, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1314)
    I1: 32 bits "0x1"
    I2: 32 bits "0x0"
    O0: 32 bits (r1421) -->  982.0 973.1
  #968 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1462)
    O0: 64 bits (r1422) -->  1025.0 1021.0
  #969 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r1369)
    O0: 1 bits (r1423) -->  933.0 931.0 935.0 937.0 945.0 947.0 950.0 958.0
  #970 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1326)
    I1: 32 bits (r1360)
    O0: 32 bits (r1424) -->  964.0
  #971 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1329)
    O0: 1 bits (r1425) -->  1000.0 996.0 983.0
  #972 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1419)
    O0: 32 bits (r1426) -->  928.1 874.1
  #973 SRC^SELECTOR_32, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1461)
    I1: 32 bits (r1421)
    I2: 32 bits "0x1"
    O0: 32 bits (r1427) -->  885.0 890.0 895.0 902.0 911.0
  #974 SRC^AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1334)
    I1: 1 bits (r1329)
    O0: 1 bits (r1428) -->  979.1 977.1
  #975 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1393)
    O0: 32 bits (r1429) -->  928.0
  #976 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1334)
    I1: 1 bits (r1329)
    O0: 1 bits (r1430) -->  983.1
  #977 SRC^AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1341)
    I1: 1 bits (r1428)
    O0: 1 bits (r1431) -->  980.1
  #978 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r1371)
    O0: 1 bits (r1432) -->  926.7 1009.3
  #979 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1341)
    I1: 1 bits (r1428)
    O0: 1 bits (r1433) -->  984.1
  #980 SRC^AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1350)
    I1: 1 bits (r1431)
    O0: 1 bits (r1434) -->  985.1
  #981 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1457)
    O0: 64 bits (r1435) -->  1016.0
  #982 SRC^DUMMY_DELAY_2_32, lat 2, input_count 1, output_count 1
    I0: 32 bits (r1421)
    O0: 32 bits (r1436) -->  1019.0
  #983 SRC^OR_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1425)
    I1: 1 bits (r1430)
    O0: 1 bits (r1437) -->  1001.0 997.0 993.0 984.0
  #984 SRC^OR_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1437)
    I1: 1 bits (r1433)
    O0: 1 bits (r1438) -->  1002.0 998.0 994.0 990.0 985.0
  #985 SRC^OR_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1438)
    I1: 1 bits (r1434)
    O0: 1 bits (r1439) -->  1003.0 999.0 995.0 991.0
  #986 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1401)
    O0: 64 bits (r1440) -->  1024.0
  #987 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1404)
    O0: 64 bits (r1441) -->  1023.0
  #988 SRC^NARROW_32_TO_1, line 265, lat 0, input_count 1, output_count 1
    I0: 32 bits (r1325)
    O0: 1 bits (r1442) -->  926.4
  #989 SRC^WIDEN_1_TO_32, line 262, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1343)
    O0: 32 bits (r1443) -->  902.1
  #990 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1438)
    I1: 64 bits "0x0"
    I2: 64 bits (r1385)
    O0: 64 bits (r1444) -->  991.1
  #991 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1439)
    I1: 64 bits (r1444)
    I2: 64 bits (r1462)
    O0: 64 bits (r1445) -->  880.0 931.3 926.3
  #992 SRC^WIDEN_1_TO_32, line 263, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1352)
    O0: 32 bits (r1446) -->  911.1
  #993 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1437)
    I1: 64 bits "0x0"
    I2: 64 bits (r1462)
    O0: 64 bits (r1447) -->  994.1
  #994 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1438)
    I1: 64 bits (r1447)
    I2: 64 bits (r1387)
    O0: 64 bits (r1448) -->  995.1
  #995 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1439)
    I1: 64 bits (r1448)
    I2: 64 bits (r1399)
    O0: 64 bits (r1449) -->  876.0 933.3 926.2
  #996 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1425)
    I1: 64 bits "0x0"
    I2: 64 bits (r1462)
    O0: 64 bits (r1450) -->  997.1
  #997 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1437)
    I1: 64 bits (r1450)
    I2: 64 bits (r1399)
    O0: 64 bits (r1451) -->  998.1
  #998 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1438)
    I1: 64 bits (r1451)
    I2: 64 bits (r1389)
    O0: 64 bits (r1452) -->  999.1
  #999 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1439)
    I1: 64 bits (r1452)
    I2: 64 bits (r1401)
    O0: 64 bits (r1453) -->  875.0 935.3 926.1
  #1000 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1425)
    I1: 64 bits (r1462)
    I2: 64 bits (r1399)
    O0: 64 bits (r1454) -->  1001.1
  #1001 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1437)
    I1: 64 bits (r1454)
    I2: 64 bits (r1401)
    O0: 64 bits (r1455) -->  1002.1
  #1002 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1438)
    I1: 64 bits (r1455)
    I2: 64 bits (r1391)
    O0: 64 bits (r1456) -->  1003.1
  #1003 SRC^SELECTOR_64, lat 0, input_count 3, output_count 1
    I0: 1 bits (r1439)
    I1: 64 bits (r1456)
    I2: 64 bits (r1404)
    O0: 64 bits (r1457) -->  981.0 937.3 926.0
  #1004 SRC^LSHIFT, line 249, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1460)
    I1: 32 bits "0x14"
    O0: 32 bits (r1458) -->  879.1
  #1005 SRC^DUMMY_DELAY_5_1Z, lat 5, input_count 1, output_count 1
    I0: 1 bits (r1370)
    O0: 1 bits (r1459) -->  926.6 1009.2
  #1006 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1408)
    O0: 32 bits (r1460) -->  925.0 920.0 1004.0
  #1007 SRC^NOT_1_NR, line 258, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1327)
    O0: 1 bits (r1461) -->  973.0
  #1008 SRC^KADD, lat 1, input_count 2, output_count 1
    I0: 64 bits (r1311)
    I1: 64 bits (r1312)
    O0: 64 bits (r1462) -->  968.0 991.2 996.2 1000.1 945.3 993.2
  #1009 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r1466)
    I1: 1 bits (r1366)
    I2: 1 bits (r1459)
    I3: 1 bits (r1432)
    O0: 1 bits (r1463) -->  884.0 1027.1 1025.1 1024.1 1023.1 1022.1 1021.1 1019.1 1018.1 1016.1 1015.1 1014.1 1013.1
  #1010 SRC^LATCH_AND_13, lat 1, input_count 13, output_count 1
    I0: 1 bits (r1324)
    I1: 1 bits (r1467)
    I2: 1 bits (r1468)
    I3: 1 bits (r1469)
    I4: 1 bits (r1470)
    I5: 1 bits (r1472)
    I6: 1 bits (r1473)
    I7: 1 bits (r1475)
    I8: 1 bits (r1476)
    I9: 1 bits (r1477)
    I10: 1 bits (r1478)
    I11: 1 bits (r1479)
    I12: 1 bits (r1481)
    O0: 1 bits (r1464) -->  1028.0
  #1011 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1321)
    I1: 1 bits (r1412)
    O0: 1 bits (r1465) -->  1012.0
  #1012 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1465)
    O0: 1 bits (r1466) -->  1009.0
  #1013 SRC^ST_SCALAR_VAL_64 "t3", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1320)
    I1: 1 bits (r1463)
    I2: 32 bits "0x7a"
    O0: 1 bits (r1467) -->  1010.1
  #1014 SRC^ST_SCALAR_VAL_64 "t2", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1316)
    I1: 1 bits (r1463)
    I2: 32 bits "0x7b"
    O0: 1 bits (r1468) -->  1010.2
  #1015 SRC^ST_SCALAR_VAL_64 "t1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1315)
    I1: 1 bits (r1463)
    I2: 32 bits "0x79"
    O0: 1 bits (r1469) -->  1010.3
  #1016 SRC^ST_SCALAR_VAL_64 "t0", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1435)
    I1: 1 bits (r1463)
    I2: 32 bits "0x78"
    O0: 1 bits (r1470) -->  1010.4
  #1017 SRC^WIDEN_1_TO_32, line 261, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1336)
    O0: 32 bits (r1471) -->  895.1
  #1018 SRC^ST_SCALAR_VAL_32 "iput", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1420)
    I1: 1 bits (r1463)
    I2: 32 bits "0x73"
    O0: 1 bits (r1472) -->  1010.5
  #1019 SRC^ST_SCALAR_VAL_32 ".I0000p_3_4", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1436)
    I1: 1 bits (r1463)
    I2: 32 bits "0x93"
    O0: 1 bits (r1473) -->  1010.6
  #1020 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1368)
    O0: 1 bits (r1474) -->  881.0 957.0
  #1021 SRC^ST_SCALAR_VAL_64 "s3", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1422)
    I1: 1 bits (r1463)
    I2: 32 bits "0x7f"
    O0: 1 bits (r1475) -->  1010.7
  #1022 SRC^ST_SCALAR_VAL_64 "s2", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1415)
    I1: 1 bits (r1463)
    I2: 32 bits "0x7e"
    O0: 1 bits (r1476) -->  1010.8
  #1023 SRC^ST_SCALAR_VAL_64 "s0", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1441)
    I1: 1 bits (r1463)
    I2: 32 bits "0x7c"
    O0: 1 bits (r1477) -->  1010.9
  #1024 SRC^ST_SCALAR_VAL_64 "s1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1440)
    I1: 1 bits (r1463)
    I2: 32 bits "0x7d"
    O0: 1 bits (r1478) -->  1010.10
  #1025 SRC^ST_SCALAR_VAL_64 "v1_rename_2", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1422)
    I1: 1 bits (r1463)
    I2: 32 bits "0x76"
    O0: 1 bits (r1479) -->  1010.11
  #1026 SRC^WIDEN_1_TO_32, line 260, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1331)
    O0: 32 bits (r1480) -->  890.1
  #1027 SRC^ST_SCALAR_VAL_64 "v0_rename_2", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1417)
    I1: 1 bits (r1463)
    I2: 32 bits "0x75"
    O0: 1 bits (r1481) -->  1010.12
  #1028 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1464)
    I1: 1 bits "0x1"
    I2: 1 bits (r1413)
    O0: 1 bits (r1482) --> 
    O1: 1 bits (r1483) --> 
    O2: 1 bits (r1484) --> 
    O3: 1 bits (r1485) --> 
TO_BLOCK 73

BLOCK 73:
  par_sec: 66
  node_count: 4
  #1029 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1486) -->  1030.0
    O1: 1 bits (r1487) --> 
    O2: 1 bits (r1488) --> 
  #1030 get_vec_stream_64_tail, line 268, lat 0, input_count 1, output_count 2
    details:
        "fifo_brake" = "31"
        "fifo_depth" = "64"
        "is_get_vec_stream_tail" = "1"
        "stream_in_ids" = "6"
    I0: 1 bits (r1486)
    O0: 64 bits (r1489) --> 
    O1: 1 bits (r1490) -->  1031.0
  #1031 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1490)
    O0: 1 bits (r1491) -->  1032.0
  #1032 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1491)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1492) --> 
    O1: 1 bits (r1493) --> 
    O2: 1 bits (r1494) --> 
    O3: 1 bits (r1495) --> 
TO_BLOCK 74

BLOCK 74:
  par_sec: 66
  node_count: 4
  #1033 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1496) -->  1034.4
    O1: 1 bits (r1497) --> 
    O2: 1 bits (r1498) --> 
  #1034 put_vec_stream_256_tail, line 269, lat 0, input_count 5, output_count 1
    details:
        "is_put_vec_stream_tail" = "1"
        "stream_out_ids" = "8"
    I0: 64 bits "0x0"
    I1: 64 bits "0x0"
    I2: 64 bits "0x0"
    I3: 64 bits "0x0"
    I4: 1 bits (r1496)
    O0: 1 bits (r1499) -->  1035.0
  #1035 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1499)
    O0: 1 bits (r1500) -->  1036.0
  #1036 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1500)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1501) --> 
    O1: 1 bits (r1502) --> 
    O2: 1 bits (r1503) --> 
    O3: 1 bits (r1504) --> 
TO_BLOCK 75

BLOCK 75:
  par_sec: 66
  node_count: 6
  #1037 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1505) -->  1038.0
    O1: 1 bits (r1506) --> 
    O2: 1 bits (r1507) --> 
  #1038 is_vec_stream_64_active, line 234, lat 0, input_count 1, output_count 2
    details:
        "stream_out_ids" = "6"
    I0: 1 bits (r1505)
    O0: 32 bits (r1508) -->  1040.0
    O1: 1 bits (r1509) -->  1039.0 1040.1
  #1039 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1509)
    O0: 1 bits (r1510) -->  1041.1
  #1040 SRC^ST_SCALAR_VAL_32 "src_tmp_var_3", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1508)
    I1: 1 bits (r1509)
    I2: 32 bits "0x90"
    O0: 1 bits (r1511) -->  1041.0
  #1041 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1511)
    I1: 1 bits (r1510)
    O0: 1 bits (r1512) -->  1042.0
  #1042 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1512)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1513) --> 
    O1: 1 bits (r1514) --> 
    O2: 1 bits (r1515) --> 
    O3: 1 bits (r1516) --> 
TO_BLOCK 76

BLOCK 76:
  par_sec: 66
  node_count: 7
  #1043 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1517) -->  1046.0 1045.0
    O1: 1 bits (r1518) --> 
    O2: 1 bits (r1519) --> 
  #1044 SRC^ICMP_eq, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1521)
    I1: 0 bits "0x0"
    O0: 1 bits (r1520) -->  1047.0
  #1045 SRC^LD_SCALAR_VAL_32 "src_tmp_var_3", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1517)
    I1: 32 bits "0x90"
    O0: 32 bits (r1521) -->  1044.0
  #1046 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1517)
    O0: 1 bits (r1522) -->  1048.0
  #1047 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1520)
    O0: 1 bits (r1523) -->  1049.1
  #1048 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1522)
    O0: 1 bits (r1524) -->  1049.0
  #1049 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1524)
    I1: 1 bits (r1523)
    I2: 1 bits "0x0"
    O0: 1 bits (r1525) --> 
    O1: 1 bits (r1526) --> 
    O2: 1 bits (r1527) --> 
    O3: 1 bits (r1528) --> 
TRUE TO_BLOCK 68
FALSE TO_BLOCK 77

BLOCK 77:
  par_sec: 66
  node_count: 4
  #1050 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1529) -->  1051.0
    O1: 1 bits (r1530) --> 
    O2: 1 bits (r1531) --> 
  #1051 vec_stream_256_term, line 271, lat 0, input_count 1, output_count 1
    details:
        "stream_out_ids" = "8"
    I0: 1 bits (r1529)
    O0: 1 bits (r1532) -->  1052.0
  #1052 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1532)
    O0: 1 bits (r1533) -->  1053.0
  #1053 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1533)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1534) --> 
    O1: 1 bits (r1535) --> 
    O2: 1 bits (r1536) --> 
    O3: 1 bits (r1537) --> 
TO_BLOCK 89

BLOCK 78:
  par_sec: 78
  node_count: 4
  #1054 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1538) -->  1055.0
    O1: 1 bits (r1539) --> 
    O2: 1 bits (r1540) --> 
  #1055 vec_stream_merge_2_256_term, line 282, lat 0, input_count 1, output_count 1
    details:
        "fifo_brake" = "20 20"
        "fifo_depth" = "32 32"
        "stream_out_ids" = "9"
        "stream_in_ids" = "7 8"
    I0: 1 bits (r1538)
    O0: 1 bits (r1541) -->  1056.0
  #1056 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1541)
    O0: 1 bits (r1542) -->  1057.0
  #1057 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1542)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1543) --> 
    O1: 1 bits (r1544) --> 
    O2: 1 bits (r1545) --> 
    O3: 1 bits (r1546) --> 
TO_BLOCK 89

BLOCK 79:
  par_sec: 79
  node_count: 6
  #1058 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1547) -->  1059.0
    O1: 1 bits (r1548) --> 
    O2: 1 bits (r1549) --> 
  #1059 is_vec_stream_256_active, line 296, lat 0, input_count 1, output_count 2
    details:
        "stream_out_ids" = "9"
    I0: 1 bits (r1547)
    O0: 32 bits (r1550) -->  1061.0
    O1: 1 bits (r1551) -->  1060.0 1061.1
  #1060 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1551)
    O0: 1 bits (r1552) -->  1062.1
  #1061 SRC^ST_SCALAR_VAL_32 "src_tmp_var_4", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1550)
    I1: 1 bits (r1551)
    I2: 32 bits "0x91"
    O0: 1 bits (r1553) -->  1062.0
  #1062 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1553)
    I1: 1 bits (r1552)
    O0: 1 bits (r1554) -->  1063.0
  #1063 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1554)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1555) --> 
    O1: 1 bits (r1556) --> 
    O2: 1 bits (r1557) --> 
    O3: 1 bits (r1558) --> 
TO_BLOCK 80

BLOCK 80:
  par_sec: 79
  node_count: 6
  #1064 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1559) -->  1067.0 1066.0
    O1: 1 bits (r1560) --> 
    O2: 1 bits (r1561) --> 
  #1065 SRC^ICMP_eq, line 296, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1563)
    I1: 0 bits "0x0"
    O0: 1 bits (r1562) -->  1069.1
  #1066 SRC^LD_SCALAR_VAL_32 "src_tmp_var_4", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1559)
    I1: 32 bits "0x91"
    O0: 32 bits (r1563) -->  1065.0
  #1067 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1559)
    O0: 1 bits (r1564) -->  1068.0
  #1068 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1564)
    O0: 1 bits (r1565) -->  1069.0
  #1069 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1565)
    I1: 1 bits (r1562)
    I2: 1 bits "0x0"
    O0: 1 bits (r1566) --> 
    O1: 1 bits (r1567) --> 
    O2: 1 bits (r1568) --> 
    O3: 1 bits (r1569) --> 
TRUE TO_BLOCK 95
FALSE TO_BLOCK 81

BLOCK 81:
  par_sec: 79
  node_count: 6
  #1070 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1570) -->  1071.0
    O1: 1 bits (r1571) --> 
    O2: 1 bits (r1572) --> 
  #1071 get_vec_stream_256_header, line 297, lat 0, input_count 1, output_count 5
    details:
        "fifo_brake" = "8"
        "fifo_depth" = "16"
        "is_get_vec_stream_tail" = "0"
        "stream_in_ids" = "9"
    I0: 1 bits (r1570)
    O0: 64 bits (r1573) -->  1073.0
    O1: 64 bits (r1574) --> 
    O2: 64 bits (r1575) --> 
    O3: 64 bits (r1576) --> 
    O4: 1 bits (r1577) -->  1072.0 1073.1
  #1072 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1577)
    O0: 1 bits (r1578) -->  1074.1
  #1073 SRC^ST_SCALAR_VAL_64 "h0", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1573)
    I1: 1 bits (r1577)
    I2: 32 bits "0x81"
    O0: 1 bits (r1579) -->  1074.0
  #1074 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1579)
    I1: 1 bits (r1578)
    O0: 1 bits (r1580) -->  1075.0
  #1075 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1580)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1581) --> 
    O1: 1 bits (r1582) --> 
    O2: 1 bits (r1583) --> 
    O3: 1 bits (r1584) --> 
TO_BLOCK 82

BLOCK 82:
  par_sec: 79
  node_count: 16
  #1076 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1585) -->  1081.0 1082.0 1087.0
    O1: 1 bits (r1586) --> 
    O2: 1 bits (r1587) --> 
  #1077 SRC^ARSHIFT, line 308, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1594)
    I1: 32 bits "0x2"
    O0: 32 bits (r1588) -->  1084.0 1089.0
  #1078 SRC^URSHIFT, line 308, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1590)
    I1: 32 bits "0x1e"
    O0: 32 bits (r1589) -->  1083.0
  #1079 SRC^ARSHIFT, line 308, lat 0, input_count 2, output_count 1
    I0: 32 bits (r1591)
    I1: 32 bits "0x1"
    O0: 32 bits (r1590) -->  1078.0
  #1080 SRC^IADD, line 308, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1598)
    I1: 32 bits "0x3"
    O0: 32 bits (r1591) -->  1083.1 1079.0
  #1081 SRC^DUMMY_DELAY_4_1, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1585)
    O0: 1 bits (r1592) -->  1090.0
  #1082 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r1585)
    O0: 1 bits (r1593) -->  1089.1 1088.1
  #1083 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1589)
    I1: 32 bits (r1591)
    O0: 32 bits (r1594) -->  1077.0
  #1084 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1588)
    O0: 32 bits (r1595) -->  1085.0
  #1085 SRC^ICMP_le, line 309, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1595)
    I1: 0 bits "0x0"
    O0: 1 bits (r1596) -->  1091.1
  #1086 split_64to32, line 298, lat 0, input_count 1, output_count 2
    I0: 64 bits (r1599)
    O0: 32 bits (r1597) --> 
    O1: 32 bits (r1598) -->  1080.0
  #1087 SRC^LD_SCALAR_VAL_64 "h0", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1585)
    I1: 32 bits "0x81"
    O0: 64 bits (r1599) -->  1086.0
  #1088 SRC^ST_SCALAR_VAL_32 "i", lat 1, input_count 3, output_count 1
    I0: 32 bits "0x0"
    I1: 1 bits (r1593)
    I2: 32 bits "0x80"
    O0: 1 bits (r1600) -->  1090.2
  #1089 SRC^ST_SCALAR_VAL_32 "cnt", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1588)
    I1: 1 bits (r1593)
    I2: 32 bits "0x82"
    O0: 1 bits (r1601) -->  1090.1
  #1090 SRC^LATCH_AND_3, lat 1, input_count 3, output_count 1
    I0: 1 bits (r1592)
    I1: 1 bits (r1601)
    I2: 1 bits (r1600)
    O0: 1 bits (r1602) -->  1091.0
  #1091 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1602)
    I1: 1 bits (r1596)
    I2: 1 bits "0x0"
    O0: 1 bits (r1603) --> 
    O1: 1 bits (r1604) --> 
    O2: 1 bits (r1605) --> 
    O3: 1 bits (r1606) --> 
TRUE TO_BLOCK 84
FALSE TO_BLOCK 83

BLOCK 83:
  par_sec: 79
  node_count: 50
  #1092 SRC^INITIATE, line 309, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1607) -->  1114.0 1112.0 1111.0
    O1: 1 bits (r1608) --> 
    O2: 1 bits (r1609) --> 
  #1093 SRC_GET_VEC_STREAM_256_138, line 310, lat 0, input_count 10, output_count 4
    details:
        "fifo_brake" = "8"
        "fifo_depth" = "16"
        "fifo_restore_depth" = "16"
        "stream_in_ids" = "9"
    I0: 1 bits (r1663)
    I1: 1 bits (r1662)
    I2: 64 bits (r1653)
    I3: 1 bits (r1655)
    I4: 64 bits (r1651)
    I5: 1 bits (r1654)
    I6: 64 bits (r1623)
    I7: 1 bits (r1652)
    I8: 64 bits (r1664)
    I9: 1 bits (r1650)
    O0: 64 bits (r1610) -->  1095.0 1099.0
    O1: 64 bits (r1611) -->  1096.0
    O2: 64 bits (r1612) -->  1098.0
    O3: 64 bits (r1613) -->  1100.0
  #1094 SRC^DUMMY_DELAY_6_1Z, lat 6, input_count 1, output_count 1
    I0: 1 bits (r1645)
    O0: 1 bits (r1614) -->  1141.2
  #1095 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1610)
    O0: 64 bits (r1615) -->  1140.0
  #1096 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1611)
    O0: 64 bits (r1616) -->  1139.0
  #1097 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1642)
    O0: 1 bits (r1617) -->  1116.0
  #1098 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1612)
    O0: 64 bits (r1618) -->  1138.0
  #1099 put_stream_64, line 312, lat 0, input_count 5, output_count 1
    details:
        "stream_out_ids" = "10"
    I0: 64 bits (r1610)
    I1: 1 bits "0x1"
    I2: 1 bits (r1657)
    I3: 1 bits (r1663)
    I4: 1 bits (r1662)
    O0: 1 bits (r1619) -->  1131.1
  #1100 SRC^DUMMY_DELAY_1_64, lat 1, input_count 1, output_count 1
    I0: 64 bits (r1613)
    O0: 64 bits (r1620) -->  1137.0
  #1101 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1670)
    O0: 1 bits (r1621) -->  1133.0
  #1102 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1665)
    O0: 1 bits (r1622) -->  1132.0
  #1103 SRC^DUMMY_DELAY_SHORT_3_64, lat 3, input_count 1, output_count 1
    I0: 64 bits (r1639)
    O0: 64 bits (r1623) -->  1093.6
  #1104 SRC^DUMMY_DELAY_1_32, lat 1, input_count 1, output_count 1
    I0: 32 bits (r1646)
    O0: 32 bits (r1624) -->  1113.2
  #1105 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r1634)
    O0: 1 bits (r1625) -->  1123.1
  #1106 SRC^ICMP_le, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1647)
    I1: 32 bits (r1669)
    O0: 1 bits (r1626) -->  1136.0
  #1107 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r1631)
    O0: 1 bits (r1627) -->  1123.0
  #1108 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1633)
    O0: 1 bits (r1628) -->  1122.2
  #1109 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1632)
    O0: 1 bits (r1629) -->  1122.1
  #1110 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1636)
    O0: 1 bits (r1630) -->  1121.0
  #1111 SYNC_FAST_1_138_9, lat 1, input_count 1, output_count 15
    details:
        "fifo_brake" = "8"
        "fifo_depth" = "16"
        "stream_in_ids" = "9"
        "fifo_restore_depth" = "16"
        "is_all_streams_active" = "1'b0"
    I0: 1 bits (r1607)
    O0: 1 bits (r1631) -->  1107.0 1127.0 1115.0
    O1: 1 bits (r1632) -->  1109.0 1129.0
    O2: 1 bits (r1633) -->  1108.0 1128.0
    O3: 1 bits (r1634) -->  1105.0 1126.0 1115.1
    O4: 64 bits (r1635) -->  1119.0
    O5: 1 bits (r1636) -->  1110.0
    O6: 64 bits (r1637) -->  1117.0
    O7: 1 bits (r1638) -->  1124.0
    O8: 64 bits (r1639) -->  1103.0
    O9: 1 bits (r1640) -->  1125.0
    O10: 64 bits (r1641) -->  1130.0
    O11: 1 bits (r1642) -->  1097.0
    O12: 0 bits (r1643) --> 
    O13: 0 bits (r1644) --> 
    O14: 1 bits (r1645) -->  1094.0 1115.4
  #1112 SRC^LD_SCALAR_VAL_32 "cnt", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1607)
    I1: 32 bits "0x82"
    O0: 32 bits (r1646) -->  1104.0
  #1113 SRC^CIRCULATE_NR_32, lat 0, input_count 4, output_count 1
    I0: 1 bits (r1661)
    I1: 1 bits (r1660)
    I2: 32 bits (r1624)
    I3: 32 bits (r1647)
    O0: 32 bits (r1647) -->  1106.0 1113.3
  #1114 SRC^LD_SCALAR_VAL_32 "i", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1607)
    I1: 32 bits "0x80"
    O0: 32 bits (r1648) -->  1115.2
  #1115 SRC^COUNT_UP_32_STOREBACK, lat 0, input_count 6, output_count 1
    I0: 1 bits (r1631)
    I1: 1 bits (r1634)
    I2: 32 bits (r1648)
    I3: 32 bits "0x1"
    I4: 1 bits (r1645)
    I5: 32 bits "0x80"
    O0: 32 bits (r1649) -->  1135.0
  #1116 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1617)
    O0: 1 bits (r1650) -->  1093.9
  #1117 SRC^DUMMY_DELAY_SHORT_3_64, lat 3, input_count 1, output_count 1
    I0: 64 bits (r1637)
    O0: 64 bits (r1651) -->  1093.4
  #1118 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1659)
    O0: 1 bits (r1652) -->  1093.7
  #1119 SRC^DUMMY_DELAY_SHORT_3_64, lat 3, input_count 1, output_count 1
    I0: 64 bits (r1635)
    O0: 64 bits (r1653) -->  1093.2
  #1120 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1658)
    O0: 1 bits (r1654) -->  1093.5
  #1121 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1630)
    O0: 1 bits (r1655) -->  1093.3
  #1122 SRC^LOOP_VALID, lat 1, input_count 3, output_count 1
    I0: 1 bits (r1670)
    I1: 1 bits (r1629)
    I2: 1 bits (r1628)
    O0: 1 bits (r1656) -->  1123.3
  #1123 SRC^CIRCULATE_1, lat 0, input_count 4, output_count 1
    I0: 1 bits (r1627)
    I1: 1 bits (r1625)
    I2: 1 bits "0x1"
    I3: 1 bits (r1656)
    O0: 1 bits (r1657) -->  1133.1 1099.2
  #1124 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1638)
    O0: 1 bits (r1658) -->  1120.0
  #1125 SRC^DUMMY_DELAY_2_1Z, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1640)
    O0: 1 bits (r1659) -->  1118.0
  #1126 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1634)
    O0: 1 bits (r1660) -->  1113.1
  #1127 SRC^DUMMY_DELAY_1_1Z, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1631)
    O0: 1 bits (r1661) -->  1113.0
  #1128 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r1633)
    O0: 1 bits (r1662) -->  1099.4 1093.1 1131.3
  #1129 SRC^DUMMY_DELAY_3_1Z, lat 3, input_count 1, output_count 1
    I0: 1 bits (r1632)
    O0: 1 bits (r1663) -->  1099.3 1093.0 1131.2
  #1130 SRC^DUMMY_DELAY_SHORT_3_64, lat 3, input_count 1, output_count 1
    I0: 64 bits (r1641)
    O0: 64 bits (r1664) -->  1093.8
  #1131 SRC^TERMINATION, lat 1, input_count 4, output_count 1
    I0: 1 bits (r1668)
    I1: 1 bits (r1619)
    I2: 1 bits (r1663)
    I3: 1 bits (r1662)
    O0: 1 bits (r1665) -->  1102.0 1140.1 1139.1 1138.1 1137.1
  #1132 SRC^LATCH_AND_5, lat 1, input_count 5, output_count 1
    I0: 1 bits (r1622)
    I1: 1 bits (r1671)
    I2: 1 bits (r1672)
    I3: 1 bits (r1673)
    I4: 1 bits (r1674)
    O0: 1 bits (r1666) -->  1141.0
  #1133 SRC^N_AND_1_NR, lat 0, input_count 2, output_count 1
    I0: 1 bits (r1621)
    I1: 1 bits (r1657)
    O0: 1 bits (r1667) -->  1134.0
  #1134 SRC^NOT_1_NR, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1667)
    O0: 1 bits (r1668) -->  1131.0
  #1135 SRC^IADD, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1649)
    I1: 32 bits "0x1"
    O0: 32 bits (r1669) -->  1106.1
  #1136 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1626)
    O0: 1 bits (r1670) -->  1101.0 1122.0
  #1137 SRC^ST_SCALAR_VAL_64 "v3", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1620)
    I1: 1 bits (r1665)
    I2: 32 bits "0x8c"
    O0: 1 bits (r1671) -->  1132.1
  #1138 SRC^ST_SCALAR_VAL_64 "v2", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1618)
    I1: 1 bits (r1665)
    I2: 32 bits "0x8b"
    O0: 1 bits (r1672) -->  1132.2
  #1139 SRC^ST_SCALAR_VAL_64 "v1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1616)
    I1: 1 bits (r1665)
    I2: 32 bits "0x8a"
    O0: 1 bits (r1673) -->  1132.3
  #1140 SRC^ST_SCALAR_VAL_64 "v0", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1615)
    I1: 1 bits (r1665)
    I2: 32 bits "0x83"
    O0: 1 bits (r1674) -->  1132.4
  #1141 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1666)
    I1: 1 bits "0x1"
    I2: 1 bits (r1614)
    O0: 1 bits (r1675) --> 
    O1: 1 bits (r1676) --> 
    O2: 1 bits (r1677) --> 
    O3: 1 bits (r1678) --> 
TO_BLOCK 84

BLOCK 84:
  par_sec: 79
  node_count: 4
  #1142 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1679) -->  1143.0
    O1: 1 bits (r1680) --> 
    O2: 1 bits (r1681) --> 
  #1143 get_vec_stream_256_tail, line 316, lat 0, input_count 1, output_count 5
    details:
        "fifo_brake" = "8"
        "fifo_depth" = "16"
        "is_get_vec_stream_tail" = "1"
        "stream_in_ids" = "9"
    I0: 1 bits (r1679)
    O0: 64 bits (r1682) --> 
    O1: 64 bits (r1683) --> 
    O2: 64 bits (r1684) --> 
    O3: 64 bits (r1685) --> 
    O4: 1 bits (r1686) -->  1144.0
  #1144 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1686)
    O0: 1 bits (r1687) -->  1145.0
  #1145 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1687)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1688) --> 
    O1: 1 bits (r1689) --> 
    O2: 1 bits (r1690) --> 
    O3: 1 bits (r1691) --> 
TO_BLOCK 85

BLOCK 85:
  par_sec: 79
  node_count: 6
  #1146 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1692) -->  1147.0
    O1: 1 bits (r1693) --> 
    O2: 1 bits (r1694) --> 
  #1147 is_vec_stream_256_active, line 296, lat 0, input_count 1, output_count 2
    details:
        "stream_out_ids" = "9"
    I0: 1 bits (r1692)
    O0: 32 bits (r1695) -->  1149.0
    O1: 1 bits (r1696) -->  1148.0 1149.1
  #1148 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1696)
    O0: 1 bits (r1697) -->  1150.1
  #1149 SRC^ST_SCALAR_VAL_32 "src_tmp_var_5", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1695)
    I1: 1 bits (r1696)
    I2: 32 bits "0x92"
    O0: 1 bits (r1698) -->  1150.0
  #1150 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1698)
    I1: 1 bits (r1697)
    O0: 1 bits (r1699) -->  1151.0
  #1151 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1699)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1700) --> 
    O1: 1 bits (r1701) --> 
    O2: 1 bits (r1702) --> 
    O3: 1 bits (r1703) --> 
TO_BLOCK 86

BLOCK 86:
  par_sec: 79
  node_count: 7
  #1152 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1704) -->  1155.0 1154.0
    O1: 1 bits (r1705) --> 
    O2: 1 bits (r1706) --> 
  #1153 SRC^ICMP_eq, line 328, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1708)
    I1: 0 bits "0x0"
    O0: 1 bits (r1707) -->  1156.0
  #1154 SRC^LD_SCALAR_VAL_32 "src_tmp_var_5", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1704)
    I1: 32 bits "0x92"
    O0: 32 bits (r1708) -->  1153.0
  #1155 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1704)
    O0: 1 bits (r1709) -->  1157.0
  #1156 SRC^NOT_1_NR, line 328, lat 0, input_count 1, output_count 1
    I0: 1 bits (r1707)
    O0: 1 bits (r1710) -->  1158.1
  #1157 SRC^LATCH_AND_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1709)
    O0: 1 bits (r1711) -->  1158.0
  #1158 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1711)
    I1: 1 bits (r1710)
    I2: 1 bits "0x0"
    O0: 1 bits (r1712) --> 
    O1: 1 bits (r1713) --> 
    O2: 1 bits (r1714) --> 
    O3: 1 bits (r1715) --> 
TRUE TO_BLOCK 81
FALSE TO_BLOCK 95

BLOCK 87:
  par_sec: 87
  node_count: 9
  #1159 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1716) -->  1164.0 1165.0 1162.0 1161.0
    O1: 1 bits (r1717) --> 
    O2: 1 bits (r1718) --> 
  #1160 SRC^IADD, line 322, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1720)
    I1: 32 bits (r1721)
    O0: 32 bits (r1719) -->  1163.0
  #1161 SRC^LD_SCALAR_VAL_32 "nputa", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1716)
    I1: 32 bits "0x4b"
    O0: 32 bits (r1720) -->  1160.0
  #1162 SRC^LD_SCALAR_VAL_32 "nputb", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1716)
    I1: 32 bits "0x4c"
    O0: 32 bits (r1721) -->  1160.1
  #1163 SRC^ST_SCALAR_VAL_32 "nout", lat 1, input_count 3, output_count 1
    I0: 32 bits (r1719)
    I1: 1 bits (r1724)
    I2: 32 bits "0x26"
    O0: 1 bits (r1722) -->  1166.1
  #1164 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r1716)
    O0: 1 bits (r1723) -->  1166.0
  #1165 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1716)
    O0: 1 bits (r1724) -->  1163.1
  #1166 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1723)
    I1: 1 bits (r1722)
    O0: 1 bits (r1725) -->  1167.0
  #1167 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1725)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1726) --> 
    O1: 1 bits (r1727) --> 
    O2: 1 bits (r1728) --> 
    O3: 1 bits (r1729) --> 
TO_BLOCK 88

BLOCK 88:
  par_sec: 87
  node_count: 12
  #1168 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1730) -->  1176.0 1177.0 1174.0 1173.0
    O1: 1 bits (r1731) --> 
    O2: 1 bits (r1732) --> 
  #1169 SRC^UIKMV, line 323, lat 0, input_count 1, output_count 1
    I0: 32 bits (r1734)
    O0: 64 bits (r1733) -->  1172.1
  #1170 SRC^UIMUL, line 323, lat 2, input_count 2, output_count 1
    I0: 32 bits (r1735)
    I1: 32 bits "0x8"
    O0: 32 bits (r1734) -->  1169.0
  #1171 SRC^IADD, line 322, lat 1, input_count 2, output_count 1
    I0: 32 bits (r1737)
    I1: 32 bits (r1738)
    O0: 32 bits (r1735) -->  1170.0
  #1172 streamed_dma_cpu_64_out, line 323, lat 0, input_count 3, output_count 1
    details:
        "fifo_brake" = "6"
        "fifo_depth" = "16"
        "dma_muxes_out" = "0"
        "stream_in_ids" = "10"
    I0: 64 bits (r1739)
    I1: 64 bits (r1733)
    I2: 1 bits (r1740)
    O0: 1 bits (r1736) -->  1178.1
  #1173 SRC^LD_SCALAR_VAL_32 "nputa", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1730)
    I1: 32 bits "0x4b"
    O0: 32 bits (r1737) -->  1171.0
  #1174 SRC^LD_SCALAR_VAL_32 "nputb", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1730)
    I1: 32 bits "0x4c"
    O0: 32 bits (r1738) -->  1171.1
  #1175 SRC^LD_SCALAR_VAL_64 "Out", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1741)
    I1: 32 bits "0x22"
    O0: 64 bits (r1739) -->  1172.0
  #1176 SRC^DUMMY_DELAY_4_1, lat 4, input_count 1, output_count 1
    I0: 1 bits (r1730)
    O0: 1 bits (r1740) -->  1178.0 1172.2
  #1177 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r1730)
    O0: 1 bits (r1741) -->  1175.0
  #1178 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1740)
    I1: 1 bits (r1736)
    O0: 1 bits (r1742) -->  1179.0
  #1179 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1742)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1743) --> 
    O1: 1 bits (r1744) --> 
    O2: 1 bits (r1745) --> 
    O3: 1 bits (r1746) --> 
TO_BLOCK 89

BLOCK 89:
  node_count: 2
  #1180 SRC^INITIATE_MERGE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1747) -->  1181.0
    O1: 1 bits (r1748) --> 
    O2: 1 bits (r1749) --> 
  #1181 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1747)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1750) --> 
    O1: 1 bits (r1751) --> 
    O2: 1 bits (r1752) --> 
    O3: 1 bits (r1753) --> 
TO_BLOCK 90

BLOCK 90:
  node_count: 6
  #1182 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1754) -->  1183.0
    O1: 1 bits (r1755) --> 
    O2: 1 bits (r1756) --> 
  #1183 read_timer, line 326, lat 1, input_count 1, output_count 2
    I0: 1 bits (r1754)
    O0: 64 bits (r1757) -->  1185.0
    O1: 1 bits (r1758) -->  1184.0 1185.1
  #1184 SRC^DUMMY_DELAY_1_1, lat 1, input_count 1, output_count 1
    I0: 1 bits (r1758)
    O0: 1 bits (r1759) -->  1186.1
  #1185 SRC^ST_SCALAR_VAL_64 "t1_rename_1", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1757)
    I1: 1 bits (r1758)
    I2: 32 bits "0x48"
    O0: 1 bits (r1760) -->  1186.0
  #1186 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1760)
    I1: 1 bits (r1759)
    O0: 1 bits (r1761) -->  1187.0
  #1187 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1761)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1762) --> 
    O1: 1 bits (r1763) --> 
    O2: 1 bits (r1764) --> 
    O3: 1 bits (r1765) --> 
TO_BLOCK 91

BLOCK 91:
  node_count: 9
  #1188 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1766) -->  1193.0 1194.0 1191.0 1190.0
    O1: 1 bits (r1767) --> 
    O2: 1 bits (r1768) --> 
  #1189 SRC^KSUB, line 327, lat 1, input_count 2, output_count 1
    I0: 64 bits (r1771)
    I1: 64 bits (r1770)
    O0: 64 bits (r1769) -->  1192.0
  #1190 SRC^LD_SCALAR_VAL_64 "t0_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1766)
    I1: 32 bits "0x47"
    O0: 64 bits (r1770) -->  1189.1
  #1191 SRC^LD_SCALAR_VAL_64 "t1_rename_1", lat 1, input_count 2, output_count 1
    I0: 1 bits (r1766)
    I1: 32 bits "0x48"
    O0: 64 bits (r1771) -->  1189.0
  #1192 SRC^ST_SCALAR_VAL_64 "time", lat 1, input_count 3, output_count 1
    I0: 64 bits (r1769)
    I1: 1 bits (r1774)
    I2: 32 bits "0x27"
    O0: 1 bits (r1772) -->  1195.1
  #1193 SRC^DUMMY_DELAY_3_1, lat 3, input_count 1, output_count 1
    I0: 1 bits (r1766)
    O0: 1 bits (r1773) -->  1195.0
  #1194 SRC^DUMMY_DELAY_2_1, lat 2, input_count 1, output_count 1
    I0: 1 bits (r1766)
    O0: 1 bits (r1774) -->  1192.1
  #1195 SRC^LATCH_AND_2, lat 1, input_count 2, output_count 1
    I0: 1 bits (r1773)
    I1: 1 bits (r1772)
    O0: 1 bits (r1775) -->  1196.0
  #1196 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1775)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1776) --> 
    O1: 1 bits (r1777) --> 
    O2: 1 bits (r1778) --> 
    O3: 1 bits (r1779) --> 
EXIT

BLOCK 92:
  par_sec: 13
  node_count: 2
  #1197 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1780) -->  1198.0
    O1: 1 bits (r1781) --> 
    O2: 1 bits (r1782) --> 
  #1198 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1780)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1783) --> 
    O1: 1 bits (r1784) --> 
    O2: 1 bits (r1785) --> 
    O3: 1 bits (r1786) --> 
TO_BLOCK 16

BLOCK 93:
  par_sec: 19
  node_count: 2
  #1199 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1787) -->  1200.0
    O1: 1 bits (r1788) --> 
    O2: 1 bits (r1789) --> 
  #1200 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1787)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1790) --> 
    O1: 1 bits (r1791) --> 
    O2: 1 bits (r1792) --> 
    O3: 1 bits (r1793) --> 
TO_BLOCK 22

BLOCK 94:
  par_sec: 24
  node_count: 2
  #1201 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1794) -->  1202.0
    O1: 1 bits (r1795) --> 
    O2: 1 bits (r1796) --> 
  #1202 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1794)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1797) --> 
    O1: 1 bits (r1798) --> 
    O2: 1 bits (r1799) --> 
    O3: 1 bits (r1800) --> 
TO_BLOCK 89

BLOCK 95:
  par_sec: 79
  node_count: 2
  #1203 SRC^INITIATE, lat 1, input_count 0, output_count 3
    O0: 1 bits (r1801) -->  1204.0
    O1: 1 bits (r1802) --> 
    O2: 1 bits (r1803) --> 
  #1204 SRC^OUTPUT, lat 1, input_count 3, output_count 4
    I0: 1 bits (r1801)
    I1: 1 bits "0x1"
    I2: 1 bits "0x0"
    O0: 1 bits (r1804) --> 
    O1: 1 bits (r1805) --> 
    O2: 1 bits (r1806) --> 
    O3: 1 bits (r1807) --> 
TO_BLOCK 89

