

================================================================
== Vivado HLS Report for 'fir11'
================================================================
* Date:           Wed Oct 24 20:07:41 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        fir11
* Solution:       solution2_operation_chaining
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.06|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   86|   86|   87|   87|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   80|   80|         8|          -|          -|    10|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    100|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     430|      2|
|Memory           |        0|      -|      74|      8|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|     164|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     668|    226|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |fir11_mul_10s_32scud_U1  |fir11_mul_10s_32scud  |        0|      4|  215|   1|
    |fir11_mul_32s_7nsbkb_U0  |fir11_mul_32s_7nsbkb  |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      8|  430|   2|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-----------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------+---------+----+----+------+-----+------+-------------+
    |c1_U         |fir11_c1         |        0|  10|   2|    11|   10|     1|          110|
    |shift_reg_U  |fir11_shift_reg  |        0|  64|   6|    11|   32|     1|          352|
    +-------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total        |                 |        0|  74|   8|    22|   42|     2|          462|
    +-------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_142_p2  |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_118_p2    |     +    |      0|  0|  13|           4|           2|
    |y                |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_112_p2    |   icmp   |      0|  0|   9|           4|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 100|          72|          67|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_reg_84          |   9|          2|   32|         64|
    |ap_NS_fsm           |  62|         15|    1|         15|
    |i_reg_96            |   9|          2|    4|          8|
    |shift_reg_address0  |  21|          4|    4|         16|
    |shift_reg_d0        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 116|         26|   73|        199|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |acc_reg_84              |  32|   0|   32|          0|
    |ap_CS_fsm               |  14|   0|   14|          0|
    |c1_load_reg_188         |  10|   0|   10|          0|
    |i_1_reg_167             |   4|   0|    4|          0|
    |i_cast1_reg_159         |   4|   0|   32|         28|
    |i_reg_96                |   4|   0|    4|          0|
    |shift_reg_load_reg_182  |  32|   0|   32|          0|
    |tmp_2_reg_198           |  32|   0|   32|          0|
    |tmp_4_reg_208           |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 164|   0|  192|         28|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_done   | out |    1| ap_ctrl_hs |     fir11    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     fir11    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     fir11    | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

