{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:06:31 2009 " "Info: Processing started: Fri Mar 13 16:06:31 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test1 -c test1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test1 -c test1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] register counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[0\] register counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 6.388 ns " "Info: Slack time is 6.388 ns for clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[0\]\" and destination register \"counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "276.85 MHz 3.612 ns " "Info: Fmax is 276.85 MHz (period= 3.612 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.763 ns + Largest register register " "Info: + Largest register to register requirement is 9.763 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.656 ns " "Info: + Latch edge is 6.656 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 10.000 ns -3.344 ns  50 " "Info: Clock period of Destination clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 10.000 ns with  offset of -3.344 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.344 ns " "Info: - Launch edge is -3.344 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 10.000 ns -3.344 ns  50 " "Info: Clock period of Source clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 10.000 ns with  offset of -3.344 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.977 ns + Shortest register " "Info: + Shortest clock path from clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.680 ns) 3.977 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 3 REG FF_X24_Y3_N25 9 " "Info: 3: + IC(0.957 ns) + CELL(0.680 ns) = 3.977 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 17.10 % ) " "Info: Total cell delay = 0.680 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 82.90 % ) " "Info: Total interconnect delay = 3.297 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.974 ns - Longest register " "Info: - Longest clock path from clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.680 ns) 3.974 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[0\] 3 REG FF_X24_Y4_N9 2 " "Info: 3: + IC(0.954 ns) + CELL(0.680 ns) = 3.974 ns; Loc. = FF_X24_Y4_N9; Fanout = 2; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 17.11 % ) " "Info: Total cell delay = 0.680 ns ( 17.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.294 ns ( 82.89 % ) " "Info: Total interconnect delay = 3.294 ns ( 82.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.974 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] {} } { 0.000ns 2.340ns 0.954ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.974 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] {} } { 0.000ns 2.340ns 0.954ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.974 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] {} } { 0.000ns 2.340ns 0.954ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.375 ns - Longest register register " "Info: - Longest register to register delay is 3.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X24_Y4_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y4_N9; Fanout = 2; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.565 ns) 0.974 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X24_Y4_N8 2 " "Info: 2: + IC(0.409 ns) + CELL(0.565 ns) = 0.974 ns; Loc. = LCCOMB_X24_Y4_N8; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.047 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X24_Y4_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.047 ns; Loc. = LCCOMB_X24_Y4_N10; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.120 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X24_Y4_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.120 ns; Loc. = LCCOMB_X24_Y4_N12; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.193 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X24_Y4_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.193 ns; Loc. = LCCOMB_X24_Y4_N14; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.266 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X24_Y4_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.266 ns; Loc. = LCCOMB_X24_Y4_N16; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.339 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X24_Y4_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.339 ns; Loc. = LCCOMB_X24_Y4_N18; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.412 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X24_Y4_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.412 ns; Loc. = LCCOMB_X24_Y4_N20; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.485 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X24_Y4_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 1.485 ns; Loc. = LCCOMB_X24_Y4_N22; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.558 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X24_Y4_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 1.558 ns; Loc. = LCCOMB_X24_Y4_N24; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.631 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X24_Y4_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 1.631 ns; Loc. = LCCOMB_X24_Y4_N26; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.704 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X24_Y4_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 1.704 ns; Loc. = LCCOMB_X24_Y4_N28; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.777 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X24_Y4_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 1.777 ns; Loc. = LCCOMB_X24_Y4_N30; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.850 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X24_Y3_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 1.850 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.923 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X24_Y3_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 1.923 ns; Loc. = LCCOMB_X24_Y3_N2; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.996 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X24_Y3_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 1.996 ns; Loc. = LCCOMB_X24_Y3_N4; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.069 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X24_Y3_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 2.069 ns; Loc. = LCCOMB_X24_Y3_N6; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.142 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X24_Y3_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 2.142 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.215 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X24_Y3_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 2.215 ns; Loc. = LCCOMB_X24_Y3_N10; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 116 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.288 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X24_Y3_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 2.288 ns; Loc. = LCCOMB_X24_Y3_N12; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.361 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X24_Y3_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 2.361 ns; Loc. = LCCOMB_X24_Y3_N14; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 126 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.434 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X24_Y3_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 2.434 ns; Loc. = LCCOMB_X24_Y3_N16; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 131 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.507 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X24_Y3_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 2.507 ns; Loc. = LCCOMB_X24_Y3_N18; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 136 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.580 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X24_Y3_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 2.580 ns; Loc. = LCCOMB_X24_Y3_N20; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.653 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X24_Y3_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 2.653 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 1; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 146 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 3.260 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita24 26 COMB LCCOMB_X24_Y3_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.607 ns) = 3.260 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 151 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.375 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 27 REG FF_X24_Y3_N25 9 " "Info: 27: + IC(0.000 ns) + CELL(0.115 ns) = 3.375 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.966 ns ( 87.88 % ) " "Info: Total cell delay = 2.966 ns ( 87.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.409 ns ( 12.12 % ) " "Info: Total interconnect delay = 0.409 ns ( 12.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 0.409ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.974 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] {} } { 0.000ns 2.340ns 0.954ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 0.409ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_25mhz " "Info: No valid register-to-register data paths exist for clock \"clk_25mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] register counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] register counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 777 ps " "Info: Minimum slack time is 777 ps for clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]\" and destination register \"counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.728 ns + Shortest register register " "Info: + Shortest register to register delay is 0.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 1 REG FF_X24_Y3_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.177 ns) 0.613 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita24 2 COMB LCCOMB_X24_Y3_N24 1 " "Info: 2: + IC(0.436 ns) + CELL(0.177 ns) = 0.613 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 151 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.728 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 3 REG FF_X24_Y3_N25 9 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.728 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 40.11 % ) " "Info: Total cell delay = 0.292 ns ( 40.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.436 ns ( 59.89 % ) " "Info: Total interconnect delay = 0.436 ns ( 59.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.728 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 0.436ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.344 ns " "Info: + Latch edge is -3.344 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 10.000 ns -3.344 ns  50 " "Info: Clock period of Destination clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 10.000 ns with  offset of -3.344 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.344 ns " "Info: - Launch edge is -3.344 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 10.000 ns -3.344 ns  50 " "Info: Clock period of Source clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 10.000 ns with  offset of -3.344 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.977 ns + Longest register " "Info: + Longest clock path from clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.680 ns) 3.977 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 3 REG FF_X24_Y3_N25 9 " "Info: 3: + IC(0.957 ns) + CELL(0.680 ns) = 3.977 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 17.10 % ) " "Info: Total cell delay = 0.680 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 82.90 % ) " "Info: Total interconnect delay = 3.297 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.977 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.680 ns) 3.977 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 3 REG FF_X24_Y3_N25 9 " "Info: 3: + IC(0.957 ns) + CELL(0.680 ns) = 3.977 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 17.10 % ) " "Info: Total cell delay = 0.680 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 82.90 % ) " "Info: Total interconnect delay = 3.297 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.728 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 0.436ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25mhz led6 counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 7.175 ns register " "Info: tco from clock \"clk_25mhz\" to destination pin \"led6\" through register \"counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]\" is 7.175 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_25mhz pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] -3.344 ns + " "Info: + Offset between input clock \"clk_25mhz\" and output clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.344 ns" {  } { { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 304 -56 112 320 "clk_25mhz" "" } } } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.977 ns + Longest register " "Info: + Longest clock path from clock \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.680 ns) 3.977 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 3 REG FF_X24_Y3_N25 9 " "Info: 3: + IC(0.957 ns) + CELL(0.680 ns) = 3.977 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 17.10 % ) " "Info: Total cell delay = 0.680 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 82.90 % ) " "Info: Total interconnect delay = 3.297 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.281 ns + Longest register pin " "Info: + Longest register to pin delay is 6.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 1 REG FF_X24_Y3_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.408 ns) 2.003 ns inst19 2 COMB LCCOMB_X31_Y1_N0 1 " "Info: 2: + IC(1.595 ns) + CELL(0.408 ns) = 2.003 ns; Loc. = LCCOMB_X31_Y1_N0; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] inst19 } "NODE_NAME" } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 848 440 504 896 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(2.362 ns) 6.281 ns led6~output 3 COMB IOOBUF_X16_Y0_N2 1 " "Info: 3: + IC(1.916 ns) + CELL(2.362 ns) = 6.281 ns; Loc. = IOOBUF_X16_Y0_N2; Fanout = 1; COMB Node = 'led6~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { inst19 led6~output } "NODE_NAME" } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 864 552 728 880 "led6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.281 ns led6 4 PIN PIN_53 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 6.281 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'led6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led6~output led6 } "NODE_NAME" } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 864 552 728 880 "led6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 44.10 % ) " "Info: Total cell delay = 2.770 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.511 ns ( 55.90 % ) " "Info: Total interconnect delay = 3.511 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] inst19 led6~output led6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.281 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} inst19 {} led6~output {} led6 {} } { 0.000ns 1.595ns 1.916ns 0.000ns } { 0.000ns 0.408ns 2.362ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} } { 0.000ns 2.340ns 0.957ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] inst19 led6~output led6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.281 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] {} inst19 {} led6~output {} led6 {} } { 0.000ns 1.595ns 1.916ns 0.000ns } { 0.000ns 0.408ns 2.362ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[3\] led3 9.982 ns Longest " "Info: Longest tpd from source pin \"sw\[3\]\" to destination pin \"led3\" is 9.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[3\] 1 PIN PIN_49 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_49; Fanout = 1; PIN Node = 'sw\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns sw\[3\]~input 2 COMB IOIBUF_X13_Y0_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOIBUF_X13_Y0_N15; Fanout = 1; COMB Node = 'sw\[3\]~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { sw[3] sw[3]~input } "NODE_NAME" } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.984 ns) + CELL(0.398 ns) 6.366 ns inst16 3 COMB LCCOMB_X31_Y1_N26 1 " "Info: 3: + IC(4.984 ns) + CELL(0.398 ns) = 6.366 ns; Loc. = LCCOMB_X31_Y1_N26; Fanout = 1; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { sw[3]~input inst16 } "NODE_NAME" } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 704 440 504 752 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(2.372 ns) 9.982 ns led3~output 4 COMB IOOBUF_X21_Y0_N9 1 " "Info: 4: + IC(1.244 ns) + CELL(2.372 ns) = 9.982 ns; Loc. = IOOBUF_X21_Y0_N9; Fanout = 1; COMB Node = 'led3~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { inst16 led3~output } "NODE_NAME" } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 720 552 728 736 "led3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.982 ns led3 5 PIN PIN_58 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 9.982 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'led3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led3~output led3 } "NODE_NAME" } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 720 552 728 736 "led3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.754 ns ( 37.61 % ) " "Info: Total cell delay = 3.754 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.228 ns ( 62.39 % ) " "Info: Total interconnect delay = 6.228 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.982 ns" { sw[3] sw[3]~input inst16 led3~output led3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.982 ns" { sw[3] {} sw[3]~input {} inst16 {} led3~output {} led3 {} } { 0.000ns 0.000ns 4.984ns 1.244ns 0.000ns } { 0.000ns 0.984ns 0.398ns 2.372ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:06:32 2009 " "Info: Processing ended: Fri Mar 13 16:06:32 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
