// Seed: 2059796061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1;
  wire id_13;
  final $display(id_12, id_7, id_8[1]);
  wire id_14;
  assign id_11[1] = id_2;
  wire id_15;
  always @(posedge 1) begin
    id_2 = id_10;
    id_6 = 1;
    $display;
    $display(1 ^ id_6);
  end
  assign id_12 = 1;
  module_0(
      id_6, id_12, id_12, id_14
  );
endmodule
