{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575901878063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575901878073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 22:31:17 2019 " "Processing started: Mon Dec 09 22:31:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575901878073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901878073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901878073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575901878983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575901878983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_wishbone_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_wishbone_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wishbone_simulation " "Found entity 1: rom_wishbone_simulation" {  } { { "rom_wishbone_simulation.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/rom_wishbone_simulation.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wishbone " "Found entity 1: ram_wishbone" {  } { { "ram_wishbone.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/ram_wishbone.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899023 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNum rom_wishbone_simulation.v 38 bootloader.v(39) " "Verilog HDL macro warning at bootloader.v(39): overriding existing definition for macro \"DataMemNum\", which was defined in \"rom_wishbone_simulation.v\", line 38" {  } { { "bootloader.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/bootloader.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1575901899023 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNumLog2 rom_wishbone_simulation.v 39 bootloader.v(40) " "Verilog HDL macro warning at bootloader.v(40): overriding existing definition for macro \"DataMemNumLog2\", which was defined in \"rom_wishbone_simulation.v\", line 39" {  } { { "bootloader.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/bootloader.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1575901899023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootloader.v 1 1 " "Found 1 design units, including 1 entities, in source file bootloader.v" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader " "Found entity 1: bootloader" {  } { { "bootloader.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/bootloader.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/wb2sdrc.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/wb2sdrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2sdrc " "Found entity 1: wb2sdrc" {  } { { "sdram_controller/wb2sdrc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/wb2sdrc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sdram_controller/sync_fifo.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899033 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575901899043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575901899043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575901899043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575901899043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_top " "Found entity 1: sdrc_top" {  } { { "sdram_controller/sdrc_top.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_req_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file sdram_controller/sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575901899093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575901899093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575901899093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575901899093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/async_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_soc " "Found entity 1: wishbone_soc" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wishbone " "Found entity 1: rom_wishbone" {  } { { "rom_wishbone.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/rom_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 phy_bus_addr_conv.v(95) " "Verilog HDL Expression warning at phy_bus_addr_conv.v(95): truncated literal to match 8 bits" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/phy_bus_addr_conv.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575901899133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 phy_bus_addr_conv.v(97) " "Verilog HDL Expression warning at phy_bus_addr_conv.v(97): truncated literal to match 8 bits" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/phy_bus_addr_conv.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575901899133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 phy_bus_addr_conv.v(99) " "Verilog HDL Expression warning at phy_bus_addr_conv.v(99): truncated literal to match 8 bits" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/phy_bus_addr_conv.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575901899133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_bus_addr_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_bus_addr_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_bus_addr_conv " "Found entity 1: phy_bus_addr_conv" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/phy_bus_addr_conv.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899133 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNum rom_wishbone_simulation.v 38 config_string_and_timer.v(39) " "Verilog HDL macro warning at config_string_and_timer.v(39): overriding existing definition for macro \"DataMemNum\", which was defined in \"rom_wishbone_simulation.v\", line 38" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1575901899143 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNumLog2 rom_wishbone_simulation.v 39 config_string_and_timer.v(40) " "Verilog HDL macro warning at config_string_and_timer.v(40): overriding existing definition for macro \"DataMemNumLog2\", which was defined in \"rom_wishbone_simulation.v\", line 39" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1575901899143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_string_and_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file config_string_and_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_string_and_timer " "Found entity 1: config_string_and_timer" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart/uart_wb.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart/uart_transmitter.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart/uart_top.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart/uart_tfifo.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart/uart_sync_flops.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart/uart_rfifo.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart/uart_regs.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart/uart_receiver.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart/uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart/uart_debug_if.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "uart/raminfr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async.v 4 4 " "Found 4 design units, including 4 entities, in source file uart/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart/async.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/async.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899253 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "uart/async.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/async.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899253 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "uart/async.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/async.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899253 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "uart/async.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/async.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax/wb_conmax_top.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax/wb_conmax_slave_if.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899283 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(146)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(147)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(148)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(149)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(150)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(151)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(152)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(153)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(154)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(155)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(156)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(157)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(158)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(159)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(160)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(161)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax/wb_conmax_pri_dec.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax/wb_conmax_master_if.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax/wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax/wb_conmax_arb.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/wishbone_bus_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "cpu/pc_reg.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/pc_reg.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/openriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/openriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv " "Found entity 1: openriscv" {  } { { "cpu/openriscv.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mmu_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mmu_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmu_conv " "Found entity 1: mmu_conv" {  } { { "cpu/mmu_conv.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/mmu_conv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "cpu/mem_wb.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/llbit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/llbit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLbit_reg " "Found entity 1: LLbit_reg" {  } { { "cpu/llbit_reg.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/llbit_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "cpu/if_id.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/if_id.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "cpu/id.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/id.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/div.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "cpu/div.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/div.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "cpu/ctrl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_rom " "Found entity 1: ip_rom" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/ip_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_ram " "Found entity 1: ip_ram" {  } { { "ip_ram.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/ip_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/ip_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_wishbone " "Found entity 1: led_wishbone" {  } { { "led_wishbone.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/led_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899533 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wishbone_uart_lite.v(56) " "Verilog HDL information at wishbone_uart_lite.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575901899533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_uart_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_uart_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_uart_lite " "Found entity 1: wishbone_uart_lite" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901899543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2x_idle sdrc_core.v(278) " "Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for \"r2x_idle\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_req sdrc_core.v(290) " "Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for \"r2b_req\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_start sdrc_core.v(292) " "Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for \"r2b_start\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_last sdrc_core.v(293) " "Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for \"r2b_last\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_wrap sdrc_core.v(294) " "Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for \"r2b_wrap\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_write sdrc_core.v(299) " "Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for \"r2b_write\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_ack sdrc_core.v(300) " "Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for \"b2r_ack\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_arb_ok sdrc_core.v(301) " "Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for \"b2r_arb_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_idle sdrc_core.v(330) " "Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for \"b2x_idle\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_req sdrc_core.v(331) " "Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for \"b2x_req\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_start sdrc_core.v(332) " "Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for \"b2x_start\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_last sdrc_core.v(333) " "Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for \"b2x_last\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_wrap sdrc_core.v(334) " "Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for \"b2x_wrap\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_ack sdrc_core.v(340) " "Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for \"x2b_ack\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_tras_ok sdrc_core.v(343) " "Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for \"b2x_tras_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_refresh sdrc_core.v(344) " "Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for \"x2b_refresh\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_act_ok sdrc_core.v(346) " "Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for \"x2b_act_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_rdok sdrc_core.v(347) " "Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for \"x2b_rdok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_wrok sdrc_core.v(348) " "Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for \"x2b_wrok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdstart sdrc_core.v(406) " "Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for \"x2a_rdstart\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for \"x2a_wrstart\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdlast sdrc_core.v(409) " "Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for \"x2a_rdlast\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrlast sdrc_core.v(410) " "Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for \"x2a_wrlast\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrnext sdrc_core.v(413) " "Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for \"x2a_wrnext\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdok sdrc_core.v(415) " "Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for \"x2a_rdok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sdr_addr_o wishbone_soc.v(70) " "Verilog HDL Implicit Net warning at wishbone_soc.v(70): created implicit net for \"sdr_addr_o\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sdr_clk_o wishbone_soc.v(78) " "Verilog HDL Implicit Net warning at wishbone_soc.v(78): created implicit net for \"sdr_clk_o\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart/uart_regs.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart/uart_regs.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899543 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(144) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(199) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 199 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(287) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(291) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_xfr_ctl.v" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(207) " "Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 207 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(213) " "Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_core.v" 213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(166) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(166): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_req_gen.v" 166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(144) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(144): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_req_gen.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(162) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(162): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_req_gen.v" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(110) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(147) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(120) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(139) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(232) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(356) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_ctl.v" 356 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(105) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(143) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(114) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(142) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 142 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(277) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/sdram_controller/sdrc_bank_fsm.v" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1575901899563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wishbone_soc " "Elaborating entity \"wishbone_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575901899903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdr_addr_o wishbone_soc.v(70) " "Verilog HDL or VHDL warning at wishbone_soc.v(70): object \"sdr_addr_o\" assigned a value but never read" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901899913 "|wishbone_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdr_clk_o wishbone_soc.v(78) " "Verilog HDL or VHDL warning at wishbone_soc.v(78): object \"sdr_clk_o\" assigned a value but never read" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901899913 "|wishbone_soc"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sdr_addr_13_to_12 wishbone_soc.v(69) " "Verilog HDL warning at wishbone_soc.v(69): object sdr_addr_13_to_12 used but never assigned" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1575901899913 "|wishbone_soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 wishbone_soc.v(70) " "Verilog HDL assignment warning at wishbone_soc.v(70): truncated value with size 12 to match size of target (1)" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901899913 "|wishbone_soc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll ip_pll:ip_pll0 " "Elaborating entity \"ip_pll\" for hierarchy \"ip_pll:ip_pll0\"" {  } { { "wishbone_soc.v" "ip_pll0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901899923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip_pll:ip_pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip_pll:ip_pll0\|altpll:altpll_component\"" {  } { { "ip_pll.v" "altpll_component" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/ip_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_pll:ip_pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip_pll:ip_pll0\|altpll:altpll_component\"" {  } { { "ip_pll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/ip_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_pll:ip_pll0\|altpll:altpll_component " "Instantiated megafunction \"ip_pll:ip_pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 6 " "Parameter \"clk1_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575901900013 ""}  } { { "ip_pll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/ip_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575901900013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_altpll " "Found entity 1: ip_pll_altpll" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/db/ip_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575901900113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901900113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_altpll ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated " "Elaborating entity \"ip_pll_altpll\" for hierarchy \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phy_bus_addr_conv phy_bus_addr_conv:phy_bus_addr_conv0 " "Elaborating entity \"phy_bus_addr_conv\" for hierarchy \"phy_bus_addr_conv:phy_bus_addr_conv0\"" {  } { { "wishbone_soc.v" "phy_bus_addr_conv0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_index phy_bus_addr_conv.v(78) " "Verilog HDL or VHDL warning at phy_bus_addr_conv.v(78): object \"led_index\" assigned a value but never read" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/phy_bus_addr_conv.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900133 "|wishbone_soc|phy_bus_addr_conv:phy_bus_addr_conv0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openriscv openriscv:openriscv0 " "Elaborating entity \"openriscv\" for hierarchy \"openriscv:openriscv0\"" {  } { { "wishbone_soc.v" "openriscv0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openriscv:openriscv0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openriscv:openriscv0\|pc_reg:pc_reg0\"" {  } { { "cpu/openriscv.v" "pc_reg0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openriscv:openriscv0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openriscv:openriscv0\|if_id:if_id0\"" {  } { { "cpu/openriscv.v" "if_id0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900173 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "if_id.v(93) " "Verilog HDL warning at if_id.v(93): ignoring unsupported system task" {  } { { "cpu/if_id.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/if_id.v" 93 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1575901900173 "|wishbone_soc|openriscv:openriscv0|if_id:if_id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openriscv:openriscv0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openriscv:openriscv0\|id:id0\"" {  } { { "cpu/openriscv.v" "id0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openriscv:openriscv0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openriscv:openriscv0\|regfile:regfile1\"" {  } { { "cpu/openriscv.v" "regfile1" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openriscv:openriscv0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openriscv:openriscv0\|id_ex:id_ex0\"" {  } { { "cpu/openriscv.v" "id_ex0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(109) " "Verilog HDL assignment warning at id_ex.v(109): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/id_ex.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900223 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(133) " "Verilog HDL assignment warning at id_ex.v(133): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/id_ex.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900223 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(157) " "Verilog HDL assignment warning at id_ex.v(157): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/id_ex.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900223 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openriscv:openriscv0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openriscv:openriscv0\|ex:ex0\"" {  } { { "cpu/openriscv.v" "ex0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900223 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cnt_o ex.v(87) " "Output port \"cnt_o\" at ex.v(87) has no driver" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/ex.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575901900233 "|wishbone_soc|openriscv:openriscv0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openriscv:openriscv0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openriscv:openriscv0\|ex_mem:ex_mem0\"" {  } { { "cpu/openriscv.v" "ex_mem0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openriscv:openriscv0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openriscv:openriscv0\|mem:mem0\"" {  } { { "cpu/openriscv.v" "mem0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_alignment_error mem.v(127) " "Verilog HDL or VHDL warning at mem.v(127): object \"load_alignment_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/mem.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900263 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_access_error mem.v(128) " "Verilog HDL or VHDL warning at mem.v(128): object \"load_access_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/mem.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900263 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_alignment_error mem.v(129) " "Verilog HDL or VHDL warning at mem.v(129): object \"store_alignment_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/mem.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900263 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_access_error mem.v(130) " "Verilog HDL or VHDL warning at mem.v(130): object \"store_access_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/mem.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900263 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openriscv:openriscv0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openriscv:openriscv0\|mem_wb:mem_wb0\"" {  } { { "cpu/openriscv.v" "mem_wb0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openriscv:openriscv0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openriscv:openriscv0\|ctrl:ctrl0\"" {  } { { "cpu/openriscv.v" "ctrl0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openriscv:openriscv0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openriscv:openriscv0\|div:div0\"" {  } { { "cpu/openriscv.v" "div0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLbit_reg openriscv:openriscv0\|LLbit_reg:LLbit_reg0 " "Elaborating entity \"LLbit_reg\" for hierarchy \"openriscv:openriscv0\|LLbit_reg:LLbit_reg0\"" {  } { { "cpu/openriscv.v" "LLbit_reg0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openriscv:openriscv0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openriscv:openriscv0\|csr:csr0\"" {  } { { "cpu/openriscv.v" "csr0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(389) " "Verilog HDL assignment warning at csr.v(389): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(407) " "Verilog HDL assignment warning at csr.v(407): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(409) " "Verilog HDL assignment warning at csr.v(409): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 csr.v(410) " "Verilog HDL assignment warning at csr.v(410): truncated value with size 32 to match size of target (16)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 csr.v(411) " "Verilog HDL assignment warning at csr.v(411): truncated value with size 32 to match size of target (12)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(414) " "Verilog HDL assignment warning at csr.v(414): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(418) " "Verilog HDL assignment warning at csr.v(418): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(420) " "Verilog HDL assignment warning at csr.v(420): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(422) " "Verilog HDL assignment warning at csr.v(422): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 csr.v(425) " "Verilog HDL assignment warning at csr.v(425): truncated value with size 32 to match size of target (22)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(426) " "Verilog HDL assignment warning at csr.v(426): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(502) " "Verilog HDL assignment warning at csr.v(502): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(503) " "Verilog HDL assignment warning at csr.v(503): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(617) " "Verilog HDL assignment warning at csr.v(617): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(618) " "Verilog HDL assignment warning at csr.v(618): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900393 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu_conv openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv0 " "Elaborating entity \"mmu_conv\" for hierarchy \"openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv0\"" {  } { { "cpu/csr.v" "mmu_conv0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/csr.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900403 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mmu_conv.v(273) " "Verilog HDL warning at mmu_conv.v(273): ignoring unsupported system task" {  } { { "cpu/mmu_conv.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/mmu_conv.v" 273 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1575901900413 "|wishbone_soc|openriscv:openriscv0|csr:csr0|mmu_conv:mmu_conv0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "cpu/openriscv.v" "dwishbone_bus_if" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_use wishbone_bus_if.v(149) " "Verilog HDL or VHDL warning at wishbone_bus_if.v(149): object \"not_use\" assigned a value but never read" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/wishbone_bus_if.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900433 "|wishbone_soc|openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\"" {  } { { "cpu/openriscv.v" "iwishbone_bus_if" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/openriscv.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_use wishbone_bus_if.v(149) " "Verilog HDL or VHDL warning at wishbone_bus_if.v(149): object \"not_use\" assigned a value but never read" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/wishbone_bus_if.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900433 "|wishbone_soc|openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_uart_lite wishbone_uart_lite:wishbone_uart_lite0 " "Elaborating entity \"wishbone_uart_lite\" for hierarchy \"wishbone_uart_lite:wishbone_uart_lite0\"" {  } { { "wishbone_soc.v" "wishbone_uart_lite0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wishbone_uart_lite.v(69) " "Verilog HDL assignment warning at wishbone_uart_lite.v(69): truncated value with size 32 to match size of target (10)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900443 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wishbone_uart_lite.v(79) " "Verilog HDL assignment warning at wishbone_uart_lite.v(79): truncated value with size 32 to match size of target (4)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900443 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wishbone_uart_lite.v(82) " "Verilog HDL assignment warning at wishbone_uart_lite.v(82): truncated value with size 32 to match size of target (10)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575901900443 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootloader bootloader:bootloader0 " "Elaborating entity \"bootloader\" for hierarchy \"bootloader:bootloader0\"" {  } { { "wishbone_soc.v" "bootloader0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_read bootloader.v(65) " "Verilog HDL or VHDL warning at bootloader.v(65): object \"is_read\" assigned a value but never read" {  } { { "bootloader.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/bootloader.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900453 "|wishbone_soc|bootloader:bootloader0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_string_and_timer config_string_and_timer:config_string_and_timer0 " "Elaborating entity \"config_string_and_timer\" for hierarchy \"config_string_and_timer:config_string_and_timer0\"" {  } { { "wishbone_soc.v" "config_string_and_timer0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_read config_string_and_timer.v(67) " "Verilog HDL or VHDL warning at config_string_and_timer.v(67): object \"is_read\" assigned a value but never read" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900473 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "config_string_and_timer.v(138) " "Verilog HDL Case Statement warning at config_string_and_timer.v(138): case item expression never matches the case expression" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 138 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1575901900473 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "config_string_and_timer.v(144) " "Verilog HDL Case Statement warning at config_string_and_timer.v(144): case item expression never matches the case expression" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 144 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1575901900473 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "software_int config_string_and_timer.v(114) " "Verilog HDL Always Construct warning at config_string_and_timer.v(114): inferring latch(es) for variable \"software_int\", which holds its previous value in one or more paths through the always construct" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575901900473 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[89..122\] 0 config_string_and_timer.v(97) " "Net \"mem\[89..122\]\" at config_string_and_timer.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575901900473 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "software_int config_string_and_timer.v(114) " "Inferred latch for \"software_int\" at config_string_and_timer.v(114)" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/config_string_and_timer.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575901900473 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wishbone_simulation rom_wishbone_simulation:rom_wishbone_simulation0 " "Elaborating entity \"rom_wishbone_simulation\" for hierarchy \"rom_wishbone_simulation:rom_wishbone_simulation0\"" {  } { { "wishbone_soc.v" "rom_wishbone_simulation0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900483 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_read rom_wishbone_simulation.v(63) " "Verilog HDL or VHDL warning at rom_wishbone_simulation.v(63): object \"is_read\" assigned a value but never read" {  } { { "rom_wishbone_simulation.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/rom_wishbone_simulation.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900483 "|wishbone_soc|rom_wishbone_simulation:rom_wishbone_simulation0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16129 0 1023 rom_wishbone_simulation.v(85) " "Verilog HDL warning at rom_wishbone_simulation.v(85): number of words (16129) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "rom_wishbone_simulation.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/rom_wishbone_simulation.v" 85 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1575901900483 "|wishbone_soc|rom_wishbone_simulation:rom_wishbone_simulation0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_wishbone_simulation.v(76) " "Net \"mem.data_a\" at rom_wishbone_simulation.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "rom_wishbone_simulation.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/rom_wishbone_simulation.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575901900483 "|wishbone_soc|rom_wishbone_simulation:rom_wishbone_simulation0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_wishbone_simulation.v(76) " "Net \"mem.waddr_a\" at rom_wishbone_simulation.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "rom_wishbone_simulation.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/rom_wishbone_simulation.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575901900483 "|wishbone_soc|rom_wishbone_simulation:rom_wishbone_simulation0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_wishbone_simulation.v(76) " "Net \"mem.we_a\" at rom_wishbone_simulation.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "rom_wishbone_simulation.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/rom_wishbone_simulation.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575901900483 "|wishbone_soc|rom_wishbone_simulation:rom_wishbone_simulation0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_wishbone led_wishbone:led_wishbone0 " "Elaborating entity \"led_wishbone\" for hierarchy \"led_wishbone:led_wishbone0\"" {  } { { "wishbone_soc.v" "led_wishbone0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wishbone ram_wishbone:ram_wishbone1 " "Elaborating entity \"ram_wishbone\" for hierarchy \"ram_wishbone:ram_wishbone1\"" {  } { { "wishbone_soc.v" "ram_wishbone1" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901900493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_read ram_wishbone.v(30) " "Verilog HDL or VHDL warning at ram_wishbone.v(30): object \"is_read\" assigned a value but never read" {  } { { "ram_wishbone.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/ram_wishbone.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575901900493 "|wishbone_soc|ram_wishbone:ram_wishbone1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "wishbone_soc.v" "wb_conmax_top0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_soc.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901912423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax/wb_conmax_top.v" "m0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901913133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax/wb_conmax_top.v" "s0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901913303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax/wb_conmax_slave_if.v" "arb" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901913443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax/wb_conmax_slave_if.v" "msel" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901913483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax/wb_conmax_msel.v" "pri_enc" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901913533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "pd0" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901913573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax/wb_conmax_top.v" "rf" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575901914113 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rom_wishbone_simulation:rom_wishbone_simulation0\|mem " "RAM logic \"rom_wishbone_simulation:rom_wishbone_simulation0\|mem\" is uninferred due to asynchronous read logic" {  } { { "rom_wishbone_simulation.v" "mem" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/rom_wishbone_simulation.v" 76 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1575901970703 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1575901970703 ""}
