# do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:41:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:41:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:41:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:41:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:41:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:41:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:41:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:41:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:41:15 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vsim -t ns work.riscv_tester 
# Start time: 15:41:15 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_pred_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:48:51 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:48:52 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:48:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 15:48:52 on Aug 08,2019, Elapsed time: 0:07:37
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 15:48:52 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_pred_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:58 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:49:58 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:58 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:49:58 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:58 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:59 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:49:59 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 15:50:00 on Aug 08,2019, Elapsed time: 0:01:08
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 15:50:00 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_pred_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:36 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:37 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 16:03:37 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 16:03:38 on Aug 08,2019, Elapsed time: 0:13:38
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 16:03:38 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_pred_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 16:08:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 16:08:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 16:08:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 16:08:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 16:08:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 16:08:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 16:08:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:02 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:08:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:02 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 16:08:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:02 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 16:08:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:02 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 16:08:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:02 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 16:08:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:02 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 16:08:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 16:08:03 on Aug 08,2019, Elapsed time: 0:04:25
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 16:08:03 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_pred_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint  \
sim:/riscv_tester/riscv_processor/register_file/registers
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 16:23:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 16:23:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 16:23:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 16:23:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 16:23:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 16:23:48 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:48 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 16:23:48 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:48 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:23:48 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:48 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 16:23:48 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:48 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 16:23:48 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:48 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 16:23:48 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:48 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 16:23:48 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:48 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 16:23:48 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 16:23:49 on Aug 08,2019, Elapsed time: 0:15:46
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 16:23:49 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_pred_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:47 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 16:34:47 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 16:34:48 on Aug 08,2019, Elapsed time: 0:10:59
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 16:34:48 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_pred_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 17:33:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 17:33:25 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:25 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 17:33:25 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:25 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 17:33:25 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 17:33:25 on Aug 08,2019, Elapsed time: 0:58:37
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 17:33:25 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:11 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 17:34:11 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 17:34:12 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 17:34:13 on Aug 08,2019, Elapsed time: 0:00:48
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 17:34:13 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1345 ns.
# Executing ONERROR command at macro ./../Bin/compile.tcl line 67
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 17:38:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 17:38:35 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# End time: 17:38:35 on Aug 08,2019, Elapsed time: 0:04:22
# Errors: 1, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 17:38:35 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1345 ns.
# Executing ONERROR command at macro ./../Bin/compile.tcl line 67
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 17:43:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 17:43:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 17:43:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 17:43:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 17:43:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 17:43:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 17:43:08 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:43:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 17:43:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 17:43:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 17:43:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 17:43:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 17:43:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 17:43:09 on Aug 08,2019, Elapsed time: 0:04:34
# Errors: 1, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 17:43:09 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
run 200ns
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 17:52:05 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 17:52:06 on Aug 08,2019, Elapsed time: 0:08:57
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 17:52:06 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 17:53:52 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 17:53:53 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:53 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 17:53:53 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:53 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 17:53:53 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:53 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 17:53:53 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 17:53:53 on Aug 08,2019, Elapsed time: 0:01:47
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 17:53:53 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint  \
sim:/riscv_tester/riscv_processor/data_ram/dram_word
restart; run 1500ns
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:03:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 18:03:56 on Aug 08,2019, Elapsed time: 0:10:03
# Errors: 0, Warnings: 9, Suppressed Warnings: 2
# vsim -t ns work.riscv_tester 
# Start time: 18:03:56 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:40 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:10:40 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:41 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:10:41 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 18:10:41 on Aug 08,2019, Elapsed time: 0:06:45
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:10:41 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:34:55 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:34:56 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:34:56 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 18:34:56 on Aug 08,2019, Elapsed time: 0:24:15
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:34:56 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:06 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:37:06 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:06 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:37:06 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:06 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:37:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 18:37:08 on Aug 08,2019, Elapsed time: 0:02:12
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:37:08 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../ControlUnit/cu.sv(251): (vlog-2182) 'stop_counting' might be read before written in always_comb or always @* block.
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:41:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 18:41:16 on Aug 08,2019, Elapsed time: 0:04:08
# Errors: 0, Warnings: 9, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:41:16 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:56 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:42:56 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:56 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:42:56 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:42:57 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:42:58 on Aug 08,2019, Elapsed time: 0:01:42
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:42:58 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:46:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:46:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:46:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:46:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:46:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:46:25 on Aug 08,2019, Elapsed time: 0:03:27
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:46:25 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:47:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:43 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:47:43 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:47:43 on Aug 08,2019, Elapsed time: 0:01:18
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:47:43 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:48:30 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:30 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:48:31 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:31 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:48:31 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:31 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:48:31 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:31 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:48:31 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:48:31 on Aug 08,2019, Elapsed time: 0:00:48
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:48:31 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:51:14 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:14 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:51:15 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:15 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:51:15 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:51:15 on Aug 08,2019, Elapsed time: 0:02:44
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:51:15 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 18:53:23 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:23 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 18:53:24 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 18:53:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 18:53:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:24 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 18:53:24 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:53:25 on Aug 08,2019, Elapsed time: 0:02:10
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 18:53:25 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:02:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 19:02:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:02:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 19:02:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:08 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:09 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:09 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:09 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:09 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:09 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:09 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:09 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:09 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 19:02:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:02:10 on Aug 08,2019, Elapsed time: 0:08:45
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 19:02:10 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:03 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:08:03 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:03 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 19:08:03 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:03 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:04 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 19:08:04 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:08:05 on Aug 08,2019, Elapsed time: 0:05:55
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 19:08:05 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:33 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:23:33 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:33 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 19:23:33 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:33 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:23:33 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:33 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:34 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 19:23:34 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:23:35 on Aug 08,2019, Elapsed time: 0:15:30
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 19:23:35 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:41 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:42 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 19:37:42 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:37:43 on Aug 08,2019, Elapsed time: 0:14:08
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 19:37:43 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:00 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:47:00 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:00 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 19:47:00 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:01 on Aug 08,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_core
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 19:47:01 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:47:02 on Aug 08,2019, Elapsed time: 0:09:19
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 19:47:02 on Aug 08,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/branch_fwd_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
# End time: 19:49:26 on Aug 08,2019, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
