/* SPDX-License-Identifier: BSD-3-Clause-Clear
 *
 * Copyright (c) 2022, MediaTek Inc.
 */

#ifndef __MTK_CLDMA_DRV_T800_H__
#define __MTK_CLDMA_DRV_T800_H__

#define CLDMA0_BASE_ADDR				(0x1021C000)
#define CLDMA1_BASE_ADDR				(0x1021E000)

#define CLDMA_RX_SKB_POOL_MAX_SIZE			(64)
#define CLDMA_RX_SKB_RELOAD_THRESHOLD			(16)

/* L2TISAR0 */
#define TQ_ERR_INT_OFFSET				(16)
#define TQ_ERR_INT_BITMASK				(0X00FF0000)
#define TQ_ACTIVE_START_ERR_INT_OFFSET			(24)
#define TQ_ACTIVE_START_ERR_INT_BITMASK			(0XFF000000)

/* L2RISAR0 */
#define RQ_ERR_INT_OFFSET				(16)
#define RQ_ERR_INT_BITMASK				(0X00FF0000)
#define RQ_ACTIVE_START_ERR_INT_OFFSET			(24)
#define RQ_ACTIVE_START_ERR_INT_BITMASK			(0XFF000000)

/* CLDMA IN(Tx) */
#define REG_CLDMA_UL_START_ADDRL_0			(0x0004)
#define REG_CLDMA_UL_START_ADDRH_0			(0x0008)
#define REG_CLDMA_UL_CURRENT_ADDRL_0			(0x0044)
#define REG_CLDMA_UL_CURRENT_ADDRH_0			(0x0048)
#define REG_CLDMA_UL_STATUS				(0x0084)
#define REG_CLDMA_UL_START_CMD				(0x0088)
#define REG_CLDMA_UL_RESUME_CMD				(0x008C)
#define REG_CLDMA_UL_STOP_CMD				(0x0090)
#define REG_CLDMA_UL_ERROR				(0x0094)
#define REG_CLDMA_UL_CFG				(0x0098)
#define REG_CLDMA_UL_DUMMY_0				(0x009C)

/* CLDMA OUT(Rx) */
#define REG_CLDMA_SO_ERROR				(0x0400 + 0x0100)
#define REG_CLDMA_SO_START_CMD				(0x0400 + 0x01BC)
#define REG_CLDMA_SO_RESUME_CMD				(0x0400 + 0x01C0)
#define REG_CLDMA_SO_STOP_CMD				(0x0400 + 0x01C4)
#define REG_CLDMA_SO_DUMMY_0				(0x0400 + 0x0108)
#define REG_CLDMA_SO_CFG				(0x0400 + 0x0004)
#define REG_CLDMA_SO_START_ADDRL_0			(0x0400 + 0x0078)
#define REG_CLDMA_SO_START_ADDRH_0			(0x0400 + 0x007C)
#define REG_CLDMA_SO_CUR_ADDRL_0			(0x0400 + 0x00B8)
#define REG_CLDMA_SO_CUR_ADDRH_0			(0x0400 + 0x00BC)
#define REG_CLDMA_SO_STATUS				(0x0400 + 0x00F8)
#define REG_CLDMA_DEBUG_ID_EN				(0x0400 + 0x00FC)
#define REG_CLDMA_SO_LAST_UPDATE_ADDRL_0		(0x0400 + 0x01C8)
#define REG_CLDMA_SO_LAST_UPDATE_ADDRH_0		(0x0400 + 0x01CC)

/* CLDMA MISC */
#define REG_CLDMA_L2TISAR0				(0x0800 + 0x0010)
#define REG_CLDMA_L2TISAR1				(0x0800 + 0x0014)
#define REG_CLDMA_L2TIMR0				(0x0800 + 0x0018)
#define REG_CLDMA_L2TIMR1				(0x0800 + 0x001C)
#define REG_CLDMA_L2TIMCR0				(0x0800 + 0x0020)
#define REG_CLDMA_L2TIMCR1				(0x0800 + 0x0024)
#define REG_CLDMA_L2TIMSR0				(0x0800 + 0x0028)
#define REG_CLDMA_L2TIMSR1				(0x0800 + 0x002C)
#define REG_CLDMA_L3TISAR0				(0x0800 + 0x0030)
#define REG_CLDMA_L3TISAR1				(0x0800 + 0x0034)
#define REG_CLDMA_L3TIMR0				(0x0800 + 0x0038)
#define REG_CLDMA_L3TIMR1				(0x0800 + 0x003C)
#define REG_CLDMA_L3TIMCR0				(0x0800 + 0x0040)
#define REG_CLDMA_L3TIMCR1				(0x0800 + 0x0044)
#define REG_CLDMA_L3TIMSR0				(0x0800 + 0x0048)
#define REG_CLDMA_L3TIMSR1				(0x0800 + 0x004C)
#define REG_CLDMA_L2RISAR0				(0x0800 + 0x0050)
#define REG_CLDMA_L2RISAR1				(0x0800 + 0x0054)
#define REG_CLDMA_L3RISAR0				(0x0800 + 0x0070)
#define REG_CLDMA_L3RISAR1				(0x0800 + 0x0074)
#define REG_CLDMA_L3RIMR0				(0x0800 + 0x0078)
#define REG_CLDMA_L3RIMR1				(0x0800 + 0x007C)
#define REG_CLDMA_L3RIMCR0				(0x0800 + 0x0080)
#define REG_CLDMA_L3RIMCR1				(0x0800 + 0x0084)
#define REG_CLDMA_L3RIMSR0				(0x0800 + 0x0088)
#define REG_CLDMA_L3RIMSR1				(0x0800 + 0x008C)
#define REG_CLDMA_IP_BUSY				(0x0800 + 0x00B4)
#define REG_CLDMA_L3TISAR2				(0x0800 + 0x00C0)
#define REG_CLDMA_L3TIMR2				(0x0800 + 0x00C4)
#define REG_CLDMA_L3TIMCR2				(0x0800 + 0x00C8)
#define REG_CLDMA_L3TIMSR2				(0x0800 + 0x00CC)

#define REG_CLDMA_L2RIMR0				(0x0800 + 0x00E8)
#define REG_CLDMA_L2RIMR1				(0x0800 + 0x00EC)
#define REG_CLDMA_L2RIMCR0				(0x0800 + 0x00F0)
#define REG_CLDMA_L2RIMCR1				(0x0800 + 0x00F4)
#define REG_CLDMA_L2RIMSR0				(0x0800 + 0x00F8)
#define REG_CLDMA_L2RIMSR1				(0x0800 + 0x00FC)

#define REG_CLDMA_INT_EAP_USIP_MASK			(0x0800 + 0x011C)
#define REG_CLDMA_SLP_MEM_CTL				(0x0800 + 0x0168)
#define REG_CLDMA_RQ1_GPD_DONE_CNT			(0x0800 + 0x0174)
#define REG_CLDMA_TQ1_GPD_DONE_CNT			(0x0800 + 0x0184)

#define REG_CLDMA_IP_BUSY_TO_PCIE_MASK			(0x0800 + 0x0194)
#define REG_CLDMA_IP_BUSY_TO_PCIE_MASK_SET		(0x0800 + 0x0198)
#define REG_CLDMA_IP_BUSY_TO_PCIE_MASK_CLR		(0x0800 + 0x019C)

#define REG_CLDMA_IP_BUSY_TO_AP_MASK			(0x0800 + 0x0200)
#define REG_CLDMA_IP_BUSY_TO_AP_MASK_SET		(0x0800 + 0x0204)
#define REG_CLDMA_IP_BUSY_TO_AP_MASK_CLR		(0x0800 + 0x0208)
#define REG_CLDMA_IP_BUSY_TO_MD_MASK_SET		(0x0800 + 0x0210)
#define REG_CLDMA_RX_WORK_TO_REG_MASK_SET		(0x0800 + 0x021C)

/* CLDMA RESET */
#define REG_INFRA_RST0_SET				(0x120)
#define REG_INFRA_RST0_CLR				(0x124)
#define REG_CLDMA0_RST_SET_BIT				(8)
#define REG_CLDMA0_RST_CLR_BIT				(8)
#define REG_RST_INDICATOR_BIT				(2)

#endif
