Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon Jun  3 15:16:02 2019
| Host         : F222-PC47-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    46 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             113 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           21 |
| Yes          | No                    | No                     |             292 |           66 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             186 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                         Enable Signal                                                                        |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                        |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                        |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                        |                4 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                        |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | System_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                            | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                      | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                            | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                3 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_2_n_0                                                                                            | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                4 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                        |                4 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                        |                5 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                        |                2 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |                2 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                        |                3 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/led_in[0]                                                                                                      |                                                                                                                                        |                7 |             24 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                        |                7 |             27 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                        |                6 |             27 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                        |                7 |             27 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                        |                5 |             27 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                        |                9 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                          | System_i/myip_1_0/U0/myip_1_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                      |                9 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                        |                7 |             45 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |                6 |             45 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             59 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                        |               33 |            114 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     9 |
| 6      |                     1 |
| 8      |                    16 |
| 9      |                     1 |
| 12     |                     1 |
| 13     |                     3 |
| 14     |                     2 |
| 16+    |                    12 |
+--------+-----------------------+


