Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 11 16:30:50 2024
| Host         : BBIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file countdown_control_sets_placed.rpt
| Design       : countdown
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|      6 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             162 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+--------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+--------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | p_0_in__0          |                    |                1 |              4 |
|  clk_IBUF_BUFG |                    |                    |                5 |              5 |
|  clk_IBUF_BUFG | num[5]_i_1_n_0     | rst_IBUF           |                2 |              6 |
|  clk_IBUF_BUFG |                    | rst_IBUF           |                7 |             20 |
|  clk_IBUF_BUFG | count3[31]_i_2_n_0 | count3[31]_i_1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG | count4[31]_i_2_n_0 | count4[31]_i_1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG | count5             | count5[31]_i_1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG | count6             | count6[31]_i_1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG | count1[31]_i_2_n_0 | count1[31]_i_1_n_0 |                9 |             32 |
+----------------+--------------------+--------------------+------------------+----------------+


