// Seed: 2425937369
module module_0 ();
  always_latch id_1 = id_1;
  wire id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2;
  logic [7:0] id_1;
  module_0 modCall_1 ();
  id_2 :
  assert property (@(posedge id_1[1 : 1&&'b0] or id_2) 1'h0)
  else;
  assign id_1 = id_1[1];
  wire id_3;
endmodule
