{
	"dgtzs" : 
	{
		"BoardName" : "DT5720B",
		"BoardNb" : 0,
		"ConnectionType" : "Optical Connection",
		"Firmware" : "DPP-Pulse Shape Discrimination (PSD)",
		"LinkNb" : 3,
		"Model" : 9,
		"NbChannels" : 4,
		"SerialNumber" : 779
	},
	"registers" : 
	{
		"reg_1054" : 
		{
			"address" : "0x1054",
			"channel" : 0,
			"name" : "Short Gate Width",
			"value" : "0x8"
		},
		"reg_1058" : 
		{
			"address" : "0x1058",
			"channel" : 0,
			"name" : "Long Gate Width",
			"value" : "0x14"
		},
		"reg_105c" : 
		{
			"address" : "0x105c",
			"channel" : 0,
			"name" : "Gate Offset",
			"value" : "0x14"
		},
		"reg_1060" : 
		{
			"address" : "0x1060",
			"channel" : 0,
			"name" : "Trigger Threshold",
			"value" : "0x1e"
		},
		"reg_1064" : 
		{
			"address" : "0x1064",
			"channel" : 0,
			"name" : "Fixed Baseline",
			"value" : "0x800"
		},
		"reg_106c" : 
		{
			"address" : "0x106c",
			"channel" : 0,
			"name" : "Trigger Latency",
			"value" : "0x4"
		},
		"reg_1070" : 
		{
			"address" : "0x1070",
			"channel" : 0,
			"name" : "Shaped Trigger Width",
			"value" : "0x2"
		},
		"reg_1078" : 
		{
			"address" : "0x1078",
			"channel" : 0,
			"name" : "Threshold for the PSD cut",
			"value" : "0x0"
		},
		"reg_107c" : 
		{
			"address" : "0x107c",
			"channel" : 0,
			"name" : "PUR-GAP Threshold",
			"value" : "0x8"
		},
		"reg_1080" : 
		{
			"address" : "0x1080",
			"channel" : 0,
			"name" : "DPP Algorithm Control",
			"value" : "0x210000"
		},
		"reg_1098" : 
		{
			"address" : "0x1098",
			"channel" : 0,
			"name" : "DC Offset",
			"value" : "0x8000"
		},
		"reg_1154" : 
		{
			"address" : "0x1154",
			"channel" : 1,
			"name" : "Short Gate Width",
			"value" : "0x8"
		},
		"reg_1158" : 
		{
			"address" : "0x1158",
			"channel" : 1,
			"name" : "Long Gate Width",
			"value" : "0x14"
		},
		"reg_115c" : 
		{
			"address" : "0x115c",
			"channel" : 1,
			"name" : "Gate Offset",
			"value" : "0x14"
		},
		"reg_1160" : 
		{
			"address" : "0x1160",
			"channel" : 1,
			"name" : "Trigger Threshold",
			"value" : "0x1e"
		},
		"reg_1164" : 
		{
			"address" : "0x1164",
			"channel" : 1,
			"name" : "Fixed Baseline",
			"value" : "0x800"
		},
		"reg_116c" : 
		{
			"address" : "0x116c",
			"channel" : 1,
			"name" : "Trigger Latency",
			"value" : "0x4"
		},
		"reg_1170" : 
		{
			"address" : "0x1170",
			"channel" : 1,
			"name" : "Shaped Trigger Width",
			"value" : "0x2"
		},
		"reg_1178" : 
		{
			"address" : "0x1178",
			"channel" : 1,
			"name" : "Threshold for the PSD cut",
			"value" : "0x0"
		},
		"reg_117c" : 
		{
			"address" : "0x117c",
			"channel" : 1,
			"name" : "PUR-GAP Threshold",
			"value" : "0x8"
		},
		"reg_1180" : 
		{
			"address" : "0x1180",
			"channel" : 1,
			"name" : "DPP Algorithm Control",
			"value" : "0x210000"
		},
		"reg_1198" : 
		{
			"address" : "0x1198",
			"channel" : 1,
			"name" : "DC Offset",
			"value" : "0x8000"
		},
		"reg_1254" : 
		{
			"address" : "0x1254",
			"channel" : 2,
			"name" : "Short Gate Width",
			"value" : "0x8"
		},
		"reg_1258" : 
		{
			"address" : "0x1258",
			"channel" : 2,
			"name" : "Long Gate Width",
			"value" : "0x14"
		},
		"reg_125c" : 
		{
			"address" : "0x125c",
			"channel" : 2,
			"name" : "Gate Offset",
			"value" : "0x14"
		},
		"reg_1260" : 
		{
			"address" : "0x1260",
			"channel" : 2,
			"name" : "Trigger Threshold",
			"value" : "0x1e"
		},
		"reg_1264" : 
		{
			"address" : "0x1264",
			"channel" : 2,
			"name" : "Fixed Baseline",
			"value" : "0x800"
		},
		"reg_126c" : 
		{
			"address" : "0x126c",
			"channel" : 2,
			"name" : "Trigger Latency",
			"value" : "0x4"
		},
		"reg_1270" : 
		{
			"address" : "0x1270",
			"channel" : 2,
			"name" : "Shaped Trigger Width",
			"value" : "0x2"
		},
		"reg_1278" : 
		{
			"address" : "0x1278",
			"channel" : 2,
			"name" : "Threshold for the PSD cut",
			"value" : "0x0"
		},
		"reg_127c" : 
		{
			"address" : "0x127c",
			"channel" : 2,
			"name" : "PUR-GAP Threshold",
			"value" : "0x8"
		},
		"reg_1280" : 
		{
			"address" : "0x1280",
			"channel" : 2,
			"name" : "DPP Algorithm Control",
			"value" : "0x210000"
		},
		"reg_1298" : 
		{
			"address" : "0x1298",
			"channel" : 2,
			"name" : "DC Offset",
			"value" : "0x8000"
		},
		"reg_1354" : 
		{
			"address" : "0x1354",
			"channel" : 3,
			"name" : "Short Gate Width",
			"value" : "0x8"
		},
		"reg_1358" : 
		{
			"address" : "0x1358",
			"channel" : 3,
			"name" : "Long Gate Width",
			"value" : "0x14"
		},
		"reg_135c" : 
		{
			"address" : "0x135c",
			"channel" : 3,
			"name" : "Gate Offset",
			"value" : "0x14"
		},
		"reg_1360" : 
		{
			"address" : "0x1360",
			"channel" : 3,
			"name" : "Trigger Threshold",
			"value" : "0x1e"
		},
		"reg_1364" : 
		{
			"address" : "0x1364",
			"channel" : 3,
			"name" : "Fixed Baseline",
			"value" : "0x800"
		},
		"reg_136c" : 
		{
			"address" : "0x136c",
			"channel" : 3,
			"name" : "Trigger Latency",
			"value" : "0x4"
		},
		"reg_1370" : 
		{
			"address" : "0x1370",
			"channel" : 3,
			"name" : "Shaped Trigger Width",
			"value" : "0x2"
		},
		"reg_1378" : 
		{
			"address" : "0x1378",
			"channel" : 3,
			"name" : "Threshold for the PSD cut",
			"value" : "0x0"
		},
		"reg_137c" : 
		{
			"address" : "0x137c",
			"channel" : 3,
			"name" : "PUR-GAP Threshold",
			"value" : "0x8"
		},
		"reg_1380" : 
		{
			"address" : "0x1380",
			"channel" : 3,
			"name" : "DPP Algorithm Control",
			"value" : "0x210000"
		},
		"reg_1398" : 
		{
			"address" : "0x1398",
			"channel" : 3,
			"name" : "DC Offset",
			"value" : "0x8000"
		},
		"reg_8000" : 
		{
			"address" : "0x8000",
			"channel" : 0,
			"name" : "Board Configuration",
			"value" : "0x110"
		},
		"reg_800c" : 
		{
			"address" : "0x800c",
			"channel" : 0,
			"name" : "Aggregate Organization",
			"value" : "0xa"
		},
		"reg_8020" : 
		{
			"address" : "0x8020",
			"channel" : 0,
			"name" : "Record Length",
			"value" : "0x0"
		},
		"reg_8034" : 
		{
			"address" : "0x8034",
			"channel" : 0,
			"name" : "Number of Events per Aggregate",
			"value" : "0x14"
		},
		"reg_8038" : 
		{
			"address" : "0x8038",
			"channel" : 0,
			"name" : "Pre Trigger",
			"value" : "0x8"
		},
		"reg_8074" : 
		{
			"address" : "0x8074",
			"channel" : 0,
			"name" : "Trigger Hold-off Width",
			"value" : "0x0"
		},
		"reg_8100" : 
		{
			"address" : "0x8100",
			"channel" : 0,
			"name" : "Acquisition Control",
			"value" : "0x0"
		},
		"reg_810c" : 
		{
			"address" : "0x810c",
			"channel" : 0,
			"name" : "Global Trigger Mask",
			"value" : "0xc0000000"
		},
		"reg_8110" : 
		{
			"address" : "0x8110",
			"channel" : 0,
			"name" : "Front Panel TRG-OUT (GPO) Enable mask",
			"value" : "0x80000000"
		},
		"reg_811c" : 
		{
			"address" : "0x811c",
			"channel" : 0,
			"name" : "Front Panel I/O Control",
			"value" : "0x0"
		},
		"reg_8120" : 
		{
			"address" : "0x8120",
			"channel" : 0,
			"name" : "Channel Enable Mask",
			"value" : "0xf"
		},
		"reg_8180" : 
		{
			"address" : "0x8180",
			"channel" : 0,
			"name" : "Trigger Validation Mask",
			"value" : "0x20000000"
		},
		"reg_8184" : 
		{
			"address" : "0x8184",
			"channel" : 1,
			"name" : "Trigger Validation Mask",
			"value" : "0x20000000"
		},
		"reg_81c4" : 
		{
			"address" : "0x81c4",
			"channel" : 0,
			"name" : "Extended Veto Delay",
			"value" : "0x210000"
		},
		"reg_ef00" : 
		{
			"address" : "0xef00",
			"channel" : 0,
			"name" : "Readout Control",
			"value" : "0x10"
		},
		"reg_ef08" : 
		{
			"address" : "0xef08",
			"channel" : 0,
			"name" : "Board ID",
			"value" : "0x0"
		},
		"reg_ef1c" : 
		{
			"address" : "0xef1c",
			"channel" : 0,
			"name" : "Aggregate Number per BLT",
			"value" : "0x1"
		}
	}
}