# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {ALU_tb_simulate.do}
# vsim -voptargs=""+acc"" "+transport_int_delays" "+pulse_r/0" "+pulse_int_r/0" -L simprims_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.ALU_tb xil_defaultlib.glbl 
# Start time: 18:33:53 on Apr 20,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../../../CPU-Azathoth.srcs/sim_1/new/ALU_tb.v(54): (vopt-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# Loading work.ALU_tb(fast)
# Loading work.ALU(fast)
# Loading simprims_ver.IBUF(fast)
# Loading simprims_ver.OBUF(fast)
# Loading simprims_ver.LDCE(fast)
# Loading simprims_ver.LUT6(fast)
# Loading simprims_ver.LUT5(fast)
# Loading simprims_ver.LUT3(fast)
# Loading simprims_ver.LUT6(fast__1)
# Loading simprims_ver.LUT6(fast__2)
# Loading simprims_ver.LUT6(fast__3)
# Loading simprims_ver.LUT3(fast__1)
# Loading simprims_ver.LUT5(fast__1)
# Loading simprims_ver.LUT5(fast__2)
# Loading simprims_ver.LUT5(fast__3)
# Loading simprims_ver.LUT4(fast)
# Loading simprims_ver.LUT5(fast__4)
# Loading simprims_ver.LUT5(fast__5)
# Loading simprims_ver.LUT5(fast__6)
# Loading simprims_ver.LUT6(fast__4)
# Loading simprims_ver.LUT3(fast__2)
# Loading simprims_ver.LUT6(fast__5)
# Loading simprims_ver.CARRY4(fast)
# Loading simprims_ver.LUT1(fast)
# Loading simprims_ver.LUT5(fast__7)
# Loading simprims_ver.LUT5(fast__8)
# Loading simprims_ver.LUT4(fast__1)
# Loading simprims_ver.LUT6(fast__6)
# Loading simprims_ver.LUT5(fast__9)
# Loading simprims_ver.LUT6(fast__7)
# Loading simprims_ver.MUXF7(fast)
# Loading simprims_ver.LUT4(fast__2)
# Loading simprims_ver.LUT6(fast__8)
# Loading simprims_ver.LUT6(fast__9)
# Loading simprims_ver.LUT3(fast__3)
# Loading simprims_ver.LUT5(fast__10)
# Loading simprims_ver.LUT6(fast__10)
# Loading simprims_ver.LUT6(fast__11)
# Loading simprims_ver.LUT5(fast__11)
# Loading simprims_ver.LUT6(fast__12)
# Loading simprims_ver.LUT6(fast__13)
# Loading simprims_ver.LUT6(fast__14)
# Loading simprims_ver.LUT6(fast__15)
# Loading simprims_ver.LUT6(fast__16)
# Loading simprims_ver.LUT6(fast__17)
# Loading simprims_ver.LUT6(fast__18)
# Loading simprims_ver.LUT6(fast__19)
# Loading simprims_ver.LUT5(fast__12)
# Loading simprims_ver.LUT6(fast__20)
# Loading simprims_ver.LUT4(fast__3)
# Loading simprims_ver.LUT6(fast__21)
# Loading simprims_ver.LUT5(fast__13)
# Loading simprims_ver.LUT6(fast__22)
# Loading simprims_ver.LUT6(fast__23)
# Loading simprims_ver.LUT6(fast__24)
# Loading simprims_ver.LUT5(fast__14)
# Loading simprims_ver.LUT4(fast__4)
# Loading simprims_ver.LUT6(fast__25)
# Loading simprims_ver.LUT5(fast__15)
# Loading simprims_ver.LUT2(fast)
# Loading simprims_ver.LUT6(fast__26)
# Loading simprims_ver.LUT5(fast__16)
# Loading simprims_ver.LUT6(fast__27)
# Loading simprims_ver.LUT5(fast__17)
# Loading simprims_ver.LUT5(fast__18)
# Loading simprims_ver.LUT6(fast__28)
# Loading simprims_ver.LUT6(fast__29)
# Loading simprims_ver.LUT6(fast__30)
# Loading simprims_ver.LUT6(fast__31)
# Loading simprims_ver.LUT5(fast__19)
# Loading simprims_ver.LUT5(fast__20)
# Loading simprims_ver.LUT5(fast__21)
# Loading simprims_ver.LUT6(fast__32)
# Loading simprims_ver.LUT6(fast__33)
# Loading simprims_ver.LUT6(fast__34)
# Loading simprims_ver.LUT2(fast__1)
# Loading simprims_ver.LUT4(fast__5)
# Loading simprims_ver.LUT6(fast__35)
# Loading simprims_ver.LUT6(fast__36)
# Loading simprims_ver.LUT6(fast__37)
# Loading simprims_ver.LUT6(fast__38)
# Loading simprims_ver.LUT6(fast__39)
# Loading simprims_ver.LUT6(fast__40)
# Loading simprims_ver.LUT5(fast__22)
# Loading simprims_ver.LUT5(fast__23)
# Loading simprims_ver.LUT6(fast__41)
# Loading simprims_ver.LUT6(fast__42)
# Loading simprims_ver.LUT4(fast__6)
# Loading simprims_ver.LUT4(fast__7)
# Loading simprims_ver.LUT6(fast__43)
# Loading simprims_ver.LUT6(fast__44)
# Loading simprims_ver.LUT5(fast__24)
# Loading simprims_ver.LUT5(fast__25)
# Loading simprims_ver.LUT5(fast__26)
# Loading simprims_ver.LUT6(fast__45)
# Loading simprims_ver.LUT6(fast__46)
# Loading simprims_ver.LUT6(fast__47)
# Loading simprims_ver.LUT3(fast__4)
# Loading simprims_ver.LUT6(fast__48)
# Loading simprims_ver.LUT5(fast__27)
# Loading simprims_ver.LUT6(fast__49)
# Loading simprims_ver.LUT5(fast__28)
# Loading simprims_ver.LUT6(fast__50)
# Loading simprims_ver.LUT6(fast__51)
# Loading simprims_ver.LUT6(fast__52)
# Loading simprims_ver.LUT6(fast__53)
# Loading simprims_ver.LUT6(fast__54)
# Loading simprims_ver.LUT5(fast__29)
# Loading simprims_ver.LUT6(fast__55)
# Loading simprims_ver.LUT6(fast__56)
# Loading simprims_ver.LUT6(fast__57)
# Loading simprims_ver.LUT4(fast__8)
# Loading simprims_ver.LUT6(fast__58)
# Loading simprims_ver.LUT4(fast__9)
# Loading simprims_ver.LUT6(fast__59)
# Loading simprims_ver.LUT5(fast__30)
# Loading simprims_ver.LUT2(fast__2)
# Loading simprims_ver.LUT3(fast__5)
# Loading simprims_ver.LUT6(fast__60)
# Loading simprims_ver.LUT5(fast__31)
# Loading simprims_ver.LUT6(fast__61)
# Loading simprims_ver.LUT6(fast__62)
# Loading simprims_ver.LUT4(fast__10)
# Loading simprims_ver.LUT4(fast__11)
# Loading simprims_ver.LUT6(fast__63)
# Loading simprims_ver.LUT5(fast__32)
# Loading simprims_ver.LUT6(fast__64)
# Loading simprims_ver.LUT6(fast__65)
# Loading simprims_ver.LUT4(fast__12)
# Loading simprims_ver.LUT4(fast__13)
# Loading simprims_ver.LUT6(fast__66)
# Loading simprims_ver.LUT5(fast__33)
# Loading simprims_ver.LUT5(fast__34)
# Loading simprims_ver.LUT5(fast__35)
# Loading simprims_ver.LUT3(fast__6)
# Loading simprims_ver.LUT5(fast__36)
# Loading simprims_ver.LUT6(fast__67)
# Loading simprims_ver.LUT6(fast__68)
# Loading simprims_ver.LUT4(fast__14)
# Loading simprims_ver.LUT4(fast__15)
# Loading simprims_ver.LUT6(fast__69)
# Loading simprims_ver.LUT5(fast__37)
# Loading simprims_ver.LUT2(fast__3)
# Loading simprims_ver.LUT6(fast__70)
# Loading simprims_ver.LUT6(fast__71)
# Loading simprims_ver.LUT2(fast__4)
# Loading simprims_ver.LUT6(fast__72)
# Loading simprims_ver.LUT5(fast__38)
# Loading simprims_ver.LUT6(fast__73)
# Loading simprims_ver.LUT6(fast__74)
# Loading simprims_ver.LUT6(fast__75)
# Loading simprims_ver.LUT6(fast__76)
# Loading simprims_ver.LUT6(fast__77)
# Loading simprims_ver.LUT6(fast__78)
# Loading simprims_ver.LUT6(fast__79)
# Loading simprims_ver.LUT6(fast__80)
# Loading simprims_ver.LUT5(fast__39)
# Loading simprims_ver.LUT5(fast__40)
# Loading simprims_ver.LUT6(fast__81)
# Loading simprims_ver.LUT6(fast__82)
# Loading simprims_ver.LUT6(fast__83)
# Loading simprims_ver.LUT6(fast__84)
# Loading simprims_ver.LUT5(fast__41)
# Loading simprims_ver.LUT4(fast__16)
# Loading simprims_ver.LUT6(fast__85)
# Loading simprims_ver.LUT3(fast__7)
# Loading simprims_ver.LUT4(fast__17)
# Loading simprims_ver.LUT6(fast__86)
# Loading simprims_ver.LUT4(fast__18)
# Loading simprims_ver.LUT6(fast__87)
# Loading simprims_ver.LUT6(fast__88)
# Loading simprims_ver.LUT4(fast__19)
# Loading simprims_ver.MUXF8(fast)
# Loading simprims_ver.LUT6(fast__89)
# Loading simprims_ver.LUT5(fast__42)
# Loading simprims_ver.LUT6(fast__90)
# Loading simprims_ver.LUT6(fast__91)
# Loading simprims_ver.LUT6(fast__92)
# Loading simprims_ver.LUT3(fast__8)
# Loading simprims_ver.LUT5(fast__43)
# Loading simprims_ver.LUT3(fast__9)
# Loading simprims_ver.LUT6(fast__93)
# Loading simprims_ver.LUT4(fast__20)
# Loading simprims_ver.LUT6(fast__94)
# Loading simprims_ver.LUT6(fast__95)
# Loading simprims_ver.LUT6(fast__96)
# Loading simprims_ver.LUT6(fast__97)
# Loading simprims_ver.LUT6(fast__98)
# Loading simprims_ver.LUT6(fast__99)
# Loading simprims_ver.LUT5(fast__44)
# Loading simprims_ver.LUT6(fast__100)
# Loading simprims_ver.LUT6(fast__101)
# Loading simprims_ver.LUT6(fast__102)
# Loading simprims_ver.LUT2(fast__5)
# Loading simprims_ver.LUT6(fast__103)
# Loading simprims_ver.LUT4(fast__21)
# Loading simprims_ver.LUT6(fast__104)
# Loading simprims_ver.LUT5(fast__45)
# Loading simprims_ver.LUT6(fast__105)
# Loading simprims_ver.LUT6(fast__106)
# Loading simprims_ver.LUT6(fast__107)
# Loading simprims_ver.LUT6(fast__108)
# Loading simprims_ver.LUT6(fast__109)
# Loading simprims_ver.LUT6(fast__110)
# Loading simprims_ver.LUT5(fast__46)
# Loading simprims_ver.LUT6(fast__111)
# Loading simprims_ver.LUT6(fast__112)
# Loading simprims_ver.LUT5(fast__47)
# Loading simprims_ver.LUT5(fast__48)
# Loading simprims_ver.LUT5(fast__49)
# Loading simprims_ver.LUT6(fast__113)
# Loading simprims_ver.LUT6(fast__114)
# Loading simprims_ver.LUT6(fast__115)
# Loading simprims_ver.LUT5(fast__50)
# Loading simprims_ver.LUT5(fast__51)
# Loading simprims_ver.LUT6(fast__116)
# Loading simprims_ver.LUT6(fast__117)
# Loading simprims_ver.LUT6(fast__118)
# Loading simprims_ver.LUT4(fast__22)
# Loading simprims_ver.LUT5(fast__52)
# Loading simprims_ver.LUT6(fast__119)
# Loading simprims_ver.LUT6(fast__120)
# Loading simprims_ver.LUT6(fast__121)
# Loading simprims_ver.LUT2(fast__6)
# Loading simprims_ver.LUT6(fast__122)
# Loading simprims_ver.LUT6(fast__123)
# Loading simprims_ver.LUT4(fast__23)
# Loading simprims_ver.LUT5(fast__53)
# Loading simprims_ver.LUT6(fast__124)
# Loading simprims_ver.LUT6(fast__125)
# Loading simprims_ver.LUT6(fast__126)
# Loading simprims_ver.LUT6(fast__127)
# Loading simprims_ver.LUT6(fast__128)
# Loading simprims_ver.LUT6(fast__129)
# Loading simprims_ver.LUT3(fast__10)
# Loading simprims_ver.LUT6(fast__130)
# Loading simprims_ver.LUT5(fast__54)
# Loading simprims_ver.LUT6(fast__131)
# Loading simprims_ver.LUT6(fast__132)
# Loading simprims_ver.LUT5(fast__55)
# Loading simprims_ver.LUT4(fast__24)
# Loading simprims_ver.LUT6(fast__133)
# Loading simprims_ver.LUT6(fast__134)
# Loading simprims_ver.LUT6(fast__135)
# Loading simprims_ver.LUT6(fast__136)
# Loading simprims_ver.LUT6(fast__137)
# Loading simprims_ver.LUT6(fast__138)
# Loading simprims_ver.LUT6(fast__139)
# Loading simprims_ver.LUT6(fast__140)
# Loading simprims_ver.LUT6(fast__141)
# Loading simprims_ver.LUT6(fast__142)
# Loading simprims_ver.LUT6(fast__143)
# Loading simprims_ver.LUT6(fast__144)
# Loading simprims_ver.LUT6(fast__145)
# Loading simprims_ver.LUT6(fast__146)
# Loading simprims_ver.LUT6(fast__147)
# Loading simprims_ver.LUT6(fast__148)
# Loading simprims_ver.LUT5(fast__56)
# Loading simprims_ver.LUT6(fast__149)
# Loading simprims_ver.LUT6(fast__150)
# Loading simprims_ver.LUT5(fast__57)
# Loading simprims_ver.LUT5(fast__58)
# Loading simprims_ver.LUT6(fast__151)
# Loading simprims_ver.LUT5(fast__59)
# Loading simprims_ver.LUT6(fast__152)
# Loading simprims_ver.LUT6(fast__153)
# Loading simprims_ver.LUT6(fast__154)
# Loading simprims_ver.LUT6(fast__155)
# Loading simprims_ver.LUT6(fast__156)
# Loading simprims_ver.LUT6(fast__157)
# Loading simprims_ver.LUT5(fast__60)
# Loading simprims_ver.LUT6(fast__158)
# Loading simprims_ver.LUT5(fast__61)
# Loading simprims_ver.LUT6(fast__159)
# Loading simprims_ver.LUT6(fast__160)
# Loading simprims_ver.LUT6(fast__161)
# Loading simprims_ver.LUT6(fast__162)
# Loading simprims_ver.LUT6(fast__163)
# Loading simprims_ver.LUT6(fast__164)
# Loading simprims_ver.LUT4(fast__25)
# Loading simprims_ver.LUT6(fast__165)
# Loading simprims_ver.LUT6(fast__166)
# Loading simprims_ver.LUT4(fast__26)
# Loading simprims_ver.LUT6(fast__167)
# Loading simprims_ver.LUT6(fast__168)
# Loading simprims_ver.LUT3(fast__11)
# Loading simprims_ver.LUT6(fast__169)
# Loading simprims_ver.LUT6(fast__170)
# Loading simprims_ver.LUT5(fast__62)
# Loading simprims_ver.LUT6(fast__171)
# Loading simprims_ver.LUT6(fast__172)
# Loading simprims_ver.LUT5(fast__63)
# Loading simprims_ver.LUT6(fast__173)
# Loading simprims_ver.LUT6(fast__174)
# Loading simprims_ver.LUT6(fast__175)
# Loading simprims_ver.LUT6(fast__176)
# Loading simprims_ver.LUT6(fast__177)
# Loading simprims_ver.LUT5(fast__64)
# Loading simprims_ver.LUT4(fast__27)
# Loading simprims_ver.LUT4(fast__28)
# Loading simprims_ver.LUT6(fast__178)
# Loading simprims_ver.LUT6(fast__179)
# Loading simprims_ver.BUFG(fast)
# Loading simprims_ver.LUT5(fast__65)
# Loading work.glbl(fast)
# ** Warning: (vsim-PLI-3691) ../../../../CPU-Azathoth.srcs/sim_1/new/ALU_tb.v(58): Expected a system task, not a system function '$urandom'.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb File: ../../../../CPU-Azathoth.srcs/sim_1/new/ALU_tb.v
# Loading instances from ALU_tb_time_impl.sdf
# Loading timing data from ALU_tb_time_impl.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb File: ../../../../CPU-Azathoth.srcs/sim_1/new/ALU_tb.v
# ** Warning: (vsim-3316) No solution possible for some delayed timing check nets. 160 negative limits were zeroed. Use +ntc_warn for more info.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb File: ../../../../CPU-Azathoth.srcs/sim_1/new/ALU_tb.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Causality operation skipped due to absence of debug database file
