

================================================================
== Vivado HLS Report for 'sph_dec'
================================================================
* Date:           Thu Jun 20 17:35:48 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pred_ctrl_sep_array_sep_burst_V02
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.571|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3841|  5556|  3841|  5556|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+-----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+-----------+-----------+-----------+------+----------+
        |- memset_dist_array  |    11|    11|          1|          -|          -|    12|    no    |
        |- init               |    12|    12|          1|          -|          -|    12|    no    |
        |- sphdec             |  3815|  5530| 109 ~ 158 |          -|          -|    35|    no    |
        | + dist_matmul       |    60|    60|          5|          -|          -|    12|    no    |
        | + U_opt             |    48|    48|          4|          -|          -|    12|    no    |
        | + Backtracking      |    33|    33|          3|          -|          -|    11|    no    |
        +---------------------+------+------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
4 --> 
	5  / (!exitcond2)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1)
	11  / (exitcond1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	6  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	26  / (!tmp_45) | (!tmp_67)
	22  / (tmp_67 & tmp_45)
22 --> 
	23  / (!exitcond)
	26  / (exitcond)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	22  / true
26 --> 
	27  / true
27 --> 
	28  / (!tmp_57)
	4  / (tmp_57)
28 --> 
	29  / true
29 --> 
	27  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%roh_read = call float @_ssdm_op_Read.ap_auto.float(float %roh)"   --->   Operation 30 'read' 'roh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%dist_array = alloca [12 x float], align 16" [sph_dec.cpp:14]   --->   Operation 31 'alloca' 'dist_array' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%switch_point = alloca [12 x i32], align 16" [sph_dec.cpp:24]   --->   Operation 32 'alloca' 'switch_point' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%U = alloca [12 x i32], align 16" [sph_dec.cpp:25]   --->   Operation 33 'alloca' 'U' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "br label %meminst"   --->   Operation 34 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%invdar = phi i4 [ 0, %0 ], [ %indvarinc, %meminst ]" [sph_dec.cpp:14]   --->   Operation 35 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%indvarinc = add i4 %invdar, 1" [sph_dec.cpp:14]   --->   Operation 36 'add' 'indvarinc' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = zext i4 %invdar to i64" [sph_dec.cpp:14]   --->   Operation 37 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%dist_array_addr = getelementptr [12 x float]* %dist_array, i64 0, i64 %tmp" [sph_dec.cpp:14]   --->   Operation 38 'getelementptr' 'dist_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %dist_array_addr, align 4" [sph_dec.cpp:14]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 40 [1/1] (0.72ns)   --->   "%tmp_s = icmp eq i4 %invdar, -5" [sph_dec.cpp:14]   --->   Operation 40 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_dist_array_st)"   --->   Operation 41 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader15.preheader, label %meminst" [sph_dec.cpp:14]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.65ns)   --->   "br label %.preheader15" [sph_dec.cpp:39]   --->   Operation 44 'br' <Predicate = (tmp_s)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%ll = phi i4 [ %ll_1, %1 ], [ 0, %.preheader15.preheader ]"   --->   Operation 45 'phi' 'll' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.72ns)   --->   "%exitcond3 = icmp eq i4 %ll, -4" [sph_dec.cpp:39]   --->   Operation 46 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 47 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%ll_1 = add i4 %ll, 1" [sph_dec.cpp:39]   --->   Operation 48 'add' 'll_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %1" [sph_dec.cpp:39]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind" [sph_dec.cpp:40]   --->   Operation 50 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_34 = zext i4 %ll to i64" [sph_dec.cpp:41]   --->   Operation 51 'zext' 'tmp_34' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%switch_point_addr_1 = getelementptr inbounds [12 x i32]* %switch_point, i64 0, i64 %tmp_34" [sph_dec.cpp:41]   --->   Operation 52 'getelementptr' 'switch_point_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "store i32 -1, i32* %switch_point_addr_1, align 4" [sph_dec.cpp:41]   --->   Operation 53 'store' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader15" [sph_dec.cpp:39]   --->   Operation 54 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_0 = alloca float"   --->   Operation 55 'alloca' 'p_0' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%switch_point_addr = getelementptr inbounds [12 x i32]* %switch_point, i64 0, i64 11" [sph_dec.cpp:79]   --->   Operation 56 'getelementptr' 'switch_point_addr' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.65ns)   --->   "store float %roh_read, float* %p_0" [sph_dec.cpp:6]   --->   Operation 57 'store' <Predicate = (exitcond3)> <Delay = 0.65>
ST_3 : Operation 58 [1/1] (0.65ns)   --->   "br label %.preheader4" [sph_dec.cpp:47]   --->   Operation 58 'br' <Predicate = (exitcond3)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%level = phi i32 [ %level_3, %13 ], [ 0, %.preheader4.preheader ]" [sph_dec.cpp:93]   --->   Operation 59 'phi' 'level' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ %i, %13 ], [ 0, %.preheader4.preheader ]"   --->   Operation 60 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.78ns)   --->   "%exitcond2 = icmp eq i6 %i1, -29" [sph_dec.cpp:47]   --->   Operation 61 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 35, i64 35, i64 35)"   --->   Operation 62 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.78ns)   --->   "%i = add i6 %i1, 1" [sph_dec.cpp:47]   --->   Operation 63 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %14, label %2" [sph_dec.cpp:47]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_36 = sext i32 %level to i64" [sph_dec.cpp:51]   --->   Operation 65 'sext' 'tmp_36' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%switch_point_addr_2 = getelementptr inbounds [12 x i32]* %switch_point, i64 0, i64 %tmp_36" [sph_dec.cpp:51]   --->   Operation 66 'getelementptr' 'switch_point_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.67ns)   --->   "%switch_point_load = load i32* %switch_point_addr_2, align 4" [sph_dec.cpp:51]   --->   Operation 67 'load' 'switch_point_load' <Predicate = (!exitcond2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [sph_dec.cpp:129]   --->   Operation 68 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str110) nounwind" [sph_dec.cpp:48]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str110)" [sph_dec.cpp:48]   --->   Operation 70 'specregionbegin' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (0.67ns)   --->   "%switch_point_load = load i32* %switch_point_addr_2, align 4" [sph_dec.cpp:51]   --->   Operation 71 'load' 'switch_point_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%U_addr = getelementptr inbounds [12 x i32]* %U, i64 0, i64 %tmp_36" [sph_dec.cpp:51]   --->   Operation 72 'getelementptr' 'U_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.67ns)   --->   "store i32 %switch_point_load, i32* %U_addr, align 4" [sph_dec.cpp:51]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_53 = shl i32 %level, 4" [sph_dec.cpp:58]   --->   Operation 74 'shl' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_59 = shl i32 %level, 2" [sph_dec.cpp:58]   --->   Operation 75 'shl' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_37 = sub i32 %tmp_53, %tmp_59" [sph_dec.cpp:58]   --->   Operation 76 'sub' 'tmp_37' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.65ns)   --->   "br label %3" [sph_dec.cpp:53]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.65>

State 6 <SV = 5> <Delay = 2.25>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%ii = phi i4 [ 0, %2 ], [ %ii_1, %_ifconv ]"   --->   Operation 78 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%dist_matmul = phi float [ 0.000000e+00, %2 ], [ %dist_matmul_3, %_ifconv ]"   --->   Operation 79 'phi' 'dist_matmul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%ii_cast = zext i4 %ii to i32" [sph_dec.cpp:53]   --->   Operation 80 'zext' 'ii_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.72ns)   --->   "%exitcond1 = icmp eq i4 %ii, -4" [sph_dec.cpp:53]   --->   Operation 81 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 82 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.79ns)   --->   "%ii_1 = add i4 %ii, 1" [sph_dec.cpp:53]   --->   Operation 83 'add' 'ii_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %_ifconv" [sph_dec.cpp:53]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.99ns)   --->   "%tmp_43 = icmp sgt i32 %ii_cast, %level" [sph_dec.cpp:55]   --->   Operation 85 'icmp' 'tmp_43' <Predicate = (!exitcond1)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_46 = zext i4 %ii to i64" [sph_dec.cpp:58]   --->   Operation 86 'zext' 'tmp_46' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%U_addr_1 = getelementptr inbounds [12 x i32]* %U, i64 0, i64 %tmp_46" [sph_dec.cpp:58]   --->   Operation 87 'getelementptr' 'U_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (0.67ns)   --->   "%U_load = load i32* %U_addr_1, align 4" [sph_dec.cpp:58]   --->   Operation 88 'load' 'U_load' <Predicate = (!exitcond1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 89 [1/1] (1.01ns)   --->   "%tmp_49 = add nsw i32 %ii_cast, %tmp_37" [sph_dec.cpp:58]   --->   Operation 89 'add' 'tmp_49' <Predicate = (!exitcond1)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_50 = sext i32 %tmp_49 to i64" [sph_dec.cpp:58]   --->   Operation 90 'sext' 'tmp_50' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%V_Gen_a_addr = getelementptr [144 x float]* %V_Gen_a, i64 0, i64 %tmp_50" [sph_dec.cpp:58]   --->   Operation 91 'getelementptr' 'V_Gen_a_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (1.23ns)   --->   "%V_Gen_a_load = load float* %V_Gen_a_addr, align 4" [sph_dec.cpp:58]   --->   Operation 92 'load' 'V_Gen_a_load' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%U_unc_addr = getelementptr [12 x float]* %U_unc, i64 0, i64 %tmp_36" [sph_dec.cpp:63]   --->   Operation 93 'getelementptr' 'U_unc_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (0.67ns)   --->   "%U_unc_load = load float* %U_unc_addr, align 4" [sph_dec.cpp:63]   --->   Operation 94 'load' 'U_unc_load' <Predicate = (exitcond1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%dist_array_addr_1 = getelementptr inbounds [12 x float]* %dist_array, i64 0, i64 %tmp_36" [sph_dec.cpp:65]   --->   Operation 95 'getelementptr' 'dist_array_addr_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (0.67ns)   --->   "%dist_array_load = load float* %dist_array_addr_1, align 4" [sph_dec.cpp:65]   --->   Operation 96 'load' 'dist_array_load' <Predicate = (exitcond1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 7.67>
ST_7 : Operation 97 [1/2] (0.67ns)   --->   "%U_load = load i32* %U_addr_1, align 4" [sph_dec.cpp:58]   --->   Operation 97 'load' 'U_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 98 [1/1] (0.99ns)   --->   "%tmp_47 = icmp eq i32 %U_load, 1" [sph_dec.cpp:58]   --->   Operation 98 'icmp' 'tmp_47' <Predicate = (!tmp_43)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/2] (1.23ns)   --->   "%V_Gen_a_load = load float* %V_Gen_a_addr, align 4" [sph_dec.cpp:58]   --->   Operation 99 'load' 'V_Gen_a_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 100 [4/4] (6.43ns)   --->   "%dist_matmul_1 = fadd float %dist_matmul, %V_Gen_a_load" [sph_dec.cpp:58]   --->   Operation 100 'fadd' 'dist_matmul_1' <Predicate = (!tmp_43)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.99ns)   --->   "%tmp_51 = icmp eq i32 %U_load, -1" [sph_dec.cpp:59]   --->   Operation 101 'icmp' 'tmp_51' <Predicate = (!tmp_43)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [4/4] (6.43ns)   --->   "%dist_matmul_2 = fsub float %dist_matmul, %V_Gen_a_load" [sph_dec.cpp:59]   --->   Operation 102 'fsub' 'dist_matmul_2' <Predicate = (!tmp_43)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 103 [3/4] (6.43ns)   --->   "%dist_matmul_1 = fadd float %dist_matmul, %V_Gen_a_load" [sph_dec.cpp:58]   --->   Operation 103 'fadd' 'dist_matmul_1' <Predicate = (!tmp_43)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [3/4] (6.43ns)   --->   "%dist_matmul_2 = fsub float %dist_matmul, %V_Gen_a_load" [sph_dec.cpp:59]   --->   Operation 104 'fsub' 'dist_matmul_2' <Predicate = (!tmp_43)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 105 [2/4] (6.43ns)   --->   "%dist_matmul_1 = fadd float %dist_matmul, %V_Gen_a_load" [sph_dec.cpp:58]   --->   Operation 105 'fadd' 'dist_matmul_1' <Predicate = (!tmp_43)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [2/4] (6.43ns)   --->   "%dist_matmul_2 = fsub float %dist_matmul, %V_Gen_a_load" [sph_dec.cpp:59]   --->   Operation 106 'fsub' 'dist_matmul_2' <Predicate = (!tmp_43)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str312) nounwind" [sph_dec.cpp:54]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/4] (6.43ns)   --->   "%dist_matmul_1 = fadd float %dist_matmul, %V_Gen_a_load" [sph_dec.cpp:58]   --->   Operation 108 'fadd' 'dist_matmul_1' <Predicate = (!tmp_43)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/4] (6.43ns)   --->   "%dist_matmul_2 = fsub float %dist_matmul, %V_Gen_a_load" [sph_dec.cpp:59]   --->   Operation 109 'fsub' 'dist_matmul_2' <Predicate = (!tmp_43)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node dist_matmul_4)   --->   "%sel_tmp = xor i1 %tmp_43, true" [sph_dec.cpp:55]   --->   Operation 110 'xor' 'sel_tmp' <Predicate = (!tmp_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node dist_matmul_4)   --->   "%sel_tmp1 = and i1 %tmp_47, %sel_tmp" [sph_dec.cpp:58]   --->   Operation 111 'and' 'sel_tmp1' <Predicate = (!tmp_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.44ns) (out node of the LUT)   --->   "%dist_matmul_4 = select i1 %sel_tmp1, float %dist_matmul_1, float %dist_matmul" [sph_dec.cpp:58]   --->   Operation 112 'select' 'dist_matmul_4' <Predicate = (!tmp_43)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node dist_matmul_5)   --->   "%sel_tmp5_demorgan = or i1 %tmp_43, %tmp_47" [sph_dec.cpp:58]   --->   Operation 113 'or' 'sel_tmp5_demorgan' <Predicate = (!tmp_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node dist_matmul_5)   --->   "%sel_tmp5 = xor i1 %sel_tmp5_demorgan, true" [sph_dec.cpp:58]   --->   Operation 114 'xor' 'sel_tmp5' <Predicate = (!tmp_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node dist_matmul_5)   --->   "%sel_tmp6 = and i1 %tmp_51, %sel_tmp5" [sph_dec.cpp:59]   --->   Operation 115 'and' 'sel_tmp6' <Predicate = (!tmp_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.44ns) (out node of the LUT)   --->   "%dist_matmul_5 = select i1 %sel_tmp6, float %dist_matmul_2, float %dist_matmul_4" [sph_dec.cpp:59]   --->   Operation 116 'select' 'dist_matmul_5' <Predicate = (!tmp_43)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.44ns) (out node of the LUT)   --->   "%dist_matmul_3 = select i1 %tmp_43, float %dist_matmul, float %dist_matmul_5" [sph_dec.cpp:55]   --->   Operation 117 'select' 'dist_matmul_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %3" [sph_dec.cpp:53]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 7.11>
ST_11 : Operation 119 [1/2] (0.67ns)   --->   "%U_unc_load = load float* %U_unc_addr, align 4" [sph_dec.cpp:63]   --->   Operation 119 'load' 'U_unc_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 120 [4/4] (6.43ns)   --->   "%dist_temp_temp = fsub float %U_unc_load, %dist_matmul" [sph_dec.cpp:63]   --->   Operation 120 'fsub' 'dist_temp_temp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/2] (0.67ns)   --->   "%dist_array_load = load float* %dist_array_addr_1, align 4" [sph_dec.cpp:65]   --->   Operation 121 'load' 'dist_array_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 12 <SV = 7> <Delay = 6.43>
ST_12 : Operation 122 [3/4] (6.43ns)   --->   "%dist_temp_temp = fsub float %U_unc_load, %dist_matmul" [sph_dec.cpp:63]   --->   Operation 122 'fsub' 'dist_temp_temp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.43>
ST_13 : Operation 123 [2/4] (6.43ns)   --->   "%dist_temp_temp = fsub float %U_unc_load, %dist_matmul" [sph_dec.cpp:63]   --->   Operation 123 'fsub' 'dist_temp_temp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.43>
ST_14 : Operation 124 [1/4] (6.43ns)   --->   "%dist_temp_temp = fsub float %U_unc_load, %dist_matmul" [sph_dec.cpp:63]   --->   Operation 124 'fsub' 'dist_temp_temp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 8.41>
ST_15 : Operation 125 [2/2] (8.41ns)   --->   "%tmp_38 = fmul float %dist_temp_temp, %dist_temp_temp" [sph_dec.cpp:65]   --->   Operation 125 'fmul' 'tmp_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 8.41>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%p_0_load = load float* %p_0" [sph_dec.cpp:68]   --->   Operation 126 'load' 'p_0_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/2] (8.41ns)   --->   "%tmp_38 = fmul float %dist_temp_temp, %dist_temp_temp" [sph_dec.cpp:65]   --->   Operation 127 'fmul' 'tmp_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (2.88ns)   --->   "%tmp_40 = fpext float %p_0_load to double" [sph_dec.cpp:68]   --->   Operation 128 'fpext' 'tmp_40' <Predicate = true> <Delay = 2.88> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 129 [5/5] (5.06ns)   --->   "%tmp_41 = fadd double %tmp_40, 1.000000e-06" [sph_dec.cpp:68]   --->   Operation 129 'dadd' 'tmp_41' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 6.43>
ST_17 : Operation 130 [4/4] (6.43ns)   --->   "%dist_temp = fadd float %tmp_38, %dist_array_load" [sph_dec.cpp:65]   --->   Operation 130 'fadd' 'dist_temp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [4/5] (5.06ns)   --->   "%tmp_41 = fadd double %tmp_40, 1.000000e-06" [sph_dec.cpp:68]   --->   Operation 131 'dadd' 'tmp_41' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 6.43>
ST_18 : Operation 132 [3/4] (6.43ns)   --->   "%dist_temp = fadd float %tmp_38, %dist_array_load" [sph_dec.cpp:65]   --->   Operation 132 'fadd' 'dist_temp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [3/5] (5.06ns)   --->   "%tmp_41 = fadd double %tmp_40, 1.000000e-06" [sph_dec.cpp:68]   --->   Operation 133 'dadd' 'tmp_41' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 6.43>
ST_19 : Operation 134 [2/4] (6.43ns)   --->   "%dist_temp = fadd float %tmp_38, %dist_array_load" [sph_dec.cpp:65]   --->   Operation 134 'fadd' 'dist_temp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [2/5] (5.06ns)   --->   "%tmp_41 = fadd double %tmp_40, 1.000000e-06" [sph_dec.cpp:68]   --->   Operation 135 'dadd' 'tmp_41' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 6.43>
ST_20 : Operation 136 [1/4] (6.43ns)   --->   "%dist_temp = fadd float %tmp_38, %dist_array_load" [sph_dec.cpp:65]   --->   Operation 136 'fadd' 'dist_temp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [1/5] (5.06ns)   --->   "%tmp_41 = fadd double %tmp_40, 1.000000e-06" [sph_dec.cpp:68]   --->   Operation 137 'dadd' 'tmp_41' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 6.69>
ST_21 : Operation 138 [1/1] (2.88ns)   --->   "%tmp_39 = fpext float %dist_temp to double" [sph_dec.cpp:68]   --->   Operation 138 'fpext' 'tmp_39' <Predicate = true> <Delay = 2.88> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_39_to_int = bitcast double %tmp_39 to i64" [sph_dec.cpp:68]   --->   Operation 139 'bitcast' 'tmp_39_to_int' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_42 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_39_to_int, i32 52, i32 62)" [sph_dec.cpp:68]   --->   Operation 140 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %tmp_39_to_int to i52" [sph_dec.cpp:68]   --->   Operation 141 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_41_to_int = bitcast double %tmp_41 to i64" [sph_dec.cpp:68]   --->   Operation 142 'bitcast' 'tmp_41_to_int' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_54 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_41_to_int, i32 52, i32 62)" [sph_dec.cpp:68]   --->   Operation 143 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %tmp_41_to_int to i52" [sph_dec.cpp:68]   --->   Operation 144 'trunc' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.94ns)   --->   "%notlhs = icmp ne i11 %tmp_42, -1" [sph_dec.cpp:68]   --->   Operation 145 'icmp' 'notlhs' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (1.14ns)   --->   "%notrhs = icmp eq i52 %tmp_62, 0" [sph_dec.cpp:68]   --->   Operation 146 'icmp' 'notrhs' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_63 = or i1 %notrhs, %notlhs" [sph_dec.cpp:68]   --->   Operation 147 'or' 'tmp_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.94ns)   --->   "%notlhs1 = icmp ne i11 %tmp_54, -1" [sph_dec.cpp:68]   --->   Operation 148 'icmp' 'notlhs1' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (1.14ns)   --->   "%notrhs1 = icmp eq i52 %tmp_68, 0" [sph_dec.cpp:68]   --->   Operation 149 'icmp' 'notrhs1' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_64 = or i1 %notrhs1, %notlhs1" [sph_dec.cpp:68]   --->   Operation 150 'or' 'tmp_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_65 = and i1 %tmp_63, %tmp_64" [sph_dec.cpp:68]   --->   Operation 151 'and' 'tmp_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [1/1] (3.52ns)   --->   "%tmp_66 = fcmp ole double %tmp_39, %tmp_41" [sph_dec.cpp:68]   --->   Operation 152 'dcmp' 'tmp_66' <Predicate = true> <Delay = 3.52> <Core = "DCmp">   --->   Core 119 'DCmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_67 = and i1 %tmp_65, %tmp_66" [sph_dec.cpp:68]   --->   Operation 153 'and' 'tmp_67' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %5, label %9" [sph_dec.cpp:68]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (1.01ns)   --->   "%tmp_44 = add nsw i32 %switch_point_load, 1" [sph_dec.cpp:86]   --->   Operation 155 'add' 'tmp_44' <Predicate = (!tmp_67)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.67ns)   --->   "store i32 %tmp_44, i32* %switch_point_addr_2, align 4" [sph_dec.cpp:86]   --->   Operation 156 'store' <Predicate = (!tmp_67)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_21 : Operation 157 [1/1] (0.67ns)   --->   "br label %.preheader2"   --->   Operation 157 'br' <Predicate = (!tmp_67)> <Delay = 0.67>
ST_21 : Operation 158 [1/1] (0.99ns)   --->   "%tmp_45 = icmp eq i32 %level, 11" [sph_dec.cpp:69]   --->   Operation 158 'icmp' 'tmp_45' <Predicate = (tmp_67)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %.preheader.preheader, label %8" [sph_dec.cpp:69]   --->   Operation 159 'br' <Predicate = (tmp_67)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (1.01ns)   --->   "%level_1 = add nsw i32 %level, 1" [sph_dec.cpp:83]   --->   Operation 160 'add' 'level_1' <Predicate = (tmp_67 & !tmp_45)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_48 = sext i32 %level_1 to i64" [sph_dec.cpp:84]   --->   Operation 161 'sext' 'tmp_48' <Predicate = (tmp_67 & !tmp_45)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%dist_array_addr_2 = getelementptr inbounds [12 x float]* %dist_array, i64 0, i64 %tmp_48" [sph_dec.cpp:84]   --->   Operation 162 'getelementptr' 'dist_array_addr_2' <Predicate = (tmp_67 & !tmp_45)> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.67ns)   --->   "store float %dist_temp, float* %dist_array_addr_2, align 4" [sph_dec.cpp:84]   --->   Operation 163 'store' <Predicate = (tmp_67 & !tmp_45)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_21 : Operation 164 [1/1] (0.67ns)   --->   "br label %.preheader2"   --->   Operation 164 'br' <Predicate = (tmp_67 & !tmp_45)> <Delay = 0.67>
ST_21 : Operation 165 [1/1] (0.65ns)   --->   "br label %.preheader" [sph_dec.cpp:72]   --->   Operation 165 'br' <Predicate = (tmp_67 & tmp_45)> <Delay = 0.65>

State 22 <SV = 17> <Delay = 0.79>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%jj = phi i4 [ %jj_1, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 166 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.72ns)   --->   "%exitcond = icmp eq i4 %jj, -4" [sph_dec.cpp:72]   --->   Operation 167 'icmp' 'exitcond' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 168 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.79ns)   --->   "%jj_1 = add i4 %jj, 1" [sph_dec.cpp:72]   --->   Operation 169 'add' 'jj_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [sph_dec.cpp:72]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_55 = zext i4 %jj to i64" [sph_dec.cpp:74]   --->   Operation 171 'zext' 'tmp_55' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%U_addr_2 = getelementptr inbounds [12 x i32]* %U, i64 0, i64 %tmp_55" [sph_dec.cpp:74]   --->   Operation 172 'getelementptr' 'U_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 173 [2/2] (0.67ns)   --->   "%U_load_1 = load i32* %U_addr_2, align 4" [sph_dec.cpp:74]   --->   Operation 173 'load' 'U_load_1' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_22 : Operation 174 [2/2] (0.67ns)   --->   "%switch_point_load_1 = load i32* %switch_point_addr, align 4" [sph_dec.cpp:79]   --->   Operation 174 'load' 'switch_point_load_1' <Predicate = (exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_22 : Operation 175 [1/1] (0.65ns)   --->   "store float %dist_temp, float* %p_0" [sph_dec.cpp:78]   --->   Operation 175 'store' <Predicate = (exitcond)> <Delay = 0.65>

State 23 <SV = 18> <Delay = 8.57>
ST_23 : Operation 176 [1/2] (0.67ns)   --->   "%U_load_1 = load i32* %U_addr_2, align 4" [sph_dec.cpp:74]   --->   Operation 176 'load' 'U_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_23 : Operation 177 [3/3] (7.89ns)   --->   "%tmp_56 = sitofp i32 %U_load_1 to float" [sph_dec.cpp:74]   --->   Operation 177 'sitofp' 'tmp_56' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 19> <Delay = 7.89>
ST_24 : Operation 178 [2/3] (7.89ns)   --->   "%tmp_56 = sitofp i32 %U_load_1 to float" [sph_dec.cpp:74]   --->   Operation 178 'sitofp' 'tmp_56' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 20> <Delay = 8.57>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str413) nounwind" [sph_dec.cpp:73]   --->   Operation 179 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/3] (7.89ns)   --->   "%tmp_56 = sitofp i32 %U_load_1 to float" [sph_dec.cpp:74]   --->   Operation 180 'sitofp' 'tmp_56' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%U_opt_addr = getelementptr [12 x float]* %U_opt, i64 0, i64 %tmp_55" [sph_dec.cpp:74]   --->   Operation 181 'getelementptr' 'U_opt_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.67ns)   --->   "store float %tmp_56, float* %U_opt_addr, align 4" [sph_dec.cpp:74]   --->   Operation 182 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader" [sph_dec.cpp:72]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 18> <Delay = 2.37>
ST_26 : Operation 184 [1/2] (0.67ns)   --->   "%switch_point_load_1 = load i32* %switch_point_addr, align 4" [sph_dec.cpp:79]   --->   Operation 184 'load' 'switch_point_load_1' <Predicate = (tmp_67 & tmp_45)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_26 : Operation 185 [1/1] (1.01ns)   --->   "%tmp_52 = add nsw i32 %switch_point_load_1, 1" [sph_dec.cpp:79]   --->   Operation 185 'add' 'tmp_52' <Predicate = (tmp_67 & tmp_45)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (0.67ns)   --->   "store i32 %tmp_52, i32* %switch_point_addr, align 4" [sph_dec.cpp:79]   --->   Operation 186 'store' <Predicate = (tmp_67 & tmp_45)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_26 : Operation 187 [1/1] (0.67ns)   --->   "br label %.preheader2" [sph_dec.cpp:80]   --->   Operation 187 'br' <Predicate = (tmp_67 & tmp_45)> <Delay = 0.67>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%level_3_ph = phi i32 [ 11, %7 ], [ %level_1, %8 ], [ %level, %9 ]"   --->   Operation 188 'phi' 'level_3_ph' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.65ns)   --->   "br label %10" [sph_dec.cpp:89]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.65>

State 27 <SV = 19> <Delay = 0.72>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%level_3 = phi i32 [ %level_4, %._crit_edge6 ], [ %level_3_ph, %.preheader2 ]" [sph_dec.cpp:93]   --->   Operation 190 'phi' 'level_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%kk = phi i4 [ %kk_1, %._crit_edge6 ], [ -5, %.preheader2 ]"   --->   Operation 191 'phi' 'kk' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.72ns)   --->   "%tmp_57 = icmp eq i4 %kk, 0" [sph_dec.cpp:89]   --->   Operation 192 'icmp' 'tmp_57' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 193 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %tmp_57, label %13, label %11" [sph_dec.cpp:89]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_58 = zext i4 %kk to i64" [sph_dec.cpp:91]   --->   Operation 195 'zext' 'tmp_58' <Predicate = (!tmp_57)> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%switch_point_addr_3 = getelementptr inbounds [12 x i32]* %switch_point, i64 0, i64 %tmp_58" [sph_dec.cpp:91]   --->   Operation 196 'getelementptr' 'switch_point_addr_3' <Predicate = (!tmp_57)> <Delay = 0.00>
ST_27 : Operation 197 [2/2] (0.67ns)   --->   "%switch_point_load_2 = load i32* %switch_point_addr_3, align 4" [sph_dec.cpp:91]   --->   Operation 197 'load' 'switch_point_load_2' <Predicate = (!tmp_57)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str110, i32 %tmp_35)" [sph_dec.cpp:104]   --->   Operation 198 'specregionend' 'empty_25' <Predicate = (tmp_57)> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader4" [sph_dec.cpp:47]   --->   Operation 199 'br' <Predicate = (tmp_57)> <Delay = 0.00>

State 28 <SV = 20> <Delay = 2.33>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str514) nounwind" [sph_dec.cpp:90]   --->   Operation 200 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 201 [1/2] (0.67ns)   --->   "%switch_point_load_2 = load i32* %switch_point_addr_3, align 4" [sph_dec.cpp:91]   --->   Operation 201 'load' 'switch_point_load_2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_69 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %switch_point_load_2, i32 1, i32 31)" [sph_dec.cpp:91]   --->   Operation 202 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.99ns)   --->   "%icmp = icmp sgt i31 %tmp_69, 0" [sph_dec.cpp:91]   --->   Operation 203 'icmp' 'icmp' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 204 [1/1] (0.65ns)   --->   "br i1 %icmp, label %12, label %._crit_edge6" [sph_dec.cpp:91]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.65>
ST_28 : Operation 205 [1/1] (0.67ns)   --->   "store i32 -1, i32* %switch_point_addr_3, align 4" [sph_dec.cpp:92]   --->   Operation 205 'store' <Predicate = (icmp)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_28 : Operation 206 [1/1] (0.79ns)   --->   "%level_2 = add i4 %kk, -1" [sph_dec.cpp:93]   --->   Operation 206 'add' 'level_2' <Predicate = (icmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_60 = zext i4 %level_2 to i64" [sph_dec.cpp:94]   --->   Operation 207 'zext' 'tmp_60' <Predicate = (icmp)> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%switch_point_addr_4 = getelementptr inbounds [12 x i32]* %switch_point, i64 0, i64 %tmp_60" [sph_dec.cpp:94]   --->   Operation 208 'getelementptr' 'switch_point_addr_4' <Predicate = (icmp)> <Delay = 0.00>
ST_28 : Operation 209 [2/2] (0.67ns)   --->   "%switch_point_load_3 = load i32* %switch_point_addr_4, align 4" [sph_dec.cpp:94]   --->   Operation 209 'load' 'switch_point_load_3' <Predicate = (icmp)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 29 <SV = 21> <Delay = 2.37>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "%level_5_cast = zext i4 %level_2 to i32" [sph_dec.cpp:93]   --->   Operation 210 'zext' 'level_5_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_29 : Operation 211 [1/2] (0.67ns)   --->   "%switch_point_load_3 = load i32* %switch_point_addr_4, align 4" [sph_dec.cpp:94]   --->   Operation 211 'load' 'switch_point_load_3' <Predicate = (icmp)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_29 : Operation 212 [1/1] (1.01ns)   --->   "%tmp_61 = add nsw i32 %switch_point_load_3, 1" [sph_dec.cpp:94]   --->   Operation 212 'add' 'tmp_61' <Predicate = (icmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 213 [1/1] (0.67ns)   --->   "store i32 %tmp_61, i32* %switch_point_addr_4, align 4" [sph_dec.cpp:94]   --->   Operation 213 'store' <Predicate = (icmp)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_29 : Operation 214 [1/1] (0.65ns)   --->   "br label %._crit_edge6" [sph_dec.cpp:95]   --->   Operation 214 'br' <Predicate = (icmp)> <Delay = 0.65>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%level_4 = phi i32 [ %level_5_cast, %12 ], [ %level_3, %11 ]" [sph_dec.cpp:93]   --->   Operation 215 'phi' 'level_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.79ns)   --->   "%kk_1 = add i4 %kk, -1" [sph_dec.cpp:89]   --->   Operation 216 'add' 'kk_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "br label %10" [sph_dec.cpp:89]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ V_Gen_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ roh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_unc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ U_opt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
roh_read            (read             ) [ 001100000000000000000000000000]
dist_array          (alloca           ) [ 001111111111111111111111111111]
switch_point        (alloca           ) [ 001111111111111111111111111111]
U                   (alloca           ) [ 001111111111111111111111111111]
StgValue_34         (br               ) [ 011000000000000000000000000000]
invdar              (phi              ) [ 001000000000000000000000000000]
indvarinc           (add              ) [ 011000000000000000000000000000]
tmp                 (zext             ) [ 000000000000000000000000000000]
dist_array_addr     (getelementptr    ) [ 000000000000000000000000000000]
StgValue_39         (store            ) [ 000000000000000000000000000000]
tmp_s               (icmp             ) [ 001000000000000000000000000000]
StgValue_41         (specloopname     ) [ 000000000000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000000000000]
StgValue_43         (br               ) [ 011000000000000000000000000000]
StgValue_44         (br               ) [ 001100000000000000000000000000]
ll                  (phi              ) [ 000100000000000000000000000000]
exitcond3           (icmp             ) [ 000100000000000000000000000000]
empty_20            (speclooptripcount) [ 000000000000000000000000000000]
ll_1                (add              ) [ 001100000000000000000000000000]
StgValue_49         (br               ) [ 000000000000000000000000000000]
StgValue_50         (specloopname     ) [ 000000000000000000000000000000]
tmp_34              (zext             ) [ 000000000000000000000000000000]
switch_point_addr_1 (getelementptr    ) [ 000000000000000000000000000000]
StgValue_53         (store            ) [ 000000000000000000000000000000]
StgValue_54         (br               ) [ 001100000000000000000000000000]
p_0                 (alloca           ) [ 000111111111111111111111111111]
switch_point_addr   (getelementptr    ) [ 000011111111111111111111111111]
StgValue_57         (store            ) [ 000000000000000000000000000000]
StgValue_58         (br               ) [ 000111111111111111111111111111]
level               (phi              ) [ 000011111111111111111111111000]
i1                  (phi              ) [ 000010000000000000000000000000]
exitcond2           (icmp             ) [ 000011111111111111111111111111]
empty_21            (speclooptripcount) [ 000000000000000000000000000000]
i                   (add              ) [ 000111111111111111111111111111]
StgValue_64         (br               ) [ 000000000000000000000000000000]
tmp_36              (sext             ) [ 000001111110000000000000000000]
switch_point_addr_2 (getelementptr    ) [ 000001111111111111111100000000]
StgValue_68         (ret              ) [ 000000000000000000000000000000]
StgValue_69         (specloopname     ) [ 000000000000000000000000000000]
tmp_35              (specregionbegin  ) [ 000000111111111111111111111111]
switch_point_load   (load             ) [ 000000111111111111111100000000]
U_addr              (getelementptr    ) [ 000000000000000000000000000000]
StgValue_73         (store            ) [ 000000000000000000000000000000]
tmp_53              (shl              ) [ 000000000000000000000000000000]
tmp_59              (shl              ) [ 000000000000000000000000000000]
tmp_37              (sub              ) [ 000000111110000000000000000000]
StgValue_77         (br               ) [ 000011111111111111111111111111]
ii                  (phi              ) [ 000000100000000000000000000000]
dist_matmul         (phi              ) [ 000000111111111000000000000000]
ii_cast             (zext             ) [ 000000000000000000000000000000]
exitcond1           (icmp             ) [ 000011111111111111111111111111]
empty_22            (speclooptripcount) [ 000000000000000000000000000000]
ii_1                (add              ) [ 000011111111111111111111111111]
StgValue_84         (br               ) [ 000000000000000000000000000000]
tmp_43              (icmp             ) [ 000000011110000000000000000000]
tmp_46              (zext             ) [ 000000000000000000000000000000]
U_addr_1            (getelementptr    ) [ 000000010000000000000000000000]
tmp_49              (add              ) [ 000000000000000000000000000000]
tmp_50              (sext             ) [ 000000000000000000000000000000]
V_Gen_a_addr        (getelementptr    ) [ 000000010000000000000000000000]
U_unc_addr          (getelementptr    ) [ 000000000001000000000000000000]
dist_array_addr_1   (getelementptr    ) [ 000000000001000000000000000000]
U_load              (load             ) [ 000000000000000000000000000000]
tmp_47              (icmp             ) [ 000000001110000000000000000000]
V_Gen_a_load        (load             ) [ 000000001110000000000000000000]
tmp_51              (icmp             ) [ 000000001110000000000000000000]
StgValue_107        (specloopname     ) [ 000000000000000000000000000000]
dist_matmul_1       (fadd             ) [ 000000000000000000000000000000]
dist_matmul_2       (fsub             ) [ 000000000000000000000000000000]
sel_tmp             (xor              ) [ 000000000000000000000000000000]
sel_tmp1            (and              ) [ 000000000000000000000000000000]
dist_matmul_4       (select           ) [ 000000000000000000000000000000]
sel_tmp5_demorgan   (or               ) [ 000000000000000000000000000000]
sel_tmp5            (xor              ) [ 000000000000000000000000000000]
sel_tmp6            (and              ) [ 000000000000000000000000000000]
dist_matmul_5       (select           ) [ 000000000000000000000000000000]
dist_matmul_3       (select           ) [ 000011111111111111111111111111]
StgValue_118        (br               ) [ 000011111111111111111111111111]
U_unc_load          (load             ) [ 000000000000111000000000000000]
dist_array_load     (load             ) [ 000000000000111111111000000000]
dist_temp_temp      (fsub             ) [ 000000000000000110000000000000]
p_0_load            (load             ) [ 000000000000000000000000000000]
tmp_38              (fmul             ) [ 000000000000000001111000000000]
tmp_40              (fpext            ) [ 000000000000000001111000000000]
dist_temp           (fadd             ) [ 000000000000000000000111110000]
tmp_41              (dadd             ) [ 000000000000000000000100000000]
tmp_39              (fpext            ) [ 000000000000000000000000000000]
tmp_39_to_int       (bitcast          ) [ 000000000000000000000000000000]
tmp_42              (partselect       ) [ 000000000000000000000000000000]
tmp_62              (trunc            ) [ 000000000000000000000000000000]
tmp_41_to_int       (bitcast          ) [ 000000000000000000000000000000]
tmp_54              (partselect       ) [ 000000000000000000000000000000]
tmp_68              (trunc            ) [ 000000000000000000000000000000]
notlhs              (icmp             ) [ 000000000000000000000000000000]
notrhs              (icmp             ) [ 000000000000000000000000000000]
tmp_63              (or               ) [ 000000000000000000000000000000]
notlhs1             (icmp             ) [ 000000000000000000000000000000]
notrhs1             (icmp             ) [ 000000000000000000000000000000]
tmp_64              (or               ) [ 000000000000000000000000000000]
tmp_65              (and              ) [ 000000000000000000000000000000]
tmp_66              (dcmp             ) [ 000000000000000000000000000000]
tmp_67              (and              ) [ 000011111111111111111111111111]
StgValue_154        (br               ) [ 000000000000000000000000000000]
tmp_44              (add              ) [ 000000000000000000000000000000]
StgValue_156        (store            ) [ 000000000000000000000000000000]
StgValue_157        (br               ) [ 000011111111111111111111111111]
tmp_45              (icmp             ) [ 000011111111111111111111111111]
StgValue_159        (br               ) [ 000000000000000000000000000000]
level_1             (add              ) [ 000011111111111111111111111111]
tmp_48              (sext             ) [ 000000000000000000000000000000]
dist_array_addr_2   (getelementptr    ) [ 000000000000000000000000000000]
StgValue_163        (store            ) [ 000000000000000000000000000000]
StgValue_164        (br               ) [ 000011111111111111111111111111]
StgValue_165        (br               ) [ 000011111111111111111111111111]
jj                  (phi              ) [ 000000000000000000000010000000]
exitcond            (icmp             ) [ 000011111111111111111111111111]
empty_23            (speclooptripcount) [ 000000000000000000000000000000]
jj_1                (add              ) [ 000011111111111111111111111111]
StgValue_170        (br               ) [ 000000000000000000000000000000]
tmp_55              (zext             ) [ 000000000000000000000001110000]
U_addr_2            (getelementptr    ) [ 000000000000000000000001000000]
StgValue_175        (store            ) [ 000000000000000000000000000000]
U_load_1            (load             ) [ 000000000000000000000000110000]
StgValue_179        (specloopname     ) [ 000000000000000000000000000000]
tmp_56              (sitofp           ) [ 000000000000000000000000000000]
U_opt_addr          (getelementptr    ) [ 000000000000000000000000000000]
StgValue_182        (store            ) [ 000000000000000000000000000000]
StgValue_183        (br               ) [ 000011111111111111111111111111]
switch_point_load_1 (load             ) [ 000000000000000000000000000000]
tmp_52              (add              ) [ 000000000000000000000000000000]
StgValue_186        (store            ) [ 000000000000000000000000000000]
StgValue_187        (br               ) [ 000000000000000000000000000000]
level_3_ph          (phi              ) [ 000000000000000000000011111111]
StgValue_189        (br               ) [ 000011111111111111111111111111]
level_3             (phi              ) [ 000110000000000000000000000111]
kk                  (phi              ) [ 000000000000000000000000000111]
tmp_57              (icmp             ) [ 000011111111111111111111111111]
empty_24            (speclooptripcount) [ 000000000000000000000000000000]
StgValue_194        (br               ) [ 000000000000000000000000000000]
tmp_58              (zext             ) [ 000000000000000000000000000000]
switch_point_addr_3 (getelementptr    ) [ 000000000000000000000000000010]
empty_25            (specregionend    ) [ 000000000000000000000000000000]
StgValue_199        (br               ) [ 000111111111111111111111111111]
StgValue_200        (specloopname     ) [ 000000000000000000000000000000]
switch_point_load_2 (load             ) [ 000000000000000000000000000000]
tmp_69              (partselect       ) [ 000000000000000000000000000000]
icmp                (icmp             ) [ 000011111111111111111111111111]
StgValue_204        (br               ) [ 000011111111111111111111111111]
StgValue_205        (store            ) [ 000000000000000000000000000000]
level_2             (add              ) [ 000000000000000000000000000001]
tmp_60              (zext             ) [ 000000000000000000000000000000]
switch_point_addr_4 (getelementptr    ) [ 000000000000000000000000000001]
level_5_cast        (zext             ) [ 000000000000000000000000000000]
switch_point_load_3 (load             ) [ 000000000000000000000000000000]
tmp_61              (add              ) [ 000000000000000000000000000000]
StgValue_213        (store            ) [ 000000000000000000000000000000]
StgValue_214        (br               ) [ 000000000000000000000000000000]
level_4             (phi              ) [ 000011111111111111111111111101]
kk_1                (add              ) [ 000011111111111111111111111111]
StgValue_217        (br               ) [ 000011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="V_Gen_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Gen_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="roh">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roh"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="U_unc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_unc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="U_opt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_opt"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dist_array_st"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="dist_array_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dist_array/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="switch_point_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="switch_point/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="U_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_0_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="roh_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="roh_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="dist_array_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_array_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_39/2 dist_array_load/6 StgValue_163/21 "/>
</bind>
</comp>

<comp id="125" class="1004" name="switch_point_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="switch_point_addr_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="4" slack="0"/>
<pin id="246" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
<pin id="248" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_53/3 switch_point_load/4 StgValue_156/21 switch_point_load_1/22 StgValue_186/26 switch_point_load_2/27 StgValue_205/28 switch_point_load_3/28 StgValue_213/29 "/>
</bind>
</comp>

<comp id="138" class="1004" name="switch_point_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="switch_point_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="switch_point_addr_2_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="switch_point_addr_2/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="U_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_73/5 U_load/6 U_load_1/22 "/>
</bind>
</comp>

<comp id="165" class="1004" name="U_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_1/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="V_Gen_a_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Gen_a_addr/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_Gen_a_load/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="U_unc_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="2"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_unc_addr/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_unc_load/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dist_array_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="2"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_array_addr_1/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="dist_array_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_array_addr_2/21 "/>
</bind>
</comp>

<comp id="212" class="1004" name="U_addr_2_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_2/22 "/>
</bind>
</comp>

<comp id="219" class="1004" name="U_opt_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="3"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_opt_addr/25 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_182_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/25 "/>
</bind>
</comp>

<comp id="232" class="1004" name="switch_point_addr_3_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="switch_point_addr_3/27 "/>
</bind>
</comp>

<comp id="239" class="1004" name="switch_point_addr_4_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="switch_point_addr_4/28 "/>
</bind>
</comp>

<comp id="250" class="1005" name="invdar_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="invdar_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="ll_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ll (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="ll_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ll/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="level_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="level (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="level_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="level/4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="1"/>
<pin id="286" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i1_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="ii_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="ii_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/6 "/>
</bind>
</comp>

<comp id="306" class="1005" name="dist_matmul_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dist_matmul (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="dist_matmul_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="32" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dist_matmul/6 "/>
</bind>
</comp>

<comp id="318" class="1005" name="jj_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="jj_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/22 "/>
</bind>
</comp>

<comp id="329" class="1005" name="level_3_ph_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="level_3_ph (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="level_3_ph_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="2"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="32" slack="15"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="level_3_ph/26 "/>
</bind>
</comp>

<comp id="343" class="1005" name="level_3_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="level_3 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="level_3_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="32" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="level_3/27 "/>
</bind>
</comp>

<comp id="355" class="1005" name="kk_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="kk_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="4" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk/27 "/>
</bind>
</comp>

<comp id="367" class="1005" name="level_4_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="level_4 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="level_4_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="2"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="level_4/29 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="dist_matmul_1/7 dist_temp_temp/11 dist_temp/17 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="dist_matmul_2/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38/15 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_56/23 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_40/16 tmp_39/21 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_41/16 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_66_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_66/21 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="level_2/28 kk_1/29 "/>
</bind>
</comp>

<comp id="422" class="1005" name="reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dist_temp_temp dist_temp "/>
</bind>
</comp>

<comp id="430" class="1004" name="indvarinc_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_s_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="exitcond3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="ll_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ll_1/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_34_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="StgValue_57_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="exitcond2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_36_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_53_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_59_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_37_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="ii_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="exitcond1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="0" index="1" bw="3" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="ii_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_43_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="2"/>
<pin id="522" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_46_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_49_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="1"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_50_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_50/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_47_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_51_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sel_tmp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="4"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sel_tmp1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="3"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="dist_matmul_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="4"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dist_matmul_4/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sel_tmp5_demorgan_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="4"/>
<pin id="572" dir="0" index="1" bw="1" slack="3"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sel_tmp5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sel_tmp6_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="3"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="dist_matmul_5_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="32" slack="0"/>
<pin id="589" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dist_matmul_5/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="dist_matmul_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="4"/>
<pin id="595" dir="0" index="1" bw="32" slack="4"/>
<pin id="596" dir="0" index="2" bw="32" slack="0"/>
<pin id="597" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dist_matmul_3/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_0_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="9"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_load/16 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_39_to_int_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_39_to_int/21 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_42_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="0" index="3" bw="7" slack="0"/>
<pin id="613" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/21 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_62_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/21 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_41_to_int_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_41_to_int/21 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_54_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="11" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="0" index="2" bw="7" slack="0"/>
<pin id="629" dir="0" index="3" bw="7" slack="0"/>
<pin id="630" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/21 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_68_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/21 "/>
</bind>
</comp>

<comp id="639" class="1004" name="notlhs_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="11" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/21 "/>
</bind>
</comp>

<comp id="645" class="1004" name="notrhs_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="52" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/21 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_63_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_63/21 "/>
</bind>
</comp>

<comp id="657" class="1004" name="notlhs1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="11" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/21 "/>
</bind>
</comp>

<comp id="663" class="1004" name="notrhs1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="52" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/21 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_64_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_64/21 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_65_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_65/21 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_67_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_67/21 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_44_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="12"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/21 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_45_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="13"/>
<pin id="695" dir="0" index="1" bw="5" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/21 "/>
</bind>
</comp>

<comp id="699" class="1004" name="level_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="13"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="level_1/21 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_48_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_48/21 "/>
</bind>
</comp>

<comp id="710" class="1004" name="exitcond_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="0"/>
<pin id="712" dir="0" index="1" bw="3" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/22 "/>
</bind>
</comp>

<comp id="716" class="1004" name="jj_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_1/22 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_55_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/22 "/>
</bind>
</comp>

<comp id="727" class="1004" name="StgValue_175_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="2"/>
<pin id="729" dir="0" index="1" bw="32" slack="15"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/22 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_52_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/26 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_57_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/27 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_58_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58/27 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_69_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="31" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="0" index="3" bw="6" slack="0"/>
<pin id="755" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/28 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="31" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/28 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_60_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60/28 "/>
</bind>
</comp>

<comp id="771" class="1004" name="level_5_cast_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="level_5_cast/29 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_61_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/29 "/>
</bind>
</comp>

<comp id="782" class="1005" name="roh_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="2"/>
<pin id="784" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="roh_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="indvarinc_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="0"/>
<pin id="789" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="798" class="1005" name="ll_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="0"/>
<pin id="800" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ll_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="p_0_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="810" class="1005" name="switch_point_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="15"/>
<pin id="812" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="switch_point_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="0"/>
<pin id="820" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_36_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="1"/>
<pin id="825" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="830" class="1005" name="switch_point_addr_2_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="1"/>
<pin id="832" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="switch_point_addr_2 "/>
</bind>
</comp>

<comp id="835" class="1005" name="switch_point_load_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="12"/>
<pin id="837" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="switch_point_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_37_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="848" class="1005" name="ii_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="0"/>
<pin id="850" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_43_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="860" class="1005" name="U_addr_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="4" slack="1"/>
<pin id="862" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="V_Gen_a_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="1"/>
<pin id="867" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V_Gen_a_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="U_unc_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="4" slack="1"/>
<pin id="872" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_unc_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="dist_array_addr_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="4" slack="1"/>
<pin id="877" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dist_array_addr_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_47_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="3"/>
<pin id="882" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="886" class="1005" name="V_Gen_a_load_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_Gen_a_load "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_51_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="3"/>
<pin id="894" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="897" class="1005" name="dist_matmul_3_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dist_matmul_3 "/>
</bind>
</comp>

<comp id="902" class="1005" name="U_unc_load_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_unc_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="dist_array_load_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="6"/>
<pin id="909" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dist_array_load "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_38_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_40_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_41_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_67_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="2"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp_45_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="2"/>
<pin id="934" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="936" class="1005" name="level_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="2"/>
<pin id="938" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="level_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="jj_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="0"/>
<pin id="946" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_55_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="3"/>
<pin id="951" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="954" class="1005" name="U_addr_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="1"/>
<pin id="956" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_2 "/>
</bind>
</comp>

<comp id="959" class="1005" name="U_load_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_load_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="switch_point_addr_3_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="4" slack="1"/>
<pin id="969" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="switch_point_addr_3 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="976" class="1005" name="level_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="4" slack="1"/>
<pin id="978" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="level_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="switch_point_addr_4_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="4" slack="1"/>
<pin id="983" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="switch_point_addr_4 "/>
</bind>
</comp>

<comp id="986" class="1005" name="kk_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="4" slack="1"/>
<pin id="988" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="131" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="212" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="272" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="342"><net_src comp="332" pin="6"/><net_sink comp="329" pin=0"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="353"><net_src comp="329" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="20" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="377"><net_src comp="343" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="378"><net_src comp="371" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="383"><net_src comp="306" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="179" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="306" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="179" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="192" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="392"><net_src comp="306" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="401"><net_src comp="158" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="402" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="355" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="379" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="434"><net_src comp="254" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="14" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="254" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="445"><net_src comp="254" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="20" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="265" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="30" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="265" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="14" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="265" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="472"><net_src comp="288" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="44" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="288" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="276" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="489"><net_src comp="272" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="272" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="56" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="485" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="299" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="299" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="30" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="299" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="14" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="503" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="272" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="299" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="534"><net_src comp="503" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="544"><net_src comp="158" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="36" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="158" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="34" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="379" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="306" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="60" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="385" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="562" pin="3"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="306" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="585" pin="3"/><net_sink comp="593" pin=2"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="607"><net_src comp="402" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="64" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="66" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="68" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="621"><net_src comp="604" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="631"><net_src comp="64" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="66" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="622" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="608" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="70" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="618" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="72" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="639" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="625" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="70" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="635" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="72" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="657" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="651" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="411" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="36" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="692"><net_src comp="687" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="697"><net_src comp="272" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="74" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="272" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="36" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="714"><net_src comp="322" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="30" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="322" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="14" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="322" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="731"><net_src comp="422" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="131" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="36" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="732" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="743"><net_src comp="359" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="12" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="359" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="756"><net_src comp="82" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="131" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="36" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="84" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="764"><net_src comp="750" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="86" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="416" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="774"><net_src comp="771" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="779"><net_src comp="131" pin="7"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="36" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="775" pin="2"/><net_sink comp="131" pin=4"/></net>

<net id="785"><net_src comp="106" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="790"><net_src comp="430" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="801"><net_src comp="453" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="806"><net_src comp="102" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="813"><net_src comp="138" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="821"><net_src comp="474" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="826"><net_src comp="480" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="833"><net_src comp="145" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="838"><net_src comp="131" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="843"><net_src comp="497" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="851"><net_src comp="513" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="856"><net_src comp="519" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="863"><net_src comp="165" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="868"><net_src comp="172" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="873"><net_src comp="185" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="878"><net_src comp="198" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="883"><net_src comp="540" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="889"><net_src comp="179" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="895"><net_src comp="546" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="900"><net_src comp="593" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="905"><net_src comp="192" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="910"><net_src comp="118" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="915"><net_src comp="393" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="920"><net_src comp="402" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="925"><net_src comp="405" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="931"><net_src comp="681" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="693" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="699" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="947"><net_src comp="716" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="952"><net_src comp="722" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="957"><net_src comp="212" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="962"><net_src comp="158" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="970"><net_src comp="232" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="975"><net_src comp="760" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="416" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="984"><net_src comp="239" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="989"><net_src comp="416" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="359" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: U_opt | {25 }
 - Input state : 
	Port: sph_dec : V_Gen_a | {6 7 }
	Port: sph_dec : roh | {1 }
	Port: sph_dec : U_unc | {6 11 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		dist_array_addr : 2
		StgValue_39 : 3
		tmp_s : 1
		StgValue_43 : 2
	State 3
		exitcond3 : 1
		ll_1 : 1
		StgValue_49 : 2
		tmp_34 : 1
		switch_point_addr_1 : 2
		StgValue_53 : 3
		StgValue_57 : 1
	State 4
		exitcond2 : 1
		i : 1
		StgValue_64 : 2
		tmp_36 : 1
		switch_point_addr_2 : 2
		switch_point_load : 3
	State 5
		StgValue_73 : 1
	State 6
		ii_cast : 1
		exitcond1 : 1
		ii_1 : 1
		StgValue_84 : 2
		tmp_43 : 2
		tmp_46 : 1
		U_addr_1 : 2
		U_load : 3
		tmp_49 : 2
		tmp_50 : 3
		V_Gen_a_addr : 4
		V_Gen_a_load : 5
		U_unc_load : 1
		dist_array_load : 1
	State 7
		tmp_47 : 1
		dist_matmul_1 : 1
		tmp_51 : 1
		dist_matmul_2 : 1
	State 8
	State 9
	State 10
		dist_matmul_3 : 1
	State 11
		dist_temp_temp : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_40 : 1
		tmp_41 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_39_to_int : 1
		tmp_42 : 2
		tmp_62 : 2
		tmp_54 : 1
		tmp_68 : 1
		notlhs : 3
		notrhs : 3
		tmp_63 : 4
		notlhs1 : 2
		notrhs1 : 2
		tmp_64 : 3
		tmp_65 : 4
		tmp_66 : 1
		tmp_67 : 4
		StgValue_154 : 4
		StgValue_156 : 1
		StgValue_159 : 1
		tmp_48 : 1
		dist_array_addr_2 : 2
		StgValue_163 : 3
	State 22
		exitcond : 1
		jj_1 : 1
		StgValue_170 : 2
		tmp_55 : 1
		U_addr_2 : 2
		U_load_1 : 3
	State 23
		tmp_56 : 1
	State 24
	State 25
		StgValue_182 : 1
	State 26
		tmp_52 : 1
		StgValue_186 : 2
		level_3_ph : 1
	State 27
		tmp_57 : 1
		StgValue_194 : 2
		tmp_58 : 1
		switch_point_addr_3 : 2
		switch_point_load_2 : 3
	State 28
		tmp_69 : 1
		icmp : 2
		StgValue_204 : 3
		tmp_60 : 1
		switch_point_addr_4 : 2
		switch_point_load_3 : 3
	State 29
		tmp_61 : 1
		StgValue_213 : 2
		level_4 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   dadd   |        grp_fu_405        |    3    |   445   |   782   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_379        |    2    |   227   |   214   |
|          |        grp_fu_385        |    2    |   227   |   214   |
|----------|--------------------------|---------|---------|---------|
|  sitofp  |        grp_fu_397        |    0    |   128   |   341   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_416        |    0    |    0    |    12   |
|          |     indvarinc_fu_430     |    0    |    0    |    12   |
|          |        ll_1_fu_453       |    0    |    0    |    12   |
|          |         i_fu_474         |    0    |    0    |    15   |
|          |        ii_1_fu_513       |    0    |    0    |    12   |
|    add   |       tmp_49_fu_530      |    0    |    0    |    39   |
|          |       tmp_44_fu_687      |    0    |    0    |    39   |
|          |      level_1_fu_699      |    0    |    0    |    39   |
|          |        jj_1_fu_716       |    0    |    0    |    12   |
|          |       tmp_52_fu_732      |    0    |    0    |    39   |
|          |       tmp_61_fu_775      |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_393        |    3    |   128   |   135   |
|----------|--------------------------|---------|---------|---------|
|   dcmp   |       tmp_66_fu_411      |    0    |   130   |   118   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_s_fu_441       |    0    |    0    |    9    |
|          |     exitcond3_fu_447     |    0    |    0    |    9    |
|          |     exitcond2_fu_468     |    0    |    0    |    11   |
|          |     exitcond1_fu_507     |    0    |    0    |    9    |
|          |       tmp_43_fu_519      |    0    |    0    |    20   |
|          |       tmp_47_fu_540      |    0    |    0    |    20   |
|          |       tmp_51_fu_546      |    0    |    0    |    20   |
|   icmp   |       notlhs_fu_639      |    0    |    0    |    13   |
|          |       notrhs_fu_645      |    0    |    0    |    29   |
|          |      notlhs1_fu_657      |    0    |    0    |    13   |
|          |      notrhs1_fu_663      |    0    |    0    |    29   |
|          |       tmp_45_fu_693      |    0    |    0    |    20   |
|          |      exitcond_fu_710     |    0    |    0    |    9    |
|          |       tmp_57_fu_739      |    0    |    0    |    9    |
|          |        icmp_fu_760       |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|   fpext  |        grp_fu_402        |    0    |   100   |   138   |
|----------|--------------------------|---------|---------|---------|
|          |   dist_matmul_4_fu_562   |    0    |    0    |    32   |
|  select  |   dist_matmul_5_fu_585   |    0    |    0    |    32   |
|          |   dist_matmul_3_fu_593   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    sub   |       tmp_37_fu_497      |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |      sel_tmp1_fu_557     |    0    |    0    |    2    |
|    and   |      sel_tmp6_fu_580     |    0    |    0    |    2    |
|          |       tmp_65_fu_675      |    0    |    0    |    2    |
|          |       tmp_67_fu_681      |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          | sel_tmp5_demorgan_fu_570 |    0    |    0    |    2    |
|    or    |       tmp_63_fu_651      |    0    |    0    |    2    |
|          |       tmp_64_fu_669      |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |      sel_tmp_fu_552      |    0    |    0    |    2    |
|          |      sel_tmp5_fu_574     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |   roh_read_read_fu_106   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_436        |    0    |    0    |    0    |
|          |       tmp_34_fu_459      |    0    |    0    |    0    |
|          |      ii_cast_fu_503      |    0    |    0    |    0    |
|   zext   |       tmp_46_fu_525      |    0    |    0    |    0    |
|          |       tmp_55_fu_722      |    0    |    0    |    0    |
|          |       tmp_58_fu_745      |    0    |    0    |    0    |
|          |       tmp_60_fu_766      |    0    |    0    |    0    |
|          |    level_5_cast_fu_771   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_36_fu_480      |    0    |    0    |    0    |
|   sext   |       tmp_50_fu_535      |    0    |    0    |    0    |
|          |       tmp_48_fu_705      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    shl   |       tmp_53_fu_485      |    0    |    0    |    0    |
|          |       tmp_59_fu_491      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_42_fu_608      |    0    |    0    |    0    |
|partselect|       tmp_54_fu_625      |    0    |    0    |    0    |
|          |       tmp_69_fu_750      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_62_fu_618      |    0    |    0    |    0    |
|          |       tmp_68_fu_635      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    10   |   1385  |   2605  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|      U     |    0   |   64   |    6   |
| dist_array |    0   |   64   |    6   |
|switch_point|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |   128  |   12   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      U_addr_1_reg_860     |    4   |
|      U_addr_2_reg_954     |    4   |
|      U_load_1_reg_959     |   32   |
|     U_unc_addr_reg_870    |    4   |
|     U_unc_load_reg_902    |   32   |
|    V_Gen_a_addr_reg_865   |    8   |
|    V_Gen_a_load_reg_886   |   32   |
| dist_array_addr_1_reg_875 |    4   |
|  dist_array_load_reg_907  |   32   |
|   dist_matmul_3_reg_897   |   32   |
|    dist_matmul_reg_306    |   32   |
|         i1_reg_284        |    6   |
|         i_reg_818         |    6   |
|        icmp_reg_972       |    1   |
|        ii_1_reg_848       |    4   |
|         ii_reg_295        |    4   |
|     indvarinc_reg_787     |    4   |
|       invdar_reg_250      |    4   |
|        jj_1_reg_944       |    4   |
|         jj_reg_318        |    4   |
|        kk_1_reg_986       |    4   |
|         kk_reg_355        |    4   |
|      level_1_reg_936      |   32   |
|      level_2_reg_976      |    4   |
|     level_3_ph_reg_329    |   32   |
|      level_3_reg_343      |   32   |
|      level_4_reg_367      |   32   |
|       level_reg_272       |   32   |
|        ll_1_reg_798       |    4   |
|         ll_reg_261        |    4   |
|        p_0_reg_803        |   32   |
|          reg_422          |   32   |
|      roh_read_reg_782     |   32   |
|switch_point_addr_2_reg_830|    4   |
|switch_point_addr_3_reg_967|    4   |
|switch_point_addr_4_reg_981|    4   |
| switch_point_addr_reg_810 |    4   |
| switch_point_load_reg_835 |   32   |
|       tmp_36_reg_823      |   64   |
|       tmp_37_reg_840      |   32   |
|       tmp_38_reg_912      |   32   |
|       tmp_40_reg_917      |   64   |
|       tmp_41_reg_922      |   64   |
|       tmp_43_reg_853      |    1   |
|       tmp_45_reg_932      |    1   |
|       tmp_47_reg_880      |    1   |
|       tmp_51_reg_892      |    1   |
|       tmp_55_reg_949      |   64   |
|       tmp_67_reg_928      |    1   |
+---------------------------+--------+
|           Total           |   902  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_118  |  p0  |   4  |   4  |   16   ||    21   |
|  grp_access_fu_118  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_131  |  p0  |   6  |   4  |   24   ||    33   |
|  grp_access_fu_131  |  p1  |   3  |  32  |   96   ||    15   |
|  grp_access_fu_131  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_158  |  p0  |   5  |   4  |   20   ||    27   |
|  grp_access_fu_179  |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_192  |  p0  |   2  |   4  |    8   ||    9    |
|    level_reg_272    |  p0  |   2  |  32  |   64   ||    9    |
| dist_matmul_reg_306 |  p0  |   2  |  32  |   64   ||    9    |
|      kk_reg_355     |  p0  |   2  |   4  |    8   ||    9    |
|      grp_fu_379     |  p0  |   4  |  32  |   128  ||    21   |
|      grp_fu_379     |  p1  |   4  |  32  |   128  ||    21   |
|      grp_fu_385     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_397     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_402     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_405     |  p0  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   956  || 11.4145 ||   237   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    -   |  1385  |  2605  |
|   Memory  |    2   |    -   |    -   |   128  |   12   |
|Multiplexer|    -   |    -   |   11   |    -   |   237  |
|  Register |    -   |    -   |    -   |   902  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   10   |   11   |  2415  |  2854  |
+-----------+--------+--------+--------+--------+--------+
