/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [4:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(in_data[130] & celloutsig_1_3z[3]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z[1] & celloutsig_0_1z[1]);
  assign celloutsig_0_3z = ~in_data[34];
  assign celloutsig_0_18z = ~celloutsig_0_17z[1];
  assign celloutsig_1_19z = celloutsig_1_18z[5] | celloutsig_1_13z[3];
  assign celloutsig_0_11z = in_data[89] | celloutsig_0_1z[1];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_6z[2:0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_9z[5:1];
  assign celloutsig_0_2z = { in_data[12:0], celloutsig_0_1z } % { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[143] ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_0_15z = celloutsig_0_5z ? in_data[11:2] : { in_data[49:43], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_5z } << { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[38:34] << celloutsig_0_0z;
  assign celloutsig_1_2z = celloutsig_1_1z >>> in_data[130:126];
  assign celloutsig_1_13z = { celloutsig_1_5z[11:10], celloutsig_1_1z } >>> { celloutsig_1_2z[3], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[69:65] ~^ in_data[79:75];
  assign celloutsig_1_5z = { celloutsig_1_2z[4:3], celloutsig_1_2z, celloutsig_1_1z } ~^ { in_data[144:143], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[19:16] ~^ celloutsig_0_0z[3:0];
  assign celloutsig_1_18z = celloutsig_1_13z[5:0] ~^ { in_data[141:137], celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_0z[2:0] ~^ _00_[11:9];
  assign celloutsig_0_17z = celloutsig_0_9z[3:1] ~^ { _00_[2:1], celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_15z[3], _01_, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_1z } ~^ { celloutsig_0_2z[14:6], celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_27z = celloutsig_0_9z ~^ celloutsig_0_24z[7:2];
  assign celloutsig_0_28z = celloutsig_0_24z[16:13] ~^ celloutsig_0_24z[7:4];
  assign celloutsig_1_1z = in_data[165:161] ^ { in_data[180:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[11:8] ^ celloutsig_0_0z[4:1];
  assign celloutsig_1_6z = ~((celloutsig_1_3z[0] & in_data[136]) | (celloutsig_1_2z[1] & celloutsig_1_1z[0]));
  assign celloutsig_0_12z = ~((celloutsig_0_11z & celloutsig_0_5z) | (celloutsig_0_11z & celloutsig_0_0z[1]));
  assign celloutsig_0_21z = ~((celloutsig_0_2z[11] & _00_[9]) | (celloutsig_0_11z & celloutsig_0_1z[3]));
  assign celloutsig_1_0z = ~((in_data[142] & in_data[184]) | (in_data[191] & in_data[156]));
  assign { out_data[133:128], out_data[96], out_data[37:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
