# Approximate Multiplier RTL Design and Evaluation Project

This repository contains RTL implementations, verification scripts, and evaluation results for **four approximate multipliers** â€” MGER, ATCM, CLAM, and AMER â€” based on our design and experimental study

---

## ğŸ§  Project Goals

- Implement four representative approximate multipliers in Verilog
- Analyze architecture-specific design choices (compressors, top-down stages, error recovery)
- Measure functional accuracy (NMED, MRED) using Python testbenches
- Evaluate PPA (Power, Performance, Area) using Vivado and Synopsys DC

---

## ğŸ§© Implemented Architectures

| Name   | Key Techniques |
|--------|----------------|
| **MGER**  | Top-down block partitioning (High/Mid/Low), 4:2/6:2/8:2 probabilistic compressors |
| **ATCM1** | iCAC + OR-based correction, stage-wise ATC logic |
| **CLAM2** | Significance-Driven Logic Compression (SDLC), XOR-free OR logic |
| **AMER_4b** | Explicit error generation, error vector accumulation + partial correction |

Each architecture is optimized for specific trade-offs between **area, delay, power, and accuracy**.

---

## ğŸ”¬ Accuracy Metrics

All 8Ã—8 input combinations (2Â¹â¶) evaluated for:

- **ED**: Error Distance  
- **MED / NMED**: Mean Error Distance, Normalized  
- **MRED**: Mean Relative Error Distance  
- **PSNR**: Image-based quality (512Ã—512 grayscale test image)

---

## âš™ï¸ PPA Evaluation Setup

- **Synthesis tools**: Vivado (FPGA), Synopsys Design Compiler (ASIC 40nm)
- **Metrics**:
  - Power (Î¼W), Area (LUT or Î¼mÂ²), Delay (ns)
  - Comparison with Wallace Tree (exact) multiplier

---

## ğŸ“Š Key Results Summary

| Structure | MRED â†“ | Power â†“ | Area â†“ | Delay â†“ | PSNR (dB) â†‘ |
|-----------|--------|---------|--------|---------|-------------|
| MGER      | â­ Best | Mid     | High    | Mid     | 44.19       |
| ATCM1     | Good   | High    | Mid   | Good  | 42.80       |
| CLAM2     | Good   | High    | Low   | Slow    | 42.55       |
| AMER_4b   | Mid    | â­ Best | Mid  | â­ Best  | 36.17       |

> âœ… Trade-offs observed between error tolerance and hardware efficiency

---

## ğŸ“š Reference

---

## ğŸ“š References

[1] Yi Guo, Heming Sun, Li Guo and Shinji Kimura,  
â€œLow-Cost Approximate Multiplier Design using Probability-Driven Inexact Compressors,â€  
IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2018.

[2] Tongxin Yang, Tomoaki Ukezono and Toshinori Sato,  
â€œLow-Power and High-Speed Approximate Multiplier Design with a Tree Compressor,â€  
IEEE 35th International Conference on Computer Design (ICCD), 2017.

[3] Issa Qiqieh, Rishad Shafik, Ghaith Tarawneh, Danil Sokolov and Alex Yakovlev,  
â€œEnergy-Efficient Approximate Multiplier Design using Bit Significance-Driven Logic Compression,â€  
Design, Automation and Test in Europe (DATE), 2017.

[4] C. Liu, J. Han, and F. Lombardi,  
â€œA Low-Power, High-Performance Approximate Multiplier with Configurable Partial Error Recovery,â€  
Design, Automation & Test in Europe (DATE), 2014.

[5] J. Liang, J. Han, and F. Lombardi,  
â€œNew Metrics for the Reliability of Approximate and Probabilistic Adders,â€  
IEEE Transactions on Computers, vol. 62, no. 9, pp. 1760â€“1771, 2013.

[6] Z. Yang, J. Han, and F. Lombardi,  
â€œApproximate Compressors for Error Resilient Multiplier Design,â€  
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pp. 183â€“186, 2015.


---

## ğŸ§‘â€ğŸ’» Author

Designed by **Changhyun Jo**, Inha University EE  
Contact: kil0886@naver.com
GitHub: [github.com/joyua](https://github.com/joyua)

> â€œExploring architectural design for approximate computing â€” when efficiency matters more than perfection.â€
