<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P_29_Memory_IPCore.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Memory_IP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Memory_IP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Memory_IP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Memory_IP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_IP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory_IP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Memory_IP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Memory_IP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Memory_IP_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Memory_IP_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_IP_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Memory_IP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_vtb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1384387344" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1384387344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384387344" xil_pn:in_ck="-3434063420436857963" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1384387344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Memory_IP.vhd"/>
      <outfile xil_pn:name="Memory_vtb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384387344" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8176342434908907418" xil_pn:start_ts="1384387344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384387344" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2244177504076883940" xil_pn:start_ts="1384387344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384387344" xil_pn:in_ck="-2675820051157802976" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="901550644114964480" xil_pn:start_ts="1384387344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384387344" xil_pn:in_ck="-122558445955308819" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1384387344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Memory_IP.vhd"/>
      <outfile xil_pn:name="Memory_vtb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384387348" xil_pn:in_ck="-122558445955308819" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="689304863619593174" xil_pn:start_ts="1384387344">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384386252" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1384386252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384386252" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4208127487827947562" xil_pn:start_ts="1384386252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384386252" xil_pn:in_ck="-2675820051157802976" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="901550644114964480" xil_pn:start_ts="1384386252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Memory.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384386252" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1220134014486680788" xil_pn:start_ts="1384386252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384386252" xil_pn:in_ck="3931658680340266639" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1384386252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384386252" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4589287960521684938" xil_pn:start_ts="1384386252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384386275" xil_pn:in_ck="7033712173384135609" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1340710514059836771" xil_pn:start_ts="1384386267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Memory_IP.lso"/>
      <outfile xil_pn:name="Memory_IP.ngc"/>
      <outfile xil_pn:name="Memory_IP.ngr"/>
      <outfile xil_pn:name="Memory_IP.prj"/>
      <outfile xil_pn:name="Memory_IP.stx"/>
      <outfile xil_pn:name="Memory_IP.syr"/>
      <outfile xil_pn:name="Memory_IP.xst"/>
      <outfile xil_pn:name="Memory_IP_vhdl.prj"/>
      <outfile xil_pn:name="Memory_IP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
