{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669874018590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669874018593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 00:53:38 2022 " "Processing started: Thu Dec 01 00:53:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669874018593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874018593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874018593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669874018959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669874018959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v " "Found entity 1: lhnRISC621_v" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v_tb " "Found entity 1: lhnRISC621_v_tb" {  } { { "lhnRISC621_v_tb.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_ir2assembly_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_ir2assembly_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_ir2assembly_v " "Found entity 1: lhn_ir2assembly_v" {  } { { "lhn_ir2assembly_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_mm " "Found entity 1: lhn_mm" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_v " "Found entity 1: lhn_pll_v" {  } { { "lhn_pll_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_pll_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_3_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_3_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v " "Found entity 1: lhn_pll_3_v" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_v " "Found entity 1: lhn_cache_v" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cam_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cam_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_CAM_v " "Found entity 1: lhn_CAM_v" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_3to8_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_3to8_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_3to8_dec " "Found entity 1: lhn_3to8_dec" {  } { { "lhn_3to8_dec.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_3to8_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_2w_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_2w_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_2w_v " "Found entity 1: lhn_cache_2w_v" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Top_Wrapper " "Found entity 1: FPGA_Top_Wrapper" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock_pin lhnRISC621_v.v(55) " "Verilog HDL Implicit Net warning at lhnRISC621_v.v(55): created implicit net for \"Clock_pin\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Done_core2 FPGA_Top_Wrapper.v(35) " "Verilog HDL Implicit Net warning at FPGA_Top_Wrapper.v(35): created implicit net for \"Done_core2\"" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Top_Wrapper " "Elaborating entity \"FPGA_Top_Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669874024652 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Done_core0 FPGA_Top_Wrapper.v(8) " "Verilog HDL warning at FPGA_Top_Wrapper.v(8): object Done_core0 used but never assigned" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1669874024652 "|FPGA_Top_Wrapper"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Display_core0 FPGA_Top_Wrapper.v(10) " "Verilog HDL warning at FPGA_Top_Wrapper.v(10): object Display_core0 used but never assigned" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1669874024652 "|FPGA_Top_Wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "array_size FPGA_Top_Wrapper.v(12) " "Verilog HDL or VHDL warning at FPGA_Top_Wrapper.v(12): object \"array_size\" assigned a value but never read" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669874024652 "|FPGA_Top_Wrapper"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "FPGA_Top_Wrapper.v(65) " "Verilog HDL Case Statement warning at FPGA_Top_Wrapper.v(65): can't check case statement for completeness because the case expression has too many possible states" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 65 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1669874024654 "|FPGA_Top_Wrapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Display_core0 0 FPGA_Top_Wrapper.v(10) " "Net \"Display_core0\" at FPGA_Top_Wrapper.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669874024655 "|FPGA_Top_Wrapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Done_core0 0 FPGA_Top_Wrapper.v(8) " "Net \"Done_core0\" at FPGA_Top_Wrapper.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669874024656 "|FPGA_Top_Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhnRISC621_v lhnRISC621_v:risc_inst_0 " "Elaborating entity \"lhnRISC621_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\"" {  } { { "FPGA_Top_Wrapper.v" "risc_inst_0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 lhnRISC621_v.v(63) " "Verilog HDL assignment warning at lhnRISC621_v.v(63): truncated value with size 32 to match size of target (14)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669874024665 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 lhnRISC621_v.v(390) " "Verilog HDL assignment warning at lhnRISC621_v.v(390): truncated value with size 14 to match size of target (12)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669874024681 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_2w_v lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache " "Elaborating entity \"lhn_cache_2w_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\"" {  } { { "lhnRISC621_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_CAM_v lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0 " "Elaborating entity \"lhn_CAM_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\"" {  } { { "lhn_cache_2w_v.v" "my_cam0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024814 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024819 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024820 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024821 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024821 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024821 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024821 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024821 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024821 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_mm lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram " "Elaborating entity \"lhn_mm\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\"" {  } { { "lhn_cache_2w_v.v" "my_ram" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab11_core1.mif " "Parameter \"init_file\" = \"lab11_core1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024901 ""}  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669874024901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fli1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fli1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fli1 " "Found entity 1: altsyncram_fli1" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874024944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874024944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fli1 lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated " "Elaborating entity \"altsyncram_fli1\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_v lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache " "Elaborating entity \"lhn_cache_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\"" {  } { { "lhn_cache_2w_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\"" {  } { { "lhn_cache_v.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\"" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874024989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874024989 ""}  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669874024989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6g1 " "Found entity 1: altsyncram_h6g1" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874025025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874025025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6g1 lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated " "Elaborating entity \"altsyncram_h6g1\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_3to8_dec lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_3to8_dec:my_dec " "Elaborating entity \"lhn_3to8_dec\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_3to8_dec:my_dec\"" {  } { { "lhn_cache_2w_v.v" "my_dec" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_ir2assembly_v lhnRISC621_v:risc_inst_0\|lhn_ir2assembly_v:IWdecode " "Elaborating entity \"lhn_ir2assembly_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_ir2assembly_v:IWdecode\"" {  } { { "lhnRISC621_v.v" "IWdecode" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhnRISC621_v lhnRISC621_v:risc_inst_1 " "Elaborating entity \"lhnRISC621_v\" for hierarchy \"lhnRISC621_v:risc_inst_1\"" {  } { { "FPGA_Top_Wrapper.v" "risc_inst_1" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 lhnRISC621_v.v(63) " "Verilog HDL assignment warning at lhnRISC621_v.v(63): truncated value with size 32 to match size of target (14)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669874025054 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 lhnRISC621_v.v(390) " "Verilog HDL assignment warning at lhnRISC621_v.v(390): truncated value with size 14 to match size of target (12)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669874025068 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_2w_v lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache " "Elaborating entity \"lhn_cache_2w_v\" for hierarchy \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\"" {  } { { "lhnRISC621_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_mm lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram " "Elaborating entity \"lhn_mm\" for hierarchy \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\"" {  } { { "lhn_cache_2w_v.v" "my_ram" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab11_core2.mif " "Parameter \"init_file\" = \"lab11_core2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025260 ""}  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669874025260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gli1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gli1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gli1 " "Found entity 1: altsyncram_gli1" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874025294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874025294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gli1 lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated " "Elaborating entity \"altsyncram_gli1\" for hierarchy \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_pll_3_v lhn_pll_3_v:my_pll " "Elaborating entity \"lhn_pll_3_v\" for hierarchy \"lhn_pll_3_v:my_pll\"" {  } { { "FPGA_Top_Wrapper.v" "my_pll" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll lhn_pll_3_v:my_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"lhn_pll_3_v:my_pll\|altpll:altpll_component\"" {  } { { "lhn_pll_3_v.v" "altpll_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhn_pll_3_v:my_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"lhn_pll_3_v:my_pll\|altpll:altpll_component\"" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhn_pll_3_v:my_pll\|altpll:altpll_component " "Instantiated megafunction \"lhn_pll_3_v:my_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1667 " "Parameter \"clk1_phase_shift\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 3333 " "Parameter \"clk2_phase_shift\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lhn_pll_3_v " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lhn_pll_3_v\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669874025371 ""}  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669874025371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lhn_pll_3_v_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lhn_pll_3_v_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v_altpll " "Found entity 1: lhn_pll_3_v_altpll" {  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/lhn_pll_3_v_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669874025407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874025407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_pll_3_v_altpll lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated " "Elaborating entity \"lhn_pll_3_v_altpll\" for hierarchy \"lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874025407 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[0\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[1\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[2\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[3\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[4\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[5\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[6\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[7\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[8\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[9\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[10\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[11\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[12\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[13\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[0\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[1\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[2\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[3\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[4\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[5\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[6\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[7\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[8\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[9\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[10\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[11\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[12\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[13\] " "Synthesized away node \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_gli1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_gli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_gli1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025603 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669874025603 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669874025603 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|cache_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|cache_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669874025690 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|cache_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|mem_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|mem_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669874025690 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|mem_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1669874025690 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[0\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[1\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[2\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[3\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[4\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[4\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[5\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[5\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[6\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[6\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[7\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[7\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[8\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[8\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[9\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[9\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[10\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[10\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[11\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[11\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[12\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[12\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[13\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[13\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669874025746 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669874025746 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[0\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[1\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[2\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[3\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[4\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[5\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[6\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[7\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[8\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[9\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[10\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[11\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[12\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[13\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[0\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[1\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[2\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[3\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[4\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[5\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[6\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[7\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[8\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[9\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[10\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[11\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[12\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[13\] " "Synthesized away node \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_fli1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_fli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/altsyncram_fli1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } } { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } } { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_mm:my_ram|altsyncram:altsyncram_component|altsyncram_fli1:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669874025824 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/db/lhn_pll_3_v_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 98 0 0 } } { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874025824 "|FPGA_Top_Wrapper|lhn_pll_3_v:my_pll|altpll:altpll_component|lhn_pll_3_v_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669874025824 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669874025824 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669874025940 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[0\] GND " "Pin \"Display_pin\[0\]\" is stuck at GND" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669874025949 "|FPGA_Top_Wrapper|Display_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[1\] GND " "Pin \"Display_pin\[1\]\" is stuck at GND" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669874025949 "|FPGA_Top_Wrapper|Display_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[2\] GND " "Pin \"Display_pin\[2\]\" is stuck at GND" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669874025949 "|FPGA_Top_Wrapper|Display_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[3\] GND " "Pin \"Display_pin\[3\]\" is stuck at GND" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669874025949 "|FPGA_Top_Wrapper|Display_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[4\] GND " "Pin \"Display_pin\[4\]\" is stuck at GND" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669874025949 "|FPGA_Top_Wrapper|Display_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[5\] GND " "Pin \"Display_pin\[5\]\" is stuck at GND" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669874025949 "|FPGA_Top_Wrapper|Display_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[6\] GND " "Pin \"Display_pin\[6\]\" is stuck at GND" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669874025949 "|FPGA_Top_Wrapper|Display_pin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[7\] GND " "Pin \"Display_pin\[7\]\" is stuck at GND" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669874025949 "|FPGA_Top_Wrapper|Display_pin[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669874025949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1537 " "1537 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669874025957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669874026116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669874026116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn_pin " "No output dependent on input pin \"Resetn_pin\"" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874026208 "|FPGA_Top_Wrapper|Resetn_pin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_pin " "No output dependent on input pin \"Clock_pin\"" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874026208 "|FPGA_Top_Wrapper|Clock_pin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[0\] " "No output dependent on input pin \"SW_pin\[0\]\"" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874026208 "|FPGA_Top_Wrapper|SW_pin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[1\] " "No output dependent on input pin \"SW_pin\[1\]\"" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874026208 "|FPGA_Top_Wrapper|SW_pin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[2\] " "No output dependent on input pin \"SW_pin\[2\]\"" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874026208 "|FPGA_Top_Wrapper|SW_pin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[3\] " "No output dependent on input pin \"SW_pin\[3\]\"" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874026208 "|FPGA_Top_Wrapper|SW_pin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[4\] " "No output dependent on input pin \"SW_pin\[4\]\"" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669874026208 "|FPGA_Top_Wrapper|SW_pin[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669874026208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669874026208 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669874026208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669874026208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669874026230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 00:53:46 2022 " "Processing ended: Thu Dec 01 00:53:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669874026230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669874026230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669874026230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669874026230 ""}
