
Holiday-Card-2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c8c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08004d44  08004d44  00005d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e2c  08004e2c  00006014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004e2c  08004e2c  00006014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004e2c  08004e2c  00006014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e2c  08004e2c  00005e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e30  08004e30  00005e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08004e34  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  20000014  08004e48  00006014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  08004e48  00006410  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e349  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002336  00000000  00000000  00014385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  000166c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b5b  00000000  00000000  00017578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002ee7  00000000  00000000  000180d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fda8  00000000  00000000  0001afba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094e49  00000000  00000000  0002ad62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bfbab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000350c  00000000  00000000  000bfbf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000c30fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000014 	.word	0x20000014
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08004d2c 	.word	0x08004d2c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000018 	.word	0x20000018
 80000fc:	08004d2c 	.word	0x08004d2c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021e:	f000 fe8f 	bl	8000f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000222:	f000 f84b 	bl	80002bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000226:	f000 fb5b 	bl	80008e0 <MX_GPIO_Init>
  MX_RTC_Init();
 800022a:	f000 f91b 	bl	8000464 <MX_RTC_Init>
  MX_TIM14_Init();
 800022e:	f000 fadf 	bl	80007f0 <MX_TIM14_Init>
  MX_TIM16_Init();
 8000232:	f000 fb2b 	bl	800088c <MX_TIM16_Init>
  MX_TIM1_Init();
 8000236:	f000 f981 	bl	800053c <MX_TIM1_Init>
  MX_ADC1_Init();
 800023a:	f000 f8a7 	bl	800038c <MX_ADC1_Init>
  MX_TIM3_Init();
 800023e:	f000 fa53 	bl	80006e8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	// Always calibrate ADC first
	HAL_ADCEx_Calibration_Start(&hadc1);
 8000242:	4b16      	ldr	r3, [pc, #88]	@ (800029c <main+0x84>)
 8000244:	0018      	movs	r0, r3
 8000246:	f001 ff7f 	bl	8002148 <HAL_ADCEx_Calibration_Start>

	// Start the conversion sequence
	HAL_ADC_Start(&hadc1);
 800024a:	4b14      	ldr	r3, [pc, #80]	@ (800029c <main+0x84>)
 800024c:	0018      	movs	r0, r3
 800024e:	f001 fa09 	bl	8001664 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 0xFFFF);
 8000252:	4a13      	ldr	r2, [pc, #76]	@ (80002a0 <main+0x88>)
 8000254:	4b11      	ldr	r3, [pc, #68]	@ (800029c <main+0x84>)
 8000256:	0011      	movs	r1, r2
 8000258:	0018      	movs	r0, r3
 800025a:	f001 fa51 	bl	8001700 <HAL_ADC_PollForConversion>
	uint32_t vrefint_raw = HAL_ADC_GetValue(&hadc1);
 800025e:	4b0f      	ldr	r3, [pc, #60]	@ (800029c <main+0x84>)
 8000260:	0018      	movs	r0, r3
 8000262:	f001 fae1 	bl	8001828 <HAL_ADC_GetValue>
 8000266:	0003      	movs	r3, r0
 8000268:	607b      	str	r3, [r7, #4]
	/*
	 * This macro calculates the vdda voltage (as a uint32_t representing the voltage in milliVolts)
	 * using the vref internal raw adc value, and the internal calibration value in ROM
	 */
	uint32_t vdda_voltage = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(vrefint_raw, ADC_RESOLUTION_12B);
 800026a:	4b0e      	ldr	r3, [pc, #56]	@ (80002a4 <main+0x8c>)
 800026c:	881b      	ldrh	r3, [r3, #0]
 800026e:	001a      	movs	r2, r3
 8000270:	4b0d      	ldr	r3, [pc, #52]	@ (80002a8 <main+0x90>)
 8000272:	4353      	muls	r3, r2
 8000274:	6879      	ldr	r1, [r7, #4]
 8000276:	0018      	movs	r0, r3
 8000278:	f7ff ff42 	bl	8000100 <__udivsi3>
 800027c:	0003      	movs	r3, r0
 800027e:	603b      	str	r3, [r7, #0]
	__NOP();
 8000280:	46c0      	nop			@ (mov r8, r8)
	 * Column is anode
	 * Row is cathode
	 * To turn on an LED, set the column high and the row low
	 */

	generate_BSRR_array(test_image1, test_row_array, test_column_array);
 8000282:	4a0a      	ldr	r2, [pc, #40]	@ (80002ac <main+0x94>)
 8000284:	490a      	ldr	r1, [pc, #40]	@ (80002b0 <main+0x98>)
 8000286:	4b0b      	ldr	r3, [pc, #44]	@ (80002b4 <main+0x9c>)
 8000288:	0018      	movs	r0, r3
 800028a:	f000 fc01 	bl	8000a90 <generate_BSRR_array>
	HAL_TIM_Base_Start_IT(&htim3);
 800028e:	4b0a      	ldr	r3, [pc, #40]	@ (80002b8 <main+0xa0>)
 8000290:	0018      	movs	r0, r3
 8000292:	f003 fbeb 	bl	8003a6c <HAL_TIM_Base_Start_IT>
	__NOP();
 8000296:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000298:	46c0      	nop			@ (mov r8, r8)
 800029a:	e7fd      	b.n	8000298 <main+0x80>
 800029c:	20000030 	.word	0x20000030
 80002a0:	0000ffff 	.word	0x0000ffff
 80002a4:	1fff75aa 	.word	0x1fff75aa
 80002a8:	00000bb8 	.word	0x00000bb8
 80002ac:	200002f4 	.word	0x200002f4
 80002b0:	200001f4 	.word	0x200001f4
 80002b4:	20000000 	.word	0x20000000
 80002b8:	2000010c 	.word	0x2000010c

080002bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002bc:	b590      	push	{r4, r7, lr}
 80002be:	b093      	sub	sp, #76	@ 0x4c
 80002c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c2:	2414      	movs	r4, #20
 80002c4:	193b      	adds	r3, r7, r4
 80002c6:	0018      	movs	r0, r3
 80002c8:	2334      	movs	r3, #52	@ 0x34
 80002ca:	001a      	movs	r2, r3
 80002cc:	2100      	movs	r1, #0
 80002ce:	f004 fd01 	bl	8004cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	0018      	movs	r0, r3
 80002d6:	2310      	movs	r3, #16
 80002d8:	001a      	movs	r2, r3
 80002da:	2100      	movs	r1, #0
 80002dc:	f004 fcfa 	bl	8004cd4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002e0:	2380      	movs	r3, #128	@ 0x80
 80002e2:	009b      	lsls	r3, r3, #2
 80002e4:	0018      	movs	r0, r3
 80002e6:	f002 fab9 	bl	800285c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80002ea:	f002 faa9 	bl	8002840 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80002ee:	4b26      	ldr	r3, [pc, #152]	@ (8000388 <SystemClock_Config+0xcc>)
 80002f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80002f2:	4b25      	ldr	r3, [pc, #148]	@ (8000388 <SystemClock_Config+0xcc>)
 80002f4:	2118      	movs	r1, #24
 80002f6:	438a      	bics	r2, r1
 80002f8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80002fa:	193b      	adds	r3, r7, r4
 80002fc:	2206      	movs	r2, #6
 80002fe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000300:	193b      	adds	r3, r7, r4
 8000302:	2201      	movs	r2, #1
 8000304:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000306:	193b      	adds	r3, r7, r4
 8000308:	2280      	movs	r2, #128	@ 0x80
 800030a:	0052      	lsls	r2, r2, #1
 800030c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800030e:	0021      	movs	r1, r4
 8000310:	187b      	adds	r3, r7, r1
 8000312:	2200      	movs	r2, #0
 8000314:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000316:	187b      	adds	r3, r7, r1
 8000318:	2240      	movs	r2, #64	@ 0x40
 800031a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800031c:	187b      	adds	r3, r7, r1
 800031e:	2202      	movs	r2, #2
 8000320:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000322:	187b      	adds	r3, r7, r1
 8000324:	2202      	movs	r2, #2
 8000326:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000328:	187b      	adds	r3, r7, r1
 800032a:	2200      	movs	r2, #0
 800032c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 9;
 800032e:	187b      	adds	r3, r7, r1
 8000330:	2209      	movs	r2, #9
 8000332:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2280      	movs	r2, #128	@ 0x80
 8000338:	0292      	lsls	r2, r2, #10
 800033a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 800033c:	187b      	adds	r3, r7, r1
 800033e:	2280      	movs	r2, #128	@ 0x80
 8000340:	05d2      	lsls	r2, r2, #23
 8000342:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000344:	187b      	adds	r3, r7, r1
 8000346:	0018      	movs	r0, r3
 8000348:	f002 fac8 	bl	80028dc <HAL_RCC_OscConfig>
 800034c:	1e03      	subs	r3, r0, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000350:	f000 fc36 	bl	8000bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000354:	1d3b      	adds	r3, r7, #4
 8000356:	2207      	movs	r2, #7
 8000358:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	2202      	movs	r2, #2
 800035e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2200      	movs	r2, #0
 8000364:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	2200      	movs	r2, #0
 800036a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800036c:	1d3b      	adds	r3, r7, #4
 800036e:	2101      	movs	r1, #1
 8000370:	0018      	movs	r0, r3
 8000372:	f002 fdc3 	bl	8002efc <HAL_RCC_ClockConfig>
 8000376:	1e03      	subs	r3, r0, #0
 8000378:	d001      	beq.n	800037e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800037a:	f000 fc21 	bl	8000bc0 <Error_Handler>
  }
}
 800037e:	46c0      	nop			@ (mov r8, r8)
 8000380:	46bd      	mov	sp, r7
 8000382:	b013      	add	sp, #76	@ 0x4c
 8000384:	bd90      	pop	{r4, r7, pc}
 8000386:	46c0      	nop			@ (mov r8, r8)
 8000388:	40021000 	.word	0x40021000

0800038c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	0018      	movs	r0, r3
 8000396:	230c      	movs	r3, #12
 8000398:	001a      	movs	r2, r3
 800039a:	2100      	movs	r1, #0
 800039c:	f004 fc9a 	bl	8004cd4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80003a0:	4b2d      	ldr	r3, [pc, #180]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003a2:	4a2e      	ldr	r2, [pc, #184]	@ (800045c <MX_ADC1_Init+0xd0>)
 80003a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80003a6:	4b2c      	ldr	r3, [pc, #176]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003a8:	2280      	movs	r2, #128	@ 0x80
 80003aa:	05d2      	lsls	r2, r2, #23
 80003ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80003ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003b4:	4b28      	ldr	r3, [pc, #160]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003ba:	4b27      	ldr	r3, [pc, #156]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003bc:	2200      	movs	r2, #0
 80003be:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003c0:	4b25      	ldr	r3, [pc, #148]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003c2:	2204      	movs	r2, #4
 80003c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003c6:	4b24      	ldr	r3, [pc, #144]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80003cc:	4b22      	ldr	r3, [pc, #136]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003d2:	4b21      	ldr	r3, [pc, #132]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80003d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003da:	2201      	movs	r2, #1
 80003dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003de:	4b1e      	ldr	r3, [pc, #120]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003e0:	2220      	movs	r2, #32
 80003e2:	2100      	movs	r1, #0
 80003e4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003f2:	4b19      	ldr	r3, [pc, #100]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003f4:	222c      	movs	r2, #44	@ 0x2c
 80003f6:	2100      	movs	r1, #0
 80003f8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003fa:	4b17      	ldr	r3, [pc, #92]	@ (8000458 <MX_ADC1_Init+0xcc>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8000400:	4b15      	ldr	r3, [pc, #84]	@ (8000458 <MX_ADC1_Init+0xcc>)
 8000402:	2205      	movs	r2, #5
 8000404:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8000406:	4b14      	ldr	r3, [pc, #80]	@ (8000458 <MX_ADC1_Init+0xcc>)
 8000408:	2205      	movs	r2, #5
 800040a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800040c:	4b12      	ldr	r3, [pc, #72]	@ (8000458 <MX_ADC1_Init+0xcc>)
 800040e:	223c      	movs	r2, #60	@ 0x3c
 8000410:	2100      	movs	r1, #0
 8000412:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000414:	4b10      	ldr	r3, [pc, #64]	@ (8000458 <MX_ADC1_Init+0xcc>)
 8000416:	2200      	movs	r2, #0
 8000418:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800041a:	4b0f      	ldr	r3, [pc, #60]	@ (8000458 <MX_ADC1_Init+0xcc>)
 800041c:	0018      	movs	r0, r3
 800041e:	f000 ff79 	bl	8001314 <HAL_ADC_Init>
 8000422:	1e03      	subs	r3, r0, #0
 8000424:	d001      	beq.n	800042a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000426:	f000 fbcb 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800042a:	1d3b      	adds	r3, r7, #4
 800042c:	4a0c      	ldr	r2, [pc, #48]	@ (8000460 <MX_ADC1_Init+0xd4>)
 800042e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000430:	1d3b      	adds	r3, r7, #4
 8000432:	2200      	movs	r2, #0
 8000434:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000436:	1d3b      	adds	r3, r7, #4
 8000438:	2200      	movs	r2, #0
 800043a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800043c:	1d3a      	adds	r2, r7, #4
 800043e:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <MX_ADC1_Init+0xcc>)
 8000440:	0011      	movs	r1, r2
 8000442:	0018      	movs	r0, r3
 8000444:	f001 fb2c 	bl	8001aa0 <HAL_ADC_ConfigChannel>
 8000448:	1e03      	subs	r3, r0, #0
 800044a:	d001      	beq.n	8000450 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800044c:	f000 fbb8 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000450:	46c0      	nop			@ (mov r8, r8)
 8000452:	46bd      	mov	sp, r7
 8000454:	b004      	add	sp, #16
 8000456:	bd80      	pop	{r7, pc}
 8000458:	20000030 	.word	0x20000030
 800045c:	40012400 	.word	0x40012400
 8000460:	b4002000 	.word	0xb4002000

08000464 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b086      	sub	sp, #24
 8000468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800046a:	1d3b      	adds	r3, r7, #4
 800046c:	0018      	movs	r0, r3
 800046e:	2314      	movs	r3, #20
 8000470:	001a      	movs	r2, r3
 8000472:	2100      	movs	r1, #0
 8000474:	f004 fc2e 	bl	8004cd4 <memset>
  RTC_DateTypeDef sDate = {0};
 8000478:	003b      	movs	r3, r7
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800047e:	4b2d      	ldr	r3, [pc, #180]	@ (8000534 <MX_RTC_Init+0xd0>)
 8000480:	4a2d      	ldr	r2, [pc, #180]	@ (8000538 <MX_RTC_Init+0xd4>)
 8000482:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000484:	4b2b      	ldr	r3, [pc, #172]	@ (8000534 <MX_RTC_Init+0xd0>)
 8000486:	2200      	movs	r2, #0
 8000488:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800048a:	4b2a      	ldr	r3, [pc, #168]	@ (8000534 <MX_RTC_Init+0xd0>)
 800048c:	227f      	movs	r2, #127	@ 0x7f
 800048e:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000490:	4b28      	ldr	r3, [pc, #160]	@ (8000534 <MX_RTC_Init+0xd0>)
 8000492:	22ff      	movs	r2, #255	@ 0xff
 8000494:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000496:	4b27      	ldr	r3, [pc, #156]	@ (8000534 <MX_RTC_Init+0xd0>)
 8000498:	2200      	movs	r2, #0
 800049a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800049c:	4b25      	ldr	r3, [pc, #148]	@ (8000534 <MX_RTC_Init+0xd0>)
 800049e:	2200      	movs	r2, #0
 80004a0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80004a2:	4b24      	ldr	r3, [pc, #144]	@ (8000534 <MX_RTC_Init+0xd0>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80004a8:	4b22      	ldr	r3, [pc, #136]	@ (8000534 <MX_RTC_Init+0xd0>)
 80004aa:	2280      	movs	r2, #128	@ 0x80
 80004ac:	05d2      	lsls	r2, r2, #23
 80004ae:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80004b0:	4b20      	ldr	r3, [pc, #128]	@ (8000534 <MX_RTC_Init+0xd0>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80004b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000534 <MX_RTC_Init+0xd0>)
 80004b8:	0018      	movs	r0, r3
 80004ba:	f002 ffcf 	bl	800345c <HAL_RTC_Init>
 80004be:	1e03      	subs	r3, r0, #0
 80004c0:	d001      	beq.n	80004c6 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80004c2:	f000 fb7d 	bl	8000bc0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2200      	movs	r2, #0
 80004ca:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	2200      	movs	r2, #0
 80004d0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2200      	movs	r2, #0
 80004d6:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80004d8:	1d3b      	adds	r3, r7, #4
 80004da:	2200      	movs	r2, #0
 80004dc:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	2200      	movs	r2, #0
 80004e2:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80004e4:	1d3b      	adds	r3, r7, #4
 80004e6:	2200      	movs	r2, #0
 80004e8:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80004ea:	1d39      	adds	r1, r7, #4
 80004ec:	4b11      	ldr	r3, [pc, #68]	@ (8000534 <MX_RTC_Init+0xd0>)
 80004ee:	2201      	movs	r2, #1
 80004f0:	0018      	movs	r0, r3
 80004f2:	f003 f855 	bl	80035a0 <HAL_RTC_SetTime>
 80004f6:	1e03      	subs	r3, r0, #0
 80004f8:	d001      	beq.n	80004fe <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 80004fa:	f000 fb61 	bl	8000bc0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80004fe:	003b      	movs	r3, r7
 8000500:	2201      	movs	r2, #1
 8000502:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000504:	003b      	movs	r3, r7
 8000506:	2201      	movs	r2, #1
 8000508:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800050a:	003b      	movs	r3, r7
 800050c:	2201      	movs	r2, #1
 800050e:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000510:	003b      	movs	r3, r7
 8000512:	2200      	movs	r2, #0
 8000514:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000516:	0039      	movs	r1, r7
 8000518:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <MX_RTC_Init+0xd0>)
 800051a:	2201      	movs	r2, #1
 800051c:	0018      	movs	r0, r3
 800051e:	f003 f8e7 	bl	80036f0 <HAL_RTC_SetDate>
 8000522:	1e03      	subs	r3, r0, #0
 8000524:	d001      	beq.n	800052a <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 8000526:	f000 fb4b 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800052a:	46c0      	nop			@ (mov r8, r8)
 800052c:	46bd      	mov	sp, r7
 800052e:	b006      	add	sp, #24
 8000530:	bd80      	pop	{r7, pc}
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	20000094 	.word	0x20000094
 8000538:	40002800 	.word	0x40002800

0800053c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b09c      	sub	sp, #112	@ 0x70
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000542:	2360      	movs	r3, #96	@ 0x60
 8000544:	18fb      	adds	r3, r7, r3
 8000546:	0018      	movs	r0, r3
 8000548:	2310      	movs	r3, #16
 800054a:	001a      	movs	r2, r3
 800054c:	2100      	movs	r1, #0
 800054e:	f004 fbc1 	bl	8004cd4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000552:	2354      	movs	r3, #84	@ 0x54
 8000554:	18fb      	adds	r3, r7, r3
 8000556:	0018      	movs	r0, r3
 8000558:	230c      	movs	r3, #12
 800055a:	001a      	movs	r2, r3
 800055c:	2100      	movs	r1, #0
 800055e:	f004 fbb9 	bl	8004cd4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000562:	2338      	movs	r3, #56	@ 0x38
 8000564:	18fb      	adds	r3, r7, r3
 8000566:	0018      	movs	r0, r3
 8000568:	231c      	movs	r3, #28
 800056a:	001a      	movs	r2, r3
 800056c:	2100      	movs	r1, #0
 800056e:	f004 fbb1 	bl	8004cd4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	0018      	movs	r0, r3
 8000576:	2334      	movs	r3, #52	@ 0x34
 8000578:	001a      	movs	r2, r3
 800057a:	2100      	movs	r1, #0
 800057c:	f004 fbaa 	bl	8004cd4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000580:	4b57      	ldr	r3, [pc, #348]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 8000582:	4a58      	ldr	r2, [pc, #352]	@ (80006e4 <MX_TIM1_Init+0x1a8>)
 8000584:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000586:	4b56      	ldr	r3, [pc, #344]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 8000588:	2200      	movs	r2, #0
 800058a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800058c:	4b54      	ldr	r3, [pc, #336]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 800058e:	2200      	movs	r2, #0
 8000590:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4000;
 8000592:	4b53      	ldr	r3, [pc, #332]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 8000594:	22fa      	movs	r2, #250	@ 0xfa
 8000596:	0112      	lsls	r2, r2, #4
 8000598:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800059a:	4b51      	ldr	r3, [pc, #324]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 800059c:	2200      	movs	r2, #0
 800059e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80005a0:	4b4f      	ldr	r3, [pc, #316]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005a6:	4b4e      	ldr	r3, [pc, #312]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 80005a8:	2280      	movs	r2, #128	@ 0x80
 80005aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80005ac:	4b4c      	ldr	r3, [pc, #304]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 80005ae:	0018      	movs	r0, r3
 80005b0:	f003 fa04 	bl	80039bc <HAL_TIM_Base_Init>
 80005b4:	1e03      	subs	r3, r0, #0
 80005b6:	d001      	beq.n	80005bc <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 80005b8:	f000 fb02 	bl	8000bc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005bc:	2160      	movs	r1, #96	@ 0x60
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2280      	movs	r2, #128	@ 0x80
 80005c2:	0152      	lsls	r2, r2, #5
 80005c4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005c6:	187a      	adds	r2, r7, r1
 80005c8:	4b45      	ldr	r3, [pc, #276]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 80005ca:	0011      	movs	r1, r2
 80005cc:	0018      	movs	r0, r3
 80005ce:	f003 fdc3 	bl	8004158 <HAL_TIM_ConfigClockSource>
 80005d2:	1e03      	subs	r3, r0, #0
 80005d4:	d001      	beq.n	80005da <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80005d6:	f000 faf3 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80005da:	4b41      	ldr	r3, [pc, #260]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 80005dc:	0018      	movs	r0, r3
 80005de:	f003 faf3 	bl	8003bc8 <HAL_TIM_PWM_Init>
 80005e2:	1e03      	subs	r3, r0, #0
 80005e4:	d001      	beq.n	80005ea <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80005e6:	f000 faeb 	bl	8000bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005ea:	2154      	movs	r1, #84	@ 0x54
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2200      	movs	r2, #0
 80005f6:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2200      	movs	r2, #0
 80005fc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005fe:	187a      	adds	r2, r7, r1
 8000600:	4b37      	ldr	r3, [pc, #220]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 8000602:	0011      	movs	r1, r2
 8000604:	0018      	movs	r0, r3
 8000606:	f004 fa4f 	bl	8004aa8 <HAL_TIMEx_MasterConfigSynchronization>
 800060a:	1e03      	subs	r3, r0, #0
 800060c:	d001      	beq.n	8000612 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800060e:	f000 fad7 	bl	8000bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000612:	2138      	movs	r1, #56	@ 0x38
 8000614:	187b      	adds	r3, r7, r1
 8000616:	2260      	movs	r2, #96	@ 0x60
 8000618:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2200      	movs	r2, #0
 800061e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2200      	movs	r2, #0
 8000624:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2200      	movs	r2, #0
 8000630:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2200      	movs	r2, #0
 8000636:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2200      	movs	r2, #0
 800063c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800063e:	1879      	adds	r1, r7, r1
 8000640:	4b27      	ldr	r3, [pc, #156]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 8000642:	2200      	movs	r2, #0
 8000644:	0018      	movs	r0, r3
 8000646:	f003 fc87 	bl	8003f58 <HAL_TIM_PWM_ConfigChannel>
 800064a:	1e03      	subs	r3, r0, #0
 800064c:	d001      	beq.n	8000652 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800064e:	f000 fab7 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000652:	2338      	movs	r3, #56	@ 0x38
 8000654:	18f9      	adds	r1, r7, r3
 8000656:	4b22      	ldr	r3, [pc, #136]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 8000658:	2204      	movs	r2, #4
 800065a:	0018      	movs	r0, r3
 800065c:	f003 fc7c 	bl	8003f58 <HAL_TIM_PWM_ConfigChannel>
 8000660:	1e03      	subs	r3, r0, #0
 8000662:	d001      	beq.n	8000668 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000664:	f000 faac 	bl	8000bc0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	2200      	movs	r2, #0
 8000672:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	2200      	movs	r2, #0
 800067e:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	2200      	movs	r2, #0
 8000684:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	2280      	movs	r2, #128	@ 0x80
 800068a:	0192      	lsls	r2, r2, #6
 800068c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	2200      	movs	r2, #0
 8000692:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	2200      	movs	r2, #0
 8000698:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	2200      	movs	r2, #0
 800069e:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	2280      	movs	r2, #128	@ 0x80
 80006a4:	0492      	lsls	r2, r2, #18
 80006a6:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	2200      	movs	r2, #0
 80006ac:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	2200      	movs	r2, #0
 80006b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	2200      	movs	r2, #0
 80006b8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80006ba:	1d3a      	adds	r2, r7, #4
 80006bc:	4b08      	ldr	r3, [pc, #32]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 80006be:	0011      	movs	r1, r2
 80006c0:	0018      	movs	r0, r3
 80006c2:	f004 fa53 	bl	8004b6c <HAL_TIMEx_ConfigBreakDeadTime>
 80006c6:	1e03      	subs	r3, r0, #0
 80006c8:	d001      	beq.n	80006ce <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 80006ca:	f000 fa79 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80006ce:	4b04      	ldr	r3, [pc, #16]	@ (80006e0 <MX_TIM1_Init+0x1a4>)
 80006d0:	0018      	movs	r0, r3
 80006d2:	f000 fb7d 	bl	8000dd0 <HAL_TIM_MspPostInit>

}
 80006d6:	46c0      	nop			@ (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	b01c      	add	sp, #112	@ 0x70
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	200000c0 	.word	0x200000c0
 80006e4:	40012c00 	.word	0x40012c00

080006e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b08e      	sub	sp, #56	@ 0x38
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006ee:	2328      	movs	r3, #40	@ 0x28
 80006f0:	18fb      	adds	r3, r7, r3
 80006f2:	0018      	movs	r0, r3
 80006f4:	2310      	movs	r3, #16
 80006f6:	001a      	movs	r2, r3
 80006f8:	2100      	movs	r1, #0
 80006fa:	f004 faeb 	bl	8004cd4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006fe:	231c      	movs	r3, #28
 8000700:	18fb      	adds	r3, r7, r3
 8000702:	0018      	movs	r0, r3
 8000704:	230c      	movs	r3, #12
 8000706:	001a      	movs	r2, r3
 8000708:	2100      	movs	r1, #0
 800070a:	f004 fae3 	bl	8004cd4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800070e:	003b      	movs	r3, r7
 8000710:	0018      	movs	r0, r3
 8000712:	231c      	movs	r3, #28
 8000714:	001a      	movs	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f004 fadc 	bl	8004cd4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800071c:	4b32      	ldr	r3, [pc, #200]	@ (80007e8 <MX_TIM3_Init+0x100>)
 800071e:	4a33      	ldr	r2, [pc, #204]	@ (80007ec <MX_TIM3_Init+0x104>)
 8000720:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64 - 1;
 8000722:	4b31      	ldr	r3, [pc, #196]	@ (80007e8 <MX_TIM3_Init+0x100>)
 8000724:	223f      	movs	r2, #63	@ 0x3f
 8000726:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000728:	4b2f      	ldr	r3, [pc, #188]	@ (80007e8 <MX_TIM3_Init+0x100>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 41 - 1;
 800072e:	4b2e      	ldr	r3, [pc, #184]	@ (80007e8 <MX_TIM3_Init+0x100>)
 8000730:	2228      	movs	r2, #40	@ 0x28
 8000732:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000734:	4b2c      	ldr	r3, [pc, #176]	@ (80007e8 <MX_TIM3_Init+0x100>)
 8000736:	2200      	movs	r2, #0
 8000738:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800073a:	4b2b      	ldr	r3, [pc, #172]	@ (80007e8 <MX_TIM3_Init+0x100>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000740:	4b29      	ldr	r3, [pc, #164]	@ (80007e8 <MX_TIM3_Init+0x100>)
 8000742:	0018      	movs	r0, r3
 8000744:	f003 f93a 	bl	80039bc <HAL_TIM_Base_Init>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800074c:	f000 fa38 	bl	8000bc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000750:	2128      	movs	r1, #40	@ 0x28
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2280      	movs	r2, #128	@ 0x80
 8000756:	0152      	lsls	r2, r2, #5
 8000758:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800075a:	187a      	adds	r2, r7, r1
 800075c:	4b22      	ldr	r3, [pc, #136]	@ (80007e8 <MX_TIM3_Init+0x100>)
 800075e:	0011      	movs	r1, r2
 8000760:	0018      	movs	r0, r3
 8000762:	f003 fcf9 	bl	8004158 <HAL_TIM_ConfigClockSource>
 8000766:	1e03      	subs	r3, r0, #0
 8000768:	d001      	beq.n	800076e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800076a:	f000 fa29 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800076e:	4b1e      	ldr	r3, [pc, #120]	@ (80007e8 <MX_TIM3_Init+0x100>)
 8000770:	0018      	movs	r0, r3
 8000772:	f003 f9c9 	bl	8003b08 <HAL_TIM_OC_Init>
 8000776:	1e03      	subs	r3, r0, #0
 8000778:	d001      	beq.n	800077e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800077a:	f000 fa21 	bl	8000bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800077e:	211c      	movs	r1, #28
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800078c:	187a      	adds	r2, r7, r1
 800078e:	4b16      	ldr	r3, [pc, #88]	@ (80007e8 <MX_TIM3_Init+0x100>)
 8000790:	0011      	movs	r1, r2
 8000792:	0018      	movs	r0, r3
 8000794:	f004 f988 	bl	8004aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000798:	1e03      	subs	r3, r0, #0
 800079a:	d001      	beq.n	80007a0 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800079c:	f000 fa10 	bl	8000bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80007a0:	003b      	movs	r3, r7
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007a6:	003b      	movs	r3, r7
 80007a8:	2200      	movs	r2, #0
 80007aa:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007ac:	003b      	movs	r3, r7
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007b2:	003b      	movs	r3, r7
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007b8:	0039      	movs	r1, r7
 80007ba:	4b0b      	ldr	r3, [pc, #44]	@ (80007e8 <MX_TIM3_Init+0x100>)
 80007bc:	2200      	movs	r2, #0
 80007be:	0018      	movs	r0, r3
 80007c0:	f003 fb6a 	bl	8003e98 <HAL_TIM_OC_ConfigChannel>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80007c8:	f000 f9fa 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007cc:	0039      	movs	r1, r7
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <MX_TIM3_Init+0x100>)
 80007d0:	2204      	movs	r2, #4
 80007d2:	0018      	movs	r0, r3
 80007d4:	f003 fb60 	bl	8003e98 <HAL_TIM_OC_ConfigChannel>
 80007d8:	1e03      	subs	r3, r0, #0
 80007da:	d001      	beq.n	80007e0 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 80007dc:	f000 f9f0 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	b00e      	add	sp, #56	@ 0x38
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	2000010c 	.word	0x2000010c
 80007ec:	40000400 	.word	0x40000400

080007f0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b088      	sub	sp, #32
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	0018      	movs	r0, r3
 80007fa:	231c      	movs	r3, #28
 80007fc:	001a      	movs	r2, r3
 80007fe:	2100      	movs	r1, #0
 8000800:	f004 fa68 	bl	8004cd4 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000804:	4b1e      	ldr	r3, [pc, #120]	@ (8000880 <MX_TIM14_Init+0x90>)
 8000806:	4a1f      	ldr	r2, [pc, #124]	@ (8000884 <MX_TIM14_Init+0x94>)
 8000808:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1600 - 1;
 800080a:	4b1d      	ldr	r3, [pc, #116]	@ (8000880 <MX_TIM14_Init+0x90>)
 800080c:	4a1e      	ldr	r2, [pc, #120]	@ (8000888 <MX_TIM14_Init+0x98>)
 800080e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000810:	4b1b      	ldr	r3, [pc, #108]	@ (8000880 <MX_TIM14_Init+0x90>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 416 - 1;
 8000816:	4b1a      	ldr	r3, [pc, #104]	@ (8000880 <MX_TIM14_Init+0x90>)
 8000818:	22a0      	movs	r2, #160	@ 0xa0
 800081a:	32ff      	adds	r2, #255	@ 0xff
 800081c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800081e:	4b18      	ldr	r3, [pc, #96]	@ (8000880 <MX_TIM14_Init+0x90>)
 8000820:	2200      	movs	r2, #0
 8000822:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000824:	4b16      	ldr	r3, [pc, #88]	@ (8000880 <MX_TIM14_Init+0x90>)
 8000826:	2200      	movs	r2, #0
 8000828:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800082a:	4b15      	ldr	r3, [pc, #84]	@ (8000880 <MX_TIM14_Init+0x90>)
 800082c:	0018      	movs	r0, r3
 800082e:	f003 f8c5 	bl	80039bc <HAL_TIM_Base_Init>
 8000832:	1e03      	subs	r3, r0, #0
 8000834:	d001      	beq.n	800083a <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 8000836:	f000 f9c3 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 800083a:	4b11      	ldr	r3, [pc, #68]	@ (8000880 <MX_TIM14_Init+0x90>)
 800083c:	0018      	movs	r0, r3
 800083e:	f003 f963 	bl	8003b08 <HAL_TIM_OC_Init>
 8000842:	1e03      	subs	r3, r0, #0
 8000844:	d001      	beq.n	800084a <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 8000846:	f000 f9bb 	bl	8000bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2200      	movs	r2, #0
 8000854:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000862:	1d39      	adds	r1, r7, #4
 8000864:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <MX_TIM14_Init+0x90>)
 8000866:	2200      	movs	r2, #0
 8000868:	0018      	movs	r0, r3
 800086a:	f003 fb15 	bl	8003e98 <HAL_TIM_OC_ConfigChannel>
 800086e:	1e03      	subs	r3, r0, #0
 8000870:	d001      	beq.n	8000876 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000872:	f000 f9a5 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	b008      	add	sp, #32
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			@ (mov r8, r8)
 8000880:	20000158 	.word	0x20000158
 8000884:	40002000 	.word	0x40002000
 8000888:	0000063f 	.word	0x0000063f

0800088c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000890:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <MX_TIM16_Init+0x44>)
 8000892:	4a10      	ldr	r2, [pc, #64]	@ (80008d4 <MX_TIM16_Init+0x48>)
 8000894:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 16000 - 1;
 8000896:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <MX_TIM16_Init+0x44>)
 8000898:	4a0f      	ldr	r2, [pc, #60]	@ (80008d8 <MX_TIM16_Init+0x4c>)
 800089a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800089c:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <MX_TIM16_Init+0x44>)
 800089e:	2200      	movs	r2, #0
 80008a0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	@ (80008d0 <MX_TIM16_Init+0x44>)
 80008a4:	4a0d      	ldr	r2, [pc, #52]	@ (80008dc <MX_TIM16_Init+0x50>)
 80008a6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008a8:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <MX_TIM16_Init+0x44>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80008ae:	4b08      	ldr	r3, [pc, #32]	@ (80008d0 <MX_TIM16_Init+0x44>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <MX_TIM16_Init+0x44>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80008ba:	4b05      	ldr	r3, [pc, #20]	@ (80008d0 <MX_TIM16_Init+0x44>)
 80008bc:	0018      	movs	r0, r3
 80008be:	f003 f87d 	bl	80039bc <HAL_TIM_Base_Init>
 80008c2:	1e03      	subs	r3, r0, #0
 80008c4:	d001      	beq.n	80008ca <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80008c6:	f000 f97b 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	200001a4 	.word	0x200001a4
 80008d4:	40014400 	.word	0x40014400
 80008d8:	00003e7f 	.word	0x00003e7f
 80008dc:	0000ffff 	.word	0x0000ffff

080008e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	b08b      	sub	sp, #44	@ 0x2c
 80008e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e6:	2414      	movs	r4, #20
 80008e8:	193b      	adds	r3, r7, r4
 80008ea:	0018      	movs	r0, r3
 80008ec:	2314      	movs	r3, #20
 80008ee:	001a      	movs	r2, r3
 80008f0:	2100      	movs	r1, #0
 80008f2:	f004 f9ef 	bl	8004cd4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f6:	4b43      	ldr	r3, [pc, #268]	@ (8000a04 <MX_GPIO_Init+0x124>)
 80008f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008fa:	4b42      	ldr	r3, [pc, #264]	@ (8000a04 <MX_GPIO_Init+0x124>)
 80008fc:	2104      	movs	r1, #4
 80008fe:	430a      	orrs	r2, r1
 8000900:	635a      	str	r2, [r3, #52]	@ 0x34
 8000902:	4b40      	ldr	r3, [pc, #256]	@ (8000a04 <MX_GPIO_Init+0x124>)
 8000904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000906:	2204      	movs	r2, #4
 8000908:	4013      	ands	r3, r2
 800090a:	613b      	str	r3, [r7, #16]
 800090c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800090e:	4b3d      	ldr	r3, [pc, #244]	@ (8000a04 <MX_GPIO_Init+0x124>)
 8000910:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000912:	4b3c      	ldr	r3, [pc, #240]	@ (8000a04 <MX_GPIO_Init+0x124>)
 8000914:	2101      	movs	r1, #1
 8000916:	430a      	orrs	r2, r1
 8000918:	635a      	str	r2, [r3, #52]	@ 0x34
 800091a:	4b3a      	ldr	r3, [pc, #232]	@ (8000a04 <MX_GPIO_Init+0x124>)
 800091c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800091e:	2201      	movs	r2, #1
 8000920:	4013      	ands	r3, r2
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000926:	4b37      	ldr	r3, [pc, #220]	@ (8000a04 <MX_GPIO_Init+0x124>)
 8000928:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800092a:	4b36      	ldr	r3, [pc, #216]	@ (8000a04 <MX_GPIO_Init+0x124>)
 800092c:	2102      	movs	r1, #2
 800092e:	430a      	orrs	r2, r1
 8000930:	635a      	str	r2, [r3, #52]	@ 0x34
 8000932:	4b34      	ldr	r3, [pc, #208]	@ (8000a04 <MX_GPIO_Init+0x124>)
 8000934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000936:	2202      	movs	r2, #2
 8000938:	4013      	ands	r3, r2
 800093a:	60bb      	str	r3, [r7, #8]
 800093c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800093e:	4b31      	ldr	r3, [pc, #196]	@ (8000a04 <MX_GPIO_Init+0x124>)
 8000940:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000942:	4b30      	ldr	r3, [pc, #192]	@ (8000a04 <MX_GPIO_Init+0x124>)
 8000944:	2108      	movs	r1, #8
 8000946:	430a      	orrs	r2, r1
 8000948:	635a      	str	r2, [r3, #52]	@ 0x34
 800094a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a04 <MX_GPIO_Init+0x124>)
 800094c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800094e:	2208      	movs	r2, #8
 8000950:	4013      	ands	r3, r2
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, C0_Pin|C1_Pin|C2_Pin|C3_Pin
 8000956:	23a0      	movs	r3, #160	@ 0xa0
 8000958:	05db      	lsls	r3, r3, #23
 800095a:	2200      	movs	r2, #0
 800095c:	21ff      	movs	r1, #255	@ 0xff
 800095e:	0018      	movs	r0, r3
 8000960:	f001 ff50 	bl	8002804 <HAL_GPIO_WritePin>
                          |C4_Pin|C5_Pin|C6_Pin|C7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R0_Pin|R1_Pin|R2_Pin|R3_Pin
 8000964:	4b28      	ldr	r3, [pc, #160]	@ (8000a08 <MX_GPIO_Init+0x128>)
 8000966:	2200      	movs	r2, #0
 8000968:	21ff      	movs	r1, #255	@ 0xff
 800096a:	0018      	movs	r0, r3
 800096c:	f001 ff4a 	bl	8002804 <HAL_GPIO_WritePin>
                          |R4_Pin|R5_Pin|R6_Pin|R7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : C0_Pin C1_Pin C2_Pin C3_Pin
                           C4_Pin C5_Pin C6_Pin C7_Pin */
  GPIO_InitStruct.Pin = C0_Pin|C1_Pin|C2_Pin|C3_Pin
 8000970:	193b      	adds	r3, r7, r4
 8000972:	22ff      	movs	r2, #255	@ 0xff
 8000974:	601a      	str	r2, [r3, #0]
                          |C4_Pin|C5_Pin|C6_Pin|C7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	193b      	adds	r3, r7, r4
 8000978:	2201      	movs	r2, #1
 800097a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	193b      	adds	r3, r7, r4
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	193b      	adds	r3, r7, r4
 8000984:	2200      	movs	r2, #0
 8000986:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000988:	193a      	adds	r2, r7, r4
 800098a:	23a0      	movs	r3, #160	@ 0xa0
 800098c:	05db      	lsls	r3, r3, #23
 800098e:	0011      	movs	r1, r2
 8000990:	0018      	movs	r0, r3
 8000992:	f001 fdd3 	bl	800253c <HAL_GPIO_Init>

  /*Configure GPIO pins : R0_Pin R1_Pin R2_Pin R3_Pin
                           R4_Pin R5_Pin R6_Pin R7_Pin */
  GPIO_InitStruct.Pin = R0_Pin|R1_Pin|R2_Pin|R3_Pin
 8000996:	193b      	adds	r3, r7, r4
 8000998:	22ff      	movs	r2, #255	@ 0xff
 800099a:	601a      	str	r2, [r3, #0]
                          |R4_Pin|R5_Pin|R6_Pin|R7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099c:	193b      	adds	r3, r7, r4
 800099e:	2201      	movs	r2, #1
 80009a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	193b      	adds	r3, r7, r4
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	193b      	adds	r3, r7, r4
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ae:	193b      	adds	r3, r7, r4
 80009b0:	4a15      	ldr	r2, [pc, #84]	@ (8000a08 <MX_GPIO_Init+0x128>)
 80009b2:	0019      	movs	r1, r3
 80009b4:	0010      	movs	r0, r2
 80009b6:	f001 fdc1 	bl	800253c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN3_Pin */
  GPIO_InitStruct.Pin = BTN3_Pin;
 80009ba:	193b      	adds	r3, r7, r4
 80009bc:	2280      	movs	r2, #128	@ 0x80
 80009be:	0212      	lsls	r2, r2, #8
 80009c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	2200      	movs	r2, #0
 80009c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN3_GPIO_Port, &GPIO_InitStruct);
 80009ce:	193a      	adds	r2, r7, r4
 80009d0:	23a0      	movs	r3, #160	@ 0xa0
 80009d2:	05db      	lsls	r3, r3, #23
 80009d4:	0011      	movs	r1, r2
 80009d6:	0018      	movs	r0, r3
 80009d8:	f001 fdb0 	bl	800253c <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN2_Pin BTN1_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin|BTN1_Pin;
 80009dc:	193b      	adds	r3, r7, r4
 80009de:	2203      	movs	r2, #3
 80009e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e2:	193b      	adds	r3, r7, r4
 80009e4:	2200      	movs	r2, #0
 80009e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	4a06      	ldr	r2, [pc, #24]	@ (8000a0c <MX_GPIO_Init+0x12c>)
 80009f2:	0019      	movs	r1, r3
 80009f4:	0010      	movs	r0, r2
 80009f6:	f001 fda1 	bl	800253c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b00b      	add	sp, #44	@ 0x2c
 8000a00:	bd90      	pop	{r4, r7, pc}
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	40021000 	.word	0x40021000
 8000a08:	50000400 	.word	0x50000400
 8000a0c:	50000c00 	.word	0x50000c00

08000a10 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]

	if (htim == buzzer.interrupt_timer) {
 8000a18:	4b17      	ldr	r3, [pc, #92]	@ (8000a78 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	687a      	ldr	r2, [r7, #4]
 8000a1e:	429a      	cmp	r2, r3
 8000a20:	d025      	beq.n	8000a6e <HAL_TIM_PeriodElapsedCallback+0x5e>
		//buzzer_interrupt(&buzzer);
	}

	else if (htim == &htim3){
 8000a22:	687a      	ldr	r2, [r7, #4]
 8000a24:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d121      	bne.n	8000a6e <HAL_TIM_PeriodElapsedCallback+0x5e>

		GPIOB->BSRR = test_row_array[pixel_index];
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	0019      	movs	r1, r3
 8000a32:	4b14      	ldr	r3, [pc, #80]	@ (8000a84 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000a34:	4a14      	ldr	r2, [pc, #80]	@ (8000a88 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000a36:	0089      	lsls	r1, r1, #2
 8000a38:	588a      	ldr	r2, [r1, r2]
 8000a3a:	619a      	str	r2, [r3, #24]
		GPIOA->BSRR = test_column_array[pixel_index];
 8000a3c:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	0019      	movs	r1, r3
 8000a44:	23a0      	movs	r3, #160	@ 0xa0
 8000a46:	05db      	lsls	r3, r3, #23
 8000a48:	4a10      	ldr	r2, [pc, #64]	@ (8000a8c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000a4a:	0089      	lsls	r1, r1, #2
 8000a4c:	588a      	ldr	r2, [r1, r2]
 8000a4e:	619a      	str	r2, [r3, #24]
		pixel_index++;
 8000a50:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	3301      	adds	r3, #1
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000a5c:	701a      	strb	r2, [r3, #0]

		if (pixel_index > 63){
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a66:	d902      	bls.n	8000a6e <HAL_TIM_PeriodElapsedCallback+0x5e>
		  pixel_index = 0;
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b002      	add	sp, #8
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	46c0      	nop			@ (mov r8, r8)
 8000a78:	200003f4 	.word	0x200003f4
 8000a7c:	2000010c 	.word	0x2000010c
 8000a80:	200001f0 	.word	0x200001f0
 8000a84:	50000400 	.word	0x50000400
 8000a88:	200001f4 	.word	0x200001f4
 8000a8c:	200002f4 	.word	0x200002f4

08000a90 <generate_BSRR_array>:


//Take an array of pixel values in the form uint8_t pixel_values[8]
//convert it to two arrays of data to be sent to the BSRR registers the form uint8_t data[64]
void generate_BSRR_array(uint8_t pixel_values[8], volatile uint32_t BSRR_row_array[64], volatile uint32_t BSRR_column_array[64]){
 8000a90:	b590      	push	{r4, r7, lr}
 8000a92:	b089      	sub	sp, #36	@ 0x24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
	//Row 0 is PB0, Row 7 is PB7
	//Columns are LED anodes on port A
	//Column 0 is PB0, Column 7 is PB7
	//MSB of pixel value corresponds to column 0

	uint8_t input_column_index = 0;	//keeps track of the current bit in the row
 8000a9c:	231f      	movs	r3, #31
 8000a9e:	18fb      	adds	r3, r7, r3
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
	uint8_t input_row_index = 0;	//Keeps track of the current row
 8000aa4:	231e      	movs	r3, #30
 8000aa6:	18fb      	adds	r3, r7, r3
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]

	//Calculate the BSRR values for every pixel
	for (uint8_t pixel_index = 0; pixel_index < 64; pixel_index++){
 8000aac:	231d      	movs	r3, #29
 8000aae:	18fb      	adds	r3, r7, r3
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	701a      	strb	r2, [r3, #0]
 8000ab4:	e074      	b.n	8000ba0 <generate_BSRR_array+0x110>
		//Check the value of the pixel we are interested in
		//if ((pixel_values[input_row_index] >> input_column_index) & 1){
		if ((pixel_values[input_row_index] >> (7 - input_column_index)) & 1){	//reverse the order so the MSB of the pixel array coresponds to column 0
 8000ab6:	201e      	movs	r0, #30
 8000ab8:	183b      	adds	r3, r7, r0
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	68fa      	ldr	r2, [r7, #12]
 8000abe:	18d3      	adds	r3, r2, r3
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	0019      	movs	r1, r3
 8000ac4:	241f      	movs	r4, #31
 8000ac6:	193b      	adds	r3, r7, r4
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2207      	movs	r2, #7
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	4119      	asrs	r1, r3
 8000ad0:	000b      	movs	r3, r1
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	d03b      	beq.n	8000b50 <generate_BSRR_array+0xc0>

			//Calculate the BSRR registers for row and column in order to set the pixel high
			//Turn off the row pin we want and turn on all other row pins
			//Turn on the column pin we want and turn off all other columns.

			uint32_t BSRR_row = 0x0000FFFF;	//All row pins start set
 8000ad8:	4b36      	ldr	r3, [pc, #216]	@ (8000bb4 <generate_BSRR_array+0x124>)
 8000ada:	61bb      	str	r3, [r7, #24]

			//Reset the pin we want
			BSRR_row &= ~(1 << input_row_index);       // clear chosen row in lower half
 8000adc:	183b      	adds	r3, r7, r0
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	409a      	lsls	r2, r3
 8000ae4:	0013      	movs	r3, r2
 8000ae6:	43db      	mvns	r3, r3
 8000ae8:	001a      	movs	r2, r3
 8000aea:	69bb      	ldr	r3, [r7, #24]
 8000aec:	4013      	ands	r3, r2
 8000aee:	61bb      	str	r3, [r7, #24]
			BSRR_row |=  1 << (input_row_index + 16);  // set reset bit in upper half
 8000af0:	183b      	adds	r3, r7, r0
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	3310      	adds	r3, #16
 8000af6:	2201      	movs	r2, #1
 8000af8:	409a      	lsls	r2, r3
 8000afa:	0013      	movs	r3, r2
 8000afc:	001a      	movs	r2, r3
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	61bb      	str	r3, [r7, #24]
			BSRR_row_array[pixel_index] = BSRR_row;
 8000b04:	211d      	movs	r1, #29
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	68ba      	ldr	r2, [r7, #8]
 8000b0e:	18d3      	adds	r3, r2, r3
 8000b10:	69ba      	ldr	r2, [r7, #24]
 8000b12:	601a      	str	r2, [r3, #0]

			uint32_t BSRR_column = 0xFFFF0000;	//All column pins start reset
 8000b14:	4b28      	ldr	r3, [pc, #160]	@ (8000bb8 <generate_BSRR_array+0x128>)
 8000b16:	617b      	str	r3, [r7, #20]

			//Set the pin we want
			BSRR_column &= ~(1 << (input_column_index + 16));
 8000b18:	193b      	adds	r3, r7, r4
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	3310      	adds	r3, #16
 8000b1e:	2201      	movs	r2, #1
 8000b20:	409a      	lsls	r2, r3
 8000b22:	0013      	movs	r3, r2
 8000b24:	43db      	mvns	r3, r3
 8000b26:	001a      	movs	r2, r3
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	617b      	str	r3, [r7, #20]
			BSRR_column |= 1 << (input_column_index);
 8000b2e:	193b      	adds	r3, r7, r4
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2201      	movs	r2, #1
 8000b34:	409a      	lsls	r2, r3
 8000b36:	0013      	movs	r3, r2
 8000b38:	001a      	movs	r2, r3
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	617b      	str	r3, [r7, #20]
			BSRR_column_array[pixel_index] = BSRR_column;
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	18d3      	adds	r3, r2, r3
 8000b4a:	697a      	ldr	r2, [r7, #20]
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	e00e      	b.n	8000b6e <generate_BSRR_array+0xde>
		}

		else {
			//Calculate the BSRR registers for row and column in order to set the pixel low
			//Turn off both row and column pins
			BSRR_row_array[pixel_index] = 0xFFFF00;
 8000b50:	211d      	movs	r1, #29
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	68ba      	ldr	r2, [r7, #8]
 8000b5a:	18d3      	adds	r3, r2, r3
 8000b5c:	4a17      	ldr	r2, [pc, #92]	@ (8000bbc <generate_BSRR_array+0x12c>)
 8000b5e:	601a      	str	r2, [r3, #0]
			BSRR_column_array[pixel_index] = 0xFFFF00;
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	18d3      	adds	r3, r2, r3
 8000b6a:	4a14      	ldr	r2, [pc, #80]	@ (8000bbc <generate_BSRR_array+0x12c>)
 8000b6c:	601a      	str	r2, [r3, #0]
		}

		input_column_index++;
 8000b6e:	211f      	movs	r1, #31
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	781a      	ldrb	r2, [r3, #0]
 8000b74:	187b      	adds	r3, r7, r1
 8000b76:	3201      	adds	r2, #1
 8000b78:	701a      	strb	r2, [r3, #0]

		//Once every bit in the row is processed, go to the next row and start from bit 0 again
		if (input_column_index > 7){
 8000b7a:	187b      	adds	r3, r7, r1
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b07      	cmp	r3, #7
 8000b80:	d908      	bls.n	8000b94 <generate_BSRR_array+0x104>
			input_column_index = 0;
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2200      	movs	r2, #0
 8000b86:	701a      	strb	r2, [r3, #0]
			input_row_index++;
 8000b88:	211e      	movs	r1, #30
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	781a      	ldrb	r2, [r3, #0]
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	3201      	adds	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
	for (uint8_t pixel_index = 0; pixel_index < 64; pixel_index++){
 8000b94:	211d      	movs	r1, #29
 8000b96:	187b      	adds	r3, r7, r1
 8000b98:	781a      	ldrb	r2, [r3, #0]
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	3201      	adds	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
 8000ba0:	231d      	movs	r3, #29
 8000ba2:	18fb      	adds	r3, r7, r3
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ba8:	d985      	bls.n	8000ab6 <generate_BSRR_array+0x26>
		}
	}
}
 8000baa:	46c0      	nop			@ (mov r8, r8)
 8000bac:	46c0      	nop			@ (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b009      	add	sp, #36	@ 0x24
 8000bb2:	bd90      	pop	{r4, r7, pc}
 8000bb4:	0000ffff 	.word	0x0000ffff
 8000bb8:	ffff0000 	.word	0xffff0000
 8000bbc:	00ffff00 	.word	0x00ffff00

08000bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc4:	b672      	cpsid	i
}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc8:	46c0      	nop			@ (mov r8, r8)
 8000bca:	e7fd      	b.n	8000bc8 <Error_Handler+0x8>

08000bcc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000bde:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <HAL_MspInit+0x44>)
 8000be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bea:	4b09      	ldr	r3, [pc, #36]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bee:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bf0:	2180      	movs	r1, #128	@ 0x80
 8000bf2:	0549      	lsls	r1, r1, #21
 8000bf4:	430a      	orrs	r2, r1
 8000bf6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bf8:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bfc:	2380      	movs	r3, #128	@ 0x80
 8000bfe:	055b      	lsls	r3, r3, #21
 8000c00:	4013      	ands	r3, r2
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c06:	46c0      	nop			@ (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	46c0      	nop			@ (mov r8, r8)
 8000c10:	40021000 	.word	0x40021000

08000c14 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a0e      	ldr	r2, [pc, #56]	@ (8000c5c <HAL_ADC_MspInit+0x48>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d115      	bne.n	8000c52 <HAL_ADC_MspInit+0x3e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c26:	4b0e      	ldr	r3, [pc, #56]	@ (8000c60 <HAL_ADC_MspInit+0x4c>)
 8000c28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <HAL_ADC_MspInit+0x4c>)
 8000c2c:	2180      	movs	r1, #128	@ 0x80
 8000c2e:	0349      	lsls	r1, r1, #13
 8000c30:	430a      	orrs	r2, r1
 8000c32:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c34:	4b0a      	ldr	r3, [pc, #40]	@ (8000c60 <HAL_ADC_MspInit+0x4c>)
 8000c36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c38:	2380      	movs	r3, #128	@ 0x80
 8000c3a:	035b      	lsls	r3, r3, #13
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000c42:	2200      	movs	r2, #0
 8000c44:	2100      	movs	r1, #0
 8000c46:	200c      	movs	r0, #12
 8000c48:	f001 fc46 	bl	80024d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000c4c:	200c      	movs	r0, #12
 8000c4e:	f001 fc58 	bl	8002502 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c52:	46c0      	nop			@ (mov r8, r8)
 8000c54:	46bd      	mov	sp, r7
 8000c56:	b004      	add	sp, #16
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	40012400 	.word	0x40012400
 8000c60:	40021000 	.word	0x40021000

08000c64 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b08b      	sub	sp, #44	@ 0x2c
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c6c:	2410      	movs	r4, #16
 8000c6e:	193b      	adds	r3, r7, r4
 8000c70:	0018      	movs	r0, r3
 8000c72:	2318      	movs	r3, #24
 8000c74:	001a      	movs	r2, r3
 8000c76:	2100      	movs	r1, #0
 8000c78:	f004 f82c 	bl	8004cd4 <memset>
  if(hrtc->Instance==RTC)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a15      	ldr	r2, [pc, #84]	@ (8000cd8 <HAL_RTC_MspInit+0x74>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d124      	bne.n	8000cd0 <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	2280      	movs	r2, #128	@ 0x80
 8000c8a:	0292      	lsls	r2, r2, #10
 8000c8c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000c8e:	193b      	adds	r3, r7, r4
 8000c90:	2280      	movs	r2, #128	@ 0x80
 8000c92:	0052      	lsls	r2, r2, #1
 8000c94:	615a      	str	r2, [r3, #20]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c96:	193b      	adds	r3, r7, r4
 8000c98:	0018      	movs	r0, r3
 8000c9a:	f002 fab9 	bl	8003210 <HAL_RCCEx_PeriphCLKConfig>
 8000c9e:	1e03      	subs	r3, r0, #0
 8000ca0:	d001      	beq.n	8000ca6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000ca2:	f7ff ff8d 	bl	8000bc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cdc <HAL_RTC_MspInit+0x78>)
 8000ca8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000caa:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <HAL_RTC_MspInit+0x78>)
 8000cac:	2180      	movs	r1, #128	@ 0x80
 8000cae:	0209      	lsls	r1, r1, #8
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000cb4:	4b09      	ldr	r3, [pc, #36]	@ (8000cdc <HAL_RTC_MspInit+0x78>)
 8000cb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cb8:	4b08      	ldr	r3, [pc, #32]	@ (8000cdc <HAL_RTC_MspInit+0x78>)
 8000cba:	2180      	movs	r1, #128	@ 0x80
 8000cbc:	00c9      	lsls	r1, r1, #3
 8000cbe:	430a      	orrs	r2, r1
 8000cc0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000cc2:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <HAL_RTC_MspInit+0x78>)
 8000cc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cc6:	2380      	movs	r3, #128	@ 0x80
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	4013      	ands	r3, r2
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000cd0:	46c0      	nop			@ (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b00b      	add	sp, #44	@ 0x2c
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	40002800 	.word	0x40002800
 8000cdc:	40021000 	.word	0x40021000

08000ce0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a33      	ldr	r2, [pc, #204]	@ (8000dbc <HAL_TIM_Base_MspInit+0xdc>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d10e      	bne.n	8000d10 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000cf2:	4b33      	ldr	r3, [pc, #204]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000cf4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cf6:	4b32      	ldr	r3, [pc, #200]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000cf8:	2180      	movs	r1, #128	@ 0x80
 8000cfa:	0109      	lsls	r1, r1, #4
 8000cfc:	430a      	orrs	r2, r1
 8000cfe:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d00:	4b2f      	ldr	r3, [pc, #188]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d04:	2380      	movs	r3, #128	@ 0x80
 8000d06:	011b      	lsls	r3, r3, #4
 8000d08:	4013      	ands	r3, r2
 8000d0a:	617b      	str	r3, [r7, #20]
 8000d0c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000d0e:	e050      	b.n	8000db2 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM3)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a2b      	ldr	r2, [pc, #172]	@ (8000dc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d114      	bne.n	8000d44 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d1a:	4b29      	ldr	r3, [pc, #164]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d1e:	4b28      	ldr	r3, [pc, #160]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d20:	2102      	movs	r1, #2
 8000d22:	430a      	orrs	r2, r1
 8000d24:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d26:	4b26      	ldr	r3, [pc, #152]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2100      	movs	r1, #0
 8000d36:	2010      	movs	r0, #16
 8000d38:	f001 fbce 	bl	80024d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d3c:	2010      	movs	r0, #16
 8000d3e:	f001 fbe0 	bl	8002502 <HAL_NVIC_EnableIRQ>
}
 8000d42:	e036      	b.n	8000db2 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM14)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a1f      	ldr	r2, [pc, #124]	@ (8000dc8 <HAL_TIM_Base_MspInit+0xe8>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d116      	bne.n	8000d7c <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d52:	4b1b      	ldr	r3, [pc, #108]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d54:	2180      	movs	r1, #128	@ 0x80
 8000d56:	0209      	lsls	r1, r1, #8
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d5c:	4b18      	ldr	r3, [pc, #96]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d60:	2380      	movs	r3, #128	@ 0x80
 8000d62:	021b      	lsls	r3, r3, #8
 8000d64:	4013      	ands	r3, r2
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	2013      	movs	r0, #19
 8000d70:	f001 fbb2 	bl	80024d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000d74:	2013      	movs	r0, #19
 8000d76:	f001 fbc4 	bl	8002502 <HAL_NVIC_EnableIRQ>
}
 8000d7a:	e01a      	b.n	8000db2 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM16)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a12      	ldr	r2, [pc, #72]	@ (8000dcc <HAL_TIM_Base_MspInit+0xec>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d115      	bne.n	8000db2 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000d86:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d8c:	2180      	movs	r1, #128	@ 0x80
 8000d8e:	0289      	lsls	r1, r1, #10
 8000d90:	430a      	orrs	r2, r1
 8000d92:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d94:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000d96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d98:	2380      	movs	r3, #128	@ 0x80
 8000d9a:	029b      	lsls	r3, r3, #10
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2100      	movs	r1, #0
 8000da6:	2015      	movs	r0, #21
 8000da8:	f001 fb96 	bl	80024d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000dac:	2015      	movs	r0, #21
 8000dae:	f001 fba8 	bl	8002502 <HAL_NVIC_EnableIRQ>
}
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	46bd      	mov	sp, r7
 8000db6:	b006      	add	sp, #24
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	40012c00 	.word	0x40012c00
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	40000400 	.word	0x40000400
 8000dc8:	40002000 	.word	0x40002000
 8000dcc:	40014400 	.word	0x40014400

08000dd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000dd0:	b590      	push	{r4, r7, lr}
 8000dd2:	b089      	sub	sp, #36	@ 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd8:	240c      	movs	r4, #12
 8000dda:	193b      	adds	r3, r7, r4
 8000ddc:	0018      	movs	r0, r3
 8000dde:	2314      	movs	r3, #20
 8000de0:	001a      	movs	r2, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	f003 ff76 	bl	8004cd4 <memset>
  if(htim->Instance==TIM1)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a15      	ldr	r2, [pc, #84]	@ (8000e44 <HAL_TIM_MspPostInit+0x74>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d123      	bne.n	8000e3a <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df2:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <HAL_TIM_MspPostInit+0x78>)
 8000df4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000df6:	4b14      	ldr	r3, [pc, #80]	@ (8000e48 <HAL_TIM_MspPostInit+0x78>)
 8000df8:	2101      	movs	r1, #1
 8000dfa:	430a      	orrs	r2, r1
 8000dfc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dfe:	4b12      	ldr	r3, [pc, #72]	@ (8000e48 <HAL_TIM_MspPostInit+0x78>)
 8000e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e02:	2201      	movs	r2, #1
 8000e04:	4013      	ands	r3, r2
 8000e06:	60bb      	str	r3, [r7, #8]
 8000e08:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e0a:	193b      	adds	r3, r7, r4
 8000e0c:	22c0      	movs	r2, #192	@ 0xc0
 8000e0e:	0092      	lsls	r2, r2, #2
 8000e10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	0021      	movs	r1, r4
 8000e14:	187b      	adds	r3, r7, r1
 8000e16:	2202      	movs	r2, #2
 8000e18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	187b      	adds	r3, r7, r1
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e20:	187b      	adds	r3, r7, r1
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000e26:	187b      	adds	r3, r7, r1
 8000e28:	2202      	movs	r2, #2
 8000e2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2c:	187a      	adds	r2, r7, r1
 8000e2e:	23a0      	movs	r3, #160	@ 0xa0
 8000e30:	05db      	lsls	r3, r3, #23
 8000e32:	0011      	movs	r1, r2
 8000e34:	0018      	movs	r0, r3
 8000e36:	f001 fb81 	bl	800253c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b009      	add	sp, #36	@ 0x24
 8000e40:	bd90      	pop	{r4, r7, pc}
 8000e42:	46c0      	nop			@ (mov r8, r8)
 8000e44:	40012c00 	.word	0x40012c00
 8000e48:	40021000 	.word	0x40021000

08000e4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e50:	46c0      	nop			@ (mov r8, r8)
 8000e52:	e7fd      	b.n	8000e50 <NMI_Handler+0x4>

08000e54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e58:	46c0      	nop			@ (mov r8, r8)
 8000e5a:	e7fd      	b.n	8000e58 <HardFault_Handler+0x4>

08000e5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e60:	46c0      	nop			@ (mov r8, r8)
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6a:	46c0      	nop			@ (mov r8, r8)
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e74:	f000 f8ce 	bl	8001014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e78:	46c0      	nop			@ (mov r8, r8)
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
	...

08000e80 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000e84:	4b03      	ldr	r3, [pc, #12]	@ (8000e94 <ADC1_IRQHandler+0x14>)
 8000e86:	0018      	movs	r0, r3
 8000e88:	f000 fcda 	bl	8001840 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8000e8c:	46c0      	nop			@ (mov r8, r8)
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	46c0      	nop			@ (mov r8, r8)
 8000e94:	20000030 	.word	0x20000030

08000e98 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e9c:	4b03      	ldr	r3, [pc, #12]	@ (8000eac <TIM3_IRQHandler+0x14>)
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f002 fef2 	bl	8003c88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000ea4:	46c0      	nop			@ (mov r8, r8)
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	46c0      	nop			@ (mov r8, r8)
 8000eac:	2000010c 	.word	0x2000010c

08000eb0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000eb4:	4b03      	ldr	r3, [pc, #12]	@ (8000ec4 <TIM14_IRQHandler+0x14>)
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f002 fee6 	bl	8003c88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000ebc:	46c0      	nop			@ (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	20000158 	.word	0x20000158

08000ec8 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000ecc:	4b03      	ldr	r3, [pc, #12]	@ (8000edc <TIM16_IRQHandler+0x14>)
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f002 feda 	bl	8003c88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000ed4:	46c0      	nop			@ (mov r8, r8)
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	46c0      	nop			@ (mov r8, r8)
 8000edc:	200001a4 	.word	0x200001a4

08000ee0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000eec:	480d      	ldr	r0, [pc, #52]	@ (8000f24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000eee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ef0:	f7ff fff6 	bl	8000ee0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ef4:	480c      	ldr	r0, [pc, #48]	@ (8000f28 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ef6:	490d      	ldr	r1, [pc, #52]	@ (8000f2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f30 <LoopForever+0xe>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000efc:	e002      	b.n	8000f04 <LoopCopyDataInit>

08000efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f02:	3304      	adds	r3, #4

08000f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f08:	d3f9      	bcc.n	8000efe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f38 <LoopForever+0x16>)
  movs r3, #0
 8000f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f10:	e001      	b.n	8000f16 <LoopFillZerobss>

08000f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f14:	3204      	adds	r2, #4

08000f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f18:	d3fb      	bcc.n	8000f12 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f1a:	f003 fee3 	bl	8004ce4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f1e:	f7ff f97b 	bl	8000218 <main>

08000f22 <LoopForever>:

LoopForever:
  b LoopForever
 8000f22:	e7fe      	b.n	8000f22 <LoopForever>
  ldr   r0, =_estack
 8000f24:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f2c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000f30:	08004e34 	.word	0x08004e34
  ldr r2, =_sbss
 8000f34:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000f38:	20000410 	.word	0x20000410

08000f3c <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f3c:	e7fe      	b.n	8000f3c <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08000f40 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	2200      	movs	r2, #0
 8000f4a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <HAL_Init+0x3c>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <HAL_Init+0x3c>)
 8000f52:	2180      	movs	r1, #128	@ 0x80
 8000f54:	0049      	lsls	r1, r1, #1
 8000f56:	430a      	orrs	r2, r1
 8000f58:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f5a:	2003      	movs	r0, #3
 8000f5c:	f000 f810 	bl	8000f80 <HAL_InitTick>
 8000f60:	1e03      	subs	r3, r0, #0
 8000f62:	d003      	beq.n	8000f6c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000f64:	1dfb      	adds	r3, r7, #7
 8000f66:	2201      	movs	r2, #1
 8000f68:	701a      	strb	r2, [r3, #0]
 8000f6a:	e001      	b.n	8000f70 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000f6c:	f7ff fe2e 	bl	8000bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f70:	1dfb      	adds	r3, r7, #7
 8000f72:	781b      	ldrb	r3, [r3, #0]
}
 8000f74:	0018      	movs	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b002      	add	sp, #8
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40022000 	.word	0x40022000

08000f80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f88:	230f      	movs	r3, #15
 8000f8a:	18fb      	adds	r3, r7, r3
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000f90:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <HAL_InitTick+0x88>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d02b      	beq.n	8000ff0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000f98:	4b1c      	ldr	r3, [pc, #112]	@ (800100c <HAL_InitTick+0x8c>)
 8000f9a:	681c      	ldr	r4, [r3, #0]
 8000f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001008 <HAL_InitTick+0x88>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	0019      	movs	r1, r3
 8000fa2:	23fa      	movs	r3, #250	@ 0xfa
 8000fa4:	0098      	lsls	r0, r3, #2
 8000fa6:	f7ff f8ab 	bl	8000100 <__udivsi3>
 8000faa:	0003      	movs	r3, r0
 8000fac:	0019      	movs	r1, r3
 8000fae:	0020      	movs	r0, r4
 8000fb0:	f7ff f8a6 	bl	8000100 <__udivsi3>
 8000fb4:	0003      	movs	r3, r0
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f001 fab3 	bl	8002522 <HAL_SYSTICK_Config>
 8000fbc:	1e03      	subs	r3, r0, #0
 8000fbe:	d112      	bne.n	8000fe6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b03      	cmp	r3, #3
 8000fc4:	d80a      	bhi.n	8000fdc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc6:	6879      	ldr	r1, [r7, #4]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	425b      	negs	r3, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	0018      	movs	r0, r3
 8000fd0:	f001 fa82 	bl	80024d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001010 <HAL_InitTick+0x90>)
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	e00d      	b.n	8000ff8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000fdc:	230f      	movs	r3, #15
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	701a      	strb	r2, [r3, #0]
 8000fe4:	e008      	b.n	8000ff8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fe6:	230f      	movs	r3, #15
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	2201      	movs	r2, #1
 8000fec:	701a      	strb	r2, [r3, #0]
 8000fee:	e003      	b.n	8000ff8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ff0:	230f      	movs	r3, #15
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	18fb      	adds	r3, r7, r3
 8000ffc:	781b      	ldrb	r3, [r3, #0]
}
 8000ffe:	0018      	movs	r0, r3
 8001000:	46bd      	mov	sp, r7
 8001002:	b005      	add	sp, #20
 8001004:	bd90      	pop	{r4, r7, pc}
 8001006:	46c0      	nop			@ (mov r8, r8)
 8001008:	20000010 	.word	0x20000010
 800100c:	20000008 	.word	0x20000008
 8001010:	2000000c 	.word	0x2000000c

08001014 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001018:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <HAL_IncTick+0x1c>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	001a      	movs	r2, r3
 800101e:	4b05      	ldr	r3, [pc, #20]	@ (8001034 <HAL_IncTick+0x20>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	18d2      	adds	r2, r2, r3
 8001024:	4b03      	ldr	r3, [pc, #12]	@ (8001034 <HAL_IncTick+0x20>)
 8001026:	601a      	str	r2, [r3, #0]
}
 8001028:	46c0      	nop			@ (mov r8, r8)
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			@ (mov r8, r8)
 8001030:	20000010 	.word	0x20000010
 8001034:	2000040c 	.word	0x2000040c

08001038 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  return uwTick;
 800103c:	4b02      	ldr	r3, [pc, #8]	@ (8001048 <HAL_GetTick+0x10>)
 800103e:	681b      	ldr	r3, [r3, #0]
}
 8001040:	0018      	movs	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	2000040c 	.word	0x2000040c

0800104c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800105c:	401a      	ands	r2, r3
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	431a      	orrs	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	601a      	str	r2, [r3, #0]
}
 8001066:	46c0      	nop			@ (mov r8, r8)
 8001068:	46bd      	mov	sp, r7
 800106a:	b002      	add	sp, #8
 800106c:	bd80      	pop	{r7, pc}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	fe3fffff 	.word	0xfe3fffff

08001074 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	23e0      	movs	r3, #224	@ 0xe0
 8001082:	045b      	lsls	r3, r3, #17
 8001084:	4013      	ands	r3, r2
}
 8001086:	0018      	movs	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	b002      	add	sp, #8
 800108c:	bd80      	pop	{r7, pc}

0800108e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b084      	sub	sp, #16
 8001092:	af00      	add	r7, sp, #0
 8001094:	60f8      	str	r0, [r7, #12]
 8001096:	60b9      	str	r1, [r7, #8]
 8001098:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	68ba      	ldr	r2, [r7, #8]
 80010a0:	2104      	movs	r1, #4
 80010a2:	400a      	ands	r2, r1
 80010a4:	2107      	movs	r1, #7
 80010a6:	4091      	lsls	r1, r2
 80010a8:	000a      	movs	r2, r1
 80010aa:	43d2      	mvns	r2, r2
 80010ac:	401a      	ands	r2, r3
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	2104      	movs	r1, #4
 80010b2:	400b      	ands	r3, r1
 80010b4:	6879      	ldr	r1, [r7, #4]
 80010b6:	4099      	lsls	r1, r3
 80010b8:	000b      	movs	r3, r1
 80010ba:	431a      	orrs	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80010c0:	46c0      	nop			@ (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	b004      	add	sp, #16
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	683a      	ldr	r2, [r7, #0]
 80010d8:	2104      	movs	r1, #4
 80010da:	400a      	ands	r2, r1
 80010dc:	2107      	movs	r1, #7
 80010de:	4091      	lsls	r1, r2
 80010e0:	000a      	movs	r2, r1
 80010e2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	2104      	movs	r1, #4
 80010e8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80010ea:	40da      	lsrs	r2, r3
 80010ec:	0013      	movs	r3, r2
}
 80010ee:	0018      	movs	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	b002      	add	sp, #8
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b082      	sub	sp, #8
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	68da      	ldr	r2, [r3, #12]
 8001102:	23c0      	movs	r3, #192	@ 0xc0
 8001104:	011b      	lsls	r3, r3, #4
 8001106:	4013      	ands	r3, r2
 8001108:	d101      	bne.n	800110e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800110e:	2300      	movs	r3, #0
}
 8001110:	0018      	movs	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	b002      	add	sp, #8
 8001116:	bd80      	pop	{r7, pc}

08001118 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001128:	68ba      	ldr	r2, [r7, #8]
 800112a:	211f      	movs	r1, #31
 800112c:	400a      	ands	r2, r1
 800112e:	210f      	movs	r1, #15
 8001130:	4091      	lsls	r1, r2
 8001132:	000a      	movs	r2, r1
 8001134:	43d2      	mvns	r2, r2
 8001136:	401a      	ands	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	0e9b      	lsrs	r3, r3, #26
 800113c:	210f      	movs	r1, #15
 800113e:	4019      	ands	r1, r3
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	201f      	movs	r0, #31
 8001144:	4003      	ands	r3, r0
 8001146:	4099      	lsls	r1, r3
 8001148:	000b      	movs	r3, r1
 800114a:	431a      	orrs	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001150:	46c0      	nop			@ (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b004      	add	sp, #16
 8001156:	bd80      	pop	{r7, pc}

08001158 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	035b      	lsls	r3, r3, #13
 800116a:	0b5b      	lsrs	r3, r3, #13
 800116c:	431a      	orrs	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001172:	46c0      	nop			@ (mov r8, r8)
 8001174:	46bd      	mov	sp, r7
 8001176:	b002      	add	sp, #8
 8001178:	bd80      	pop	{r7, pc}

0800117a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b082      	sub	sp, #8
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
 8001182:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	0352      	lsls	r2, r2, #13
 800118c:	0b52      	lsrs	r2, r2, #13
 800118e:	43d2      	mvns	r2, r2
 8001190:	401a      	ands	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001196:	46c0      	nop			@ (mov r8, r8)
 8001198:	46bd      	mov	sp, r7
 800119a:	b002      	add	sp, #8
 800119c:	bd80      	pop	{r7, pc}

0800119e <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	2203      	movs	r2, #3
 80011ac:	4013      	ands	r3, r2
}
 80011ae:	0018      	movs	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b002      	add	sp, #8
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	68ba      	ldr	r2, [r7, #8]
 80011ca:	0212      	lsls	r2, r2, #8
 80011cc:	43d2      	mvns	r2, r2
 80011ce:	401a      	ands	r2, r3
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	6879      	ldr	r1, [r7, #4]
 80011d6:	400b      	ands	r3, r1
 80011d8:	4904      	ldr	r1, [pc, #16]	@ (80011ec <LL_ADC_SetChannelSamplingTime+0x34>)
 80011da:	400b      	ands	r3, r1
 80011dc:	431a      	orrs	r2, r3
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80011e2:	46c0      	nop			@ (mov r8, r8)
 80011e4:	46bd      	mov	sp, r7
 80011e6:	b004      	add	sp, #16
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	46c0      	nop			@ (mov r8, r8)
 80011ec:	07ffff00 	.word	0x07ffff00

080011f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	4a05      	ldr	r2, [pc, #20]	@ (8001214 <LL_ADC_EnableInternalRegulator+0x24>)
 80011fe:	4013      	ands	r3, r2
 8001200:	2280      	movs	r2, #128	@ 0x80
 8001202:	0552      	lsls	r2, r2, #21
 8001204:	431a      	orrs	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	46bd      	mov	sp, r7
 800120e:	b002      	add	sp, #8
 8001210:	bd80      	pop	{r7, pc}
 8001212:	46c0      	nop			@ (mov r8, r8)
 8001214:	6fffffe8 	.word	0x6fffffe8

08001218 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	689a      	ldr	r2, [r3, #8]
 8001224:	2380      	movs	r3, #128	@ 0x80
 8001226:	055b      	lsls	r3, r3, #21
 8001228:	401a      	ands	r2, r3
 800122a:	2380      	movs	r3, #128	@ 0x80
 800122c:	055b      	lsls	r3, r3, #21
 800122e:	429a      	cmp	r2, r3
 8001230:	d101      	bne.n	8001236 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001232:	2301      	movs	r3, #1
 8001234:	e000      	b.n	8001238 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001236:	2300      	movs	r3, #0
}
 8001238:	0018      	movs	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	b002      	add	sp, #8
 800123e:	bd80      	pop	{r7, pc}

08001240 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <LL_ADC_Enable+0x20>)
 800124e:	4013      	ands	r3, r2
 8001250:	2201      	movs	r2, #1
 8001252:	431a      	orrs	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001258:	46c0      	nop			@ (mov r8, r8)
 800125a:	46bd      	mov	sp, r7
 800125c:	b002      	add	sp, #8
 800125e:	bd80      	pop	{r7, pc}
 8001260:	7fffffe8 	.word	0x7fffffe8

08001264 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	4a04      	ldr	r2, [pc, #16]	@ (8001284 <LL_ADC_Disable+0x20>)
 8001272:	4013      	ands	r3, r2
 8001274:	2202      	movs	r2, #2
 8001276:	431a      	orrs	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800127c:	46c0      	nop			@ (mov r8, r8)
 800127e:	46bd      	mov	sp, r7
 8001280:	b002      	add	sp, #8
 8001282:	bd80      	pop	{r7, pc}
 8001284:	7fffffe8 	.word	0x7fffffe8

08001288 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	2201      	movs	r2, #1
 8001296:	4013      	ands	r3, r2
 8001298:	2b01      	cmp	r3, #1
 800129a:	d101      	bne.n	80012a0 <LL_ADC_IsEnabled+0x18>
 800129c:	2301      	movs	r3, #1
 800129e:	e000      	b.n	80012a2 <LL_ADC_IsEnabled+0x1a>
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	0018      	movs	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}

080012aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	2202      	movs	r2, #2
 80012b8:	4013      	ands	r3, r2
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d101      	bne.n	80012c2 <LL_ADC_IsDisableOngoing+0x18>
 80012be:	2301      	movs	r3, #1
 80012c0:	e000      	b.n	80012c4 <LL_ADC_IsDisableOngoing+0x1a>
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	0018      	movs	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b002      	add	sp, #8
 80012ca:	bd80      	pop	{r7, pc}

080012cc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <LL_ADC_REG_StartConversion+0x20>)
 80012da:	4013      	ands	r3, r2
 80012dc:	2204      	movs	r2, #4
 80012de:	431a      	orrs	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012e4:	46c0      	nop			@ (mov r8, r8)
 80012e6:	46bd      	mov	sp, r7
 80012e8:	b002      	add	sp, #8
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	7fffffe8 	.word	0x7fffffe8

080012f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	2204      	movs	r2, #4
 80012fe:	4013      	ands	r3, r2
 8001300:	2b04      	cmp	r3, #4
 8001302:	d101      	bne.n	8001308 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001304:	2301      	movs	r3, #1
 8001306:	e000      	b.n	800130a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001308:	2300      	movs	r3, #0
}
 800130a:	0018      	movs	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	b002      	add	sp, #8
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800131c:	231f      	movs	r3, #31
 800131e:	18fb      	adds	r3, r7, r3
 8001320:	2200      	movs	r2, #0
 8001322:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001324:	2300      	movs	r3, #0
 8001326:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e17f      	b.n	800163a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133e:	2b00      	cmp	r3, #0
 8001340:	d10a      	bne.n	8001358 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	0018      	movs	r0, r3
 8001346:	f7ff fc65 	bl	8000c14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2254      	movs	r2, #84	@ 0x54
 8001354:	2100      	movs	r1, #0
 8001356:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	0018      	movs	r0, r3
 800135e:	f7ff ff5b 	bl	8001218 <LL_ADC_IsInternalRegulatorEnabled>
 8001362:	1e03      	subs	r3, r0, #0
 8001364:	d115      	bne.n	8001392 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	0018      	movs	r0, r3
 800136c:	f7ff ff40 	bl	80011f0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001370:	4bb4      	ldr	r3, [pc, #720]	@ (8001644 <HAL_ADC_Init+0x330>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	49b4      	ldr	r1, [pc, #720]	@ (8001648 <HAL_ADC_Init+0x334>)
 8001376:	0018      	movs	r0, r3
 8001378:	f7fe fec2 	bl	8000100 <__udivsi3>
 800137c:	0003      	movs	r3, r0
 800137e:	3301      	adds	r3, #1
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001384:	e002      	b.n	800138c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3b01      	subs	r3, #1
 800138a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f9      	bne.n	8001386 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	0018      	movs	r0, r3
 8001398:	f7ff ff3e 	bl	8001218 <LL_ADC_IsInternalRegulatorEnabled>
 800139c:	1e03      	subs	r3, r0, #0
 800139e:	d10f      	bne.n	80013c0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a4:	2210      	movs	r2, #16
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013b0:	2201      	movs	r2, #1
 80013b2:	431a      	orrs	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80013b8:	231f      	movs	r3, #31
 80013ba:	18fb      	adds	r3, r7, r3
 80013bc:	2201      	movs	r2, #1
 80013be:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	0018      	movs	r0, r3
 80013c6:	f7ff ff93 	bl	80012f0 <LL_ADC_REG_IsConversionOngoing>
 80013ca:	0003      	movs	r3, r0
 80013cc:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d2:	2210      	movs	r2, #16
 80013d4:	4013      	ands	r3, r2
 80013d6:	d000      	beq.n	80013da <HAL_ADC_Init+0xc6>
 80013d8:	e122      	b.n	8001620 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d000      	beq.n	80013e2 <HAL_ADC_Init+0xce>
 80013e0:	e11e      	b.n	8001620 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e6:	4a99      	ldr	r2, [pc, #612]	@ (800164c <HAL_ADC_Init+0x338>)
 80013e8:	4013      	ands	r3, r2
 80013ea:	2202      	movs	r2, #2
 80013ec:	431a      	orrs	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	0018      	movs	r0, r3
 80013f8:	f7ff ff46 	bl	8001288 <LL_ADC_IsEnabled>
 80013fc:	1e03      	subs	r3, r0, #0
 80013fe:	d000      	beq.n	8001402 <HAL_ADC_Init+0xee>
 8001400:	e0ad      	b.n	800155e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	7e1b      	ldrb	r3, [r3, #24]
 800140a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800140c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7e5b      	ldrb	r3, [r3, #25]
 8001412:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001414:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	7e9b      	ldrb	r3, [r3, #26]
 800141a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800141c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	2b00      	cmp	r3, #0
 8001424:	d002      	beq.n	800142c <HAL_ADC_Init+0x118>
 8001426:	2380      	movs	r3, #128	@ 0x80
 8001428:	015b      	lsls	r3, r3, #5
 800142a:	e000      	b.n	800142e <HAL_ADC_Init+0x11a>
 800142c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800142e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001434:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	2b00      	cmp	r3, #0
 800143c:	da04      	bge.n	8001448 <HAL_ADC_Init+0x134>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	691b      	ldr	r3, [r3, #16]
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	085b      	lsrs	r3, r3, #1
 8001446:	e001      	b.n	800144c <HAL_ADC_Init+0x138>
 8001448:	2380      	movs	r3, #128	@ 0x80
 800144a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800144c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	212c      	movs	r1, #44	@ 0x2c
 8001452:	5c5b      	ldrb	r3, [r3, r1]
 8001454:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001456:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4313      	orrs	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2220      	movs	r2, #32
 8001462:	5c9b      	ldrb	r3, [r3, r2]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d115      	bne.n	8001494 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	7e9b      	ldrb	r3, [r3, #26]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d105      	bne.n	800147c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	2280      	movs	r2, #128	@ 0x80
 8001474:	0252      	lsls	r2, r2, #9
 8001476:	4313      	orrs	r3, r2
 8001478:	61bb      	str	r3, [r7, #24]
 800147a:	e00b      	b.n	8001494 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001480:	2220      	movs	r2, #32
 8001482:	431a      	orrs	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800148c:	2201      	movs	r2, #1
 800148e:	431a      	orrs	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001498:	2b00      	cmp	r3, #0
 800149a:	d00a      	beq.n	80014b2 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014a0:	23e0      	movs	r3, #224	@ 0xe0
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80014aa:	4313      	orrs	r3, r2
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	4a65      	ldr	r2, [pc, #404]	@ (8001650 <HAL_ADC_Init+0x33c>)
 80014ba:	4013      	ands	r3, r2
 80014bc:	0019      	movs	r1, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	430a      	orrs	r2, r1
 80014c6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	0f9b      	lsrs	r3, r3, #30
 80014ce:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014d4:	4313      	orrs	r3, r2
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	4313      	orrs	r3, r2
 80014da:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	223c      	movs	r2, #60	@ 0x3c
 80014e0:	5c9b      	ldrb	r3, [r3, r2]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d111      	bne.n	800150a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	0f9b      	lsrs	r3, r3, #30
 80014ec:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014f2:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80014f8:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80014fe:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	4313      	orrs	r3, r2
 8001504:	2201      	movs	r2, #1
 8001506:	4313      	orrs	r3, r2
 8001508:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	691b      	ldr	r3, [r3, #16]
 8001510:	4a50      	ldr	r2, [pc, #320]	@ (8001654 <HAL_ADC_Init+0x340>)
 8001512:	4013      	ands	r3, r2
 8001514:	0019      	movs	r1, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	430a      	orrs	r2, r1
 800151e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685a      	ldr	r2, [r3, #4]
 8001524:	23c0      	movs	r3, #192	@ 0xc0
 8001526:	061b      	lsls	r3, r3, #24
 8001528:	429a      	cmp	r2, r3
 800152a:	d018      	beq.n	800155e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001530:	2380      	movs	r3, #128	@ 0x80
 8001532:	05db      	lsls	r3, r3, #23
 8001534:	429a      	cmp	r2, r3
 8001536:	d012      	beq.n	800155e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800153c:	2380      	movs	r3, #128	@ 0x80
 800153e:	061b      	lsls	r3, r3, #24
 8001540:	429a      	cmp	r2, r3
 8001542:	d00c      	beq.n	800155e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001544:	4b44      	ldr	r3, [pc, #272]	@ (8001658 <HAL_ADC_Init+0x344>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a44      	ldr	r2, [pc, #272]	@ (800165c <HAL_ADC_Init+0x348>)
 800154a:	4013      	ands	r3, r2
 800154c:	0019      	movs	r1, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	23f0      	movs	r3, #240	@ 0xf0
 8001554:	039b      	lsls	r3, r3, #14
 8001556:	401a      	ands	r2, r3
 8001558:	4b3f      	ldr	r3, [pc, #252]	@ (8001658 <HAL_ADC_Init+0x344>)
 800155a:	430a      	orrs	r2, r1
 800155c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6818      	ldr	r0, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001566:	001a      	movs	r2, r3
 8001568:	2100      	movs	r1, #0
 800156a:	f7ff fd90 	bl	800108e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6818      	ldr	r0, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001576:	493a      	ldr	r1, [pc, #232]	@ (8001660 <HAL_ADC_Init+0x34c>)
 8001578:	001a      	movs	r2, r3
 800157a:	f7ff fd88 	bl	800108e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	691b      	ldr	r3, [r3, #16]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d109      	bne.n	800159a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2110      	movs	r1, #16
 8001592:	4249      	negs	r1, r1
 8001594:	430a      	orrs	r2, r1
 8001596:	629a      	str	r2, [r3, #40]	@ 0x28
 8001598:	e018      	b.n	80015cc <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	691a      	ldr	r2, [r3, #16]
 800159e:	2380      	movs	r3, #128	@ 0x80
 80015a0:	039b      	lsls	r3, r3, #14
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d112      	bne.n	80015cc <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	3b01      	subs	r3, #1
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	221c      	movs	r2, #28
 80015b6:	4013      	ands	r3, r2
 80015b8:	2210      	movs	r2, #16
 80015ba:	4252      	negs	r2, r2
 80015bc:	409a      	lsls	r2, r3
 80015be:	0011      	movs	r1, r2
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	430a      	orrs	r2, r1
 80015ca:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2100      	movs	r1, #0
 80015d2:	0018      	movs	r0, r3
 80015d4:	f7ff fd78 	bl	80010c8 <LL_ADC_GetSamplingTimeCommonChannels>
 80015d8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015de:	429a      	cmp	r2, r3
 80015e0:	d10b      	bne.n	80015fa <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ec:	2203      	movs	r2, #3
 80015ee:	4393      	bics	r3, r2
 80015f0:	2201      	movs	r2, #1
 80015f2:	431a      	orrs	r2, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015f8:	e01c      	b.n	8001634 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fe:	2212      	movs	r2, #18
 8001600:	4393      	bics	r3, r2
 8001602:	2210      	movs	r2, #16
 8001604:	431a      	orrs	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800160e:	2201      	movs	r2, #1
 8001610:	431a      	orrs	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001616:	231f      	movs	r3, #31
 8001618:	18fb      	adds	r3, r7, r3
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800161e:	e009      	b.n	8001634 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001624:	2210      	movs	r2, #16
 8001626:	431a      	orrs	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800162c:	231f      	movs	r3, #31
 800162e:	18fb      	adds	r3, r7, r3
 8001630:	2201      	movs	r2, #1
 8001632:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001634:	231f      	movs	r3, #31
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	781b      	ldrb	r3, [r3, #0]
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b008      	add	sp, #32
 8001640:	bd80      	pop	{r7, pc}
 8001642:	46c0      	nop			@ (mov r8, r8)
 8001644:	20000008 	.word	0x20000008
 8001648:	00030d40 	.word	0x00030d40
 800164c:	fffffefd 	.word	0xfffffefd
 8001650:	ffde0201 	.word	0xffde0201
 8001654:	1ffffc02 	.word	0x1ffffc02
 8001658:	40012708 	.word	0x40012708
 800165c:	ffc3ffff 	.word	0xffc3ffff
 8001660:	07ffff04 	.word	0x07ffff04

08001664 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001664:	b5b0      	push	{r4, r5, r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	0018      	movs	r0, r3
 8001672:	f7ff fe3d 	bl	80012f0 <LL_ADC_REG_IsConversionOngoing>
 8001676:	1e03      	subs	r3, r0, #0
 8001678:	d135      	bne.n	80016e6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2254      	movs	r2, #84	@ 0x54
 800167e:	5c9b      	ldrb	r3, [r3, r2]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d101      	bne.n	8001688 <HAL_ADC_Start+0x24>
 8001684:	2302      	movs	r3, #2
 8001686:	e035      	b.n	80016f4 <HAL_ADC_Start+0x90>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2254      	movs	r2, #84	@ 0x54
 800168c:	2101      	movs	r1, #1
 800168e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001690:	250f      	movs	r5, #15
 8001692:	197c      	adds	r4, r7, r5
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	0018      	movs	r0, r3
 8001698:	f000 fbda 	bl	8001e50 <ADC_Enable>
 800169c:	0003      	movs	r3, r0
 800169e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80016a0:	197b      	adds	r3, r7, r5
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d119      	bne.n	80016dc <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ac:	4a13      	ldr	r2, [pc, #76]	@ (80016fc <HAL_ADC_Start+0x98>)
 80016ae:	4013      	ands	r3, r2
 80016b0:	2280      	movs	r2, #128	@ 0x80
 80016b2:	0052      	lsls	r2, r2, #1
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	221c      	movs	r2, #28
 80016c6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2254      	movs	r2, #84	@ 0x54
 80016cc:	2100      	movs	r1, #0
 80016ce:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f7ff fdf9 	bl	80012cc <LL_ADC_REG_StartConversion>
 80016da:	e008      	b.n	80016ee <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2254      	movs	r2, #84	@ 0x54
 80016e0:	2100      	movs	r1, #0
 80016e2:	5499      	strb	r1, [r3, r2]
 80016e4:	e003      	b.n	80016ee <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80016e6:	230f      	movs	r3, #15
 80016e8:	18fb      	adds	r3, r7, r3
 80016ea:	2202      	movs	r2, #2
 80016ec:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80016ee:	230f      	movs	r3, #15
 80016f0:	18fb      	adds	r3, r7, r3
 80016f2:	781b      	ldrb	r3, [r3, #0]
}
 80016f4:	0018      	movs	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	b004      	add	sp, #16
 80016fa:	bdb0      	pop	{r4, r5, r7, pc}
 80016fc:	fffff0fe 	.word	0xfffff0fe

08001700 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	2b08      	cmp	r3, #8
 8001710:	d102      	bne.n	8001718 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001712:	2308      	movs	r3, #8
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	e00f      	b.n	8001738 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	2201      	movs	r2, #1
 8001720:	4013      	ands	r3, r2
 8001722:	d007      	beq.n	8001734 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001728:	2220      	movs	r2, #32
 800172a:	431a      	orrs	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e072      	b.n	800181a <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001734:	2304      	movs	r3, #4
 8001736:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001738:	f7ff fc7e 	bl	8001038 <HAL_GetTick>
 800173c:	0003      	movs	r3, r0
 800173e:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001740:	e01f      	b.n	8001782 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	3301      	adds	r3, #1
 8001746:	d01c      	beq.n	8001782 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001748:	f7ff fc76 	bl	8001038 <HAL_GetTick>
 800174c:	0002      	movs	r2, r0
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	683a      	ldr	r2, [r7, #0]
 8001754:	429a      	cmp	r2, r3
 8001756:	d302      	bcc.n	800175e <HAL_ADC_PollForConversion+0x5e>
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d111      	bne.n	8001782 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	4013      	ands	r3, r2
 8001768:	d10b      	bne.n	8001782 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800176e:	2204      	movs	r2, #4
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2254      	movs	r2, #84	@ 0x54
 800177a:	2100      	movs	r1, #0
 800177c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e04b      	b.n	800181a <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	68fa      	ldr	r2, [r7, #12]
 800178a:	4013      	ands	r3, r2
 800178c:	d0d9      	beq.n	8001742 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001792:	2280      	movs	r2, #128	@ 0x80
 8001794:	0092      	lsls	r2, r2, #2
 8001796:	431a      	orrs	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	0018      	movs	r0, r3
 80017a2:	f7ff fca8 	bl	80010f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 80017a6:	1e03      	subs	r3, r0, #0
 80017a8:	d02e      	beq.n	8001808 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	7e9b      	ldrb	r3, [r3, #26]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d12a      	bne.n	8001808 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2208      	movs	r2, #8
 80017ba:	4013      	ands	r3, r2
 80017bc:	2b08      	cmp	r3, #8
 80017be:	d123      	bne.n	8001808 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	0018      	movs	r0, r3
 80017c6:	f7ff fd93 	bl	80012f0 <LL_ADC_REG_IsConversionOngoing>
 80017ca:	1e03      	subs	r3, r0, #0
 80017cc:	d110      	bne.n	80017f0 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	685a      	ldr	r2, [r3, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	210c      	movs	r1, #12
 80017da:	438a      	bics	r2, r1
 80017dc:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e2:	4a10      	ldr	r2, [pc, #64]	@ (8001824 <HAL_ADC_PollForConversion+0x124>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	2201      	movs	r2, #1
 80017e8:	431a      	orrs	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	659a      	str	r2, [r3, #88]	@ 0x58
 80017ee:	e00b      	b.n	8001808 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f4:	2220      	movs	r2, #32
 80017f6:	431a      	orrs	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001800:	2201      	movs	r2, #1
 8001802:	431a      	orrs	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	7e1b      	ldrb	r3, [r3, #24]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d103      	bne.n	8001818 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	220c      	movs	r2, #12
 8001816:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	0018      	movs	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	b004      	add	sp, #16
 8001820:	bd80      	pop	{r7, pc}
 8001822:	46c0      	nop			@ (mov r8, r8)
 8001824:	fffffefe 	.word	0xfffffefe

08001828 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001836:	0018      	movs	r0, r3
 8001838:	46bd      	mov	sp, r7
 800183a:	b002      	add	sp, #8
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	2202      	movs	r2, #2
 8001860:	4013      	ands	r3, r2
 8001862:	d017      	beq.n	8001894 <HAL_ADC_IRQHandler+0x54>
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2202      	movs	r2, #2
 8001868:	4013      	ands	r3, r2
 800186a:	d013      	beq.n	8001894 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001870:	2210      	movs	r2, #16
 8001872:	4013      	ands	r3, r2
 8001874:	d106      	bne.n	8001884 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187a:	2280      	movs	r2, #128	@ 0x80
 800187c:	0112      	lsls	r2, r2, #4
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	0018      	movs	r0, r3
 8001888:	f000 fd6a 	bl	8002360 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2202      	movs	r2, #2
 8001892:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	2204      	movs	r2, #4
 8001898:	4013      	ands	r3, r2
 800189a:	d003      	beq.n	80018a4 <HAL_ADC_IRQHandler+0x64>
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2204      	movs	r2, #4
 80018a0:	4013      	ands	r3, r2
 80018a2:	d107      	bne.n	80018b4 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	2208      	movs	r2, #8
 80018a8:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80018aa:	d04d      	beq.n	8001948 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2208      	movs	r2, #8
 80018b0:	4013      	ands	r3, r2
 80018b2:	d049      	beq.n	8001948 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b8:	2210      	movs	r2, #16
 80018ba:	4013      	ands	r3, r2
 80018bc:	d106      	bne.n	80018cc <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c2:	2280      	movs	r2, #128	@ 0x80
 80018c4:	0092      	lsls	r2, r2, #2
 80018c6:	431a      	orrs	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	0018      	movs	r0, r3
 80018d2:	f7ff fc10 	bl	80010f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 80018d6:	1e03      	subs	r3, r0, #0
 80018d8:	d02e      	beq.n	8001938 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	7e9b      	ldrb	r3, [r3, #26]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d12a      	bne.n	8001938 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2208      	movs	r2, #8
 80018ea:	4013      	ands	r3, r2
 80018ec:	2b08      	cmp	r3, #8
 80018ee:	d123      	bne.n	8001938 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	0018      	movs	r0, r3
 80018f6:	f7ff fcfb 	bl	80012f0 <LL_ADC_REG_IsConversionOngoing>
 80018fa:	1e03      	subs	r3, r0, #0
 80018fc:	d110      	bne.n	8001920 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	210c      	movs	r1, #12
 800190a:	438a      	bics	r2, r1
 800190c:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001912:	4a56      	ldr	r2, [pc, #344]	@ (8001a6c <HAL_ADC_IRQHandler+0x22c>)
 8001914:	4013      	ands	r3, r2
 8001916:	2201      	movs	r2, #1
 8001918:	431a      	orrs	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	659a      	str	r2, [r3, #88]	@ 0x58
 800191e:	e00b      	b.n	8001938 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001924:	2220      	movs	r2, #32
 8001926:	431a      	orrs	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001930:	2201      	movs	r2, #1
 8001932:	431a      	orrs	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	0018      	movs	r0, r3
 800193c:	f000 f898 	bl	8001a70 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	220c      	movs	r2, #12
 8001946:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	2280      	movs	r2, #128	@ 0x80
 800194c:	4013      	ands	r3, r2
 800194e:	d012      	beq.n	8001976 <HAL_ADC_IRQHandler+0x136>
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2280      	movs	r2, #128	@ 0x80
 8001954:	4013      	ands	r3, r2
 8001956:	d00e      	beq.n	8001976 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800195c:	2280      	movs	r2, #128	@ 0x80
 800195e:	0252      	lsls	r2, r2, #9
 8001960:	431a      	orrs	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	0018      	movs	r0, r3
 800196a:	f000 f889 	bl	8001a80 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2280      	movs	r2, #128	@ 0x80
 8001974:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	2380      	movs	r3, #128	@ 0x80
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	4013      	ands	r3, r2
 800197e:	d014      	beq.n	80019aa <HAL_ADC_IRQHandler+0x16a>
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	2380      	movs	r3, #128	@ 0x80
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	4013      	ands	r3, r2
 8001988:	d00f      	beq.n	80019aa <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198e:	2280      	movs	r2, #128	@ 0x80
 8001990:	0292      	lsls	r2, r2, #10
 8001992:	431a      	orrs	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	0018      	movs	r0, r3
 800199c:	f000 fcd0 	bl	8002340 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2280      	movs	r2, #128	@ 0x80
 80019a6:	0052      	lsls	r2, r2, #1
 80019a8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	2380      	movs	r3, #128	@ 0x80
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4013      	ands	r3, r2
 80019b2:	d014      	beq.n	80019de <HAL_ADC_IRQHandler+0x19e>
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	2380      	movs	r3, #128	@ 0x80
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4013      	ands	r3, r2
 80019bc:	d00f      	beq.n	80019de <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c2:	2280      	movs	r2, #128	@ 0x80
 80019c4:	02d2      	lsls	r2, r2, #11
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	0018      	movs	r0, r3
 80019d0:	f000 fcbe 	bl	8002350 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2280      	movs	r2, #128	@ 0x80
 80019da:	0092      	lsls	r2, r2, #2
 80019dc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	2210      	movs	r2, #16
 80019e2:	4013      	ands	r3, r2
 80019e4:	d02b      	beq.n	8001a3e <HAL_ADC_IRQHandler+0x1fe>
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2210      	movs	r2, #16
 80019ea:	4013      	ands	r3, r2
 80019ec:	d027      	beq.n	8001a3e <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d102      	bne.n	80019fc <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 80019f6:	2301      	movs	r3, #1
 80019f8:	617b      	str	r3, [r7, #20]
 80019fa:	e008      	b.n	8001a0e <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	0018      	movs	r0, r3
 8001a02:	f7ff fbcc 	bl	800119e <LL_ADC_REG_GetDMATransfer>
 8001a06:	1e03      	subs	r3, r0, #0
 8001a08:	d001      	beq.n	8001a0e <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d110      	bne.n	8001a36 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a18:	2280      	movs	r2, #128	@ 0x80
 8001a1a:	00d2      	lsls	r2, r2, #3
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a26:	2202      	movs	r2, #2
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	0018      	movs	r0, r3
 8001a32:	f000 f82d 	bl	8001a90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2210      	movs	r2, #16
 8001a3c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	2380      	movs	r3, #128	@ 0x80
 8001a42:	019b      	lsls	r3, r3, #6
 8001a44:	4013      	ands	r3, r2
 8001a46:	d00d      	beq.n	8001a64 <HAL_ADC_IRQHandler+0x224>
 8001a48:	68fa      	ldr	r2, [r7, #12]
 8001a4a:	2380      	movs	r3, #128	@ 0x80
 8001a4c:	019b      	lsls	r3, r3, #6
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d008      	beq.n	8001a64 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	0018      	movs	r0, r3
 8001a56:	f000 fc8b 	bl	8002370 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2280      	movs	r2, #128	@ 0x80
 8001a60:	0192      	lsls	r2, r2, #6
 8001a62:	601a      	str	r2, [r3, #0]
  }
}
 8001a64:	46c0      	nop			@ (mov r8, r8)
 8001a66:	46bd      	mov	sp, r7
 8001a68:	b006      	add	sp, #24
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	fffffefe 	.word	0xfffffefe

08001a70 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001a78:	46c0      	nop			@ (mov r8, r8)
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	b002      	add	sp, #8
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001a88:	46c0      	nop			@ (mov r8, r8)
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b002      	add	sp, #8
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001a98:	46c0      	nop			@ (mov r8, r8)
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	b002      	add	sp, #8
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aaa:	2317      	movs	r3, #23
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2254      	movs	r2, #84	@ 0x54
 8001aba:	5c9b      	ldrb	r3, [r3, r2]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d101      	bne.n	8001ac4 <HAL_ADC_ConfigChannel+0x24>
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	e1c0      	b.n	8001e46 <HAL_ADC_ConfigChannel+0x3a6>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2254      	movs	r2, #84	@ 0x54
 8001ac8:	2101      	movs	r1, #1
 8001aca:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f7ff fc0d 	bl	80012f0 <LL_ADC_REG_IsConversionOngoing>
 8001ad6:	1e03      	subs	r3, r0, #0
 8001ad8:	d000      	beq.n	8001adc <HAL_ADC_ConfigChannel+0x3c>
 8001ada:	e1a3      	b.n	8001e24 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d100      	bne.n	8001ae6 <HAL_ADC_ConfigChannel+0x46>
 8001ae4:	e143      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	691a      	ldr	r2, [r3, #16]
 8001aea:	2380      	movs	r3, #128	@ 0x80
 8001aec:	061b      	lsls	r3, r3, #24
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d004      	beq.n	8001afc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001af6:	4ac1      	ldr	r2, [pc, #772]	@ (8001dfc <HAL_ADC_ConfigChannel+0x35c>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d108      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	0019      	movs	r1, r3
 8001b06:	0010      	movs	r0, r2
 8001b08:	f7ff fb26 	bl	8001158 <LL_ADC_REG_SetSequencerChAdd>
 8001b0c:	e0c9      	b.n	8001ca2 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	211f      	movs	r1, #31
 8001b18:	400b      	ands	r3, r1
 8001b1a:	210f      	movs	r1, #15
 8001b1c:	4099      	lsls	r1, r3
 8001b1e:	000b      	movs	r3, r1
 8001b20:	43db      	mvns	r3, r3
 8001b22:	4013      	ands	r3, r2
 8001b24:	0019      	movs	r1, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	035b      	lsls	r3, r3, #13
 8001b2c:	0b5b      	lsrs	r3, r3, #13
 8001b2e:	d105      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x9c>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	0e9b      	lsrs	r3, r3, #26
 8001b36:	221f      	movs	r2, #31
 8001b38:	4013      	ands	r3, r2
 8001b3a:	e098      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2201      	movs	r2, #1
 8001b42:	4013      	ands	r3, r2
 8001b44:	d000      	beq.n	8001b48 <HAL_ADC_ConfigChannel+0xa8>
 8001b46:	e091      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x1cc>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d000      	beq.n	8001b54 <HAL_ADC_ConfigChannel+0xb4>
 8001b52:	e089      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x1c8>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2204      	movs	r2, #4
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d000      	beq.n	8001b60 <HAL_ADC_ConfigChannel+0xc0>
 8001b5e:	e081      	b.n	8001c64 <HAL_ADC_ConfigChannel+0x1c4>
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2208      	movs	r2, #8
 8001b66:	4013      	ands	r3, r2
 8001b68:	d000      	beq.n	8001b6c <HAL_ADC_ConfigChannel+0xcc>
 8001b6a:	e079      	b.n	8001c60 <HAL_ADC_ConfigChannel+0x1c0>
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2210      	movs	r2, #16
 8001b72:	4013      	ands	r3, r2
 8001b74:	d000      	beq.n	8001b78 <HAL_ADC_ConfigChannel+0xd8>
 8001b76:	e071      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x1bc>
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d000      	beq.n	8001b84 <HAL_ADC_ConfigChannel+0xe4>
 8001b82:	e069      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x1b8>
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2240      	movs	r2, #64	@ 0x40
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	d000      	beq.n	8001b90 <HAL_ADC_ConfigChannel+0xf0>
 8001b8e:	e061      	b.n	8001c54 <HAL_ADC_ConfigChannel+0x1b4>
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2280      	movs	r2, #128	@ 0x80
 8001b96:	4013      	ands	r3, r2
 8001b98:	d000      	beq.n	8001b9c <HAL_ADC_ConfigChannel+0xfc>
 8001b9a:	e059      	b.n	8001c50 <HAL_ADC_ConfigChannel+0x1b0>
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	2380      	movs	r3, #128	@ 0x80
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d151      	bne.n	8001c4c <HAL_ADC_ConfigChannel+0x1ac>
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	2380      	movs	r3, #128	@ 0x80
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d149      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x1a8>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	2380      	movs	r3, #128	@ 0x80
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	d141      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x1a4>
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	011b      	lsls	r3, r3, #4
 8001bc8:	4013      	ands	r3, r2
 8001bca:	d139      	bne.n	8001c40 <HAL_ADC_ConfigChannel+0x1a0>
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	2380      	movs	r3, #128	@ 0x80
 8001bd2:	015b      	lsls	r3, r3, #5
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	d131      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x19c>
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	2380      	movs	r3, #128	@ 0x80
 8001bde:	019b      	lsls	r3, r3, #6
 8001be0:	4013      	ands	r3, r2
 8001be2:	d129      	bne.n	8001c38 <HAL_ADC_ConfigChannel+0x198>
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	2380      	movs	r3, #128	@ 0x80
 8001bea:	01db      	lsls	r3, r3, #7
 8001bec:	4013      	ands	r3, r2
 8001bee:	d121      	bne.n	8001c34 <HAL_ADC_ConfigChannel+0x194>
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	2380      	movs	r3, #128	@ 0x80
 8001bf6:	021b      	lsls	r3, r3, #8
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d119      	bne.n	8001c30 <HAL_ADC_ConfigChannel+0x190>
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	025b      	lsls	r3, r3, #9
 8001c04:	4013      	ands	r3, r2
 8001c06:	d111      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x18c>
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	2380      	movs	r3, #128	@ 0x80
 8001c0e:	029b      	lsls	r3, r3, #10
 8001c10:	4013      	ands	r3, r2
 8001c12:	d109      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x188>
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2380      	movs	r3, #128	@ 0x80
 8001c1a:	02db      	lsls	r3, r3, #11
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d001      	beq.n	8001c24 <HAL_ADC_ConfigChannel+0x184>
 8001c20:	2312      	movs	r3, #18
 8001c22:	e024      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c24:	2300      	movs	r3, #0
 8001c26:	e022      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c28:	2311      	movs	r3, #17
 8001c2a:	e020      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c2c:	2310      	movs	r3, #16
 8001c2e:	e01e      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c30:	230f      	movs	r3, #15
 8001c32:	e01c      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c34:	230e      	movs	r3, #14
 8001c36:	e01a      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c38:	230d      	movs	r3, #13
 8001c3a:	e018      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c3c:	230c      	movs	r3, #12
 8001c3e:	e016      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c40:	230b      	movs	r3, #11
 8001c42:	e014      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c44:	230a      	movs	r3, #10
 8001c46:	e012      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c48:	2309      	movs	r3, #9
 8001c4a:	e010      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c4c:	2308      	movs	r3, #8
 8001c4e:	e00e      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c50:	2307      	movs	r3, #7
 8001c52:	e00c      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c54:	2306      	movs	r3, #6
 8001c56:	e00a      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c58:	2305      	movs	r3, #5
 8001c5a:	e008      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c5c:	2304      	movs	r3, #4
 8001c5e:	e006      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c60:	2303      	movs	r3, #3
 8001c62:	e004      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c64:	2302      	movs	r3, #2
 8001c66:	e002      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e000      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1ce>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	6852      	ldr	r2, [r2, #4]
 8001c72:	201f      	movs	r0, #31
 8001c74:	4002      	ands	r2, r0
 8001c76:	4093      	lsls	r3, r2
 8001c78:	000a      	movs	r2, r1
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	089b      	lsrs	r3, r3, #2
 8001c86:	1c5a      	adds	r2, r3, #1
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	69db      	ldr	r3, [r3, #28]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d808      	bhi.n	8001ca2 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6818      	ldr	r0, [r3, #0]
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	6859      	ldr	r1, [r3, #4]
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	001a      	movs	r2, r3
 8001c9e:	f7ff fa3b 	bl	8001118 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6818      	ldr	r0, [r3, #0]
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	6819      	ldr	r1, [r3, #0]
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	001a      	movs	r2, r3
 8001cb0:	f7ff fa82 	bl	80011b8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	db00      	blt.n	8001cbe <HAL_ADC_ConfigChannel+0x21e>
 8001cbc:	e0bc      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001cbe:	4b50      	ldr	r3, [pc, #320]	@ (8001e00 <HAL_ADC_ConfigChannel+0x360>)
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f7ff f9d7 	bl	8001074 <LL_ADC_GetCommonPathInternalCh>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a4d      	ldr	r2, [pc, #308]	@ (8001e04 <HAL_ADC_ConfigChannel+0x364>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d122      	bne.n	8001d1a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	2380      	movs	r3, #128	@ 0x80
 8001cd8:	041b      	lsls	r3, r3, #16
 8001cda:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cdc:	d11d      	bne.n	8001d1a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	2280      	movs	r2, #128	@ 0x80
 8001ce2:	0412      	lsls	r2, r2, #16
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	4a46      	ldr	r2, [pc, #280]	@ (8001e00 <HAL_ADC_ConfigChannel+0x360>)
 8001ce8:	0019      	movs	r1, r3
 8001cea:	0010      	movs	r0, r2
 8001cec:	f7ff f9ae 	bl	800104c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cf0:	4b45      	ldr	r3, [pc, #276]	@ (8001e08 <HAL_ADC_ConfigChannel+0x368>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4945      	ldr	r1, [pc, #276]	@ (8001e0c <HAL_ADC_ConfigChannel+0x36c>)
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f7fe fa02 	bl	8000100 <__udivsi3>
 8001cfc:	0003      	movs	r3, r0
 8001cfe:	1c5a      	adds	r2, r3, #1
 8001d00:	0013      	movs	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	189b      	adds	r3, r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d0a:	e002      	b.n	8001d12 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d1f9      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d18:	e08e      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a3c      	ldr	r2, [pc, #240]	@ (8001e10 <HAL_ADC_ConfigChannel+0x370>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d10e      	bne.n	8001d42 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	2380      	movs	r3, #128	@ 0x80
 8001d28:	045b      	lsls	r3, r3, #17
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	d109      	bne.n	8001d42 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	2280      	movs	r2, #128	@ 0x80
 8001d32:	0452      	lsls	r2, r2, #17
 8001d34:	4313      	orrs	r3, r2
 8001d36:	4a32      	ldr	r2, [pc, #200]	@ (8001e00 <HAL_ADC_ConfigChannel+0x360>)
 8001d38:	0019      	movs	r1, r3
 8001d3a:	0010      	movs	r0, r2
 8001d3c:	f7ff f986 	bl	800104c <LL_ADC_SetCommonPathInternalCh>
 8001d40:	e07a      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a33      	ldr	r2, [pc, #204]	@ (8001e14 <HAL_ADC_ConfigChannel+0x374>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d000      	beq.n	8001d4e <HAL_ADC_ConfigChannel+0x2ae>
 8001d4c:	e074      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	2380      	movs	r3, #128	@ 0x80
 8001d52:	03db      	lsls	r3, r3, #15
 8001d54:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d56:	d000      	beq.n	8001d5a <HAL_ADC_ConfigChannel+0x2ba>
 8001d58:	e06e      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	2280      	movs	r2, #128	@ 0x80
 8001d5e:	03d2      	lsls	r2, r2, #15
 8001d60:	4313      	orrs	r3, r2
 8001d62:	4a27      	ldr	r2, [pc, #156]	@ (8001e00 <HAL_ADC_ConfigChannel+0x360>)
 8001d64:	0019      	movs	r1, r3
 8001d66:	0010      	movs	r0, r2
 8001d68:	f7ff f970 	bl	800104c <LL_ADC_SetCommonPathInternalCh>
 8001d6c:	e064      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	691a      	ldr	r2, [r3, #16]
 8001d72:	2380      	movs	r3, #128	@ 0x80
 8001d74:	061b      	lsls	r3, r3, #24
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d004      	beq.n	8001d84 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dfc <HAL_ADC_ConfigChannel+0x35c>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d107      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	0019      	movs	r1, r3
 8001d8e:	0010      	movs	r0, r2
 8001d90:	f7ff f9f3 	bl	800117a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	da4d      	bge.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d9c:	4b18      	ldr	r3, [pc, #96]	@ (8001e00 <HAL_ADC_ConfigChannel+0x360>)
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f7ff f968 	bl	8001074 <LL_ADC_GetCommonPathInternalCh>
 8001da4:	0003      	movs	r3, r0
 8001da6:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a15      	ldr	r2, [pc, #84]	@ (8001e04 <HAL_ADC_ConfigChannel+0x364>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d108      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4a18      	ldr	r2, [pc, #96]	@ (8001e18 <HAL_ADC_ConfigChannel+0x378>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	4a11      	ldr	r2, [pc, #68]	@ (8001e00 <HAL_ADC_ConfigChannel+0x360>)
 8001dba:	0019      	movs	r1, r3
 8001dbc:	0010      	movs	r0, r2
 8001dbe:	f7ff f945 	bl	800104c <LL_ADC_SetCommonPathInternalCh>
 8001dc2:	e039      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a11      	ldr	r2, [pc, #68]	@ (8001e10 <HAL_ADC_ConfigChannel+0x370>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d108      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <HAL_ADC_ConfigChannel+0x37c>)
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e00 <HAL_ADC_ConfigChannel+0x360>)
 8001dd6:	0019      	movs	r1, r3
 8001dd8:	0010      	movs	r0, r2
 8001dda:	f7ff f937 	bl	800104c <LL_ADC_SetCommonPathInternalCh>
 8001dde:	e02b      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0b      	ldr	r2, [pc, #44]	@ (8001e14 <HAL_ADC_ConfigChannel+0x374>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d126      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4a0c      	ldr	r2, [pc, #48]	@ (8001e20 <HAL_ADC_ConfigChannel+0x380>)
 8001dee:	4013      	ands	r3, r2
 8001df0:	4a03      	ldr	r2, [pc, #12]	@ (8001e00 <HAL_ADC_ConfigChannel+0x360>)
 8001df2:	0019      	movs	r1, r3
 8001df4:	0010      	movs	r0, r2
 8001df6:	f7ff f929 	bl	800104c <LL_ADC_SetCommonPathInternalCh>
 8001dfa:	e01d      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x398>
 8001dfc:	80000004 	.word	0x80000004
 8001e00:	40012708 	.word	0x40012708
 8001e04:	b0001000 	.word	0xb0001000
 8001e08:	20000008 	.word	0x20000008
 8001e0c:	00030d40 	.word	0x00030d40
 8001e10:	b8004000 	.word	0xb8004000
 8001e14:	b4002000 	.word	0xb4002000
 8001e18:	ff7fffff 	.word	0xff7fffff
 8001e1c:	feffffff 	.word	0xfeffffff
 8001e20:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e28:	2220      	movs	r2, #32
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e30:	2317      	movs	r3, #23
 8001e32:	18fb      	adds	r3, r7, r3
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2254      	movs	r2, #84	@ 0x54
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001e40:	2317      	movs	r3, #23
 8001e42:	18fb      	adds	r3, r7, r3
 8001e44:	781b      	ldrb	r3, [r3, #0]
}
 8001e46:	0018      	movs	r0, r3
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	b006      	add	sp, #24
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	46c0      	nop			@ (mov r8, r8)

08001e50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	0018      	movs	r0, r3
 8001e62:	f7ff fa11 	bl	8001288 <LL_ADC_IsEnabled>
 8001e66:	1e03      	subs	r3, r0, #0
 8001e68:	d000      	beq.n	8001e6c <ADC_Enable+0x1c>
 8001e6a:	e069      	b.n	8001f40 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	4a36      	ldr	r2, [pc, #216]	@ (8001f4c <ADC_Enable+0xfc>)
 8001e74:	4013      	ands	r3, r2
 8001e76:	d00d      	beq.n	8001e94 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7c:	2210      	movs	r2, #16
 8001e7e:	431a      	orrs	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e88:	2201      	movs	r2, #1
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e056      	b.n	8001f42 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	0018      	movs	r0, r3
 8001e9a:	f7ff f9d1 	bl	8001240 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f50 <ADC_Enable+0x100>)
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f7ff f8e7 	bl	8001074 <LL_ADC_GetCommonPathInternalCh>
 8001ea6:	0002      	movs	r2, r0
 8001ea8:	2380      	movs	r3, #128	@ 0x80
 8001eaa:	041b      	lsls	r3, r3, #16
 8001eac:	4013      	ands	r3, r2
 8001eae:	d00f      	beq.n	8001ed0 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001eb0:	4b28      	ldr	r3, [pc, #160]	@ (8001f54 <ADC_Enable+0x104>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4928      	ldr	r1, [pc, #160]	@ (8001f58 <ADC_Enable+0x108>)
 8001eb6:	0018      	movs	r0, r3
 8001eb8:	f7fe f922 	bl	8000100 <__udivsi3>
 8001ebc:	0003      	movs	r3, r0
 8001ebe:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001ec0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001ec2:	e002      	b.n	8001eca <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1f9      	bne.n	8001ec4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7e5b      	ldrb	r3, [r3, #25]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d033      	beq.n	8001f40 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001ed8:	f7ff f8ae 	bl	8001038 <HAL_GetTick>
 8001edc:	0003      	movs	r3, r0
 8001ede:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ee0:	e027      	b.n	8001f32 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	f7ff f9ce 	bl	8001288 <LL_ADC_IsEnabled>
 8001eec:	1e03      	subs	r3, r0, #0
 8001eee:	d104      	bne.n	8001efa <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	f7ff f9a3 	bl	8001240 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001efa:	f7ff f89d 	bl	8001038 <HAL_GetTick>
 8001efe:	0002      	movs	r2, r0
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d914      	bls.n	8001f32 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	4013      	ands	r3, r2
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d00d      	beq.n	8001f32 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1a:	2210      	movs	r2, #16
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f26:	2201      	movs	r2, #1
 8001f28:	431a      	orrs	r2, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e007      	b.n	8001f42 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2201      	movs	r2, #1
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d1d0      	bne.n	8001ee2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	0018      	movs	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	b004      	add	sp, #16
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	46c0      	nop			@ (mov r8, r8)
 8001f4c:	80000017 	.word	0x80000017
 8001f50:	40012708 	.word	0x40012708
 8001f54:	20000008 	.word	0x20000008
 8001f58:	00030d40 	.word	0x00030d40

08001f5c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f7ff f99e 	bl	80012aa <LL_ADC_IsDisableOngoing>
 8001f6e:	0003      	movs	r3, r0
 8001f70:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	0018      	movs	r0, r3
 8001f78:	f7ff f986 	bl	8001288 <LL_ADC_IsEnabled>
 8001f7c:	1e03      	subs	r3, r0, #0
 8001f7e:	d046      	beq.n	800200e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d143      	bne.n	800200e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	2205      	movs	r2, #5
 8001f8e:	4013      	ands	r3, r2
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d10d      	bne.n	8001fb0 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f7ff f963 	bl	8001264 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2203      	movs	r2, #3
 8001fa4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fa6:	f7ff f847 	bl	8001038 <HAL_GetTick>
 8001faa:	0003      	movs	r3, r0
 8001fac:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001fae:	e028      	b.n	8002002 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb4:	2210      	movs	r2, #16
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e021      	b.n	8002010 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001fcc:	f7ff f834 	bl	8001038 <HAL_GetTick>
 8001fd0:	0002      	movs	r2, r0
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d913      	bls.n	8002002 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d00d      	beq.n	8002002 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fea:	2210      	movs	r2, #16
 8001fec:	431a      	orrs	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e006      	b.n	8002010 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	2201      	movs	r2, #1
 800200a:	4013      	ands	r3, r2
 800200c:	d1de      	bne.n	8001fcc <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	0018      	movs	r0, r3
 8002012:	46bd      	mov	sp, r7
 8002014:	b004      	add	sp, #16
 8002016:	bd80      	pop	{r7, pc}

08002018 <LL_ADC_GetCommonClock>:
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	23f0      	movs	r3, #240	@ 0xf0
 8002026:	039b      	lsls	r3, r3, #14
 8002028:	4013      	ands	r3, r2
}
 800202a:	0018      	movs	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	b002      	add	sp, #8
 8002030:	bd80      	pop	{r7, pc}

08002032 <LL_ADC_GetClock>:
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	0f9b      	lsrs	r3, r3, #30
 8002040:	079b      	lsls	r3, r3, #30
}
 8002042:	0018      	movs	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	b002      	add	sp, #8
 8002048:	bd80      	pop	{r7, pc}

0800204a <LL_ADC_SetCalibrationFactor>:
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	22b4      	movs	r2, #180	@ 0xb4
 8002058:	589b      	ldr	r3, [r3, r2]
 800205a:	227f      	movs	r2, #127	@ 0x7f
 800205c:	4393      	bics	r3, r2
 800205e:	001a      	movs	r2, r3
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	21b4      	movs	r1, #180	@ 0xb4
 8002068:	505a      	str	r2, [r3, r1]
}
 800206a:	46c0      	nop			@ (mov r8, r8)
 800206c:	46bd      	mov	sp, r7
 800206e:	b002      	add	sp, #8
 8002070:	bd80      	pop	{r7, pc}

08002072 <LL_ADC_GetCalibrationFactor>:
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b082      	sub	sp, #8
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	22b4      	movs	r2, #180	@ 0xb4
 800207e:	589b      	ldr	r3, [r3, r2]
 8002080:	227f      	movs	r2, #127	@ 0x7f
 8002082:	4013      	ands	r3, r2
}
 8002084:	0018      	movs	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	b002      	add	sp, #8
 800208a:	bd80      	pop	{r7, pc}

0800208c <LL_ADC_Enable>:
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	4a04      	ldr	r2, [pc, #16]	@ (80020ac <LL_ADC_Enable+0x20>)
 800209a:	4013      	ands	r3, r2
 800209c:	2201      	movs	r2, #1
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	609a      	str	r2, [r3, #8]
}
 80020a4:	46c0      	nop			@ (mov r8, r8)
 80020a6:	46bd      	mov	sp, r7
 80020a8:	b002      	add	sp, #8
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	7fffffe8 	.word	0x7fffffe8

080020b0 <LL_ADC_Disable>:
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	4a04      	ldr	r2, [pc, #16]	@ (80020d0 <LL_ADC_Disable+0x20>)
 80020be:	4013      	ands	r3, r2
 80020c0:	2202      	movs	r2, #2
 80020c2:	431a      	orrs	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	609a      	str	r2, [r3, #8]
}
 80020c8:	46c0      	nop			@ (mov r8, r8)
 80020ca:	46bd      	mov	sp, r7
 80020cc:	b002      	add	sp, #8
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	7fffffe8 	.word	0x7fffffe8

080020d4 <LL_ADC_IsEnabled>:
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	2201      	movs	r2, #1
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <LL_ADC_IsEnabled+0x18>
 80020e8:	2301      	movs	r3, #1
 80020ea:	e000      	b.n	80020ee <LL_ADC_IsEnabled+0x1a>
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	0018      	movs	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	b002      	add	sp, #8
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <LL_ADC_StartCalibration>:
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	4a05      	ldr	r2, [pc, #20]	@ (800211c <LL_ADC_StartCalibration+0x24>)
 8002106:	4013      	ands	r3, r2
 8002108:	2280      	movs	r2, #128	@ 0x80
 800210a:	0612      	lsls	r2, r2, #24
 800210c:	431a      	orrs	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	609a      	str	r2, [r3, #8]
}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	46bd      	mov	sp, r7
 8002116:	b002      	add	sp, #8
 8002118:	bd80      	pop	{r7, pc}
 800211a:	46c0      	nop			@ (mov r8, r8)
 800211c:	7fffffe8 	.word	0x7fffffe8

08002120 <LL_ADC_IsCalibrationOnGoing>:
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	0fdb      	lsrs	r3, r3, #31
 800212e:	07da      	lsls	r2, r3, #31
 8002130:	2380      	movs	r3, #128	@ 0x80
 8002132:	061b      	lsls	r3, r3, #24
 8002134:	429a      	cmp	r2, r3
 8002136:	d101      	bne.n	800213c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002138:	2301      	movs	r3, #1
 800213a:	e000      	b.n	800213e <LL_ADC_IsCalibrationOnGoing+0x1e>
 800213c:	2300      	movs	r3, #0
}
 800213e:	0018      	movs	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	b002      	add	sp, #8
 8002144:	bd80      	pop	{r7, pc}
	...

08002148 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8002148:	b590      	push	{r4, r7, lr}
 800214a:	b08b      	sub	sp, #44	@ 0x2c
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002150:	2300      	movs	r3, #0
 8002152:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2254      	movs	r2, #84	@ 0x54
 800215c:	5c9b      	ldrb	r3, [r3, r2]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d101      	bne.n	8002166 <HAL_ADCEx_Calibration_Start+0x1e>
 8002162:	2302      	movs	r3, #2
 8002164:	e0dd      	b.n	8002322 <HAL_ADCEx_Calibration_Start+0x1da>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2254      	movs	r2, #84	@ 0x54
 800216a:	2101      	movs	r1, #1
 800216c:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800216e:	231f      	movs	r3, #31
 8002170:	18fc      	adds	r4, r7, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	0018      	movs	r0, r3
 8002176:	f7ff fef1 	bl	8001f5c <ADC_Disable>
 800217a:	0003      	movs	r3, r0
 800217c:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	0018      	movs	r0, r3
 8002184:	f7ff ffa6 	bl	80020d4 <LL_ADC_IsEnabled>
 8002188:	1e03      	subs	r3, r0, #0
 800218a:	d000      	beq.n	800218e <HAL_ADCEx_Calibration_Start+0x46>
 800218c:	e0bc      	b.n	8002308 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002192:	4a66      	ldr	r2, [pc, #408]	@ (800232c <HAL_ADCEx_Calibration_Start+0x1e4>)
 8002194:	4013      	ands	r3, r2
 8002196:	2202      	movs	r2, #2
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	4a62      	ldr	r2, [pc, #392]	@ (8002330 <HAL_ADCEx_Calibration_Start+0x1e8>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	495f      	ldr	r1, [pc, #380]	@ (8002334 <HAL_ADCEx_Calibration_Start+0x1ec>)
 80021b6:	400a      	ands	r2, r1
 80021b8:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80021ba:	2300      	movs	r3, #0
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80021be:	e02d      	b.n	800221c <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	0018      	movs	r0, r3
 80021c6:	f7ff ff97 	bl	80020f8 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80021ca:	e014      	b.n	80021f6 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	3301      	adds	r3, #1
 80021d0:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4a58      	ldr	r2, [pc, #352]	@ (8002338 <HAL_ADCEx_Calibration_Start+0x1f0>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d90d      	bls.n	80021f6 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021de:	2212      	movs	r2, #18
 80021e0:	4393      	bics	r3, r2
 80021e2:	2210      	movs	r2, #16
 80021e4:	431a      	orrs	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2254      	movs	r2, #84	@ 0x54
 80021ee:	2100      	movs	r1, #0
 80021f0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e095      	b.n	8002322 <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	0018      	movs	r0, r3
 80021fc:	f7ff ff90 	bl	8002120 <LL_ADC_IsCalibrationOnGoing>
 8002200:	1e03      	subs	r3, r0, #0
 8002202:	d1e3      	bne.n	80021cc <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	0018      	movs	r0, r3
 800220a:	f7ff ff32 	bl	8002072 <LL_ADC_GetCalibrationFactor>
 800220e:	0002      	movs	r2, r0
 8002210:	6a3b      	ldr	r3, [r7, #32]
 8002212:	189b      	adds	r3, r3, r2
 8002214:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002218:	3301      	adds	r3, #1
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
 800221c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221e:	2b07      	cmp	r3, #7
 8002220:	d9ce      	bls.n	80021c0 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8002222:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002224:	6a38      	ldr	r0, [r7, #32]
 8002226:	f7fd ff6b 	bl	8000100 <__udivsi3>
 800222a:	0003      	movs	r3, r0
 800222c:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	0018      	movs	r0, r3
 8002234:	f7ff ff2a 	bl	800208c <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	0018      	movs	r0, r3
 800223e:	f7ff fef8 	bl	8002032 <LL_ADC_GetClock>
 8002242:	1e03      	subs	r3, r0, #0
 8002244:	d11b      	bne.n	800227e <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002246:	4b3d      	ldr	r3, [pc, #244]	@ (800233c <HAL_ADCEx_Calibration_Start+0x1f4>)
 8002248:	0018      	movs	r0, r3
 800224a:	f7ff fee5 	bl	8002018 <LL_ADC_GetCommonClock>
 800224e:	0003      	movs	r3, r0
 8002250:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	23e0      	movs	r3, #224	@ 0xe0
 8002256:	035b      	lsls	r3, r3, #13
 8002258:	429a      	cmp	r2, r3
 800225a:	d310      	bcc.n	800227e <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	0c9b      	lsrs	r3, r3, #18
 8002260:	3b03      	subs	r3, #3
 8002262:	2201      	movs	r2, #1
 8002264:	409a      	lsls	r2, r3
 8002266:	0013      	movs	r3, r2
 8002268:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	085b      	lsrs	r3, r3, #1
 800226e:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8002270:	e002      	b.n	8002278 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	3b01      	subs	r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f9      	bne.n	8002272 <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6a3a      	ldr	r2, [r7, #32]
 8002284:	0011      	movs	r1, r2
 8002286:	0018      	movs	r0, r3
 8002288:	f7ff fedf 	bl	800204a <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	0018      	movs	r0, r3
 8002292:	f7ff ff0d 	bl	80020b0 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002296:	f7fe fecf 	bl	8001038 <HAL_GetTick>
 800229a:	0003      	movs	r3, r0
 800229c:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800229e:	e01b      	b.n	80022d8 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022a0:	f7fe feca 	bl	8001038 <HAL_GetTick>
 80022a4:	0002      	movs	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d914      	bls.n	80022d8 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	0018      	movs	r0, r3
 80022b4:	f7ff ff0e 	bl	80020d4 <LL_ADC_IsEnabled>
 80022b8:	1e03      	subs	r3, r0, #0
 80022ba:	d00d      	beq.n	80022d8 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c0:	2210      	movs	r2, #16
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022cc:	2201      	movs	r2, #1
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e024      	b.n	8002322 <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	0018      	movs	r0, r3
 80022de:	f7ff fef9 	bl	80020d4 <LL_ADC_IsEnabled>
 80022e2:	1e03      	subs	r3, r0, #0
 80022e4:	d1dc      	bne.n	80022a0 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68d9      	ldr	r1, [r3, #12]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fa:	2203      	movs	r2, #3
 80022fc:	4393      	bics	r3, r2
 80022fe:	2201      	movs	r2, #1
 8002300:	431a      	orrs	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	659a      	str	r2, [r3, #88]	@ 0x58
 8002306:	e005      	b.n	8002314 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230c:	2210      	movs	r2, #16
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2254      	movs	r2, #84	@ 0x54
 8002318:	2100      	movs	r1, #0
 800231a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800231c:	231f      	movs	r3, #31
 800231e:	18fb      	adds	r3, r7, r3
 8002320:	781b      	ldrb	r3, [r3, #0]
}
 8002322:	0018      	movs	r0, r3
 8002324:	46bd      	mov	sp, r7
 8002326:	b00b      	add	sp, #44	@ 0x2c
 8002328:	bd90      	pop	{r4, r7, pc}
 800232a:	46c0      	nop			@ (mov r8, r8)
 800232c:	fffffefd 	.word	0xfffffefd
 8002330:	00008003 	.word	0x00008003
 8002334:	ffff7ffc 	.word	0xffff7ffc
 8002338:	0002f1ff 	.word	0x0002f1ff
 800233c:	40012708 	.word	0x40012708

08002340 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002348:	46c0      	nop			@ (mov r8, r8)
 800234a:	46bd      	mov	sp, r7
 800234c:	b002      	add	sp, #8
 800234e:	bd80      	pop	{r7, pc}

08002350 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002358:	46c0      	nop			@ (mov r8, r8)
 800235a:	46bd      	mov	sp, r7
 800235c:	b002      	add	sp, #8
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002368:	46c0      	nop			@ (mov r8, r8)
 800236a:	46bd      	mov	sp, r7
 800236c:	b002      	add	sp, #8
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002378:	46c0      	nop			@ (mov r8, r8)
 800237a:	46bd      	mov	sp, r7
 800237c:	b002      	add	sp, #8
 800237e:	bd80      	pop	{r7, pc}

08002380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	0002      	movs	r2, r0
 8002388:	1dfb      	adds	r3, r7, #7
 800238a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800238c:	1dfb      	adds	r3, r7, #7
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b7f      	cmp	r3, #127	@ 0x7f
 8002392:	d809      	bhi.n	80023a8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002394:	1dfb      	adds	r3, r7, #7
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	001a      	movs	r2, r3
 800239a:	231f      	movs	r3, #31
 800239c:	401a      	ands	r2, r3
 800239e:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <__NVIC_EnableIRQ+0x30>)
 80023a0:	2101      	movs	r1, #1
 80023a2:	4091      	lsls	r1, r2
 80023a4:	000a      	movs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80023a8:	46c0      	nop			@ (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b002      	add	sp, #8
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	e000e100 	.word	0xe000e100

080023b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023b4:	b590      	push	{r4, r7, lr}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	0002      	movs	r2, r0
 80023bc:	6039      	str	r1, [r7, #0]
 80023be:	1dfb      	adds	r3, r7, #7
 80023c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023c2:	1dfb      	adds	r3, r7, #7
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80023c8:	d828      	bhi.n	800241c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023ca:	4a2f      	ldr	r2, [pc, #188]	@ (8002488 <__NVIC_SetPriority+0xd4>)
 80023cc:	1dfb      	adds	r3, r7, #7
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	b25b      	sxtb	r3, r3
 80023d2:	089b      	lsrs	r3, r3, #2
 80023d4:	33c0      	adds	r3, #192	@ 0xc0
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	589b      	ldr	r3, [r3, r2]
 80023da:	1dfa      	adds	r2, r7, #7
 80023dc:	7812      	ldrb	r2, [r2, #0]
 80023de:	0011      	movs	r1, r2
 80023e0:	2203      	movs	r2, #3
 80023e2:	400a      	ands	r2, r1
 80023e4:	00d2      	lsls	r2, r2, #3
 80023e6:	21ff      	movs	r1, #255	@ 0xff
 80023e8:	4091      	lsls	r1, r2
 80023ea:	000a      	movs	r2, r1
 80023ec:	43d2      	mvns	r2, r2
 80023ee:	401a      	ands	r2, r3
 80023f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	019b      	lsls	r3, r3, #6
 80023f6:	22ff      	movs	r2, #255	@ 0xff
 80023f8:	401a      	ands	r2, r3
 80023fa:	1dfb      	adds	r3, r7, #7
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	0018      	movs	r0, r3
 8002400:	2303      	movs	r3, #3
 8002402:	4003      	ands	r3, r0
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002408:	481f      	ldr	r0, [pc, #124]	@ (8002488 <__NVIC_SetPriority+0xd4>)
 800240a:	1dfb      	adds	r3, r7, #7
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	b25b      	sxtb	r3, r3
 8002410:	089b      	lsrs	r3, r3, #2
 8002412:	430a      	orrs	r2, r1
 8002414:	33c0      	adds	r3, #192	@ 0xc0
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800241a:	e031      	b.n	8002480 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800241c:	4a1b      	ldr	r2, [pc, #108]	@ (800248c <__NVIC_SetPriority+0xd8>)
 800241e:	1dfb      	adds	r3, r7, #7
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	0019      	movs	r1, r3
 8002424:	230f      	movs	r3, #15
 8002426:	400b      	ands	r3, r1
 8002428:	3b08      	subs	r3, #8
 800242a:	089b      	lsrs	r3, r3, #2
 800242c:	3306      	adds	r3, #6
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	18d3      	adds	r3, r2, r3
 8002432:	3304      	adds	r3, #4
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	1dfa      	adds	r2, r7, #7
 8002438:	7812      	ldrb	r2, [r2, #0]
 800243a:	0011      	movs	r1, r2
 800243c:	2203      	movs	r2, #3
 800243e:	400a      	ands	r2, r1
 8002440:	00d2      	lsls	r2, r2, #3
 8002442:	21ff      	movs	r1, #255	@ 0xff
 8002444:	4091      	lsls	r1, r2
 8002446:	000a      	movs	r2, r1
 8002448:	43d2      	mvns	r2, r2
 800244a:	401a      	ands	r2, r3
 800244c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	019b      	lsls	r3, r3, #6
 8002452:	22ff      	movs	r2, #255	@ 0xff
 8002454:	401a      	ands	r2, r3
 8002456:	1dfb      	adds	r3, r7, #7
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	0018      	movs	r0, r3
 800245c:	2303      	movs	r3, #3
 800245e:	4003      	ands	r3, r0
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002464:	4809      	ldr	r0, [pc, #36]	@ (800248c <__NVIC_SetPriority+0xd8>)
 8002466:	1dfb      	adds	r3, r7, #7
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	001c      	movs	r4, r3
 800246c:	230f      	movs	r3, #15
 800246e:	4023      	ands	r3, r4
 8002470:	3b08      	subs	r3, #8
 8002472:	089b      	lsrs	r3, r3, #2
 8002474:	430a      	orrs	r2, r1
 8002476:	3306      	adds	r3, #6
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	18c3      	adds	r3, r0, r3
 800247c:	3304      	adds	r3, #4
 800247e:	601a      	str	r2, [r3, #0]
}
 8002480:	46c0      	nop			@ (mov r8, r8)
 8002482:	46bd      	mov	sp, r7
 8002484:	b003      	add	sp, #12
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	e000e100 	.word	0xe000e100
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	1e5a      	subs	r2, r3, #1
 800249c:	2380      	movs	r3, #128	@ 0x80
 800249e:	045b      	lsls	r3, r3, #17
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d301      	bcc.n	80024a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024a4:	2301      	movs	r3, #1
 80024a6:	e010      	b.n	80024ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024a8:	4b0a      	ldr	r3, [pc, #40]	@ (80024d4 <SysTick_Config+0x44>)
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	3a01      	subs	r2, #1
 80024ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024b0:	2301      	movs	r3, #1
 80024b2:	425b      	negs	r3, r3
 80024b4:	2103      	movs	r1, #3
 80024b6:	0018      	movs	r0, r3
 80024b8:	f7ff ff7c 	bl	80023b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024bc:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <SysTick_Config+0x44>)
 80024be:	2200      	movs	r2, #0
 80024c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024c2:	4b04      	ldr	r3, [pc, #16]	@ (80024d4 <SysTick_Config+0x44>)
 80024c4:	2207      	movs	r2, #7
 80024c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	0018      	movs	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	b002      	add	sp, #8
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	46c0      	nop			@ (mov r8, r8)
 80024d4:	e000e010 	.word	0xe000e010

080024d8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60b9      	str	r1, [r7, #8]
 80024e0:	607a      	str	r2, [r7, #4]
 80024e2:	210f      	movs	r1, #15
 80024e4:	187b      	adds	r3, r7, r1
 80024e6:	1c02      	adds	r2, r0, #0
 80024e8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	187b      	adds	r3, r7, r1
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	b25b      	sxtb	r3, r3
 80024f2:	0011      	movs	r1, r2
 80024f4:	0018      	movs	r0, r3
 80024f6:	f7ff ff5d 	bl	80023b4 <__NVIC_SetPriority>
}
 80024fa:	46c0      	nop			@ (mov r8, r8)
 80024fc:	46bd      	mov	sp, r7
 80024fe:	b004      	add	sp, #16
 8002500:	bd80      	pop	{r7, pc}

08002502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b082      	sub	sp, #8
 8002506:	af00      	add	r7, sp, #0
 8002508:	0002      	movs	r2, r0
 800250a:	1dfb      	adds	r3, r7, #7
 800250c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800250e:	1dfb      	adds	r3, r7, #7
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	b25b      	sxtb	r3, r3
 8002514:	0018      	movs	r0, r3
 8002516:	f7ff ff33 	bl	8002380 <__NVIC_EnableIRQ>
}
 800251a:	46c0      	nop			@ (mov r8, r8)
 800251c:	46bd      	mov	sp, r7
 800251e:	b002      	add	sp, #8
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b082      	sub	sp, #8
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	0018      	movs	r0, r3
 800252e:	f7ff ffaf 	bl	8002490 <SysTick_Config>
 8002532:	0003      	movs	r3, r0
}
 8002534:	0018      	movs	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	b002      	add	sp, #8
 800253a:	bd80      	pop	{r7, pc}

0800253c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002546:	2300      	movs	r3, #0
 8002548:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800254a:	e147      	b.n	80027dc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2101      	movs	r1, #1
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	4091      	lsls	r1, r2
 8002556:	000a      	movs	r2, r1
 8002558:	4013      	ands	r3, r2
 800255a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d100      	bne.n	8002564 <HAL_GPIO_Init+0x28>
 8002562:	e138      	b.n	80027d6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2203      	movs	r2, #3
 800256a:	4013      	ands	r3, r2
 800256c:	2b01      	cmp	r3, #1
 800256e:	d005      	beq.n	800257c <HAL_GPIO_Init+0x40>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2203      	movs	r2, #3
 8002576:	4013      	ands	r3, r2
 8002578:	2b02      	cmp	r3, #2
 800257a:	d130      	bne.n	80025de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	2203      	movs	r2, #3
 8002588:	409a      	lsls	r2, r3
 800258a:	0013      	movs	r3, r2
 800258c:	43da      	mvns	r2, r3
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	4013      	ands	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	68da      	ldr	r2, [r3, #12]
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	409a      	lsls	r2, r3
 800259e:	0013      	movs	r3, r2
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025b2:	2201      	movs	r2, #1
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	409a      	lsls	r2, r3
 80025b8:	0013      	movs	r3, r2
 80025ba:	43da      	mvns	r2, r3
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	4013      	ands	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	091b      	lsrs	r3, r3, #4
 80025c8:	2201      	movs	r2, #1
 80025ca:	401a      	ands	r2, r3
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	409a      	lsls	r2, r3
 80025d0:	0013      	movs	r3, r2
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2203      	movs	r2, #3
 80025e4:	4013      	ands	r3, r2
 80025e6:	2b03      	cmp	r3, #3
 80025e8:	d017      	beq.n	800261a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	2203      	movs	r2, #3
 80025f6:	409a      	lsls	r2, r3
 80025f8:	0013      	movs	r3, r2
 80025fa:	43da      	mvns	r2, r3
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	4013      	ands	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	689a      	ldr	r2, [r3, #8]
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	409a      	lsls	r2, r3
 800260c:	0013      	movs	r3, r2
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	4313      	orrs	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2203      	movs	r2, #3
 8002620:	4013      	ands	r3, r2
 8002622:	2b02      	cmp	r3, #2
 8002624:	d123      	bne.n	800266e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	08da      	lsrs	r2, r3, #3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3208      	adds	r2, #8
 800262e:	0092      	lsls	r2, r2, #2
 8002630:	58d3      	ldr	r3, [r2, r3]
 8002632:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	2207      	movs	r2, #7
 8002638:	4013      	ands	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	220f      	movs	r2, #15
 800263e:	409a      	lsls	r2, r3
 8002640:	0013      	movs	r3, r2
 8002642:	43da      	mvns	r2, r3
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4013      	ands	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	691a      	ldr	r2, [r3, #16]
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	2107      	movs	r1, #7
 8002652:	400b      	ands	r3, r1
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	409a      	lsls	r2, r3
 8002658:	0013      	movs	r3, r2
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4313      	orrs	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	08da      	lsrs	r2, r3, #3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3208      	adds	r2, #8
 8002668:	0092      	lsls	r2, r2, #2
 800266a:	6939      	ldr	r1, [r7, #16]
 800266c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	2203      	movs	r2, #3
 800267a:	409a      	lsls	r2, r3
 800267c:	0013      	movs	r3, r2
 800267e:	43da      	mvns	r2, r3
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4013      	ands	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2203      	movs	r2, #3
 800268c:	401a      	ands	r2, r3
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	409a      	lsls	r2, r3
 8002694:	0013      	movs	r3, r2
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	4313      	orrs	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685a      	ldr	r2, [r3, #4]
 80026a6:	23c0      	movs	r3, #192	@ 0xc0
 80026a8:	029b      	lsls	r3, r3, #10
 80026aa:	4013      	ands	r3, r2
 80026ac:	d100      	bne.n	80026b0 <HAL_GPIO_Init+0x174>
 80026ae:	e092      	b.n	80027d6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80026b0:	4a50      	ldr	r2, [pc, #320]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	089b      	lsrs	r3, r3, #2
 80026b6:	3318      	adds	r3, #24
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	589b      	ldr	r3, [r3, r2]
 80026bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2203      	movs	r2, #3
 80026c2:	4013      	ands	r3, r2
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	220f      	movs	r2, #15
 80026c8:	409a      	lsls	r2, r3
 80026ca:	0013      	movs	r3, r2
 80026cc:	43da      	mvns	r2, r3
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	4013      	ands	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	23a0      	movs	r3, #160	@ 0xa0
 80026d8:	05db      	lsls	r3, r3, #23
 80026da:	429a      	cmp	r2, r3
 80026dc:	d013      	beq.n	8002706 <HAL_GPIO_Init+0x1ca>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a45      	ldr	r2, [pc, #276]	@ (80027f8 <HAL_GPIO_Init+0x2bc>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d00d      	beq.n	8002702 <HAL_GPIO_Init+0x1c6>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a44      	ldr	r2, [pc, #272]	@ (80027fc <HAL_GPIO_Init+0x2c0>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d007      	beq.n	80026fe <HAL_GPIO_Init+0x1c2>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a43      	ldr	r2, [pc, #268]	@ (8002800 <HAL_GPIO_Init+0x2c4>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d101      	bne.n	80026fa <HAL_GPIO_Init+0x1be>
 80026f6:	2303      	movs	r3, #3
 80026f8:	e006      	b.n	8002708 <HAL_GPIO_Init+0x1cc>
 80026fa:	2305      	movs	r3, #5
 80026fc:	e004      	b.n	8002708 <HAL_GPIO_Init+0x1cc>
 80026fe:	2302      	movs	r3, #2
 8002700:	e002      	b.n	8002708 <HAL_GPIO_Init+0x1cc>
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <HAL_GPIO_Init+0x1cc>
 8002706:	2300      	movs	r3, #0
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	2103      	movs	r1, #3
 800270c:	400a      	ands	r2, r1
 800270e:	00d2      	lsls	r2, r2, #3
 8002710:	4093      	lsls	r3, r2
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002718:	4936      	ldr	r1, [pc, #216]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	089b      	lsrs	r3, r3, #2
 800271e:	3318      	adds	r3, #24
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002726:	4b33      	ldr	r3, [pc, #204]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	43da      	mvns	r2, r3
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	4013      	ands	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	2380      	movs	r3, #128	@ 0x80
 800273c:	035b      	lsls	r3, r3, #13
 800273e:	4013      	ands	r3, r2
 8002740:	d003      	beq.n	800274a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4313      	orrs	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800274a:	4b2a      	ldr	r3, [pc, #168]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002750:	4b28      	ldr	r3, [pc, #160]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	43da      	mvns	r2, r3
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	2380      	movs	r3, #128	@ 0x80
 8002766:	039b      	lsls	r3, r3, #14
 8002768:	4013      	ands	r3, r2
 800276a:	d003      	beq.n	8002774 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	4313      	orrs	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002774:	4b1f      	ldr	r3, [pc, #124]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800277a:	4a1e      	ldr	r2, [pc, #120]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 800277c:	2384      	movs	r3, #132	@ 0x84
 800277e:	58d3      	ldr	r3, [r2, r3]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	43da      	mvns	r2, r3
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	2380      	movs	r3, #128	@ 0x80
 8002792:	029b      	lsls	r3, r3, #10
 8002794:	4013      	ands	r3, r2
 8002796:	d003      	beq.n	80027a0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027a0:	4914      	ldr	r1, [pc, #80]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 80027a2:	2284      	movs	r2, #132	@ 0x84
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80027a8:	4a12      	ldr	r2, [pc, #72]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 80027aa:	2380      	movs	r3, #128	@ 0x80
 80027ac:	58d3      	ldr	r3, [r2, r3]
 80027ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	43da      	mvns	r2, r3
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	4013      	ands	r3, r2
 80027b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	2380      	movs	r3, #128	@ 0x80
 80027c0:	025b      	lsls	r3, r3, #9
 80027c2:	4013      	ands	r3, r2
 80027c4:	d003      	beq.n	80027ce <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027ce:	4909      	ldr	r1, [pc, #36]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 80027d0:	2280      	movs	r2, #128	@ 0x80
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	3301      	adds	r3, #1
 80027da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	40da      	lsrs	r2, r3
 80027e4:	1e13      	subs	r3, r2, #0
 80027e6:	d000      	beq.n	80027ea <HAL_GPIO_Init+0x2ae>
 80027e8:	e6b0      	b.n	800254c <HAL_GPIO_Init+0x10>
  }
}
 80027ea:	46c0      	nop			@ (mov r8, r8)
 80027ec:	46c0      	nop			@ (mov r8, r8)
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b006      	add	sp, #24
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40021800 	.word	0x40021800
 80027f8:	50000400 	.word	0x50000400
 80027fc:	50000800 	.word	0x50000800
 8002800:	50000c00 	.word	0x50000c00

08002804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	0008      	movs	r0, r1
 800280e:	0011      	movs	r1, r2
 8002810:	1cbb      	adds	r3, r7, #2
 8002812:	1c02      	adds	r2, r0, #0
 8002814:	801a      	strh	r2, [r3, #0]
 8002816:	1c7b      	adds	r3, r7, #1
 8002818:	1c0a      	adds	r2, r1, #0
 800281a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800281c:	1c7b      	adds	r3, r7, #1
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d004      	beq.n	800282e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002824:	1cbb      	adds	r3, r7, #2
 8002826:	881a      	ldrh	r2, [r3, #0]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800282c:	e003      	b.n	8002836 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800282e:	1cbb      	adds	r3, r7, #2
 8002830:	881a      	ldrh	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002836:	46c0      	nop			@ (mov r8, r8)
 8002838:	46bd      	mov	sp, r7
 800283a:	b002      	add	sp, #8
 800283c:	bd80      	pop	{r7, pc}
	...

08002840 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002844:	4b04      	ldr	r3, [pc, #16]	@ (8002858 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b03      	ldr	r3, [pc, #12]	@ (8002858 <HAL_PWR_EnableBkUpAccess+0x18>)
 800284a:	2180      	movs	r1, #128	@ 0x80
 800284c:	0049      	lsls	r1, r1, #1
 800284e:	430a      	orrs	r2, r1
 8002850:	601a      	str	r2, [r3, #0]
}
 8002852:	46c0      	nop			@ (mov r8, r8)
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40007000 	.word	0x40007000

0800285c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002864:	4b19      	ldr	r3, [pc, #100]	@ (80028cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a19      	ldr	r2, [pc, #100]	@ (80028d0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800286a:	4013      	ands	r3, r2
 800286c:	0019      	movs	r1, r3
 800286e:	4b17      	ldr	r3, [pc, #92]	@ (80028cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	430a      	orrs	r2, r1
 8002874:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	2380      	movs	r3, #128	@ 0x80
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	429a      	cmp	r2, r3
 800287e:	d11f      	bne.n	80028c0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002880:	4b14      	ldr	r3, [pc, #80]	@ (80028d4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	0013      	movs	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	189b      	adds	r3, r3, r2
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	4912      	ldr	r1, [pc, #72]	@ (80028d8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800288e:	0018      	movs	r0, r3
 8002890:	f7fd fc36 	bl	8000100 <__udivsi3>
 8002894:	0003      	movs	r3, r0
 8002896:	3301      	adds	r3, #1
 8002898:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800289a:	e008      	b.n	80028ae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	e001      	b.n	80028ae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e009      	b.n	80028c2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028ae:	4b07      	ldr	r3, [pc, #28]	@ (80028cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80028b0:	695a      	ldr	r2, [r3, #20]
 80028b2:	2380      	movs	r3, #128	@ 0x80
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	401a      	ands	r2, r3
 80028b8:	2380      	movs	r3, #128	@ 0x80
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	429a      	cmp	r2, r3
 80028be:	d0ed      	beq.n	800289c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	0018      	movs	r0, r3
 80028c4:	46bd      	mov	sp, r7
 80028c6:	b004      	add	sp, #16
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	46c0      	nop			@ (mov r8, r8)
 80028cc:	40007000 	.word	0x40007000
 80028d0:	fffff9ff 	.word	0xfffff9ff
 80028d4:	20000008 	.word	0x20000008
 80028d8:	000f4240 	.word	0x000f4240

080028dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e2f3      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2201      	movs	r2, #1
 80028f4:	4013      	ands	r3, r2
 80028f6:	d100      	bne.n	80028fa <HAL_RCC_OscConfig+0x1e>
 80028f8:	e07c      	b.n	80029f4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028fa:	4bc3      	ldr	r3, [pc, #780]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	2238      	movs	r2, #56	@ 0x38
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002904:	4bc0      	ldr	r3, [pc, #768]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	2203      	movs	r2, #3
 800290a:	4013      	ands	r3, r2
 800290c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	2b10      	cmp	r3, #16
 8002912:	d102      	bne.n	800291a <HAL_RCC_OscConfig+0x3e>
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	2b03      	cmp	r3, #3
 8002918:	d002      	beq.n	8002920 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2b08      	cmp	r3, #8
 800291e:	d10b      	bne.n	8002938 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002920:	4bb9      	ldr	r3, [pc, #740]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	2380      	movs	r3, #128	@ 0x80
 8002926:	029b      	lsls	r3, r3, #10
 8002928:	4013      	ands	r3, r2
 800292a:	d062      	beq.n	80029f2 <HAL_RCC_OscConfig+0x116>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d15e      	bne.n	80029f2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e2ce      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	2380      	movs	r3, #128	@ 0x80
 800293e:	025b      	lsls	r3, r3, #9
 8002940:	429a      	cmp	r2, r3
 8002942:	d107      	bne.n	8002954 <HAL_RCC_OscConfig+0x78>
 8002944:	4bb0      	ldr	r3, [pc, #704]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	4baf      	ldr	r3, [pc, #700]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 800294a:	2180      	movs	r1, #128	@ 0x80
 800294c:	0249      	lsls	r1, r1, #9
 800294e:	430a      	orrs	r2, r1
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	e020      	b.n	8002996 <HAL_RCC_OscConfig+0xba>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	23a0      	movs	r3, #160	@ 0xa0
 800295a:	02db      	lsls	r3, r3, #11
 800295c:	429a      	cmp	r2, r3
 800295e:	d10e      	bne.n	800297e <HAL_RCC_OscConfig+0xa2>
 8002960:	4ba9      	ldr	r3, [pc, #676]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	4ba8      	ldr	r3, [pc, #672]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002966:	2180      	movs	r1, #128	@ 0x80
 8002968:	02c9      	lsls	r1, r1, #11
 800296a:	430a      	orrs	r2, r1
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	4ba6      	ldr	r3, [pc, #664]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4ba5      	ldr	r3, [pc, #660]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002974:	2180      	movs	r1, #128	@ 0x80
 8002976:	0249      	lsls	r1, r1, #9
 8002978:	430a      	orrs	r2, r1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e00b      	b.n	8002996 <HAL_RCC_OscConfig+0xba>
 800297e:	4ba2      	ldr	r3, [pc, #648]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	4ba1      	ldr	r3, [pc, #644]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002984:	49a1      	ldr	r1, [pc, #644]	@ (8002c0c <HAL_RCC_OscConfig+0x330>)
 8002986:	400a      	ands	r2, r1
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	4b9f      	ldr	r3, [pc, #636]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4b9e      	ldr	r3, [pc, #632]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002990:	499f      	ldr	r1, [pc, #636]	@ (8002c10 <HAL_RCC_OscConfig+0x334>)
 8002992:	400a      	ands	r2, r1
 8002994:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d014      	beq.n	80029c8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299e:	f7fe fb4b 	bl	8001038 <HAL_GetTick>
 80029a2:	0003      	movs	r3, r0
 80029a4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a8:	f7fe fb46 	bl	8001038 <HAL_GetTick>
 80029ac:	0002      	movs	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b64      	cmp	r3, #100	@ 0x64
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e28d      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ba:	4b93      	ldr	r3, [pc, #588]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	2380      	movs	r3, #128	@ 0x80
 80029c0:	029b      	lsls	r3, r3, #10
 80029c2:	4013      	ands	r3, r2
 80029c4:	d0f0      	beq.n	80029a8 <HAL_RCC_OscConfig+0xcc>
 80029c6:	e015      	b.n	80029f4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c8:	f7fe fb36 	bl	8001038 <HAL_GetTick>
 80029cc:	0003      	movs	r3, r0
 80029ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d2:	f7fe fb31 	bl	8001038 <HAL_GetTick>
 80029d6:	0002      	movs	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b64      	cmp	r3, #100	@ 0x64
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e278      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029e4:	4b88      	ldr	r3, [pc, #544]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	2380      	movs	r3, #128	@ 0x80
 80029ea:	029b      	lsls	r3, r3, #10
 80029ec:	4013      	ands	r3, r2
 80029ee:	d1f0      	bne.n	80029d2 <HAL_RCC_OscConfig+0xf6>
 80029f0:	e000      	b.n	80029f4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2202      	movs	r2, #2
 80029fa:	4013      	ands	r3, r2
 80029fc:	d100      	bne.n	8002a00 <HAL_RCC_OscConfig+0x124>
 80029fe:	e099      	b.n	8002b34 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a00:	4b81      	ldr	r3, [pc, #516]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	2238      	movs	r2, #56	@ 0x38
 8002a06:	4013      	ands	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a0a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	2203      	movs	r2, #3
 8002a10:	4013      	ands	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2b10      	cmp	r3, #16
 8002a18:	d102      	bne.n	8002a20 <HAL_RCC_OscConfig+0x144>
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d002      	beq.n	8002a26 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d135      	bne.n	8002a92 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a26:	4b78      	ldr	r3, [pc, #480]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	2380      	movs	r3, #128	@ 0x80
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	4013      	ands	r3, r2
 8002a30:	d005      	beq.n	8002a3e <HAL_RCC_OscConfig+0x162>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e24b      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3e:	4b72      	ldr	r3, [pc, #456]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	4a74      	ldr	r2, [pc, #464]	@ (8002c14 <HAL_RCC_OscConfig+0x338>)
 8002a44:	4013      	ands	r3, r2
 8002a46:	0019      	movs	r1, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	021a      	lsls	r2, r3, #8
 8002a4e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a50:	430a      	orrs	r2, r1
 8002a52:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d112      	bne.n	8002a80 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a5a:	4b6b      	ldr	r3, [pc, #428]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a6e      	ldr	r2, [pc, #440]	@ (8002c18 <HAL_RCC_OscConfig+0x33c>)
 8002a60:	4013      	ands	r3, r2
 8002a62:	0019      	movs	r1, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	691a      	ldr	r2, [r3, #16]
 8002a68:	4b67      	ldr	r3, [pc, #412]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002a6e:	4b66      	ldr	r3, [pc, #408]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	0adb      	lsrs	r3, r3, #11
 8002a74:	2207      	movs	r2, #7
 8002a76:	4013      	ands	r3, r2
 8002a78:	4a68      	ldr	r2, [pc, #416]	@ (8002c1c <HAL_RCC_OscConfig+0x340>)
 8002a7a:	40da      	lsrs	r2, r3
 8002a7c:	4b68      	ldr	r3, [pc, #416]	@ (8002c20 <HAL_RCC_OscConfig+0x344>)
 8002a7e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a80:	4b68      	ldr	r3, [pc, #416]	@ (8002c24 <HAL_RCC_OscConfig+0x348>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	0018      	movs	r0, r3
 8002a86:	f7fe fa7b 	bl	8000f80 <HAL_InitTick>
 8002a8a:	1e03      	subs	r3, r0, #0
 8002a8c:	d051      	beq.n	8002b32 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e221      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d030      	beq.n	8002afc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a9a:	4b5b      	ldr	r3, [pc, #364]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a5e      	ldr	r2, [pc, #376]	@ (8002c18 <HAL_RCC_OscConfig+0x33c>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	0019      	movs	r1, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691a      	ldr	r2, [r3, #16]
 8002aa8:	4b57      	ldr	r3, [pc, #348]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002aae:	4b56      	ldr	r3, [pc, #344]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	4b55      	ldr	r3, [pc, #340]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ab4:	2180      	movs	r1, #128	@ 0x80
 8002ab6:	0049      	lsls	r1, r1, #1
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7fe fabc 	bl	8001038 <HAL_GetTick>
 8002ac0:	0003      	movs	r3, r0
 8002ac2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac4:	e008      	b.n	8002ad8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac6:	f7fe fab7 	bl	8001038 <HAL_GetTick>
 8002aca:	0002      	movs	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e1fe      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ad8:	4b4b      	ldr	r3, [pc, #300]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	2380      	movs	r3, #128	@ 0x80
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d0f0      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae4:	4b48      	ldr	r3, [pc, #288]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	4a4a      	ldr	r2, [pc, #296]	@ (8002c14 <HAL_RCC_OscConfig+0x338>)
 8002aea:	4013      	ands	r3, r2
 8002aec:	0019      	movs	r1, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	021a      	lsls	r2, r3, #8
 8002af4:	4b44      	ldr	r3, [pc, #272]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002af6:	430a      	orrs	r2, r1
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	e01b      	b.n	8002b34 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002afc:	4b42      	ldr	r3, [pc, #264]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4b41      	ldr	r3, [pc, #260]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b02:	4949      	ldr	r1, [pc, #292]	@ (8002c28 <HAL_RCC_OscConfig+0x34c>)
 8002b04:	400a      	ands	r2, r1
 8002b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b08:	f7fe fa96 	bl	8001038 <HAL_GetTick>
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b12:	f7fe fa91 	bl	8001038 <HAL_GetTick>
 8002b16:	0002      	movs	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e1d8      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b24:	4b38      	ldr	r3, [pc, #224]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	2380      	movs	r3, #128	@ 0x80
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d1f0      	bne.n	8002b12 <HAL_RCC_OscConfig+0x236>
 8002b30:	e000      	b.n	8002b34 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b32:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2208      	movs	r2, #8
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d047      	beq.n	8002bce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b3e:	4b32      	ldr	r3, [pc, #200]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2238      	movs	r2, #56	@ 0x38
 8002b44:	4013      	ands	r3, r2
 8002b46:	2b18      	cmp	r3, #24
 8002b48:	d10a      	bne.n	8002b60 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b4e:	2202      	movs	r2, #2
 8002b50:	4013      	ands	r3, r2
 8002b52:	d03c      	beq.n	8002bce <HAL_RCC_OscConfig+0x2f2>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d138      	bne.n	8002bce <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e1ba      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d019      	beq.n	8002b9c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002b68:	4b27      	ldr	r3, [pc, #156]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b6a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b6c:	4b26      	ldr	r3, [pc, #152]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b6e:	2101      	movs	r1, #1
 8002b70:	430a      	orrs	r2, r1
 8002b72:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b74:	f7fe fa60 	bl	8001038 <HAL_GetTick>
 8002b78:	0003      	movs	r3, r0
 8002b7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b7e:	f7fe fa5b 	bl	8001038 <HAL_GetTick>
 8002b82:	0002      	movs	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e1a2      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b90:	4b1d      	ldr	r3, [pc, #116]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b94:	2202      	movs	r2, #2
 8002b96:	4013      	ands	r3, r2
 8002b98:	d0f1      	beq.n	8002b7e <HAL_RCC_OscConfig+0x2a2>
 8002b9a:	e018      	b.n	8002bce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b9e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ba0:	4b19      	ldr	r3, [pc, #100]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	438a      	bics	r2, r1
 8002ba6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba8:	f7fe fa46 	bl	8001038 <HAL_GetTick>
 8002bac:	0003      	movs	r3, r0
 8002bae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bb0:	e008      	b.n	8002bc4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb2:	f7fe fa41 	bl	8001038 <HAL_GetTick>
 8002bb6:	0002      	movs	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e188      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bc4:	4b10      	ldr	r3, [pc, #64]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bc8:	2202      	movs	r2, #2
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d1f1      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2204      	movs	r2, #4
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	d100      	bne.n	8002bda <HAL_RCC_OscConfig+0x2fe>
 8002bd8:	e0c6      	b.n	8002d68 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bda:	231f      	movs	r3, #31
 8002bdc:	18fb      	adds	r3, r7, r3
 8002bde:	2200      	movs	r2, #0
 8002be0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002be2:	4b09      	ldr	r3, [pc, #36]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	2238      	movs	r2, #56	@ 0x38
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b20      	cmp	r3, #32
 8002bec:	d11e      	bne.n	8002c2c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002bee:	4b06      	ldr	r3, [pc, #24]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	d100      	bne.n	8002bfa <HAL_RCC_OscConfig+0x31e>
 8002bf8:	e0b6      	b.n	8002d68 <HAL_RCC_OscConfig+0x48c>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d000      	beq.n	8002c04 <HAL_RCC_OscConfig+0x328>
 8002c02:	e0b1      	b.n	8002d68 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e166      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	fffeffff 	.word	0xfffeffff
 8002c10:	fffbffff 	.word	0xfffbffff
 8002c14:	ffff80ff 	.word	0xffff80ff
 8002c18:	ffffc7ff 	.word	0xffffc7ff
 8002c1c:	00f42400 	.word	0x00f42400
 8002c20:	20000008 	.word	0x20000008
 8002c24:	2000000c 	.word	0x2000000c
 8002c28:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c2c:	4bac      	ldr	r3, [pc, #688]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002c2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c30:	2380      	movs	r3, #128	@ 0x80
 8002c32:	055b      	lsls	r3, r3, #21
 8002c34:	4013      	ands	r3, r2
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_OscConfig+0x360>
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e000      	b.n	8002c3e <HAL_RCC_OscConfig+0x362>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d011      	beq.n	8002c66 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002c42:	4ba7      	ldr	r3, [pc, #668]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002c44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c46:	4ba6      	ldr	r3, [pc, #664]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002c48:	2180      	movs	r1, #128	@ 0x80
 8002c4a:	0549      	lsls	r1, r1, #21
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c50:	4ba3      	ldr	r3, [pc, #652]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002c52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c54:	2380      	movs	r3, #128	@ 0x80
 8002c56:	055b      	lsls	r3, r3, #21
 8002c58:	4013      	ands	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002c5e:	231f      	movs	r3, #31
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	2201      	movs	r2, #1
 8002c64:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c66:	4b9f      	ldr	r3, [pc, #636]	@ (8002ee4 <HAL_RCC_OscConfig+0x608>)
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	2380      	movs	r3, #128	@ 0x80
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d11a      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c72:	4b9c      	ldr	r3, [pc, #624]	@ (8002ee4 <HAL_RCC_OscConfig+0x608>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	4b9b      	ldr	r3, [pc, #620]	@ (8002ee4 <HAL_RCC_OscConfig+0x608>)
 8002c78:	2180      	movs	r1, #128	@ 0x80
 8002c7a:	0049      	lsls	r1, r1, #1
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002c80:	f7fe f9da 	bl	8001038 <HAL_GetTick>
 8002c84:	0003      	movs	r3, r0
 8002c86:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c8a:	f7fe f9d5 	bl	8001038 <HAL_GetTick>
 8002c8e:	0002      	movs	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e11c      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c9c:	4b91      	ldr	r3, [pc, #580]	@ (8002ee4 <HAL_RCC_OscConfig+0x608>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	2380      	movs	r3, #128	@ 0x80
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d0f0      	beq.n	8002c8a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d106      	bne.n	8002cbe <HAL_RCC_OscConfig+0x3e2>
 8002cb0:	4b8b      	ldr	r3, [pc, #556]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002cb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cb4:	4b8a      	ldr	r3, [pc, #552]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cbc:	e01c      	b.n	8002cf8 <HAL_RCC_OscConfig+0x41c>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	2b05      	cmp	r3, #5
 8002cc4:	d10c      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x404>
 8002cc6:	4b86      	ldr	r3, [pc, #536]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002cc8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cca:	4b85      	ldr	r3, [pc, #532]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002ccc:	2104      	movs	r1, #4
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cd2:	4b83      	ldr	r3, [pc, #524]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002cd4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cd6:	4b82      	ldr	r3, [pc, #520]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002cd8:	2101      	movs	r1, #1
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cde:	e00b      	b.n	8002cf8 <HAL_RCC_OscConfig+0x41c>
 8002ce0:	4b7f      	ldr	r3, [pc, #508]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002ce2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ce4:	4b7e      	ldr	r3, [pc, #504]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	438a      	bics	r2, r1
 8002cea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cec:	4b7c      	ldr	r3, [pc, #496]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002cee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cf0:	4b7b      	ldr	r3, [pc, #492]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002cf2:	2104      	movs	r1, #4
 8002cf4:	438a      	bics	r2, r1
 8002cf6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d014      	beq.n	8002d2a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d00:	f7fe f99a 	bl	8001038 <HAL_GetTick>
 8002d04:	0003      	movs	r3, r0
 8002d06:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d08:	e009      	b.n	8002d1e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d0a:	f7fe f995 	bl	8001038 <HAL_GetTick>
 8002d0e:	0002      	movs	r2, r0
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	4a74      	ldr	r2, [pc, #464]	@ (8002ee8 <HAL_RCC_OscConfig+0x60c>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e0db      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d1e:	4b70      	ldr	r3, [pc, #448]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d22:	2202      	movs	r2, #2
 8002d24:	4013      	ands	r3, r2
 8002d26:	d0f0      	beq.n	8002d0a <HAL_RCC_OscConfig+0x42e>
 8002d28:	e013      	b.n	8002d52 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2a:	f7fe f985 	bl	8001038 <HAL_GetTick>
 8002d2e:	0003      	movs	r3, r0
 8002d30:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d32:	e009      	b.n	8002d48 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d34:	f7fe f980 	bl	8001038 <HAL_GetTick>
 8002d38:	0002      	movs	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	4a6a      	ldr	r2, [pc, #424]	@ (8002ee8 <HAL_RCC_OscConfig+0x60c>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e0c6      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d48:	4b65      	ldr	r3, [pc, #404]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002d52:	231f      	movs	r3, #31
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d105      	bne.n	8002d68 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002d5c:	4b60      	ldr	r3, [pc, #384]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002d5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d60:	4b5f      	ldr	r3, [pc, #380]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002d62:	4962      	ldr	r1, [pc, #392]	@ (8002eec <HAL_RCC_OscConfig+0x610>)
 8002d64:	400a      	ands	r2, r1
 8002d66:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d100      	bne.n	8002d72 <HAL_RCC_OscConfig+0x496>
 8002d70:	e0b0      	b.n	8002ed4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d72:	4b5b      	ldr	r3, [pc, #364]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	2238      	movs	r2, #56	@ 0x38
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b10      	cmp	r3, #16
 8002d7c:	d100      	bne.n	8002d80 <HAL_RCC_OscConfig+0x4a4>
 8002d7e:	e078      	b.n	8002e72 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	69db      	ldr	r3, [r3, #28]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d153      	bne.n	8002e30 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d88:	4b55      	ldr	r3, [pc, #340]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	4b54      	ldr	r3, [pc, #336]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002d8e:	4958      	ldr	r1, [pc, #352]	@ (8002ef0 <HAL_RCC_OscConfig+0x614>)
 8002d90:	400a      	ands	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe f950 	bl	8001038 <HAL_GetTick>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9e:	f7fe f94b 	bl	8001038 <HAL_GetTick>
 8002da2:	0002      	movs	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e092      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db0:	4b4b      	ldr	r3, [pc, #300]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	2380      	movs	r3, #128	@ 0x80
 8002db6:	049b      	lsls	r3, r3, #18
 8002db8:	4013      	ands	r3, r2
 8002dba:	d1f0      	bne.n	8002d9e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dbc:	4b48      	ldr	r3, [pc, #288]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	4a4c      	ldr	r2, [pc, #304]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	0019      	movs	r1, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a1a      	ldr	r2, [r3, #32]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd4:	021b      	lsls	r3, r3, #8
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de2:	431a      	orrs	r2, r3
 8002de4:	4b3e      	ldr	r3, [pc, #248]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002de6:	430a      	orrs	r2, r1
 8002de8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dea:	4b3d      	ldr	r3, [pc, #244]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	4b3c      	ldr	r3, [pc, #240]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002df0:	2180      	movs	r1, #128	@ 0x80
 8002df2:	0449      	lsls	r1, r1, #17
 8002df4:	430a      	orrs	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002df8:	4b39      	ldr	r3, [pc, #228]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002dfa:	68da      	ldr	r2, [r3, #12]
 8002dfc:	4b38      	ldr	r3, [pc, #224]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002dfe:	2180      	movs	r1, #128	@ 0x80
 8002e00:	0549      	lsls	r1, r1, #21
 8002e02:	430a      	orrs	r2, r1
 8002e04:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e06:	f7fe f917 	bl	8001038 <HAL_GetTick>
 8002e0a:	0003      	movs	r3, r0
 8002e0c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e10:	f7fe f912 	bl	8001038 <HAL_GetTick>
 8002e14:	0002      	movs	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e059      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e22:	4b2f      	ldr	r3, [pc, #188]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	2380      	movs	r3, #128	@ 0x80
 8002e28:	049b      	lsls	r3, r3, #18
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d0f0      	beq.n	8002e10 <HAL_RCC_OscConfig+0x534>
 8002e2e:	e051      	b.n	8002ed4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e30:	4b2b      	ldr	r3, [pc, #172]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002e36:	492e      	ldr	r1, [pc, #184]	@ (8002ef0 <HAL_RCC_OscConfig+0x614>)
 8002e38:	400a      	ands	r2, r1
 8002e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3c:	f7fe f8fc 	bl	8001038 <HAL_GetTick>
 8002e40:	0003      	movs	r3, r0
 8002e42:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e46:	f7fe f8f7 	bl	8001038 <HAL_GetTick>
 8002e4a:	0002      	movs	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e03e      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e58:	4b21      	ldr	r3, [pc, #132]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	2380      	movs	r3, #128	@ 0x80
 8002e5e:	049b      	lsls	r3, r3, #18
 8002e60:	4013      	ands	r3, r2
 8002e62:	d1f0      	bne.n	8002e46 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002e64:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002e6a:	4923      	ldr	r1, [pc, #140]	@ (8002ef8 <HAL_RCC_OscConfig+0x61c>)
 8002e6c:	400a      	ands	r2, r1
 8002e6e:	60da      	str	r2, [r3, #12]
 8002e70:	e030      	b.n	8002ed4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d101      	bne.n	8002e7e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e02b      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002e7e:	4b18      	ldr	r3, [pc, #96]	@ (8002ee0 <HAL_RCC_OscConfig+0x604>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	2203      	movs	r2, #3
 8002e88:	401a      	ands	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d11e      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	2270      	movs	r2, #112	@ 0x70
 8002e96:	401a      	ands	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d117      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ea0:	697a      	ldr	r2, [r7, #20]
 8002ea2:	23fe      	movs	r3, #254	@ 0xfe
 8002ea4:	01db      	lsls	r3, r3, #7
 8002ea6:	401a      	ands	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eac:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d10e      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	23f8      	movs	r3, #248	@ 0xf8
 8002eb6:	039b      	lsls	r3, r3, #14
 8002eb8:	401a      	ands	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d106      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	0f5b      	lsrs	r3, r3, #29
 8002ec6:	075a      	lsls	r2, r3, #29
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d001      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	b008      	add	sp, #32
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	46c0      	nop			@ (mov r8, r8)
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40007000 	.word	0x40007000
 8002ee8:	00001388 	.word	0x00001388
 8002eec:	efffffff 	.word	0xefffffff
 8002ef0:	feffffff 	.word	0xfeffffff
 8002ef4:	1fc1808c 	.word	0x1fc1808c
 8002ef8:	effefffc 	.word	0xeffefffc

08002efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0e9      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f10:	4b76      	ldr	r3, [pc, #472]	@ (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2207      	movs	r2, #7
 8002f16:	4013      	ands	r3, r2
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d91e      	bls.n	8002f5c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1e:	4b73      	ldr	r3, [pc, #460]	@ (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2207      	movs	r2, #7
 8002f24:	4393      	bics	r3, r2
 8002f26:	0019      	movs	r1, r3
 8002f28:	4b70      	ldr	r3, [pc, #448]	@ (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f30:	f7fe f882 	bl	8001038 <HAL_GetTick>
 8002f34:	0003      	movs	r3, r0
 8002f36:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f38:	e009      	b.n	8002f4e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f3a:	f7fe f87d 	bl	8001038 <HAL_GetTick>
 8002f3e:	0002      	movs	r2, r0
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	4a6a      	ldr	r2, [pc, #424]	@ (80030f0 <HAL_RCC_ClockConfig+0x1f4>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e0ca      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f4e:	4b67      	ldr	r3, [pc, #412]	@ (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2207      	movs	r2, #7
 8002f54:	4013      	ands	r3, r2
 8002f56:	683a      	ldr	r2, [r7, #0]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d1ee      	bne.n	8002f3a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2202      	movs	r2, #2
 8002f62:	4013      	ands	r3, r2
 8002f64:	d015      	beq.n	8002f92 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2204      	movs	r2, #4
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	d006      	beq.n	8002f7e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f70:	4b60      	ldr	r3, [pc, #384]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	4b5f      	ldr	r3, [pc, #380]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f76:	21e0      	movs	r1, #224	@ 0xe0
 8002f78:	01c9      	lsls	r1, r1, #7
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f7e:	4b5d      	ldr	r3, [pc, #372]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	4a5d      	ldr	r2, [pc, #372]	@ (80030f8 <HAL_RCC_ClockConfig+0x1fc>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	0019      	movs	r1, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	4b59      	ldr	r3, [pc, #356]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2201      	movs	r2, #1
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d057      	beq.n	800304c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d107      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fa4:	4b53      	ldr	r3, [pc, #332]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	2380      	movs	r3, #128	@ 0x80
 8002faa:	029b      	lsls	r3, r3, #10
 8002fac:	4013      	ands	r3, r2
 8002fae:	d12b      	bne.n	8003008 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e097      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d107      	bne.n	8002fcc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fbc:	4b4d      	ldr	r3, [pc, #308]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	2380      	movs	r3, #128	@ 0x80
 8002fc2:	049b      	lsls	r3, r3, #18
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d11f      	bne.n	8003008 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e08b      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d107      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd4:	4b47      	ldr	r3, [pc, #284]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	2380      	movs	r3, #128	@ 0x80
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	4013      	ands	r3, r2
 8002fde:	d113      	bne.n	8003008 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e07f      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	2b03      	cmp	r3, #3
 8002fea:	d106      	bne.n	8002ffa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fec:	4b41      	ldr	r3, [pc, #260]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	d108      	bne.n	8003008 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e074      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ffa:	4b3e      	ldr	r3, [pc, #248]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8002ffc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ffe:	2202      	movs	r2, #2
 8003000:	4013      	ands	r3, r2
 8003002:	d101      	bne.n	8003008 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e06d      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003008:	4b3a      	ldr	r3, [pc, #232]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2207      	movs	r2, #7
 800300e:	4393      	bics	r3, r2
 8003010:	0019      	movs	r1, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	4b37      	ldr	r3, [pc, #220]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 8003018:	430a      	orrs	r2, r1
 800301a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800301c:	f7fe f80c 	bl	8001038 <HAL_GetTick>
 8003020:	0003      	movs	r3, r0
 8003022:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003024:	e009      	b.n	800303a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003026:	f7fe f807 	bl	8001038 <HAL_GetTick>
 800302a:	0002      	movs	r2, r0
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	4a2f      	ldr	r2, [pc, #188]	@ (80030f0 <HAL_RCC_ClockConfig+0x1f4>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e054      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303a:	4b2e      	ldr	r3, [pc, #184]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	2238      	movs	r2, #56	@ 0x38
 8003040:	401a      	ands	r2, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	429a      	cmp	r2, r3
 800304a:	d1ec      	bne.n	8003026 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800304c:	4b27      	ldr	r3, [pc, #156]	@ (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2207      	movs	r2, #7
 8003052:	4013      	ands	r3, r2
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d21e      	bcs.n	8003098 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b24      	ldr	r3, [pc, #144]	@ (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2207      	movs	r2, #7
 8003060:	4393      	bics	r3, r2
 8003062:	0019      	movs	r1, r3
 8003064:	4b21      	ldr	r3, [pc, #132]	@ (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8003066:	683a      	ldr	r2, [r7, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800306c:	f7fd ffe4 	bl	8001038 <HAL_GetTick>
 8003070:	0003      	movs	r3, r0
 8003072:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003074:	e009      	b.n	800308a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003076:	f7fd ffdf 	bl	8001038 <HAL_GetTick>
 800307a:	0002      	movs	r2, r0
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	4a1b      	ldr	r2, [pc, #108]	@ (80030f0 <HAL_RCC_ClockConfig+0x1f4>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d901      	bls.n	800308a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e02c      	b.n	80030e4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800308a:	4b18      	ldr	r3, [pc, #96]	@ (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2207      	movs	r2, #7
 8003090:	4013      	ands	r3, r2
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	429a      	cmp	r2, r3
 8003096:	d1ee      	bne.n	8003076 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2204      	movs	r2, #4
 800309e:	4013      	ands	r3, r2
 80030a0:	d009      	beq.n	80030b6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80030a2:	4b14      	ldr	r3, [pc, #80]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	4a15      	ldr	r2, [pc, #84]	@ (80030fc <HAL_RCC_ClockConfig+0x200>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	0019      	movs	r1, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68da      	ldr	r2, [r3, #12]
 80030b0:	4b10      	ldr	r3, [pc, #64]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 80030b2:	430a      	orrs	r2, r1
 80030b4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80030b6:	f000 f829 	bl	800310c <HAL_RCC_GetSysClockFreq>
 80030ba:	0001      	movs	r1, r0
 80030bc:	4b0d      	ldr	r3, [pc, #52]	@ (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	0a1b      	lsrs	r3, r3, #8
 80030c2:	220f      	movs	r2, #15
 80030c4:	401a      	ands	r2, r3
 80030c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003100 <HAL_RCC_ClockConfig+0x204>)
 80030c8:	0092      	lsls	r2, r2, #2
 80030ca:	58d3      	ldr	r3, [r2, r3]
 80030cc:	221f      	movs	r2, #31
 80030ce:	4013      	ands	r3, r2
 80030d0:	000a      	movs	r2, r1
 80030d2:	40da      	lsrs	r2, r3
 80030d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003104 <HAL_RCC_ClockConfig+0x208>)
 80030d6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003108 <HAL_RCC_ClockConfig+0x20c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	0018      	movs	r0, r3
 80030de:	f7fd ff4f 	bl	8000f80 <HAL_InitTick>
 80030e2:	0003      	movs	r3, r0
}
 80030e4:	0018      	movs	r0, r3
 80030e6:	46bd      	mov	sp, r7
 80030e8:	b004      	add	sp, #16
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40022000 	.word	0x40022000
 80030f0:	00001388 	.word	0x00001388
 80030f4:	40021000 	.word	0x40021000
 80030f8:	fffff0ff 	.word	0xfffff0ff
 80030fc:	ffff8fff 	.word	0xffff8fff
 8003100:	08004d44 	.word	0x08004d44
 8003104:	20000008 	.word	0x20000008
 8003108:	2000000c 	.word	0x2000000c

0800310c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003112:	4b3c      	ldr	r3, [pc, #240]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	2238      	movs	r2, #56	@ 0x38
 8003118:	4013      	ands	r3, r2
 800311a:	d10f      	bne.n	800313c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800311c:	4b39      	ldr	r3, [pc, #228]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	0adb      	lsrs	r3, r3, #11
 8003122:	2207      	movs	r2, #7
 8003124:	4013      	ands	r3, r2
 8003126:	2201      	movs	r2, #1
 8003128:	409a      	lsls	r2, r3
 800312a:	0013      	movs	r3, r2
 800312c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800312e:	6839      	ldr	r1, [r7, #0]
 8003130:	4835      	ldr	r0, [pc, #212]	@ (8003208 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003132:	f7fc ffe5 	bl	8000100 <__udivsi3>
 8003136:	0003      	movs	r3, r0
 8003138:	613b      	str	r3, [r7, #16]
 800313a:	e05d      	b.n	80031f8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800313c:	4b31      	ldr	r3, [pc, #196]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	2238      	movs	r2, #56	@ 0x38
 8003142:	4013      	ands	r3, r2
 8003144:	2b08      	cmp	r3, #8
 8003146:	d102      	bne.n	800314e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003148:	4b30      	ldr	r3, [pc, #192]	@ (800320c <HAL_RCC_GetSysClockFreq+0x100>)
 800314a:	613b      	str	r3, [r7, #16]
 800314c:	e054      	b.n	80031f8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800314e:	4b2d      	ldr	r3, [pc, #180]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2238      	movs	r2, #56	@ 0x38
 8003154:	4013      	ands	r3, r2
 8003156:	2b10      	cmp	r3, #16
 8003158:	d138      	bne.n	80031cc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800315a:	4b2a      	ldr	r3, [pc, #168]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	2203      	movs	r2, #3
 8003160:	4013      	ands	r3, r2
 8003162:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003164:	4b27      	ldr	r3, [pc, #156]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	091b      	lsrs	r3, r3, #4
 800316a:	2207      	movs	r2, #7
 800316c:	4013      	ands	r3, r2
 800316e:	3301      	adds	r3, #1
 8003170:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2b03      	cmp	r3, #3
 8003176:	d10d      	bne.n	8003194 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003178:	68b9      	ldr	r1, [r7, #8]
 800317a:	4824      	ldr	r0, [pc, #144]	@ (800320c <HAL_RCC_GetSysClockFreq+0x100>)
 800317c:	f7fc ffc0 	bl	8000100 <__udivsi3>
 8003180:	0003      	movs	r3, r0
 8003182:	0019      	movs	r1, r3
 8003184:	4b1f      	ldr	r3, [pc, #124]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	0a1b      	lsrs	r3, r3, #8
 800318a:	227f      	movs	r2, #127	@ 0x7f
 800318c:	4013      	ands	r3, r2
 800318e:	434b      	muls	r3, r1
 8003190:	617b      	str	r3, [r7, #20]
        break;
 8003192:	e00d      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003194:	68b9      	ldr	r1, [r7, #8]
 8003196:	481c      	ldr	r0, [pc, #112]	@ (8003208 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003198:	f7fc ffb2 	bl	8000100 <__udivsi3>
 800319c:	0003      	movs	r3, r0
 800319e:	0019      	movs	r1, r3
 80031a0:	4b18      	ldr	r3, [pc, #96]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	0a1b      	lsrs	r3, r3, #8
 80031a6:	227f      	movs	r2, #127	@ 0x7f
 80031a8:	4013      	ands	r3, r2
 80031aa:	434b      	muls	r3, r1
 80031ac:	617b      	str	r3, [r7, #20]
        break;
 80031ae:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80031b0:	4b14      	ldr	r3, [pc, #80]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	0f5b      	lsrs	r3, r3, #29
 80031b6:	2207      	movs	r2, #7
 80031b8:	4013      	ands	r3, r2
 80031ba:	3301      	adds	r3, #1
 80031bc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	6978      	ldr	r0, [r7, #20]
 80031c2:	f7fc ff9d 	bl	8000100 <__udivsi3>
 80031c6:	0003      	movs	r3, r0
 80031c8:	613b      	str	r3, [r7, #16]
 80031ca:	e015      	b.n	80031f8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80031cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	2238      	movs	r2, #56	@ 0x38
 80031d2:	4013      	ands	r3, r2
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	d103      	bne.n	80031e0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80031d8:	2380      	movs	r3, #128	@ 0x80
 80031da:	021b      	lsls	r3, r3, #8
 80031dc:	613b      	str	r3, [r7, #16]
 80031de:	e00b      	b.n	80031f8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80031e0:	4b08      	ldr	r3, [pc, #32]	@ (8003204 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	2238      	movs	r2, #56	@ 0x38
 80031e6:	4013      	ands	r3, r2
 80031e8:	2b18      	cmp	r3, #24
 80031ea:	d103      	bne.n	80031f4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80031ec:	23fa      	movs	r3, #250	@ 0xfa
 80031ee:	01db      	lsls	r3, r3, #7
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	e001      	b.n	80031f8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80031f8:	693b      	ldr	r3, [r7, #16]
}
 80031fa:	0018      	movs	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	b006      	add	sp, #24
 8003200:	bd80      	pop	{r7, pc}
 8003202:	46c0      	nop			@ (mov r8, r8)
 8003204:	40021000 	.word	0x40021000
 8003208:	00f42400 	.word	0x00f42400
 800320c:	007a1200 	.word	0x007a1200

08003210 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003218:	2313      	movs	r3, #19
 800321a:	18fb      	adds	r3, r7, r3
 800321c:	2200      	movs	r2, #0
 800321e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003220:	2312      	movs	r3, #18
 8003222:	18fb      	adds	r3, r7, r3
 8003224:	2200      	movs	r2, #0
 8003226:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	2380      	movs	r3, #128	@ 0x80
 800322e:	029b      	lsls	r3, r3, #10
 8003230:	4013      	ands	r3, r2
 8003232:	d100      	bne.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003234:	e0a3      	b.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003236:	2011      	movs	r0, #17
 8003238:	183b      	adds	r3, r7, r0
 800323a:	2200      	movs	r2, #0
 800323c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800323e:	4b7f      	ldr	r3, [pc, #508]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003240:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003242:	2380      	movs	r3, #128	@ 0x80
 8003244:	055b      	lsls	r3, r3, #21
 8003246:	4013      	ands	r3, r2
 8003248:	d110      	bne.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800324a:	4b7c      	ldr	r3, [pc, #496]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800324c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800324e:	4b7b      	ldr	r3, [pc, #492]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003250:	2180      	movs	r1, #128	@ 0x80
 8003252:	0549      	lsls	r1, r1, #21
 8003254:	430a      	orrs	r2, r1
 8003256:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003258:	4b78      	ldr	r3, [pc, #480]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800325a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800325c:	2380      	movs	r3, #128	@ 0x80
 800325e:	055b      	lsls	r3, r3, #21
 8003260:	4013      	ands	r3, r2
 8003262:	60bb      	str	r3, [r7, #8]
 8003264:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003266:	183b      	adds	r3, r7, r0
 8003268:	2201      	movs	r2, #1
 800326a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800326c:	4b74      	ldr	r3, [pc, #464]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	4b73      	ldr	r3, [pc, #460]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003272:	2180      	movs	r1, #128	@ 0x80
 8003274:	0049      	lsls	r1, r1, #1
 8003276:	430a      	orrs	r2, r1
 8003278:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800327a:	f7fd fedd 	bl	8001038 <HAL_GetTick>
 800327e:	0003      	movs	r3, r0
 8003280:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003282:	e00b      	b.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003284:	f7fd fed8 	bl	8001038 <HAL_GetTick>
 8003288:	0002      	movs	r2, r0
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d904      	bls.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003292:	2313      	movs	r3, #19
 8003294:	18fb      	adds	r3, r7, r3
 8003296:	2203      	movs	r2, #3
 8003298:	701a      	strb	r2, [r3, #0]
        break;
 800329a:	e005      	b.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800329c:	4b68      	ldr	r3, [pc, #416]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	2380      	movs	r3, #128	@ 0x80
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	4013      	ands	r3, r2
 80032a6:	d0ed      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80032a8:	2313      	movs	r3, #19
 80032aa:	18fb      	adds	r3, r7, r3
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d154      	bne.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032b2:	4b62      	ldr	r3, [pc, #392]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032b6:	23c0      	movs	r3, #192	@ 0xc0
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	4013      	ands	r3, r2
 80032bc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d019      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	695b      	ldr	r3, [r3, #20]
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d014      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032ce:	4b5b      	ldr	r3, [pc, #364]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d2:	4a5c      	ldr	r2, [pc, #368]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032d8:	4b58      	ldr	r3, [pc, #352]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032dc:	4b57      	ldr	r3, [pc, #348]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032de:	2180      	movs	r1, #128	@ 0x80
 80032e0:	0249      	lsls	r1, r1, #9
 80032e2:	430a      	orrs	r2, r1
 80032e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032e6:	4b55      	ldr	r3, [pc, #340]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032ea:	4b54      	ldr	r3, [pc, #336]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032ec:	4956      	ldr	r1, [pc, #344]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80032ee:	400a      	ands	r2, r1
 80032f0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032f2:	4b52      	ldr	r3, [pc, #328]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2201      	movs	r2, #1
 80032fc:	4013      	ands	r3, r2
 80032fe:	d016      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003300:	f7fd fe9a 	bl	8001038 <HAL_GetTick>
 8003304:	0003      	movs	r3, r0
 8003306:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003308:	e00c      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800330a:	f7fd fe95 	bl	8001038 <HAL_GetTick>
 800330e:	0002      	movs	r2, r0
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	4a4d      	ldr	r2, [pc, #308]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d904      	bls.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800331a:	2313      	movs	r3, #19
 800331c:	18fb      	adds	r3, r7, r3
 800331e:	2203      	movs	r2, #3
 8003320:	701a      	strb	r2, [r3, #0]
            break;
 8003322:	e004      	b.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003324:	4b45      	ldr	r3, [pc, #276]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	2202      	movs	r2, #2
 800332a:	4013      	ands	r3, r2
 800332c:	d0ed      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800332e:	2313      	movs	r3, #19
 8003330:	18fb      	adds	r3, r7, r3
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d10a      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003338:	4b40      	ldr	r3, [pc, #256]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800333a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333c:	4a41      	ldr	r2, [pc, #260]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800333e:	4013      	ands	r3, r2
 8003340:	0019      	movs	r1, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	695a      	ldr	r2, [r3, #20]
 8003346:	4b3d      	ldr	r3, [pc, #244]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003348:	430a      	orrs	r2, r1
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800334c:	e00c      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800334e:	2312      	movs	r3, #18
 8003350:	18fb      	adds	r3, r7, r3
 8003352:	2213      	movs	r2, #19
 8003354:	18ba      	adds	r2, r7, r2
 8003356:	7812      	ldrb	r2, [r2, #0]
 8003358:	701a      	strb	r2, [r3, #0]
 800335a:	e005      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800335c:	2312      	movs	r3, #18
 800335e:	18fb      	adds	r3, r7, r3
 8003360:	2213      	movs	r2, #19
 8003362:	18ba      	adds	r2, r7, r2
 8003364:	7812      	ldrb	r2, [r2, #0]
 8003366:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003368:	2311      	movs	r3, #17
 800336a:	18fb      	adds	r3, r7, r3
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d105      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003372:	4b32      	ldr	r3, [pc, #200]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003374:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003376:	4b31      	ldr	r3, [pc, #196]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003378:	4935      	ldr	r1, [pc, #212]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800337a:	400a      	ands	r2, r1
 800337c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2201      	movs	r2, #1
 8003384:	4013      	ands	r3, r2
 8003386:	d009      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003388:	4b2c      	ldr	r3, [pc, #176]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800338a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800338c:	2203      	movs	r2, #3
 800338e:	4393      	bics	r3, r2
 8003390:	0019      	movs	r1, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	4b29      	ldr	r3, [pc, #164]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003398:	430a      	orrs	r2, r1
 800339a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2220      	movs	r2, #32
 80033a2:	4013      	ands	r3, r2
 80033a4:	d009      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033a6:	4b25      	ldr	r3, [pc, #148]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033aa:	4a2a      	ldr	r2, [pc, #168]	@ (8003454 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80033ac:	4013      	ands	r3, r2
 80033ae:	0019      	movs	r1, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	4b21      	ldr	r3, [pc, #132]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033b6:	430a      	orrs	r2, r1
 80033b8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	2380      	movs	r3, #128	@ 0x80
 80033c0:	01db      	lsls	r3, r3, #7
 80033c2:	4013      	ands	r3, r2
 80033c4:	d015      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033c6:	4b1d      	ldr	r3, [pc, #116]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	0899      	lsrs	r1, r3, #2
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691a      	ldr	r2, [r3, #16]
 80033d2:	4b1a      	ldr	r3, [pc, #104]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033d4:	430a      	orrs	r2, r1
 80033d6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691a      	ldr	r2, [r3, #16]
 80033dc:	2380      	movs	r3, #128	@ 0x80
 80033de:	05db      	lsls	r3, r3, #23
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d106      	bne.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80033e4:	4b15      	ldr	r3, [pc, #84]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033e6:	68da      	ldr	r2, [r3, #12]
 80033e8:	4b14      	ldr	r3, [pc, #80]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80033ea:	2180      	movs	r1, #128	@ 0x80
 80033ec:	0249      	lsls	r1, r1, #9
 80033ee:	430a      	orrs	r2, r1
 80033f0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	2380      	movs	r3, #128	@ 0x80
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	4013      	ands	r3, r2
 80033fc:	d016      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80033fe:	4b0f      	ldr	r3, [pc, #60]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003402:	4a15      	ldr	r2, [pc, #84]	@ (8003458 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003404:	4013      	ands	r3, r2
 8003406:	0019      	movs	r1, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800340e:	430a      	orrs	r2, r1
 8003410:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	2380      	movs	r3, #128	@ 0x80
 8003418:	01db      	lsls	r3, r3, #7
 800341a:	429a      	cmp	r2, r3
 800341c:	d106      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800341e:	4b07      	ldr	r3, [pc, #28]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	4b06      	ldr	r3, [pc, #24]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003424:	2180      	movs	r1, #128	@ 0x80
 8003426:	0249      	lsls	r1, r1, #9
 8003428:	430a      	orrs	r2, r1
 800342a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800342c:	2312      	movs	r3, #18
 800342e:	18fb      	adds	r3, r7, r3
 8003430:	781b      	ldrb	r3, [r3, #0]
}
 8003432:	0018      	movs	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	b006      	add	sp, #24
 8003438:	bd80      	pop	{r7, pc}
 800343a:	46c0      	nop			@ (mov r8, r8)
 800343c:	40021000 	.word	0x40021000
 8003440:	40007000 	.word	0x40007000
 8003444:	fffffcff 	.word	0xfffffcff
 8003448:	fffeffff 	.word	0xfffeffff
 800344c:	00001388 	.word	0x00001388
 8003450:	efffffff 	.word	0xefffffff
 8003454:	ffffcfff 	.word	0xffffcfff
 8003458:	ffff3fff 	.word	0xffff3fff

0800345c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800345c:	b5b0      	push	{r4, r5, r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003464:	230f      	movs	r3, #15
 8003466:	18fb      	adds	r3, r7, r3
 8003468:	2201      	movs	r2, #1
 800346a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d100      	bne.n	8003474 <HAL_RTC_Init+0x18>
 8003472:	e08c      	b.n	800358e <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2229      	movs	r2, #41	@ 0x29
 8003478:	5c9b      	ldrb	r3, [r3, r2]
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10b      	bne.n	8003498 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2228      	movs	r2, #40	@ 0x28
 8003484:	2100      	movs	r1, #0
 8003486:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2288      	movs	r2, #136	@ 0x88
 800348c:	0212      	lsls	r2, r2, #8
 800348e:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	0018      	movs	r0, r3
 8003494:	f7fd fbe6 	bl	8000c64 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2229      	movs	r2, #41	@ 0x29
 800349c:	2102      	movs	r1, #2
 800349e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	2210      	movs	r2, #16
 80034a8:	4013      	ands	r3, r2
 80034aa:	2b10      	cmp	r3, #16
 80034ac:	d062      	beq.n	8003574 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	22ca      	movs	r2, #202	@ 0xca
 80034b4:	625a      	str	r2, [r3, #36]	@ 0x24
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2253      	movs	r2, #83	@ 0x53
 80034bc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80034be:	250f      	movs	r5, #15
 80034c0:	197c      	adds	r4, r7, r5
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	0018      	movs	r0, r3
 80034c6:	f000 f9cb 	bl	8003860 <RTC_EnterInitMode>
 80034ca:	0003      	movs	r3, r0
 80034cc:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80034ce:	0028      	movs	r0, r5
 80034d0:	183b      	adds	r3, r7, r0
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d12c      	bne.n	8003532 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	699a      	ldr	r2, [r3, #24]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	492e      	ldr	r1, [pc, #184]	@ (800359c <HAL_RTC_Init+0x140>)
 80034e4:	400a      	ands	r2, r1
 80034e6:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6999      	ldr	r1, [r3, #24]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	69db      	ldr	r3, [r3, #28]
 80034fc:	431a      	orrs	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6912      	ldr	r2, [r2, #16]
 800350e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6919      	ldr	r1, [r3, #16]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	041a      	lsls	r2, r3, #16
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003524:	183c      	adds	r4, r7, r0
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	0018      	movs	r0, r3
 800352a:	f000 f9db 	bl	80038e4 <RTC_ExitInitMode>
 800352e:	0003      	movs	r3, r0
 8003530:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8003532:	230f      	movs	r3, #15
 8003534:	18fb      	adds	r3, r7, r3
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d116      	bne.n	800356a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	699a      	ldr	r2, [r3, #24]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	00d2      	lsls	r2, r2, #3
 8003548:	08d2      	lsrs	r2, r2, #3
 800354a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6999      	ldr	r1, [r3, #24]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	431a      	orrs	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	22ff      	movs	r2, #255	@ 0xff
 8003570:	625a      	str	r2, [r3, #36]	@ 0x24
 8003572:	e003      	b.n	800357c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003574:	230f      	movs	r3, #15
 8003576:	18fb      	adds	r3, r7, r3
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800357c:	230f      	movs	r3, #15
 800357e:	18fb      	adds	r3, r7, r3
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d103      	bne.n	800358e <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2229      	movs	r2, #41	@ 0x29
 800358a:	2101      	movs	r1, #1
 800358c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800358e:	230f      	movs	r3, #15
 8003590:	18fb      	adds	r3, r7, r3
 8003592:	781b      	ldrb	r3, [r3, #0]
}
 8003594:	0018      	movs	r0, r3
 8003596:	46bd      	mov	sp, r7
 8003598:	b004      	add	sp, #16
 800359a:	bdb0      	pop	{r4, r5, r7, pc}
 800359c:	fb8fffbf 	.word	0xfb8fffbf

080035a0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80035a0:	b5b0      	push	{r4, r5, r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2228      	movs	r2, #40	@ 0x28
 80035b0:	5c9b      	ldrb	r3, [r3, r2]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d101      	bne.n	80035ba <HAL_RTC_SetTime+0x1a>
 80035b6:	2302      	movs	r3, #2
 80035b8:	e092      	b.n	80036e0 <HAL_RTC_SetTime+0x140>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2228      	movs	r2, #40	@ 0x28
 80035be:	2101      	movs	r1, #1
 80035c0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2229      	movs	r2, #41	@ 0x29
 80035c6:	2102      	movs	r1, #2
 80035c8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	22ca      	movs	r2, #202	@ 0xca
 80035d0:	625a      	str	r2, [r3, #36]	@ 0x24
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2253      	movs	r2, #83	@ 0x53
 80035d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80035da:	2513      	movs	r5, #19
 80035dc:	197c      	adds	r4, r7, r5
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	0018      	movs	r0, r3
 80035e2:	f000 f93d 	bl	8003860 <RTC_EnterInitMode>
 80035e6:	0003      	movs	r3, r0
 80035e8:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80035ea:	197b      	adds	r3, r7, r5
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d162      	bne.n	80036b8 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d125      	bne.n	8003644 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	2240      	movs	r2, #64	@ 0x40
 8003600:	4013      	ands	r3, r2
 8003602:	d102      	bne.n	800360a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2200      	movs	r2, #0
 8003608:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	0018      	movs	r0, r3
 8003610:	f000 f9ac 	bl	800396c <RTC_ByteToBcd2>
 8003614:	0003      	movs	r3, r0
 8003616:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	785b      	ldrb	r3, [r3, #1]
 800361c:	0018      	movs	r0, r3
 800361e:	f000 f9a5 	bl	800396c <RTC_ByteToBcd2>
 8003622:	0003      	movs	r3, r0
 8003624:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003626:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	789b      	ldrb	r3, [r3, #2]
 800362c:	0018      	movs	r0, r3
 800362e:	f000 f99d 	bl	800396c <RTC_ByteToBcd2>
 8003632:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003634:	0022      	movs	r2, r4
 8003636:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	78db      	ldrb	r3, [r3, #3]
 800363c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800363e:	4313      	orrs	r3, r2
 8003640:	617b      	str	r3, [r7, #20]
 8003642:	e017      	b.n	8003674 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	2240      	movs	r2, #64	@ 0x40
 800364c:	4013      	ands	r3, r2
 800364e:	d102      	bne.n	8003656 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2200      	movs	r2, #0
 8003654:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	785b      	ldrb	r3, [r3, #1]
 8003660:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003662:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003668:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	78db      	ldrb	r3, [r3, #3]
 800366e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003670:	4313      	orrs	r3, r2
 8003672:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	491b      	ldr	r1, [pc, #108]	@ (80036e8 <HAL_RTC_SetTime+0x148>)
 800367c:	400a      	ands	r2, r1
 800367e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	699a      	ldr	r2, [r3, #24]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4918      	ldr	r1, [pc, #96]	@ (80036ec <HAL_RTC_SetTime+0x14c>)
 800368c:	400a      	ands	r2, r1
 800368e:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6999      	ldr	r1, [r3, #24]
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	431a      	orrs	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80036a8:	2313      	movs	r3, #19
 80036aa:	18fc      	adds	r4, r7, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	0018      	movs	r0, r3
 80036b0:	f000 f918 	bl	80038e4 <RTC_ExitInitMode>
 80036b4:	0003      	movs	r3, r0
 80036b6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	22ff      	movs	r2, #255	@ 0xff
 80036be:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 80036c0:	2313      	movs	r3, #19
 80036c2:	18fb      	adds	r3, r7, r3
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d103      	bne.n	80036d2 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2229      	movs	r2, #41	@ 0x29
 80036ce:	2101      	movs	r1, #1
 80036d0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2228      	movs	r2, #40	@ 0x28
 80036d6:	2100      	movs	r1, #0
 80036d8:	5499      	strb	r1, [r3, r2]

  return status;
 80036da:	2313      	movs	r3, #19
 80036dc:	18fb      	adds	r3, r7, r3
 80036de:	781b      	ldrb	r3, [r3, #0]
}
 80036e0:	0018      	movs	r0, r3
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b006      	add	sp, #24
 80036e6:	bdb0      	pop	{r4, r5, r7, pc}
 80036e8:	007f7f7f 	.word	0x007f7f7f
 80036ec:	fffbffff 	.word	0xfffbffff

080036f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80036f0:	b5b0      	push	{r4, r5, r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2228      	movs	r2, #40	@ 0x28
 8003700:	5c9b      	ldrb	r3, [r3, r2]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d101      	bne.n	800370a <HAL_RTC_SetDate+0x1a>
 8003706:	2302      	movs	r3, #2
 8003708:	e07e      	b.n	8003808 <HAL_RTC_SetDate+0x118>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2228      	movs	r2, #40	@ 0x28
 800370e:	2101      	movs	r1, #1
 8003710:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2229      	movs	r2, #41	@ 0x29
 8003716:	2102      	movs	r1, #2
 8003718:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10e      	bne.n	800373e <HAL_RTC_SetDate+0x4e>
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	785b      	ldrb	r3, [r3, #1]
 8003724:	001a      	movs	r2, r3
 8003726:	2310      	movs	r3, #16
 8003728:	4013      	ands	r3, r2
 800372a:	d008      	beq.n	800373e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	785b      	ldrb	r3, [r3, #1]
 8003730:	2210      	movs	r2, #16
 8003732:	4393      	bics	r3, r2
 8003734:	b2db      	uxtb	r3, r3
 8003736:	330a      	adds	r3, #10
 8003738:	b2da      	uxtb	r2, r3
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d11c      	bne.n	800377e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	78db      	ldrb	r3, [r3, #3]
 8003748:	0018      	movs	r0, r3
 800374a:	f000 f90f 	bl	800396c <RTC_ByteToBcd2>
 800374e:	0003      	movs	r3, r0
 8003750:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	785b      	ldrb	r3, [r3, #1]
 8003756:	0018      	movs	r0, r3
 8003758:	f000 f908 	bl	800396c <RTC_ByteToBcd2>
 800375c:	0003      	movs	r3, r0
 800375e:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003760:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	789b      	ldrb	r3, [r3, #2]
 8003766:	0018      	movs	r0, r3
 8003768:	f000 f900 	bl	800396c <RTC_ByteToBcd2>
 800376c:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800376e:	0022      	movs	r2, r4
 8003770:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003778:	4313      	orrs	r3, r2
 800377a:	617b      	str	r3, [r7, #20]
 800377c:	e00e      	b.n	800379c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	78db      	ldrb	r3, [r3, #3]
 8003782:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	785b      	ldrb	r3, [r3, #1]
 8003788:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800378a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003790:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003798:	4313      	orrs	r3, r2
 800379a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	22ca      	movs	r2, #202	@ 0xca
 80037a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2253      	movs	r2, #83	@ 0x53
 80037aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80037ac:	2513      	movs	r5, #19
 80037ae:	197c      	adds	r4, r7, r5
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	0018      	movs	r0, r3
 80037b4:	f000 f854 	bl	8003860 <RTC_EnterInitMode>
 80037b8:	0003      	movs	r3, r0
 80037ba:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80037bc:	0028      	movs	r0, r5
 80037be:	183b      	adds	r3, r7, r0
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10c      	bne.n	80037e0 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	697a      	ldr	r2, [r7, #20]
 80037cc:	4910      	ldr	r1, [pc, #64]	@ (8003810 <HAL_RTC_SetDate+0x120>)
 80037ce:	400a      	ands	r2, r1
 80037d0:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80037d2:	183c      	adds	r4, r7, r0
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	0018      	movs	r0, r3
 80037d8:	f000 f884 	bl	80038e4 <RTC_ExitInitMode>
 80037dc:	0003      	movs	r3, r0
 80037de:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	22ff      	movs	r2, #255	@ 0xff
 80037e6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80037e8:	2313      	movs	r3, #19
 80037ea:	18fb      	adds	r3, r7, r3
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d103      	bne.n	80037fa <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2229      	movs	r2, #41	@ 0x29
 80037f6:	2101      	movs	r1, #1
 80037f8:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2228      	movs	r2, #40	@ 0x28
 80037fe:	2100      	movs	r1, #0
 8003800:	5499      	strb	r1, [r3, r2]

  return status;
 8003802:	2313      	movs	r3, #19
 8003804:	18fb      	adds	r3, r7, r3
 8003806:	781b      	ldrb	r3, [r3, #0]
}
 8003808:	0018      	movs	r0, r3
 800380a:	46bd      	mov	sp, r7
 800380c:	b006      	add	sp, #24
 800380e:	bdb0      	pop	{r4, r5, r7, pc}
 8003810:	00ffff3f 	.word	0x00ffff3f

08003814 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0e      	ldr	r2, [pc, #56]	@ (800385c <HAL_RTC_WaitForSynchro+0x48>)
 8003822:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003824:	f7fd fc08 	bl	8001038 <HAL_GetTick>
 8003828:	0003      	movs	r3, r0
 800382a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800382c:	e00a      	b.n	8003844 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800382e:	f7fd fc03 	bl	8001038 <HAL_GetTick>
 8003832:	0002      	movs	r2, r0
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	1ad2      	subs	r2, r2, r3
 8003838:	23fa      	movs	r3, #250	@ 0xfa
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	429a      	cmp	r2, r3
 800383e:	d901      	bls.n	8003844 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e006      	b.n	8003852 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	2220      	movs	r2, #32
 800384c:	4013      	ands	r3, r2
 800384e:	d0ee      	beq.n	800382e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	0018      	movs	r0, r3
 8003854:	46bd      	mov	sp, r7
 8003856:	b004      	add	sp, #16
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			@ (mov r8, r8)
 800385c:	0001005f 	.word	0x0001005f

08003860 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8003868:	230f      	movs	r3, #15
 800386a:	18fb      	adds	r3, r7, r3
 800386c:	2200      	movs	r2, #0
 800386e:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	2240      	movs	r2, #64	@ 0x40
 8003878:	4013      	ands	r3, r2
 800387a:	d12c      	bne.n	80038d6 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68da      	ldr	r2, [r3, #12]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2180      	movs	r1, #128	@ 0x80
 8003888:	430a      	orrs	r2, r1
 800388a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800388c:	f7fd fbd4 	bl	8001038 <HAL_GetTick>
 8003890:	0003      	movs	r3, r0
 8003892:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003894:	e014      	b.n	80038c0 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8003896:	f7fd fbcf 	bl	8001038 <HAL_GetTick>
 800389a:	0002      	movs	r2, r0
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	1ad2      	subs	r2, r2, r3
 80038a0:	200f      	movs	r0, #15
 80038a2:	183b      	adds	r3, r7, r0
 80038a4:	1839      	adds	r1, r7, r0
 80038a6:	7809      	ldrb	r1, [r1, #0]
 80038a8:	7019      	strb	r1, [r3, #0]
 80038aa:	23fa      	movs	r3, #250	@ 0xfa
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d906      	bls.n	80038c0 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80038b2:	183b      	adds	r3, r7, r0
 80038b4:	2203      	movs	r2, #3
 80038b6:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2229      	movs	r2, #41	@ 0x29
 80038bc:	2103      	movs	r1, #3
 80038be:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	2240      	movs	r2, #64	@ 0x40
 80038c8:	4013      	ands	r3, r2
 80038ca:	d104      	bne.n	80038d6 <RTC_EnterInitMode+0x76>
 80038cc:	230f      	movs	r3, #15
 80038ce:	18fb      	adds	r3, r7, r3
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	2b03      	cmp	r3, #3
 80038d4:	d1df      	bne.n	8003896 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80038d6:	230f      	movs	r3, #15
 80038d8:	18fb      	adds	r3, r7, r3
 80038da:	781b      	ldrb	r3, [r3, #0]
}
 80038dc:	0018      	movs	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	b004      	add	sp, #16
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80038e4:	b590      	push	{r4, r7, lr}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038ec:	240f      	movs	r4, #15
 80038ee:	193b      	adds	r3, r7, r4
 80038f0:	2200      	movs	r2, #0
 80038f2:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80038f4:	4b1c      	ldr	r3, [pc, #112]	@ (8003968 <RTC_ExitInitMode+0x84>)
 80038f6:	68da      	ldr	r2, [r3, #12]
 80038f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003968 <RTC_ExitInitMode+0x84>)
 80038fa:	2180      	movs	r1, #128	@ 0x80
 80038fc:	438a      	bics	r2, r1
 80038fe:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003900:	4b19      	ldr	r3, [pc, #100]	@ (8003968 <RTC_ExitInitMode+0x84>)
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	2220      	movs	r2, #32
 8003906:	4013      	ands	r3, r2
 8003908:	d10d      	bne.n	8003926 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	0018      	movs	r0, r3
 800390e:	f7ff ff81 	bl	8003814 <HAL_RTC_WaitForSynchro>
 8003912:	1e03      	subs	r3, r0, #0
 8003914:	d021      	beq.n	800395a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2229      	movs	r2, #41	@ 0x29
 800391a:	2103      	movs	r1, #3
 800391c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800391e:	193b      	adds	r3, r7, r4
 8003920:	2203      	movs	r2, #3
 8003922:	701a      	strb	r2, [r3, #0]
 8003924:	e019      	b.n	800395a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003926:	4b10      	ldr	r3, [pc, #64]	@ (8003968 <RTC_ExitInitMode+0x84>)
 8003928:	699a      	ldr	r2, [r3, #24]
 800392a:	4b0f      	ldr	r3, [pc, #60]	@ (8003968 <RTC_ExitInitMode+0x84>)
 800392c:	2120      	movs	r1, #32
 800392e:	438a      	bics	r2, r1
 8003930:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	0018      	movs	r0, r3
 8003936:	f7ff ff6d 	bl	8003814 <HAL_RTC_WaitForSynchro>
 800393a:	1e03      	subs	r3, r0, #0
 800393c:	d007      	beq.n	800394e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2229      	movs	r2, #41	@ 0x29
 8003942:	2103      	movs	r1, #3
 8003944:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003946:	230f      	movs	r3, #15
 8003948:	18fb      	adds	r3, r7, r3
 800394a:	2203      	movs	r2, #3
 800394c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800394e:	4b06      	ldr	r3, [pc, #24]	@ (8003968 <RTC_ExitInitMode+0x84>)
 8003950:	699a      	ldr	r2, [r3, #24]
 8003952:	4b05      	ldr	r3, [pc, #20]	@ (8003968 <RTC_ExitInitMode+0x84>)
 8003954:	2120      	movs	r1, #32
 8003956:	430a      	orrs	r2, r1
 8003958:	619a      	str	r2, [r3, #24]
  }

  return status;
 800395a:	230f      	movs	r3, #15
 800395c:	18fb      	adds	r3, r7, r3
 800395e:	781b      	ldrb	r3, [r3, #0]
}
 8003960:	0018      	movs	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	b005      	add	sp, #20
 8003966:	bd90      	pop	{r4, r7, pc}
 8003968:	40002800 	.word	0x40002800

0800396c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	0002      	movs	r2, r0
 8003974:	1dfb      	adds	r3, r7, #7
 8003976:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800397c:	230b      	movs	r3, #11
 800397e:	18fb      	adds	r3, r7, r3
 8003980:	1dfa      	adds	r2, r7, #7
 8003982:	7812      	ldrb	r2, [r2, #0]
 8003984:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8003986:	e008      	b.n	800399a <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	3301      	adds	r3, #1
 800398c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800398e:	220b      	movs	r2, #11
 8003990:	18bb      	adds	r3, r7, r2
 8003992:	18ba      	adds	r2, r7, r2
 8003994:	7812      	ldrb	r2, [r2, #0]
 8003996:	3a0a      	subs	r2, #10
 8003998:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800399a:	210b      	movs	r1, #11
 800399c:	187b      	adds	r3, r7, r1
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	2b09      	cmp	r3, #9
 80039a2:	d8f1      	bhi.n	8003988 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	011b      	lsls	r3, r3, #4
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	187b      	adds	r3, r7, r1
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	b2db      	uxtb	r3, r3
}
 80039b4:	0018      	movs	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	b004      	add	sp, #16
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e04a      	b.n	8003a64 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	223d      	movs	r2, #61	@ 0x3d
 80039d2:	5c9b      	ldrb	r3, [r3, r2]
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d107      	bne.n	80039ea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	223c      	movs	r2, #60	@ 0x3c
 80039de:	2100      	movs	r1, #0
 80039e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	0018      	movs	r0, r3
 80039e6:	f7fd f97b 	bl	8000ce0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	223d      	movs	r2, #61	@ 0x3d
 80039ee:	2102      	movs	r1, #2
 80039f0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	3304      	adds	r3, #4
 80039fa:	0019      	movs	r1, r3
 80039fc:	0010      	movs	r0, r2
 80039fe:	f000 fca1 	bl	8004344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2248      	movs	r2, #72	@ 0x48
 8003a06:	2101      	movs	r1, #1
 8003a08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	223e      	movs	r2, #62	@ 0x3e
 8003a0e:	2101      	movs	r1, #1
 8003a10:	5499      	strb	r1, [r3, r2]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	223f      	movs	r2, #63	@ 0x3f
 8003a16:	2101      	movs	r1, #1
 8003a18:	5499      	strb	r1, [r3, r2]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2240      	movs	r2, #64	@ 0x40
 8003a1e:	2101      	movs	r1, #1
 8003a20:	5499      	strb	r1, [r3, r2]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2241      	movs	r2, #65	@ 0x41
 8003a26:	2101      	movs	r1, #1
 8003a28:	5499      	strb	r1, [r3, r2]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2242      	movs	r2, #66	@ 0x42
 8003a2e:	2101      	movs	r1, #1
 8003a30:	5499      	strb	r1, [r3, r2]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2243      	movs	r2, #67	@ 0x43
 8003a36:	2101      	movs	r1, #1
 8003a38:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2244      	movs	r2, #68	@ 0x44
 8003a3e:	2101      	movs	r1, #1
 8003a40:	5499      	strb	r1, [r3, r2]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2245      	movs	r2, #69	@ 0x45
 8003a46:	2101      	movs	r1, #1
 8003a48:	5499      	strb	r1, [r3, r2]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2246      	movs	r2, #70	@ 0x46
 8003a4e:	2101      	movs	r1, #1
 8003a50:	5499      	strb	r1, [r3, r2]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2247      	movs	r2, #71	@ 0x47
 8003a56:	2101      	movs	r1, #1
 8003a58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	223d      	movs	r2, #61	@ 0x3d
 8003a5e:	2101      	movs	r1, #1
 8003a60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	0018      	movs	r0, r3
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b002      	add	sp, #8
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	223d      	movs	r2, #61	@ 0x3d
 8003a78:	5c9b      	ldrb	r3, [r3, r2]
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d001      	beq.n	8003a84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e037      	b.n	8003af4 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	223d      	movs	r2, #61	@ 0x3d
 8003a88:	2102      	movs	r1, #2
 8003a8a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68da      	ldr	r2, [r3, #12]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2101      	movs	r1, #1
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a16      	ldr	r2, [pc, #88]	@ (8003afc <HAL_TIM_Base_Start_IT+0x90>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d004      	beq.n	8003ab0 <HAL_TIM_Base_Start_IT+0x44>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a15      	ldr	r2, [pc, #84]	@ (8003b00 <HAL_TIM_Base_Start_IT+0x94>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d116      	bne.n	8003ade <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	4a13      	ldr	r2, [pc, #76]	@ (8003b04 <HAL_TIM_Base_Start_IT+0x98>)
 8003ab8:	4013      	ands	r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2b06      	cmp	r3, #6
 8003ac0:	d016      	beq.n	8003af0 <HAL_TIM_Base_Start_IT+0x84>
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	2380      	movs	r3, #128	@ 0x80
 8003ac6:	025b      	lsls	r3, r3, #9
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d011      	beq.n	8003af0 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003adc:	e008      	b.n	8003af0 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2101      	movs	r1, #1
 8003aea:	430a      	orrs	r2, r1
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	e000      	b.n	8003af2 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003af0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	0018      	movs	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	b004      	add	sp, #16
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40012c00 	.word	0x40012c00
 8003b00:	40000400 	.word	0x40000400
 8003b04:	00010007 	.word	0x00010007

08003b08 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e04a      	b.n	8003bb0 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	223d      	movs	r2, #61	@ 0x3d
 8003b1e:	5c9b      	ldrb	r3, [r3, r2]
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d107      	bne.n	8003b36 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	223c      	movs	r2, #60	@ 0x3c
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	0018      	movs	r0, r3
 8003b32:	f000 f841 	bl	8003bb8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	223d      	movs	r2, #61	@ 0x3d
 8003b3a:	2102      	movs	r1, #2
 8003b3c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	3304      	adds	r3, #4
 8003b46:	0019      	movs	r1, r3
 8003b48:	0010      	movs	r0, r2
 8003b4a:	f000 fbfb 	bl	8004344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2248      	movs	r2, #72	@ 0x48
 8003b52:	2101      	movs	r1, #1
 8003b54:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	223e      	movs	r2, #62	@ 0x3e
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	5499      	strb	r1, [r3, r2]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	223f      	movs	r2, #63	@ 0x3f
 8003b62:	2101      	movs	r1, #1
 8003b64:	5499      	strb	r1, [r3, r2]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2240      	movs	r2, #64	@ 0x40
 8003b6a:	2101      	movs	r1, #1
 8003b6c:	5499      	strb	r1, [r3, r2]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2241      	movs	r2, #65	@ 0x41
 8003b72:	2101      	movs	r1, #1
 8003b74:	5499      	strb	r1, [r3, r2]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2242      	movs	r2, #66	@ 0x42
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	5499      	strb	r1, [r3, r2]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2243      	movs	r2, #67	@ 0x43
 8003b82:	2101      	movs	r1, #1
 8003b84:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2244      	movs	r2, #68	@ 0x44
 8003b8a:	2101      	movs	r1, #1
 8003b8c:	5499      	strb	r1, [r3, r2]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2245      	movs	r2, #69	@ 0x45
 8003b92:	2101      	movs	r1, #1
 8003b94:	5499      	strb	r1, [r3, r2]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2246      	movs	r2, #70	@ 0x46
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	5499      	strb	r1, [r3, r2]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2247      	movs	r2, #71	@ 0x47
 8003ba2:	2101      	movs	r1, #1
 8003ba4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	223d      	movs	r2, #61	@ 0x3d
 8003baa:	2101      	movs	r1, #1
 8003bac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	b002      	add	sp, #8
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003bc0:	46c0      	nop			@ (mov r8, r8)
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	b002      	add	sp, #8
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e04a      	b.n	8003c70 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	223d      	movs	r2, #61	@ 0x3d
 8003bde:	5c9b      	ldrb	r3, [r3, r2]
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d107      	bne.n	8003bf6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	223c      	movs	r2, #60	@ 0x3c
 8003bea:	2100      	movs	r1, #0
 8003bec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f000 f841 	bl	8003c78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	223d      	movs	r2, #61	@ 0x3d
 8003bfa:	2102      	movs	r1, #2
 8003bfc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	3304      	adds	r3, #4
 8003c06:	0019      	movs	r1, r3
 8003c08:	0010      	movs	r0, r2
 8003c0a:	f000 fb9b 	bl	8004344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2248      	movs	r2, #72	@ 0x48
 8003c12:	2101      	movs	r1, #1
 8003c14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	223e      	movs	r2, #62	@ 0x3e
 8003c1a:	2101      	movs	r1, #1
 8003c1c:	5499      	strb	r1, [r3, r2]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	223f      	movs	r2, #63	@ 0x3f
 8003c22:	2101      	movs	r1, #1
 8003c24:	5499      	strb	r1, [r3, r2]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2240      	movs	r2, #64	@ 0x40
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	5499      	strb	r1, [r3, r2]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2241      	movs	r2, #65	@ 0x41
 8003c32:	2101      	movs	r1, #1
 8003c34:	5499      	strb	r1, [r3, r2]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2242      	movs	r2, #66	@ 0x42
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	5499      	strb	r1, [r3, r2]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2243      	movs	r2, #67	@ 0x43
 8003c42:	2101      	movs	r1, #1
 8003c44:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2244      	movs	r2, #68	@ 0x44
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	5499      	strb	r1, [r3, r2]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2245      	movs	r2, #69	@ 0x45
 8003c52:	2101      	movs	r1, #1
 8003c54:	5499      	strb	r1, [r3, r2]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2246      	movs	r2, #70	@ 0x46
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	5499      	strb	r1, [r3, r2]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2247      	movs	r2, #71	@ 0x47
 8003c62:	2101      	movs	r1, #1
 8003c64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	223d      	movs	r2, #61	@ 0x3d
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	0018      	movs	r0, r3
 8003c72:	46bd      	mov	sp, r7
 8003c74:	b002      	add	sp, #8
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c80:	46c0      	nop			@ (mov r8, r8)
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b002      	add	sp, #8
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	d021      	beq.n	8003cec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2202      	movs	r2, #2
 8003cac:	4013      	ands	r3, r2
 8003cae:	d01d      	beq.n	8003cec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2203      	movs	r2, #3
 8003cb6:	4252      	negs	r2, r2
 8003cb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	4013      	ands	r3, r2
 8003cca:	d004      	beq.n	8003cd6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	0018      	movs	r0, r3
 8003cd0:	f000 fb20 	bl	8004314 <HAL_TIM_IC_CaptureCallback>
 8003cd4:	e007      	b.n	8003ce6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f000 fb13 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f000 fb1f 	bl	8004324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	2204      	movs	r2, #4
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d022      	beq.n	8003d3a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2204      	movs	r2, #4
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	d01e      	beq.n	8003d3a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2205      	movs	r2, #5
 8003d02:	4252      	negs	r2, r2
 8003d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2202      	movs	r2, #2
 8003d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	699a      	ldr	r2, [r3, #24]
 8003d12:	23c0      	movs	r3, #192	@ 0xc0
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4013      	ands	r3, r2
 8003d18:	d004      	beq.n	8003d24 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	f000 faf9 	bl	8004314 <HAL_TIM_IC_CaptureCallback>
 8003d22:	e007      	b.n	8003d34 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	0018      	movs	r0, r3
 8003d28:	f000 faec 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	0018      	movs	r0, r3
 8003d30:	f000 faf8 	bl	8004324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2208      	movs	r2, #8
 8003d3e:	4013      	ands	r3, r2
 8003d40:	d021      	beq.n	8003d86 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2208      	movs	r2, #8
 8003d46:	4013      	ands	r3, r2
 8003d48:	d01d      	beq.n	8003d86 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2209      	movs	r2, #9
 8003d50:	4252      	negs	r2, r2
 8003d52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2204      	movs	r2, #4
 8003d58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	2203      	movs	r2, #3
 8003d62:	4013      	ands	r3, r2
 8003d64:	d004      	beq.n	8003d70 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	0018      	movs	r0, r3
 8003d6a:	f000 fad3 	bl	8004314 <HAL_TIM_IC_CaptureCallback>
 8003d6e:	e007      	b.n	8003d80 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	0018      	movs	r0, r3
 8003d74:	f000 fac6 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	f000 fad2 	bl	8004324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	2210      	movs	r2, #16
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	d022      	beq.n	8003dd4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2210      	movs	r2, #16
 8003d92:	4013      	ands	r3, r2
 8003d94:	d01e      	beq.n	8003dd4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2211      	movs	r2, #17
 8003d9c:	4252      	negs	r2, r2
 8003d9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2208      	movs	r2, #8
 8003da4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	69da      	ldr	r2, [r3, #28]
 8003dac:	23c0      	movs	r3, #192	@ 0xc0
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4013      	ands	r3, r2
 8003db2:	d004      	beq.n	8003dbe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	0018      	movs	r0, r3
 8003db8:	f000 faac 	bl	8004314 <HAL_TIM_IC_CaptureCallback>
 8003dbc:	e007      	b.n	8003dce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	f000 fa9f 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f000 faab 	bl	8004324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d00c      	beq.n	8003df6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2201      	movs	r2, #1
 8003de0:	4013      	ands	r3, r2
 8003de2:	d008      	beq.n	8003df6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2202      	movs	r2, #2
 8003dea:	4252      	negs	r2, r2
 8003dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	0018      	movs	r0, r3
 8003df2:	f7fc fe0d 	bl	8000a10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2280      	movs	r2, #128	@ 0x80
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	d104      	bne.n	8003e08 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	2380      	movs	r3, #128	@ 0x80
 8003e02:	019b      	lsls	r3, r3, #6
 8003e04:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003e06:	d00b      	beq.n	8003e20 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2280      	movs	r2, #128	@ 0x80
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	d007      	beq.n	8003e20 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a1e      	ldr	r2, [pc, #120]	@ (8003e90 <HAL_TIM_IRQHandler+0x208>)
 8003e16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	f000 ff4a 	bl	8004cb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003e20:	68ba      	ldr	r2, [r7, #8]
 8003e22:	2380      	movs	r3, #128	@ 0x80
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	4013      	ands	r3, r2
 8003e28:	d00b      	beq.n	8003e42 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2280      	movs	r2, #128	@ 0x80
 8003e2e:	4013      	ands	r3, r2
 8003e30:	d007      	beq.n	8003e42 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a17      	ldr	r2, [pc, #92]	@ (8003e94 <HAL_TIM_IRQHandler+0x20c>)
 8003e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	f000 ff41 	bl	8004cc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	2240      	movs	r2, #64	@ 0x40
 8003e46:	4013      	ands	r3, r2
 8003e48:	d00c      	beq.n	8003e64 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2240      	movs	r2, #64	@ 0x40
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d008      	beq.n	8003e64 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2241      	movs	r2, #65	@ 0x41
 8003e58:	4252      	negs	r2, r2
 8003e5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f000 fa68 	bl	8004334 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2220      	movs	r2, #32
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d00c      	beq.n	8003e86 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	4013      	ands	r3, r2
 8003e72:	d008      	beq.n	8003e86 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2221      	movs	r2, #33	@ 0x21
 8003e7a:	4252      	negs	r2, r2
 8003e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	0018      	movs	r0, r3
 8003e82:	f000 ff0f 	bl	8004ca4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	b004      	add	sp, #16
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	46c0      	nop			@ (mov r8, r8)
 8003e90:	ffffdf7f 	.word	0xffffdf7f
 8003e94:	fffffeff 	.word	0xfffffeff

08003e98 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea4:	2317      	movs	r3, #23
 8003ea6:	18fb      	adds	r3, r7, r3
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	223c      	movs	r2, #60	@ 0x3c
 8003eb0:	5c9b      	ldrb	r3, [r3, r2]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d101      	bne.n	8003eba <HAL_TIM_OC_ConfigChannel+0x22>
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	e048      	b.n	8003f4c <HAL_TIM_OC_ConfigChannel+0xb4>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	223c      	movs	r2, #60	@ 0x3c
 8003ebe:	2101      	movs	r1, #1
 8003ec0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2b14      	cmp	r3, #20
 8003ec6:	d835      	bhi.n	8003f34 <HAL_TIM_OC_ConfigChannel+0x9c>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	009a      	lsls	r2, r3, #2
 8003ecc:	4b21      	ldr	r3, [pc, #132]	@ (8003f54 <HAL_TIM_OC_ConfigChannel+0xbc>)
 8003ece:	18d3      	adds	r3, r2, r3
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	0011      	movs	r1, r2
 8003edc:	0018      	movs	r0, r3
 8003ede:	f000 faab 	bl	8004438 <TIM_OC1_SetConfig>
      break;
 8003ee2:	e02c      	b.n	8003f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	0011      	movs	r1, r2
 8003eec:	0018      	movs	r0, r3
 8003eee:	f000 fb23 	bl	8004538 <TIM_OC2_SetConfig>
      break;
 8003ef2:	e024      	b.n	8003f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	0011      	movs	r1, r2
 8003efc:	0018      	movs	r0, r3
 8003efe:	f000 fb99 	bl	8004634 <TIM_OC3_SetConfig>
      break;
 8003f02:	e01c      	b.n	8003f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68ba      	ldr	r2, [r7, #8]
 8003f0a:	0011      	movs	r1, r2
 8003f0c:	0018      	movs	r0, r3
 8003f0e:	f000 fc13 	bl	8004738 <TIM_OC4_SetConfig>
      break;
 8003f12:	e014      	b.n	8003f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68ba      	ldr	r2, [r7, #8]
 8003f1a:	0011      	movs	r1, r2
 8003f1c:	0018      	movs	r0, r3
 8003f1e:	f000 fc6f 	bl	8004800 <TIM_OC5_SetConfig>
      break;
 8003f22:	e00c      	b.n	8003f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68ba      	ldr	r2, [r7, #8]
 8003f2a:	0011      	movs	r1, r2
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	f000 fcc1 	bl	80048b4 <TIM_OC6_SetConfig>
      break;
 8003f32:	e004      	b.n	8003f3e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003f34:	2317      	movs	r3, #23
 8003f36:	18fb      	adds	r3, r7, r3
 8003f38:	2201      	movs	r2, #1
 8003f3a:	701a      	strb	r2, [r3, #0]
      break;
 8003f3c:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	223c      	movs	r2, #60	@ 0x3c
 8003f42:	2100      	movs	r1, #0
 8003f44:	5499      	strb	r1, [r3, r2]

  return status;
 8003f46:	2317      	movs	r3, #23
 8003f48:	18fb      	adds	r3, r7, r3
 8003f4a:	781b      	ldrb	r3, [r3, #0]
}
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b006      	add	sp, #24
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	08004d84 	.word	0x08004d84

08003f58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f64:	2317      	movs	r3, #23
 8003f66:	18fb      	adds	r3, r7, r3
 8003f68:	2200      	movs	r2, #0
 8003f6a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	223c      	movs	r2, #60	@ 0x3c
 8003f70:	5c9b      	ldrb	r3, [r3, r2]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d101      	bne.n	8003f7a <HAL_TIM_PWM_ConfigChannel+0x22>
 8003f76:	2302      	movs	r3, #2
 8003f78:	e0e5      	b.n	8004146 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	223c      	movs	r2, #60	@ 0x3c
 8003f7e:	2101      	movs	r1, #1
 8003f80:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b14      	cmp	r3, #20
 8003f86:	d900      	bls.n	8003f8a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003f88:	e0d1      	b.n	800412e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	009a      	lsls	r2, r3, #2
 8003f8e:	4b70      	ldr	r3, [pc, #448]	@ (8004150 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003f90:	18d3      	adds	r3, r2, r3
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68ba      	ldr	r2, [r7, #8]
 8003f9c:	0011      	movs	r1, r2
 8003f9e:	0018      	movs	r0, r3
 8003fa0:	f000 fa4a 	bl	8004438 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699a      	ldr	r2, [r3, #24]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2108      	movs	r1, #8
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	699a      	ldr	r2, [r3, #24]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2104      	movs	r1, #4
 8003fc0:	438a      	bics	r2, r1
 8003fc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	6999      	ldr	r1, [r3, #24]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	691a      	ldr	r2, [r3, #16]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	619a      	str	r2, [r3, #24]
      break;
 8003fd6:	e0af      	b.n	8004138 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	0011      	movs	r1, r2
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	f000 faa9 	bl	8004538 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	699a      	ldr	r2, [r3, #24]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2180      	movs	r1, #128	@ 0x80
 8003ff2:	0109      	lsls	r1, r1, #4
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699a      	ldr	r2, [r3, #24]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4954      	ldr	r1, [pc, #336]	@ (8004154 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004004:	400a      	ands	r2, r1
 8004006:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6999      	ldr	r1, [r3, #24]
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	021a      	lsls	r2, r3, #8
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	430a      	orrs	r2, r1
 800401a:	619a      	str	r2, [r3, #24]
      break;
 800401c:	e08c      	b.n	8004138 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68ba      	ldr	r2, [r7, #8]
 8004024:	0011      	movs	r1, r2
 8004026:	0018      	movs	r0, r3
 8004028:	f000 fb04 	bl	8004634 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	69da      	ldr	r2, [r3, #28]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2108      	movs	r1, #8
 8004038:	430a      	orrs	r2, r1
 800403a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	69da      	ldr	r2, [r3, #28]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2104      	movs	r1, #4
 8004048:	438a      	bics	r2, r1
 800404a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	69d9      	ldr	r1, [r3, #28]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	691a      	ldr	r2, [r3, #16]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	430a      	orrs	r2, r1
 800405c:	61da      	str	r2, [r3, #28]
      break;
 800405e:	e06b      	b.n	8004138 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	0011      	movs	r1, r2
 8004068:	0018      	movs	r0, r3
 800406a:	f000 fb65 	bl	8004738 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	69da      	ldr	r2, [r3, #28]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2180      	movs	r1, #128	@ 0x80
 800407a:	0109      	lsls	r1, r1, #4
 800407c:	430a      	orrs	r2, r1
 800407e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	69da      	ldr	r2, [r3, #28]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4932      	ldr	r1, [pc, #200]	@ (8004154 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800408c:	400a      	ands	r2, r1
 800408e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	69d9      	ldr	r1, [r3, #28]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	021a      	lsls	r2, r3, #8
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	430a      	orrs	r2, r1
 80040a2:	61da      	str	r2, [r3, #28]
      break;
 80040a4:	e048      	b.n	8004138 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	0011      	movs	r1, r2
 80040ae:	0018      	movs	r0, r3
 80040b0:	f000 fba6 	bl	8004800 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2108      	movs	r1, #8
 80040c0:	430a      	orrs	r2, r1
 80040c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2104      	movs	r1, #4
 80040d0:	438a      	bics	r2, r1
 80040d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	691a      	ldr	r2, [r3, #16]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80040e6:	e027      	b.n	8004138 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68ba      	ldr	r2, [r7, #8]
 80040ee:	0011      	movs	r1, r2
 80040f0:	0018      	movs	r0, r3
 80040f2:	f000 fbdf 	bl	80048b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2180      	movs	r1, #128	@ 0x80
 8004102:	0109      	lsls	r1, r1, #4
 8004104:	430a      	orrs	r2, r1
 8004106:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4910      	ldr	r1, [pc, #64]	@ (8004154 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004114:	400a      	ands	r2, r1
 8004116:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	021a      	lsls	r2, r3, #8
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	430a      	orrs	r2, r1
 800412a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800412c:	e004      	b.n	8004138 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800412e:	2317      	movs	r3, #23
 8004130:	18fb      	adds	r3, r7, r3
 8004132:	2201      	movs	r2, #1
 8004134:	701a      	strb	r2, [r3, #0]
      break;
 8004136:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	223c      	movs	r2, #60	@ 0x3c
 800413c:	2100      	movs	r1, #0
 800413e:	5499      	strb	r1, [r3, r2]

  return status;
 8004140:	2317      	movs	r3, #23
 8004142:	18fb      	adds	r3, r7, r3
 8004144:	781b      	ldrb	r3, [r3, #0]
}
 8004146:	0018      	movs	r0, r3
 8004148:	46bd      	mov	sp, r7
 800414a:	b006      	add	sp, #24
 800414c:	bd80      	pop	{r7, pc}
 800414e:	46c0      	nop			@ (mov r8, r8)
 8004150:	08004dd8 	.word	0x08004dd8
 8004154:	fffffbff 	.word	0xfffffbff

08004158 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004162:	230f      	movs	r3, #15
 8004164:	18fb      	adds	r3, r7, r3
 8004166:	2200      	movs	r2, #0
 8004168:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	223c      	movs	r2, #60	@ 0x3c
 800416e:	5c9b      	ldrb	r3, [r3, r2]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_TIM_ConfigClockSource+0x20>
 8004174:	2302      	movs	r3, #2
 8004176:	e0bc      	b.n	80042f2 <HAL_TIM_ConfigClockSource+0x19a>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	223c      	movs	r2, #60	@ 0x3c
 800417c:	2101      	movs	r1, #1
 800417e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	223d      	movs	r2, #61	@ 0x3d
 8004184:	2102      	movs	r1, #2
 8004186:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	4a5a      	ldr	r2, [pc, #360]	@ (80042fc <HAL_TIM_ConfigClockSource+0x1a4>)
 8004194:	4013      	ands	r3, r2
 8004196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	4a59      	ldr	r2, [pc, #356]	@ (8004300 <HAL_TIM_ConfigClockSource+0x1a8>)
 800419c:	4013      	ands	r3, r2
 800419e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2280      	movs	r2, #128	@ 0x80
 80041ae:	0192      	lsls	r2, r2, #6
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d040      	beq.n	8004236 <HAL_TIM_ConfigClockSource+0xde>
 80041b4:	2280      	movs	r2, #128	@ 0x80
 80041b6:	0192      	lsls	r2, r2, #6
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d900      	bls.n	80041be <HAL_TIM_ConfigClockSource+0x66>
 80041bc:	e088      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
 80041be:	2280      	movs	r2, #128	@ 0x80
 80041c0:	0152      	lsls	r2, r2, #5
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d100      	bne.n	80041c8 <HAL_TIM_ConfigClockSource+0x70>
 80041c6:	e088      	b.n	80042da <HAL_TIM_ConfigClockSource+0x182>
 80041c8:	2280      	movs	r2, #128	@ 0x80
 80041ca:	0152      	lsls	r2, r2, #5
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d900      	bls.n	80041d2 <HAL_TIM_ConfigClockSource+0x7a>
 80041d0:	e07e      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
 80041d2:	2b70      	cmp	r3, #112	@ 0x70
 80041d4:	d018      	beq.n	8004208 <HAL_TIM_ConfigClockSource+0xb0>
 80041d6:	d900      	bls.n	80041da <HAL_TIM_ConfigClockSource+0x82>
 80041d8:	e07a      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
 80041da:	2b60      	cmp	r3, #96	@ 0x60
 80041dc:	d04f      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x126>
 80041de:	d900      	bls.n	80041e2 <HAL_TIM_ConfigClockSource+0x8a>
 80041e0:	e076      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
 80041e2:	2b50      	cmp	r3, #80	@ 0x50
 80041e4:	d03b      	beq.n	800425e <HAL_TIM_ConfigClockSource+0x106>
 80041e6:	d900      	bls.n	80041ea <HAL_TIM_ConfigClockSource+0x92>
 80041e8:	e072      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
 80041ea:	2b40      	cmp	r3, #64	@ 0x40
 80041ec:	d057      	beq.n	800429e <HAL_TIM_ConfigClockSource+0x146>
 80041ee:	d900      	bls.n	80041f2 <HAL_TIM_ConfigClockSource+0x9a>
 80041f0:	e06e      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
 80041f2:	2b30      	cmp	r3, #48	@ 0x30
 80041f4:	d063      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x166>
 80041f6:	d86b      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d060      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x166>
 80041fc:	d868      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d05d      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x166>
 8004202:	2b10      	cmp	r3, #16
 8004204:	d05b      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x166>
 8004206:	e063      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004218:	f000 fc26 	bl	8004a68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2277      	movs	r2, #119	@ 0x77
 8004228:	4313      	orrs	r3, r2
 800422a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	609a      	str	r2, [r3, #8]
      break;
 8004234:	e052      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004246:	f000 fc0f 	bl	8004a68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2180      	movs	r1, #128	@ 0x80
 8004256:	01c9      	lsls	r1, r1, #7
 8004258:	430a      	orrs	r2, r1
 800425a:	609a      	str	r2, [r3, #8]
      break;
 800425c:	e03e      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800426a:	001a      	movs	r2, r3
 800426c:	f000 fb80 	bl	8004970 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2150      	movs	r1, #80	@ 0x50
 8004276:	0018      	movs	r0, r3
 8004278:	f000 fbda 	bl	8004a30 <TIM_ITRx_SetConfig>
      break;
 800427c:	e02e      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800428a:	001a      	movs	r2, r3
 800428c:	f000 fb9e 	bl	80049cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2160      	movs	r1, #96	@ 0x60
 8004296:	0018      	movs	r0, r3
 8004298:	f000 fbca 	bl	8004a30 <TIM_ITRx_SetConfig>
      break;
 800429c:	e01e      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042aa:	001a      	movs	r2, r3
 80042ac:	f000 fb60 	bl	8004970 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2140      	movs	r1, #64	@ 0x40
 80042b6:	0018      	movs	r0, r3
 80042b8:	f000 fbba 	bl	8004a30 <TIM_ITRx_SetConfig>
      break;
 80042bc:	e00e      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	0019      	movs	r1, r3
 80042c8:	0010      	movs	r0, r2
 80042ca:	f000 fbb1 	bl	8004a30 <TIM_ITRx_SetConfig>
      break;
 80042ce:	e005      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80042d0:	230f      	movs	r3, #15
 80042d2:	18fb      	adds	r3, r7, r3
 80042d4:	2201      	movs	r2, #1
 80042d6:	701a      	strb	r2, [r3, #0]
      break;
 80042d8:	e000      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x184>
      break;
 80042da:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	223d      	movs	r2, #61	@ 0x3d
 80042e0:	2101      	movs	r1, #1
 80042e2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	223c      	movs	r2, #60	@ 0x3c
 80042e8:	2100      	movs	r1, #0
 80042ea:	5499      	strb	r1, [r3, r2]

  return status;
 80042ec:	230f      	movs	r3, #15
 80042ee:	18fb      	adds	r3, r7, r3
 80042f0:	781b      	ldrb	r3, [r3, #0]
}
 80042f2:	0018      	movs	r0, r3
 80042f4:	46bd      	mov	sp, r7
 80042f6:	b004      	add	sp, #16
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	46c0      	nop			@ (mov r8, r8)
 80042fc:	ffceff88 	.word	0xffceff88
 8004300:	ffff00ff 	.word	0xffff00ff

08004304 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800430c:	46c0      	nop			@ (mov r8, r8)
 800430e:	46bd      	mov	sp, r7
 8004310:	b002      	add	sp, #8
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800431c:	46c0      	nop			@ (mov r8, r8)
 800431e:	46bd      	mov	sp, r7
 8004320:	b002      	add	sp, #8
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800432c:	46c0      	nop			@ (mov r8, r8)
 800432e:	46bd      	mov	sp, r7
 8004330:	b002      	add	sp, #8
 8004332:	bd80      	pop	{r7, pc}

08004334 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800433c:	46c0      	nop			@ (mov r8, r8)
 800433e:	46bd      	mov	sp, r7
 8004340:	b002      	add	sp, #8
 8004342:	bd80      	pop	{r7, pc}

08004344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a32      	ldr	r2, [pc, #200]	@ (8004420 <TIM_Base_SetConfig+0xdc>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d003      	beq.n	8004364 <TIM_Base_SetConfig+0x20>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a31      	ldr	r2, [pc, #196]	@ (8004424 <TIM_Base_SetConfig+0xe0>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d108      	bne.n	8004376 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2270      	movs	r2, #112	@ 0x70
 8004368:	4393      	bics	r3, r2
 800436a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	68fa      	ldr	r2, [r7, #12]
 8004372:	4313      	orrs	r3, r2
 8004374:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a29      	ldr	r2, [pc, #164]	@ (8004420 <TIM_Base_SetConfig+0xdc>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d00f      	beq.n	800439e <TIM_Base_SetConfig+0x5a>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a28      	ldr	r2, [pc, #160]	@ (8004424 <TIM_Base_SetConfig+0xe0>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d00b      	beq.n	800439e <TIM_Base_SetConfig+0x5a>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a27      	ldr	r2, [pc, #156]	@ (8004428 <TIM_Base_SetConfig+0xe4>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d007      	beq.n	800439e <TIM_Base_SetConfig+0x5a>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a26      	ldr	r2, [pc, #152]	@ (800442c <TIM_Base_SetConfig+0xe8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d003      	beq.n	800439e <TIM_Base_SetConfig+0x5a>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a25      	ldr	r2, [pc, #148]	@ (8004430 <TIM_Base_SetConfig+0xec>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d108      	bne.n	80043b0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4a24      	ldr	r2, [pc, #144]	@ (8004434 <TIM_Base_SetConfig+0xf0>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2280      	movs	r2, #128	@ 0x80
 80043b4:	4393      	bics	r3, r2
 80043b6:	001a      	movs	r2, r3
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	4313      	orrs	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a11      	ldr	r2, [pc, #68]	@ (8004420 <TIM_Base_SetConfig+0xdc>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d007      	beq.n	80043ee <TIM_Base_SetConfig+0xaa>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a12      	ldr	r2, [pc, #72]	@ (800442c <TIM_Base_SetConfig+0xe8>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d003      	beq.n	80043ee <TIM_Base_SetConfig+0xaa>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a11      	ldr	r2, [pc, #68]	@ (8004430 <TIM_Base_SetConfig+0xec>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d103      	bne.n	80043f6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	691a      	ldr	r2, [r3, #16]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	2201      	movs	r2, #1
 8004402:	4013      	ands	r3, r2
 8004404:	2b01      	cmp	r3, #1
 8004406:	d106      	bne.n	8004416 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	2201      	movs	r2, #1
 800440e:	4393      	bics	r3, r2
 8004410:	001a      	movs	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	611a      	str	r2, [r3, #16]
  }
}
 8004416:	46c0      	nop			@ (mov r8, r8)
 8004418:	46bd      	mov	sp, r7
 800441a:	b004      	add	sp, #16
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	40012c00 	.word	0x40012c00
 8004424:	40000400 	.word	0x40000400
 8004428:	40002000 	.word	0x40002000
 800442c:	40014400 	.word	0x40014400
 8004430:	40014800 	.word	0x40014800
 8004434:	fffffcff 	.word	0xfffffcff

08004438 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	2201      	movs	r2, #1
 800444e:	4393      	bics	r3, r2
 8004450:	001a      	movs	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	4a2e      	ldr	r2, [pc, #184]	@ (8004520 <TIM_OC1_SetConfig+0xe8>)
 8004466:	4013      	ands	r3, r2
 8004468:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2203      	movs	r2, #3
 800446e:	4393      	bics	r3, r2
 8004470:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	4313      	orrs	r3, r2
 800447a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	2202      	movs	r2, #2
 8004480:	4393      	bics	r3, r2
 8004482:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	4313      	orrs	r3, r2
 800448c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a24      	ldr	r2, [pc, #144]	@ (8004524 <TIM_OC1_SetConfig+0xec>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d007      	beq.n	80044a6 <TIM_OC1_SetConfig+0x6e>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a23      	ldr	r2, [pc, #140]	@ (8004528 <TIM_OC1_SetConfig+0xf0>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d003      	beq.n	80044a6 <TIM_OC1_SetConfig+0x6e>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a22      	ldr	r2, [pc, #136]	@ (800452c <TIM_OC1_SetConfig+0xf4>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d10c      	bne.n	80044c0 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2208      	movs	r2, #8
 80044aa:	4393      	bics	r3, r2
 80044ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	2204      	movs	r2, #4
 80044bc:	4393      	bics	r3, r2
 80044be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a18      	ldr	r2, [pc, #96]	@ (8004524 <TIM_OC1_SetConfig+0xec>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d007      	beq.n	80044d8 <TIM_OC1_SetConfig+0xa0>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a17      	ldr	r2, [pc, #92]	@ (8004528 <TIM_OC1_SetConfig+0xf0>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d003      	beq.n	80044d8 <TIM_OC1_SetConfig+0xa0>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a16      	ldr	r2, [pc, #88]	@ (800452c <TIM_OC1_SetConfig+0xf4>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d111      	bne.n	80044fc <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	4a15      	ldr	r2, [pc, #84]	@ (8004530 <TIM_OC1_SetConfig+0xf8>)
 80044dc:	4013      	ands	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	4a14      	ldr	r2, [pc, #80]	@ (8004534 <TIM_OC1_SetConfig+0xfc>)
 80044e4:	4013      	ands	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	621a      	str	r2, [r3, #32]
}
 8004516:	46c0      	nop			@ (mov r8, r8)
 8004518:	46bd      	mov	sp, r7
 800451a:	b006      	add	sp, #24
 800451c:	bd80      	pop	{r7, pc}
 800451e:	46c0      	nop			@ (mov r8, r8)
 8004520:	fffeff8f 	.word	0xfffeff8f
 8004524:	40012c00 	.word	0x40012c00
 8004528:	40014400 	.word	0x40014400
 800452c:	40014800 	.word	0x40014800
 8004530:	fffffeff 	.word	0xfffffeff
 8004534:	fffffdff 	.word	0xfffffdff

08004538 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	2210      	movs	r2, #16
 800454e:	4393      	bics	r3, r2
 8004550:	001a      	movs	r2, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	4a2c      	ldr	r2, [pc, #176]	@ (8004618 <TIM_OC2_SetConfig+0xe0>)
 8004566:	4013      	ands	r3, r2
 8004568:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	4a2b      	ldr	r2, [pc, #172]	@ (800461c <TIM_OC2_SetConfig+0xe4>)
 800456e:	4013      	ands	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	021b      	lsls	r3, r3, #8
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	2220      	movs	r2, #32
 8004582:	4393      	bics	r3, r2
 8004584:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	011b      	lsls	r3, r3, #4
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	4313      	orrs	r3, r2
 8004590:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a22      	ldr	r2, [pc, #136]	@ (8004620 <TIM_OC2_SetConfig+0xe8>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d10d      	bne.n	80045b6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	2280      	movs	r2, #128	@ 0x80
 800459e:	4393      	bics	r3, r2
 80045a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	011b      	lsls	r3, r3, #4
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2240      	movs	r2, #64	@ 0x40
 80045b2:	4393      	bics	r3, r2
 80045b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a19      	ldr	r2, [pc, #100]	@ (8004620 <TIM_OC2_SetConfig+0xe8>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d007      	beq.n	80045ce <TIM_OC2_SetConfig+0x96>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a18      	ldr	r2, [pc, #96]	@ (8004624 <TIM_OC2_SetConfig+0xec>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d003      	beq.n	80045ce <TIM_OC2_SetConfig+0x96>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a17      	ldr	r2, [pc, #92]	@ (8004628 <TIM_OC2_SetConfig+0xf0>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d113      	bne.n	80045f6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	4a16      	ldr	r2, [pc, #88]	@ (800462c <TIM_OC2_SetConfig+0xf4>)
 80045d2:	4013      	ands	r3, r2
 80045d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	4a15      	ldr	r2, [pc, #84]	@ (8004630 <TIM_OC2_SetConfig+0xf8>)
 80045da:	4013      	ands	r3, r2
 80045dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	693a      	ldr	r2, [r7, #16]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	685a      	ldr	r2, [r3, #4]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	621a      	str	r2, [r3, #32]
}
 8004610:	46c0      	nop			@ (mov r8, r8)
 8004612:	46bd      	mov	sp, r7
 8004614:	b006      	add	sp, #24
 8004616:	bd80      	pop	{r7, pc}
 8004618:	feff8fff 	.word	0xfeff8fff
 800461c:	fffffcff 	.word	0xfffffcff
 8004620:	40012c00 	.word	0x40012c00
 8004624:	40014400 	.word	0x40014400
 8004628:	40014800 	.word	0x40014800
 800462c:	fffffbff 	.word	0xfffffbff
 8004630:	fffff7ff 	.word	0xfffff7ff

08004634 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	4a31      	ldr	r2, [pc, #196]	@ (8004710 <TIM_OC3_SetConfig+0xdc>)
 800464a:	401a      	ands	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	69db      	ldr	r3, [r3, #28]
 800465a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4a2d      	ldr	r2, [pc, #180]	@ (8004714 <TIM_OC3_SetConfig+0xe0>)
 8004660:	4013      	ands	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2203      	movs	r2, #3
 8004668:	4393      	bics	r3, r2
 800466a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	4a27      	ldr	r2, [pc, #156]	@ (8004718 <TIM_OC3_SetConfig+0xe4>)
 800467a:	4013      	ands	r3, r2
 800467c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	021b      	lsls	r3, r3, #8
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	4313      	orrs	r3, r2
 8004688:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a23      	ldr	r2, [pc, #140]	@ (800471c <TIM_OC3_SetConfig+0xe8>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d10d      	bne.n	80046ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	4a22      	ldr	r2, [pc, #136]	@ (8004720 <TIM_OC3_SetConfig+0xec>)
 8004696:	4013      	ands	r3, r2
 8004698:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	021b      	lsls	r3, r3, #8
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004724 <TIM_OC3_SetConfig+0xf0>)
 80046aa:	4013      	ands	r3, r2
 80046ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a1a      	ldr	r2, [pc, #104]	@ (800471c <TIM_OC3_SetConfig+0xe8>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d007      	beq.n	80046c6 <TIM_OC3_SetConfig+0x92>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004728 <TIM_OC3_SetConfig+0xf4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d003      	beq.n	80046c6 <TIM_OC3_SetConfig+0x92>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a1a      	ldr	r2, [pc, #104]	@ (800472c <TIM_OC3_SetConfig+0xf8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d113      	bne.n	80046ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	4a19      	ldr	r2, [pc, #100]	@ (8004730 <TIM_OC3_SetConfig+0xfc>)
 80046ca:	4013      	ands	r3, r2
 80046cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	4a18      	ldr	r2, [pc, #96]	@ (8004734 <TIM_OC3_SetConfig+0x100>)
 80046d2:	4013      	ands	r3, r2
 80046d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	011b      	lsls	r3, r3, #4
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	4313      	orrs	r3, r2
 80046e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	693a      	ldr	r2, [r7, #16]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	685a      	ldr	r2, [r3, #4]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	621a      	str	r2, [r3, #32]
}
 8004708:	46c0      	nop			@ (mov r8, r8)
 800470a:	46bd      	mov	sp, r7
 800470c:	b006      	add	sp, #24
 800470e:	bd80      	pop	{r7, pc}
 8004710:	fffffeff 	.word	0xfffffeff
 8004714:	fffeff8f 	.word	0xfffeff8f
 8004718:	fffffdff 	.word	0xfffffdff
 800471c:	40012c00 	.word	0x40012c00
 8004720:	fffff7ff 	.word	0xfffff7ff
 8004724:	fffffbff 	.word	0xfffffbff
 8004728:	40014400 	.word	0x40014400
 800472c:	40014800 	.word	0x40014800
 8004730:	ffffefff 	.word	0xffffefff
 8004734:	ffffdfff 	.word	0xffffdfff

08004738 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	4a24      	ldr	r2, [pc, #144]	@ (80047e0 <TIM_OC4_SetConfig+0xa8>)
 800474e:	401a      	ands	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4a20      	ldr	r2, [pc, #128]	@ (80047e4 <TIM_OC4_SetConfig+0xac>)
 8004764:	4013      	ands	r3, r2
 8004766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	4a1f      	ldr	r2, [pc, #124]	@ (80047e8 <TIM_OC4_SetConfig+0xb0>)
 800476c:	4013      	ands	r3, r2
 800476e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	021b      	lsls	r3, r3, #8
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	4313      	orrs	r3, r2
 800477a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	4a1b      	ldr	r2, [pc, #108]	@ (80047ec <TIM_OC4_SetConfig+0xb4>)
 8004780:	4013      	ands	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	031b      	lsls	r3, r3, #12
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	4313      	orrs	r3, r2
 800478e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a17      	ldr	r2, [pc, #92]	@ (80047f0 <TIM_OC4_SetConfig+0xb8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d007      	beq.n	80047a8 <TIM_OC4_SetConfig+0x70>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a16      	ldr	r2, [pc, #88]	@ (80047f4 <TIM_OC4_SetConfig+0xbc>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d003      	beq.n	80047a8 <TIM_OC4_SetConfig+0x70>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a15      	ldr	r2, [pc, #84]	@ (80047f8 <TIM_OC4_SetConfig+0xc0>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d109      	bne.n	80047bc <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	4a14      	ldr	r2, [pc, #80]	@ (80047fc <TIM_OC4_SetConfig+0xc4>)
 80047ac:	4013      	ands	r3, r2
 80047ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	019b      	lsls	r3, r3, #6
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	621a      	str	r2, [r3, #32]
}
 80047d6:	46c0      	nop			@ (mov r8, r8)
 80047d8:	46bd      	mov	sp, r7
 80047da:	b006      	add	sp, #24
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	46c0      	nop			@ (mov r8, r8)
 80047e0:	ffffefff 	.word	0xffffefff
 80047e4:	feff8fff 	.word	0xfeff8fff
 80047e8:	fffffcff 	.word	0xfffffcff
 80047ec:	ffffdfff 	.word	0xffffdfff
 80047f0:	40012c00 	.word	0x40012c00
 80047f4:	40014400 	.word	0x40014400
 80047f8:	40014800 	.word	0x40014800
 80047fc:	ffffbfff 	.word	0xffffbfff

08004800 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a1b      	ldr	r3, [r3, #32]
 800480e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a1b      	ldr	r3, [r3, #32]
 8004814:	4a21      	ldr	r2, [pc, #132]	@ (800489c <TIM_OC5_SetConfig+0x9c>)
 8004816:	401a      	ands	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	4a1d      	ldr	r2, [pc, #116]	@ (80048a0 <TIM_OC5_SetConfig+0xa0>)
 800482c:	4013      	ands	r3, r2
 800482e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68fa      	ldr	r2, [r7, #12]
 8004836:	4313      	orrs	r3, r2
 8004838:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	4a19      	ldr	r2, [pc, #100]	@ (80048a4 <TIM_OC5_SetConfig+0xa4>)
 800483e:	4013      	ands	r3, r2
 8004840:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	041b      	lsls	r3, r3, #16
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	4313      	orrs	r3, r2
 800484c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a15      	ldr	r2, [pc, #84]	@ (80048a8 <TIM_OC5_SetConfig+0xa8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d007      	beq.n	8004866 <TIM_OC5_SetConfig+0x66>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a14      	ldr	r2, [pc, #80]	@ (80048ac <TIM_OC5_SetConfig+0xac>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d003      	beq.n	8004866 <TIM_OC5_SetConfig+0x66>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a13      	ldr	r2, [pc, #76]	@ (80048b0 <TIM_OC5_SetConfig+0xb0>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d109      	bne.n	800487a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	4a0c      	ldr	r2, [pc, #48]	@ (800489c <TIM_OC5_SetConfig+0x9c>)
 800486a:	4013      	ands	r3, r2
 800486c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	021b      	lsls	r3, r3, #8
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	4313      	orrs	r3, r2
 8004878:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	621a      	str	r2, [r3, #32]
}
 8004894:	46c0      	nop			@ (mov r8, r8)
 8004896:	46bd      	mov	sp, r7
 8004898:	b006      	add	sp, #24
 800489a:	bd80      	pop	{r7, pc}
 800489c:	fffeffff 	.word	0xfffeffff
 80048a0:	fffeff8f 	.word	0xfffeff8f
 80048a4:	fffdffff 	.word	0xfffdffff
 80048a8:	40012c00 	.word	0x40012c00
 80048ac:	40014400 	.word	0x40014400
 80048b0:	40014800 	.word	0x40014800

080048b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a1b      	ldr	r3, [r3, #32]
 80048c8:	4a22      	ldr	r2, [pc, #136]	@ (8004954 <TIM_OC6_SetConfig+0xa0>)
 80048ca:	401a      	ands	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	4a1e      	ldr	r2, [pc, #120]	@ (8004958 <TIM_OC6_SetConfig+0xa4>)
 80048e0:	4013      	ands	r3, r2
 80048e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	021b      	lsls	r3, r3, #8
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	4a1a      	ldr	r2, [pc, #104]	@ (800495c <TIM_OC6_SetConfig+0xa8>)
 80048f4:	4013      	ands	r3, r2
 80048f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	051b      	lsls	r3, r3, #20
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	4313      	orrs	r3, r2
 8004902:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a16      	ldr	r2, [pc, #88]	@ (8004960 <TIM_OC6_SetConfig+0xac>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d007      	beq.n	800491c <TIM_OC6_SetConfig+0x68>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a15      	ldr	r2, [pc, #84]	@ (8004964 <TIM_OC6_SetConfig+0xb0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d003      	beq.n	800491c <TIM_OC6_SetConfig+0x68>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a14      	ldr	r2, [pc, #80]	@ (8004968 <TIM_OC6_SetConfig+0xb4>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d109      	bne.n	8004930 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	4a13      	ldr	r2, [pc, #76]	@ (800496c <TIM_OC6_SetConfig+0xb8>)
 8004920:	4013      	ands	r3, r2
 8004922:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	029b      	lsls	r3, r3, #10
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	4313      	orrs	r3, r2
 800492e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	621a      	str	r2, [r3, #32]
}
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	46bd      	mov	sp, r7
 800494e:	b006      	add	sp, #24
 8004950:	bd80      	pop	{r7, pc}
 8004952:	46c0      	nop			@ (mov r8, r8)
 8004954:	ffefffff 	.word	0xffefffff
 8004958:	feff8fff 	.word	0xfeff8fff
 800495c:	ffdfffff 	.word	0xffdfffff
 8004960:	40012c00 	.word	0x40012c00
 8004964:	40014400 	.word	0x40014400
 8004968:	40014800 	.word	0x40014800
 800496c:	fffbffff 	.word	0xfffbffff

08004970 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	2201      	movs	r2, #1
 8004988:	4393      	bics	r3, r2
 800498a:	001a      	movs	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	22f0      	movs	r2, #240	@ 0xf0
 800499a:	4393      	bics	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	220a      	movs	r2, #10
 80049ac:	4393      	bics	r3, r2
 80049ae:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049b0:	697a      	ldr	r2, [r7, #20]
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	621a      	str	r2, [r3, #32]
}
 80049c4:	46c0      	nop			@ (mov r8, r8)
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b006      	add	sp, #24
 80049ca:	bd80      	pop	{r7, pc}

080049cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6a1b      	ldr	r3, [r3, #32]
 80049dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	2210      	movs	r2, #16
 80049e4:	4393      	bics	r3, r2
 80049e6:	001a      	movs	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	4a0d      	ldr	r2, [pc, #52]	@ (8004a2c <TIM_TI2_ConfigInputStage+0x60>)
 80049f6:	4013      	ands	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	031b      	lsls	r3, r3, #12
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	22a0      	movs	r2, #160	@ 0xa0
 8004a08:	4393      	bics	r3, r2
 8004a0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	011b      	lsls	r3, r3, #4
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	621a      	str	r2, [r3, #32]
}
 8004a22:	46c0      	nop			@ (mov r8, r8)
 8004a24:	46bd      	mov	sp, r7
 8004a26:	b006      	add	sp, #24
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	46c0      	nop			@ (mov r8, r8)
 8004a2c:	ffff0fff 	.word	0xffff0fff

08004a30 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4a08      	ldr	r2, [pc, #32]	@ (8004a64 <TIM_ITRx_SetConfig+0x34>)
 8004a44:	4013      	ands	r3, r2
 8004a46:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	2207      	movs	r2, #7
 8004a50:	4313      	orrs	r3, r2
 8004a52:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	609a      	str	r2, [r3, #8]
}
 8004a5a:	46c0      	nop			@ (mov r8, r8)
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	b004      	add	sp, #16
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	46c0      	nop			@ (mov r8, r8)
 8004a64:	ffcfff8f 	.word	0xffcfff8f

08004a68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
 8004a74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	4a09      	ldr	r2, [pc, #36]	@ (8004aa4 <TIM_ETR_SetConfig+0x3c>)
 8004a80:	4013      	ands	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	021a      	lsls	r2, r3, #8
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	609a      	str	r2, [r3, #8]
}
 8004a9c:	46c0      	nop			@ (mov r8, r8)
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	b006      	add	sp, #24
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	ffff00ff 	.word	0xffff00ff

08004aa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	223c      	movs	r2, #60	@ 0x3c
 8004ab6:	5c9b      	ldrb	r3, [r3, r2]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d101      	bne.n	8004ac0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004abc:	2302      	movs	r3, #2
 8004abe:	e04a      	b.n	8004b56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	223c      	movs	r2, #60	@ 0x3c
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	223d      	movs	r2, #61	@ 0x3d
 8004acc:	2102      	movs	r1, #2
 8004ace:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a1e      	ldr	r2, [pc, #120]	@ (8004b60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d108      	bne.n	8004afc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	4a1d      	ldr	r2, [pc, #116]	@ (8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004aee:	4013      	ands	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2270      	movs	r2, #112	@ 0x70
 8004b00:	4393      	bics	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a11      	ldr	r2, [pc, #68]	@ (8004b60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d004      	beq.n	8004b2a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a10      	ldr	r2, [pc, #64]	@ (8004b68 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d10c      	bne.n	8004b44 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	2280      	movs	r2, #128	@ 0x80
 8004b2e:	4393      	bics	r3, r2
 8004b30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	68ba      	ldr	r2, [r7, #8]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	223d      	movs	r2, #61	@ 0x3d
 8004b48:	2101      	movs	r1, #1
 8004b4a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	223c      	movs	r2, #60	@ 0x3c
 8004b50:	2100      	movs	r1, #0
 8004b52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	0018      	movs	r0, r3
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	b004      	add	sp, #16
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	46c0      	nop			@ (mov r8, r8)
 8004b60:	40012c00 	.word	0x40012c00
 8004b64:	ff0fffff 	.word	0xff0fffff
 8004b68:	40000400 	.word	0x40000400

08004b6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004b76:	2300      	movs	r3, #0
 8004b78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	223c      	movs	r2, #60	@ 0x3c
 8004b7e:	5c9b      	ldrb	r3, [r3, r2]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d101      	bne.n	8004b88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004b84:	2302      	movs	r3, #2
 8004b86:	e06f      	b.n	8004c68 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	223c      	movs	r2, #60	@ 0x3c
 8004b8c:	2101      	movs	r1, #1
 8004b8e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	22ff      	movs	r2, #255	@ 0xff
 8004b94:	4393      	bics	r3, r2
 8004b96:	001a      	movs	r2, r3
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4a33      	ldr	r2, [pc, #204]	@ (8004c70 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8004ba4:	401a      	ands	r2, r3
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	4a30      	ldr	r2, [pc, #192]	@ (8004c74 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8004bb2:	401a      	ands	r2, r3
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	4a2e      	ldr	r2, [pc, #184]	@ (8004c78 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8004bc0:	401a      	ands	r2, r3
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	4a2b      	ldr	r2, [pc, #172]	@ (8004c7c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8004bce:	401a      	ands	r2, r3
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	691b      	ldr	r3, [r3, #16]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	4a29      	ldr	r2, [pc, #164]	@ (8004c80 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8004bdc:	401a      	ands	r2, r3
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	4a26      	ldr	r2, [pc, #152]	@ (8004c84 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8004bea:	401a      	ands	r2, r3
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4a24      	ldr	r2, [pc, #144]	@ (8004c88 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004bf8:	401a      	ands	r2, r3
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	041b      	lsls	r3, r3, #16
 8004c00:	4313      	orrs	r3, r2
 8004c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	4a21      	ldr	r2, [pc, #132]	@ (8004c8c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004c08:	401a      	ands	r2, r3
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	69db      	ldr	r3, [r3, #28]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a1e      	ldr	r2, [pc, #120]	@ (8004c90 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d11c      	bne.n	8004c56 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8004c94 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004c20:	401a      	ands	r2, r3
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c26:	051b      	lsls	r3, r3, #20
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4a1a      	ldr	r2, [pc, #104]	@ (8004c98 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004c30:	401a      	ands	r2, r3
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	4a17      	ldr	r2, [pc, #92]	@ (8004c9c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004c3e:	401a      	ands	r2, r3
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c44:	4313      	orrs	r3, r2
 8004c46:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	4a15      	ldr	r2, [pc, #84]	@ (8004ca0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004c4c:	401a      	ands	r2, r3
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c52:	4313      	orrs	r3, r2
 8004c54:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	223c      	movs	r2, #60	@ 0x3c
 8004c62:	2100      	movs	r1, #0
 8004c64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	0018      	movs	r0, r3
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	b004      	add	sp, #16
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	fffffcff 	.word	0xfffffcff
 8004c74:	fffffbff 	.word	0xfffffbff
 8004c78:	fffff7ff 	.word	0xfffff7ff
 8004c7c:	ffffefff 	.word	0xffffefff
 8004c80:	ffffdfff 	.word	0xffffdfff
 8004c84:	ffffbfff 	.word	0xffffbfff
 8004c88:	fff0ffff 	.word	0xfff0ffff
 8004c8c:	efffffff 	.word	0xefffffff
 8004c90:	40012c00 	.word	0x40012c00
 8004c94:	ff0fffff 	.word	0xff0fffff
 8004c98:	feffffff 	.word	0xfeffffff
 8004c9c:	fdffffff 	.word	0xfdffffff
 8004ca0:	dfffffff 	.word	0xdfffffff

08004ca4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cac:	46c0      	nop			@ (mov r8, r8)
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	b002      	add	sp, #8
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cbc:	46c0      	nop			@ (mov r8, r8)
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	b002      	add	sp, #8
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004ccc:	46c0      	nop			@ (mov r8, r8)
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	b002      	add	sp, #8
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <memset>:
 8004cd4:	0003      	movs	r3, r0
 8004cd6:	1882      	adds	r2, r0, r2
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d100      	bne.n	8004cde <memset+0xa>
 8004cdc:	4770      	bx	lr
 8004cde:	7019      	strb	r1, [r3, #0]
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	e7f9      	b.n	8004cd8 <memset+0x4>

08004ce4 <__libc_init_array>:
 8004ce4:	b570      	push	{r4, r5, r6, lr}
 8004ce6:	2600      	movs	r6, #0
 8004ce8:	4c0c      	ldr	r4, [pc, #48]	@ (8004d1c <__libc_init_array+0x38>)
 8004cea:	4d0d      	ldr	r5, [pc, #52]	@ (8004d20 <__libc_init_array+0x3c>)
 8004cec:	1b64      	subs	r4, r4, r5
 8004cee:	10a4      	asrs	r4, r4, #2
 8004cf0:	42a6      	cmp	r6, r4
 8004cf2:	d109      	bne.n	8004d08 <__libc_init_array+0x24>
 8004cf4:	2600      	movs	r6, #0
 8004cf6:	f000 f819 	bl	8004d2c <_init>
 8004cfa:	4c0a      	ldr	r4, [pc, #40]	@ (8004d24 <__libc_init_array+0x40>)
 8004cfc:	4d0a      	ldr	r5, [pc, #40]	@ (8004d28 <__libc_init_array+0x44>)
 8004cfe:	1b64      	subs	r4, r4, r5
 8004d00:	10a4      	asrs	r4, r4, #2
 8004d02:	42a6      	cmp	r6, r4
 8004d04:	d105      	bne.n	8004d12 <__libc_init_array+0x2e>
 8004d06:	bd70      	pop	{r4, r5, r6, pc}
 8004d08:	00b3      	lsls	r3, r6, #2
 8004d0a:	58eb      	ldr	r3, [r5, r3]
 8004d0c:	4798      	blx	r3
 8004d0e:	3601      	adds	r6, #1
 8004d10:	e7ee      	b.n	8004cf0 <__libc_init_array+0xc>
 8004d12:	00b3      	lsls	r3, r6, #2
 8004d14:	58eb      	ldr	r3, [r5, r3]
 8004d16:	4798      	blx	r3
 8004d18:	3601      	adds	r6, #1
 8004d1a:	e7f2      	b.n	8004d02 <__libc_init_array+0x1e>
 8004d1c:	08004e2c 	.word	0x08004e2c
 8004d20:	08004e2c 	.word	0x08004e2c
 8004d24:	08004e30 	.word	0x08004e30
 8004d28:	08004e2c 	.word	0x08004e2c

08004d2c <_init>:
 8004d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2e:	46c0      	nop			@ (mov r8, r8)
 8004d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d32:	bc08      	pop	{r3}
 8004d34:	469e      	mov	lr, r3
 8004d36:	4770      	bx	lr

08004d38 <_fini>:
 8004d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3a:	46c0      	nop			@ (mov r8, r8)
 8004d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d3e:	bc08      	pop	{r3}
 8004d40:	469e      	mov	lr, r3
 8004d42:	4770      	bx	lr
