{"metadata":{"externalID":"s:12MetaMachines5StateV4vhdl2inAC12VHDLMachinesABV_AF7MachineVtcfc","extendedModule":"MetaMachines","roleHeading":"Initializer","symbolKind":"init","title":"init(vhdl:in:)","modules":[{"name":"MetaMachines"}],"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"vhdl","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"State","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines7MachineV","text":"Machine"},{"text":")","kind":"text"}],"role":"symbol"},"schemaVersion":{"minor":3,"patch":0,"major":0},"kind":"symbol","primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"vhdl"},{"kind":"text","text":" "},{"kind":"internalParam","text":"state"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV","text":"State"},{"kind":"text","text":", "},{"kind":"externalParam","text":"in"},{"kind":"text","text":" "},{"kind":"internalParam","text":"machine"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines7MachineV","text":"Machine"},{"kind":"text","text":")"}],"platforms":["Linux"]}],"kind":"declarations"},{"parameters":[{"content":[{"type":"paragraph","inlineContent":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"VHDLMachines.State"},{"text":" to convert.","type":"text"}]}],"name":"state"},{"content":[{"type":"paragraph","inlineContent":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"VHDLMachines.Machine"},{"text":" the state belongs to.","type":"text"}]}],"name":"machine"}],"kind":"parameters"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/metamachines\/state\/init(vhdl:in:)"]}],"abstract":[{"type":"text","text":"Create a new "},{"type":"reference","isActive":true,"identifier":"doc:\/\/MetaMachines\/documentation\/MetaMachines\/State"},{"type":"text","text":" from a "},{"type":"codeVoice","code":"VHDLMachines.State"},{"type":"text","text":"."}],"sections":[],"hierarchy":{"paths":[["doc:\/\/MetaMachines\/documentation\/MetaMachines","doc:\/\/MetaMachines\/documentation\/MetaMachines\/State"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/MetaMachines\/documentation\/MetaMachines\/State\/init(vhdl:in:)"},"references":{"doc://MetaMachines/documentation/MetaMachines/State/init(vhdl:in:)":{"role":"symbol","title":"init(vhdl:in:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"vhdl","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"State","preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier"},{"text":")","kind":"text"}],"abstract":[{"text":"Create a new ","type":"text"},{"type":"reference","isActive":true,"identifier":"doc:\/\/MetaMachines\/documentation\/MetaMachines\/State"},{"text":" from a ","type":"text"},{"code":"VHDLMachines.State","type":"codeVoice"},{"type":"text","text":"."}],"kind":"symbol","type":"topic","identifier":"doc:\/\/MetaMachines\/documentation\/MetaMachines\/State\/init(vhdl:in:)","url":"\/documentation\/metamachines\/state\/init(vhdl:in:)"},"doc://MetaMachines/documentation/MetaMachines":{"role":"collection","title":"MetaMachines","url":"\/documentation\/metamachines","abstract":[],"kind":"symbol","type":"topic","identifier":"doc:\/\/MetaMachines\/documentation\/MetaMachines"},"doc://MetaMachines/documentation/MetaMachines/State":{"title":"State","kind":"symbol","url":"\/documentation\/metamachines\/state","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"State"}],"identifier":"doc:\/\/MetaMachines\/documentation\/MetaMachines\/State","navigatorTitle":[{"kind":"identifier","text":"State"}],"role":"symbol","type":"topic","abstract":[{"type":"text","text":"A state represents a group of actions the execute in a specific order. A machine can have multiple states"},{"type":"text","text":" "},{"type":"text","text":"and may transition between them using a states transitions."}]}}}