-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "05/06/2020 19:07:11"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Linked IS
    PORT (
	reset : IN std_logic;
	slow_clock : IN std_logic;
	fast_clock : IN std_logic;
	PC_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Instruction_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Read_reg1_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Read_reg2_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Write_reg_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Read_data1_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Read_data2_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Write_data_out : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END Linked;

-- Design Ports Information
-- PC_out[0]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[1]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[5]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[9]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[12]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[13]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[14]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[15]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[16]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[17]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[19]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[20]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[21]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[22]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[23]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[24]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[25]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[26]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[27]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[28]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[29]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[30]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[31]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[0]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[1]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[3]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[7]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[8]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[9]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[10]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[11]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[12]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[13]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[14]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[15]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[17]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[18]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[19]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[20]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[21]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[22]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[24]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[25]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[26]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[27]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[28]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[29]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[30]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[31]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[0]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[2]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[2]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[3]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[4]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[5]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[9]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[10]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[11]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[13]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[14]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[15]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[16]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[17]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[18]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[19]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[20]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[21]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[23]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[24]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[25]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[26]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[27]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[28]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[29]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[30]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[31]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[1]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[5]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[8]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[10]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[11]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[13]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[15]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[16]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[17]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[18]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[19]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[20]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[21]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[22]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[23]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[24]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[25]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[26]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[27]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[28]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[29]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[30]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[31]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[3]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[8]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[9]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[10]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[11]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[12]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[13]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[15]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[16]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[17]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[18]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[19]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[20]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[21]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[22]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[23]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[24]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[26]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[27]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[28]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[29]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[30]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[31]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slow_clock	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fast_clock	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Linked IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_slow_clock : std_logic;
SIGNAL ww_fast_clock : std_logic;
SIGNAL ww_PC_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_reg1_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_reg2_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Write_reg_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_data1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_data2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \slow_clock~input_o\ : std_logic;
SIGNAL \slow_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add0~2_sumout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~6_sumout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~10_sumout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~14_sumout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~18_sumout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~22_sumout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~26_sumout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~30_sumout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~34_sumout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~38_sumout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~42_sumout\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~46_sumout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~50_sumout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~54_sumout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~58_sumout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~62_sumout\ : std_logic;
SIGNAL \Add0~63\ : std_logic;
SIGNAL \Add0~66_sumout\ : std_logic;
SIGNAL \Add0~67\ : std_logic;
SIGNAL \Add0~70_sumout\ : std_logic;
SIGNAL \Add0~71\ : std_logic;
SIGNAL \Add0~74_sumout\ : std_logic;
SIGNAL \Add0~75\ : std_logic;
SIGNAL \Add0~78_sumout\ : std_logic;
SIGNAL \Add0~79\ : std_logic;
SIGNAL \Add0~82_sumout\ : std_logic;
SIGNAL \Add0~83\ : std_logic;
SIGNAL \Add0~86_sumout\ : std_logic;
SIGNAL \Add0~87\ : std_logic;
SIGNAL \Add0~90_sumout\ : std_logic;
SIGNAL \Add0~91\ : std_logic;
SIGNAL \Add0~94_sumout\ : std_logic;
SIGNAL \Add0~95\ : std_logic;
SIGNAL \Add0~98_sumout\ : std_logic;
SIGNAL \Add0~99\ : std_logic;
SIGNAL \Add0~102_sumout\ : std_logic;
SIGNAL \Add0~103\ : std_logic;
SIGNAL \Add0~106_sumout\ : std_logic;
SIGNAL \Add0~107\ : std_logic;
SIGNAL \Add0~110_sumout\ : std_logic;
SIGNAL \Add0~111\ : std_logic;
SIGNAL \Add0~114_sumout\ : std_logic;
SIGNAL \Add0~115\ : std_logic;
SIGNAL \Add0~118_sumout\ : std_logic;
SIGNAL \fast_clock~input_o\ : std_logic;
SIGNAL \fast_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \ALU|Equal73~0_combout\ : std_logic;
SIGNAL \ALU|Equal73~1_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[31]~0_combout\ : std_logic;
SIGNAL \ALU|Equal73~5_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[3]~5_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[3]~4_combout\ : std_logic;
SIGNAL \REG|Decoder0~26_combout\ : std_logic;
SIGNAL \REG|registers[6][0]~q\ : std_logic;
SIGNAL \REG|registers[4][0]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~24_combout\ : std_logic;
SIGNAL \REG|registers[4][0]~q\ : std_logic;
SIGNAL \REG|registers[5][0]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~25_combout\ : std_logic;
SIGNAL \REG|registers[5][0]~q\ : std_logic;
SIGNAL \REG|Decoder0~27_combout\ : std_logic;
SIGNAL \REG|registers[7][0]~q\ : std_logic;
SIGNAL \REG|Mux31~7_combout\ : std_logic;
SIGNAL \REG|Decoder0~19_combout\ : std_logic;
SIGNAL \REG|registers[11][0]~q\ : std_logic;
SIGNAL \REG|Decoder0~17_combout\ : std_logic;
SIGNAL \REG|registers[9][0]~q\ : std_logic;
SIGNAL \REG|Decoder0~18_combout\ : std_logic;
SIGNAL \REG|registers[10][0]~q\ : std_logic;
SIGNAL \REG|Decoder0~16_combout\ : std_logic;
SIGNAL \REG|registers[8][0]~q\ : std_logic;
SIGNAL \REG|Mux31~5_combout\ : std_logic;
SIGNAL \REG|Decoder0~29_combout\ : std_logic;
SIGNAL \REG|registers[1][0]~q\ : std_logic;
SIGNAL \REG|Decoder0~30_combout\ : std_logic;
SIGNAL \REG|registers[2][0]~q\ : std_logic;
SIGNAL \REG|Decoder0~28_combout\ : std_logic;
SIGNAL \REG|registers[0][0]~q\ : std_logic;
SIGNAL \REG|registers[3][0]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~31_combout\ : std_logic;
SIGNAL \REG|registers[3][0]~q\ : std_logic;
SIGNAL \REG|Mux31~8_combout\ : std_logic;
SIGNAL \REG|Decoder0~22_combout\ : std_logic;
SIGNAL \REG|registers[14][0]~q\ : std_logic;
SIGNAL \REG|Decoder0~23_combout\ : std_logic;
SIGNAL \REG|registers[15][0]~q\ : std_logic;
SIGNAL \REG|Decoder0~21_combout\ : std_logic;
SIGNAL \REG|registers[13][0]~q\ : std_logic;
SIGNAL \REG|registers[12][0]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~20_combout\ : std_logic;
SIGNAL \REG|registers[12][0]~q\ : std_logic;
SIGNAL \REG|Mux31~6_combout\ : std_logic;
SIGNAL \REG|Mux31~9_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[0]~6_combout\ : std_logic;
SIGNAL \ALU|Add0~130_cout\ : std_logic;
SIGNAL \ALU|Add0~5_sumout\ : std_logic;
SIGNAL \ALU|Add1~1_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[0]~7_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[0]~3_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~1_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[3]~2_combout\ : std_logic;
SIGNAL \ALU|Equal73~2_combout\ : std_logic;
SIGNAL \ALU|Equal68~6_combout\ : std_logic;
SIGNAL \ALU|Equal68~7_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~40_combout\ : std_logic;
SIGNAL \ALU|Equal68~8_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~53_combout\ : std_logic;
SIGNAL \ALU|Equal68~3_combout\ : std_logic;
SIGNAL \ALU|Equal68~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~47_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[18]~76_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~62_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~66_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~99_combout\ : std_logic;
SIGNAL \REG|Decoder0~5_combout\ : std_logic;
SIGNAL \REG|registers[21][25]~q\ : std_logic;
SIGNAL \REG|Decoder0~6_combout\ : std_logic;
SIGNAL \REG|registers[25][25]~q\ : std_logic;
SIGNAL \REG|Decoder0~4_combout\ : std_logic;
SIGNAL \REG|registers[17][25]~q\ : std_logic;
SIGNAL \REG|Decoder0~7_combout\ : std_logic;
SIGNAL \REG|registers[29][25]~q\ : std_logic;
SIGNAL \REG|Mux6~1_combout\ : std_logic;
SIGNAL \REG|Decoder0~15_combout\ : std_logic;
SIGNAL \REG|registers[31][25]~q\ : std_logic;
SIGNAL \REG|registers[23][25]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~13_combout\ : std_logic;
SIGNAL \REG|registers[23][25]~q\ : std_logic;
SIGNAL \REG|Decoder0~14_combout\ : std_logic;
SIGNAL \REG|registers[27][25]~q\ : std_logic;
SIGNAL \REG|registers[19][25]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~12_combout\ : std_logic;
SIGNAL \REG|registers[19][25]~q\ : std_logic;
SIGNAL \REG|Mux6~3_combout\ : std_logic;
SIGNAL \REG|registers[16][25]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~0_combout\ : std_logic;
SIGNAL \REG|registers[16][25]~q\ : std_logic;
SIGNAL \REG|registers[20][25]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~1_combout\ : std_logic;
SIGNAL \REG|registers[20][25]~q\ : std_logic;
SIGNAL \REG|Decoder0~2_combout\ : std_logic;
SIGNAL \REG|registers[24][25]~q\ : std_logic;
SIGNAL \REG|registers[28][25]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~3_combout\ : std_logic;
SIGNAL \REG|registers[28][25]~q\ : std_logic;
SIGNAL \REG|Mux6~0_combout\ : std_logic;
SIGNAL \REG|Decoder0~10_combout\ : std_logic;
SIGNAL \REG|registers[26][25]~q\ : std_logic;
SIGNAL \REG|registers[18][25]~feeder_combout\ : std_logic;
SIGNAL \REG|Decoder0~8_combout\ : std_logic;
SIGNAL \REG|registers[18][25]~q\ : std_logic;
SIGNAL \REG|Decoder0~11_combout\ : std_logic;
SIGNAL \REG|registers[30][25]~q\ : std_logic;
SIGNAL \REG|Decoder0~9_combout\ : std_logic;
SIGNAL \REG|registers[22][25]~q\ : std_logic;
SIGNAL \REG|Mux6~2_combout\ : std_logic;
SIGNAL \REG|Mux6~4_combout\ : std_logic;
SIGNAL \REG|Mux6~10_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~112_combout\ : std_logic;
SIGNAL \ALU|Equal73~4_combout\ : std_logic;
SIGNAL \CTL|Equal17~0_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~560_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~104_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~5_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~1_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~116_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~623_combout\ : std_logic;
SIGNAL \ALU|Equal73~3_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~559_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~6_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~3_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~654_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~105_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[21]~85_combout\ : std_logic;
SIGNAL \REG|registers[26][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[26][21]~q\ : std_logic;
SIGNAL \REG|registers[22][21]~q\ : std_logic;
SIGNAL \REG|registers[30][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[30][21]~q\ : std_logic;
SIGNAL \REG|registers[18][21]~q\ : std_logic;
SIGNAL \REG|Mux10~2_combout\ : std_logic;
SIGNAL \REG|registers[17][21]~q\ : std_logic;
SIGNAL \REG|registers[25][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[25][21]~q\ : std_logic;
SIGNAL \REG|registers[29][21]~q\ : std_logic;
SIGNAL \REG|registers[21][21]~q\ : std_logic;
SIGNAL \REG|Mux10~1_combout\ : std_logic;
SIGNAL \REG|registers[28][21]~q\ : std_logic;
SIGNAL \REG|registers[20][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[20][21]~q\ : std_logic;
SIGNAL \REG|registers[24][21]~q\ : std_logic;
SIGNAL \REG|registers[16][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][21]~q\ : std_logic;
SIGNAL \REG|Mux10~0_combout\ : std_logic;
SIGNAL \REG|registers[27][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[27][21]~q\ : std_logic;
SIGNAL \REG|registers[31][21]~q\ : std_logic;
SIGNAL \REG|registers[23][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][21]~q\ : std_logic;
SIGNAL \REG|registers[19][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][21]~q\ : std_logic;
SIGNAL \REG|Mux10~3_combout\ : std_logic;
SIGNAL \REG|Mux10~4_combout\ : std_logic;
SIGNAL \REG|registers[7][20]~q\ : std_logic;
SIGNAL \REG|registers[5][20]~q\ : std_logic;
SIGNAL \REG|registers[6][20]~q\ : std_logic;
SIGNAL \REG|registers[4][20]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][20]~q\ : std_logic;
SIGNAL \REG|Mux11~7_combout\ : std_logic;
SIGNAL \REG|registers[3][20]~q\ : std_logic;
SIGNAL \REG|registers[2][20]~q\ : std_logic;
SIGNAL \REG|registers[0][20]~q\ : std_logic;
SIGNAL \REG|registers[1][20]~q\ : std_logic;
SIGNAL \REG|Mux11~8_combout\ : std_logic;
SIGNAL \REG|registers[14][20]~q\ : std_logic;
SIGNAL \REG|registers[13][20]~q\ : std_logic;
SIGNAL \REG|registers[12][20]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][20]~q\ : std_logic;
SIGNAL \REG|registers[15][20]~q\ : std_logic;
SIGNAL \REG|Mux11~6_combout\ : std_logic;
SIGNAL \REG|registers[11][20]~q\ : std_logic;
SIGNAL \REG|registers[8][20]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][20]~q\ : std_logic;
SIGNAL \REG|registers[9][20]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][20]~q\ : std_logic;
SIGNAL \REG|registers[10][20]~q\ : std_logic;
SIGNAL \REG|Mux11~5_combout\ : std_logic;
SIGNAL \REG|Mux11~9_combout\ : std_logic;
SIGNAL \REG|Mux11~10_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[20]~82_combout\ : std_logic;
SIGNAL \REG|registers[9][19]~q\ : std_logic;
SIGNAL \REG|registers[10][19]~q\ : std_logic;
SIGNAL \REG|registers[11][19]~q\ : std_logic;
SIGNAL \REG|registers[8][19]~q\ : std_logic;
SIGNAL \REG|Mux12~5_combout\ : std_logic;
SIGNAL \REG|registers[4][19]~q\ : std_logic;
SIGNAL \REG|registers[7][19]~q\ : std_logic;
SIGNAL \REG|registers[5][19]~q\ : std_logic;
SIGNAL \REG|registers[6][19]~q\ : std_logic;
SIGNAL \REG|Mux12~7_combout\ : std_logic;
SIGNAL \REG|registers[0][19]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][19]~q\ : std_logic;
SIGNAL \REG|registers[1][19]~q\ : std_logic;
SIGNAL \REG|registers[2][19]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[2][19]~q\ : std_logic;
SIGNAL \REG|registers[3][19]~q\ : std_logic;
SIGNAL \REG|Mux12~8_combout\ : std_logic;
SIGNAL \REG|registers[13][19]~q\ : std_logic;
SIGNAL \REG|registers[15][19]~q\ : std_logic;
SIGNAL \REG|registers[12][19]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][19]~q\ : std_logic;
SIGNAL \REG|registers[14][19]~q\ : std_logic;
SIGNAL \REG|Mux12~6_combout\ : std_logic;
SIGNAL \REG|Mux12~9_combout\ : std_logic;
SIGNAL \REG|Mux12~10_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[19]~79_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~61_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~270_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~592_combout\ : std_logic;
SIGNAL \REG|registers[11][22]~q\ : std_logic;
SIGNAL \REG|registers[9][22]~q\ : std_logic;
SIGNAL \REG|registers[10][22]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[10][22]~q\ : std_logic;
SIGNAL \REG|registers[8][22]~q\ : std_logic;
SIGNAL \REG|Mux9~5_combout\ : std_logic;
SIGNAL \REG|registers[14][22]~q\ : std_logic;
SIGNAL \REG|registers[15][22]~q\ : std_logic;
SIGNAL \REG|registers[13][22]~q\ : std_logic;
SIGNAL \REG|registers[12][22]~q\ : std_logic;
SIGNAL \REG|Mux9~6_combout\ : std_logic;
SIGNAL \REG|registers[3][22]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[3][22]~q\ : std_logic;
SIGNAL \REG|registers[0][22]~q\ : std_logic;
SIGNAL \REG|registers[1][22]~q\ : std_logic;
SIGNAL \REG|registers[2][22]~q\ : std_logic;
SIGNAL \REG|Mux9~8_combout\ : std_logic;
SIGNAL \REG|registers[7][22]~q\ : std_logic;
SIGNAL \REG|registers[4][22]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][22]~q\ : std_logic;
SIGNAL \REG|registers[5][22]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][22]~q\ : std_logic;
SIGNAL \REG|registers[6][22]~q\ : std_logic;
SIGNAL \REG|Mux9~7_combout\ : std_logic;
SIGNAL \REG|Mux9~9_combout\ : std_logic;
SIGNAL \REG|Mux9~10_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[22]~88_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~637_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~638_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[28]~129_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~120_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~68_combout\ : std_logic;
SIGNAL \REG|registers[21][29]~q\ : std_logic;
SIGNAL \REG|registers[17][29]~q\ : std_logic;
SIGNAL \REG|registers[29][29]~q\ : std_logic;
SIGNAL \REG|registers[25][29]~q\ : std_logic;
SIGNAL \REG|Mux2~1_combout\ : std_logic;
SIGNAL \REG|registers[19][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][29]~q\ : std_logic;
SIGNAL \REG|registers[23][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][29]~q\ : std_logic;
SIGNAL \REG|registers[27][29]~q\ : std_logic;
SIGNAL \REG|registers[31][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[31][29]~q\ : std_logic;
SIGNAL \REG|Mux2~3_combout\ : std_logic;
SIGNAL \REG|registers[16][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][29]~q\ : std_logic;
SIGNAL \REG|registers[24][29]~q\ : std_logic;
SIGNAL \REG|registers[20][29]~q\ : std_logic;
SIGNAL \REG|registers[28][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[28][29]~q\ : std_logic;
SIGNAL \REG|Mux2~0_combout\ : std_logic;
SIGNAL \REG|registers[18][29]~q\ : std_logic;
SIGNAL \REG|registers[26][29]~q\ : std_logic;
SIGNAL \REG|registers[22][29]~q\ : std_logic;
SIGNAL \REG|registers[30][29]~q\ : std_logic;
SIGNAL \REG|Mux2~2_combout\ : std_logic;
SIGNAL \REG|Mux2~4_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[29]~131_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~70_combout\ : std_logic;
SIGNAL \REG|registers[21][31]~q\ : std_logic;
SIGNAL \REG|registers[29][31]~q\ : std_logic;
SIGNAL \REG|registers[25][31]~q\ : std_logic;
SIGNAL \REG|registers[17][31]~q\ : std_logic;
SIGNAL \REG|Mux0~1_combout\ : std_logic;
SIGNAL \REG|registers[20][31]~q\ : std_logic;
SIGNAL \REG|registers[24][31]~q\ : std_logic;
SIGNAL \REG|registers[28][31]~q\ : std_logic;
SIGNAL \REG|registers[16][31]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][31]~q\ : std_logic;
SIGNAL \REG|Mux0~0_combout\ : std_logic;
SIGNAL \REG|registers[31][31]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[31][31]~q\ : std_logic;
SIGNAL \REG|registers[23][31]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][31]~q\ : std_logic;
SIGNAL \REG|registers[27][31]~q\ : std_logic;
SIGNAL \REG|registers[19][31]~q\ : std_logic;
SIGNAL \REG|Mux0~3_combout\ : std_logic;
SIGNAL \REG|registers[26][31]~q\ : std_logic;
SIGNAL \REG|registers[22][31]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][31]~q\ : std_logic;
SIGNAL \REG|registers[18][31]~q\ : std_logic;
SIGNAL \REG|registers[30][31]~q\ : std_logic;
SIGNAL \REG|Mux0~2_combout\ : std_logic;
SIGNAL \REG|Mux0~4_combout\ : std_logic;
SIGNAL \REG|registers[7][30]~q\ : std_logic;
SIGNAL \REG|registers[6][30]~q\ : std_logic;
SIGNAL \REG|registers[4][30]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][30]~q\ : std_logic;
SIGNAL \REG|registers[5][30]~q\ : std_logic;
SIGNAL \REG|Mux1~7_combout\ : std_logic;
SIGNAL \REG|registers[0][30]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][30]~q\ : std_logic;
SIGNAL \REG|registers[1][30]~q\ : std_logic;
SIGNAL \REG|registers[3][30]~q\ : std_logic;
SIGNAL \REG|registers[2][30]~q\ : std_logic;
SIGNAL \REG|Mux1~8_combout\ : std_logic;
SIGNAL \REG|registers[14][30]~q\ : std_logic;
SIGNAL \REG|registers[15][30]~q\ : std_logic;
SIGNAL \REG|registers[12][30]~q\ : std_logic;
SIGNAL \REG|registers[13][30]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[13][30]~q\ : std_logic;
SIGNAL \REG|Mux1~6_combout\ : std_logic;
SIGNAL \REG|registers[9][30]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][30]~q\ : std_logic;
SIGNAL \REG|registers[10][30]~q\ : std_logic;
SIGNAL \REG|registers[11][30]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[11][30]~q\ : std_logic;
SIGNAL \REG|registers[8][30]~q\ : std_logic;
SIGNAL \REG|Mux1~5_combout\ : std_logic;
SIGNAL \REG|Mux1~9_combout\ : std_logic;
SIGNAL \REG|registers[21][28]~q\ : std_logic;
SIGNAL \REG|registers[17][28]~q\ : std_logic;
SIGNAL \REG|registers[25][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[25][28]~q\ : std_logic;
SIGNAL \REG|registers[29][28]~q\ : std_logic;
SIGNAL \REG|Mux3~1_combout\ : std_logic;
SIGNAL \REG|registers[20][28]~q\ : std_logic;
SIGNAL \REG|registers[28][28]~q\ : std_logic;
SIGNAL \REG|registers[24][28]~q\ : std_logic;
SIGNAL \REG|registers[16][28]~q\ : std_logic;
SIGNAL \REG|Mux3~0_combout\ : std_logic;
SIGNAL \REG|registers[31][28]~q\ : std_logic;
SIGNAL \REG|registers[23][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][28]~q\ : std_logic;
SIGNAL \REG|registers[19][28]~q\ : std_logic;
SIGNAL \REG|registers[27][28]~q\ : std_logic;
SIGNAL \REG|Mux3~3_combout\ : std_logic;
SIGNAL \REG|registers[18][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][28]~q\ : std_logic;
SIGNAL \REG|registers[30][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[30][28]~q\ : std_logic;
SIGNAL \REG|registers[26][28]~q\ : std_logic;
SIGNAL \REG|registers[22][28]~q\ : std_logic;
SIGNAL \REG|Mux3~2_combout\ : std_logic;
SIGNAL \REG|Mux3~4_combout\ : std_logic;
SIGNAL \REG|registers[1][27]~q\ : std_logic;
SIGNAL \REG|registers[2][27]~q\ : std_logic;
SIGNAL \REG|registers[0][27]~q\ : std_logic;
SIGNAL \REG|registers[3][27]~q\ : std_logic;
SIGNAL \REG|Mux4~8_combout\ : std_logic;
SIGNAL \REG|registers[5][27]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][27]~q\ : std_logic;
SIGNAL \REG|registers[6][27]~q\ : std_logic;
SIGNAL \REG|registers[7][27]~q\ : std_logic;
SIGNAL \REG|registers[4][27]~q\ : std_logic;
SIGNAL \REG|Mux4~7_combout\ : std_logic;
SIGNAL \REG|registers[11][27]~q\ : std_logic;
SIGNAL \REG|registers[8][27]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][27]~q\ : std_logic;
SIGNAL \REG|registers[10][27]~q\ : std_logic;
SIGNAL \REG|registers[9][27]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][27]~q\ : std_logic;
SIGNAL \REG|Mux4~5_combout\ : std_logic;
SIGNAL \REG|registers[12][27]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][27]~q\ : std_logic;
SIGNAL \REG|registers[13][27]~q\ : std_logic;
SIGNAL \REG|registers[15][27]~q\ : std_logic;
SIGNAL \REG|registers[14][27]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[14][27]~q\ : std_logic;
SIGNAL \REG|Mux4~6_combout\ : std_logic;
SIGNAL \REG|Mux4~9_combout\ : std_logic;
SIGNAL \REG|Mux4~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~159_combout\ : std_logic;
SIGNAL \ALU|Equal68~2_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~158_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~656_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~655_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~657_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~660_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~377_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~661_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~188_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~676_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~452_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~662_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~659_combout\ : std_logic;
SIGNAL \REG|registers[28][23]~q\ : std_logic;
SIGNAL \REG|registers[20][23]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[20][23]~q\ : std_logic;
SIGNAL \REG|registers[24][23]~q\ : std_logic;
SIGNAL \REG|registers[16][23]~q\ : std_logic;
SIGNAL \REG|Mux8~0_combout\ : std_logic;
SIGNAL \REG|registers[22][23]~q\ : std_logic;
SIGNAL \REG|registers[30][23]~q\ : std_logic;
SIGNAL \REG|registers[26][23]~q\ : std_logic;
SIGNAL \REG|registers[18][23]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][23]~q\ : std_logic;
SIGNAL \REG|Mux8~2_combout\ : std_logic;
SIGNAL \REG|registers[21][23]~q\ : std_logic;
SIGNAL \REG|registers[17][23]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[17][23]~q\ : std_logic;
SIGNAL \REG|registers[29][23]~q\ : std_logic;
SIGNAL \REG|registers[25][23]~q\ : std_logic;
SIGNAL \REG|Mux8~1_combout\ : std_logic;
SIGNAL \REG|registers[31][23]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[31][23]~q\ : std_logic;
SIGNAL \REG|registers[19][23]~q\ : std_logic;
SIGNAL \REG|registers[27][23]~q\ : std_logic;
SIGNAL \REG|registers[23][23]~q\ : std_logic;
SIGNAL \REG|Mux8~3_combout\ : std_logic;
SIGNAL \REG|Mux8~4_combout\ : std_logic;
SIGNAL \REG|Mux8~10_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[23]~91_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~103_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~236_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~140_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~138_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~180_combout\ : std_logic;
SIGNAL \REG|Mux1~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~647_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~645_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~227_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~644_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~642_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~641_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~643_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~646_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~648_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~650_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~192_combout\ : std_logic;
SIGNAL \REG|registers[4][26]~q\ : std_logic;
SIGNAL \REG|registers[7][26]~q\ : std_logic;
SIGNAL \REG|registers[5][26]~q\ : std_logic;
SIGNAL \REG|registers[6][26]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[6][26]~q\ : std_logic;
SIGNAL \REG|Mux5~7_combout\ : std_logic;
SIGNAL \REG|registers[8][26]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][26]~q\ : std_logic;
SIGNAL \REG|registers[11][26]~q\ : std_logic;
SIGNAL \REG|registers[9][26]~q\ : std_logic;
SIGNAL \REG|registers[10][26]~q\ : std_logic;
SIGNAL \REG|Mux5~5_combout\ : std_logic;
SIGNAL \REG|registers[13][26]~q\ : std_logic;
SIGNAL \REG|registers[14][26]~q\ : std_logic;
SIGNAL \REG|registers[15][26]~q\ : std_logic;
SIGNAL \REG|registers[12][26]~q\ : std_logic;
SIGNAL \REG|Mux5~6_combout\ : std_logic;
SIGNAL \REG|registers[3][26]~q\ : std_logic;
SIGNAL \REG|registers[1][26]~q\ : std_logic;
SIGNAL \REG|registers[2][26]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[2][26]~q\ : std_logic;
SIGNAL \REG|registers[0][26]~q\ : std_logic;
SIGNAL \REG|Mux5~8_combout\ : std_logic;
SIGNAL \REG|Mux5~9_combout\ : std_logic;
SIGNAL \REG|Mux5~10_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~123_combout\ : std_logic;
SIGNAL \REG|registers[21][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[21][24]~q\ : std_logic;
SIGNAL \REG|registers[25][24]~q\ : std_logic;
SIGNAL \REG|registers[17][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[17][24]~q\ : std_logic;
SIGNAL \REG|registers[29][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[29][24]~q\ : std_logic;
SIGNAL \REG|Mux7~1_combout\ : std_logic;
SIGNAL \REG|registers[31][24]~q\ : std_logic;
SIGNAL \REG|registers[27][24]~q\ : std_logic;
SIGNAL \REG|registers[23][24]~q\ : std_logic;
SIGNAL \REG|registers[19][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][24]~q\ : std_logic;
SIGNAL \REG|Mux7~3_combout\ : std_logic;
SIGNAL \REG|registers[24][24]~q\ : std_logic;
SIGNAL \REG|registers[28][24]~q\ : std_logic;
SIGNAL \REG|registers[20][24]~q\ : std_logic;
SIGNAL \REG|registers[16][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][24]~q\ : std_logic;
SIGNAL \REG|Mux7~0_combout\ : std_logic;
SIGNAL \REG|registers[30][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[30][24]~q\ : std_logic;
SIGNAL \REG|registers[26][24]~q\ : std_logic;
SIGNAL \REG|registers[18][24]~q\ : std_logic;
SIGNAL \REG|registers[22][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][24]~q\ : std_logic;
SIGNAL \REG|Mux7~2_combout\ : std_logic;
SIGNAL \REG|Mux7~4_combout\ : std_logic;
SIGNAL \ALU|Add1~86\ : std_logic;
SIGNAL \ALU|Add1~90\ : std_logic;
SIGNAL \ALU|Add1~94\ : std_logic;
SIGNAL \ALU|Add1~98\ : std_logic;
SIGNAL \ALU|Add1~102\ : std_logic;
SIGNAL \ALU|Add1~105_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~114_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~115_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~116_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~117_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~118_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~119_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~121_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~122_combout\ : std_logic;
SIGNAL \REG|registers[16][18]~q\ : std_logic;
SIGNAL \REG|registers[24][18]~q\ : std_logic;
SIGNAL \REG|registers[20][18]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[20][18]~q\ : std_logic;
SIGNAL \REG|registers[28][18]~q\ : std_logic;
SIGNAL \REG|Mux13~0_combout\ : std_logic;
SIGNAL \REG|registers[23][18]~q\ : std_logic;
SIGNAL \REG|registers[27][18]~q\ : std_logic;
SIGNAL \REG|registers[19][18]~q\ : std_logic;
SIGNAL \REG|registers[31][18]~q\ : std_logic;
SIGNAL \REG|Mux13~3_combout\ : std_logic;
SIGNAL \REG|registers[30][18]~q\ : std_logic;
SIGNAL \REG|registers[26][18]~q\ : std_logic;
SIGNAL \REG|registers[18][18]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][18]~q\ : std_logic;
SIGNAL \REG|registers[22][18]~q\ : std_logic;
SIGNAL \REG|Mux13~2_combout\ : std_logic;
SIGNAL \REG|registers[17][18]~q\ : std_logic;
SIGNAL \REG|registers[25][18]~q\ : std_logic;
SIGNAL \REG|registers[21][18]~q\ : std_logic;
SIGNAL \REG|registers[29][18]~q\ : std_logic;
SIGNAL \REG|Mux13~1_combout\ : std_logic;
SIGNAL \REG|Mux13~4_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~62_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~63_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~64_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~56_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~54_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~65_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~63_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~66_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~72_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~69_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~68_combout\ : std_logic;
SIGNAL \REG|registers[7][17]~q\ : std_logic;
SIGNAL \REG|registers[5][17]~q\ : std_logic;
SIGNAL \REG|registers[6][17]~q\ : std_logic;
SIGNAL \REG|registers[4][17]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][17]~q\ : std_logic;
SIGNAL \REG|Mux14~7_combout\ : std_logic;
SIGNAL \REG|registers[9][17]~q\ : std_logic;
SIGNAL \REG|registers[11][17]~q\ : std_logic;
SIGNAL \REG|registers[10][17]~q\ : std_logic;
SIGNAL \REG|registers[8][17]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][17]~q\ : std_logic;
SIGNAL \REG|Mux14~5_combout\ : std_logic;
SIGNAL \REG|registers[13][17]~q\ : std_logic;
SIGNAL \REG|registers[12][17]~q\ : std_logic;
SIGNAL \REG|registers[14][17]~q\ : std_logic;
SIGNAL \REG|registers[15][17]~q\ : std_logic;
SIGNAL \REG|Mux14~6_combout\ : std_logic;
SIGNAL \REG|registers[2][17]~q\ : std_logic;
SIGNAL \REG|registers[1][17]~q\ : std_logic;
SIGNAL \REG|registers[3][17]~q\ : std_logic;
SIGNAL \REG|registers[0][17]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][17]~q\ : std_logic;
SIGNAL \REG|Mux14~8_combout\ : std_logic;
SIGNAL \REG|Mux14~9_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~67_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~73_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~70_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~71_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~307_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~50_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~57_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~527_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~300_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~150_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~48_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~142_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~60_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~58_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~141_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~521_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~523_combout\ : std_logic;
SIGNAL \REG|registers[2][15]~q\ : std_logic;
SIGNAL \REG|registers[1][15]~q\ : std_logic;
SIGNAL \REG|registers[0][15]~q\ : std_logic;
SIGNAL \REG|registers[3][15]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[3][15]~q\ : std_logic;
SIGNAL \REG|Mux16~8_combout\ : std_logic;
SIGNAL \REG|registers[10][15]~q\ : std_logic;
SIGNAL \REG|registers[8][15]~q\ : std_logic;
SIGNAL \REG|registers[9][15]~q\ : std_logic;
SIGNAL \REG|registers[11][15]~q\ : std_logic;
SIGNAL \REG|Mux16~5_combout\ : std_logic;
SIGNAL \REG|registers[6][15]~q\ : std_logic;
SIGNAL \REG|registers[4][15]~q\ : std_logic;
SIGNAL \REG|registers[5][15]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][15]~q\ : std_logic;
SIGNAL \REG|registers[7][15]~q\ : std_logic;
SIGNAL \REG|Mux16~7_combout\ : std_logic;
SIGNAL \REG|registers[15][15]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[15][15]~q\ : std_logic;
SIGNAL \REG|registers[14][15]~q\ : std_logic;
SIGNAL \REG|registers[12][15]~q\ : std_logic;
SIGNAL \REG|registers[13][15]~q\ : std_logic;
SIGNAL \REG|Mux16~6_combout\ : std_logic;
SIGNAL \REG|Mux16~9_combout\ : std_logic;
SIGNAL \REG|Mux16~10_combout\ : std_logic;
SIGNAL \REG|Mux14~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~558_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~155_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~555_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~554_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~556_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~553_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~557_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~550_combout\ : std_logic;
SIGNAL \REG|registers[29][13]~q\ : std_logic;
SIGNAL \REG|registers[25][13]~q\ : std_logic;
SIGNAL \REG|registers[17][13]~q\ : std_logic;
SIGNAL \REG|registers[21][13]~q\ : std_logic;
SIGNAL \REG|Mux18~1_combout\ : std_logic;
SIGNAL \REG|registers[19][13]~q\ : std_logic;
SIGNAL \REG|registers[27][13]~q\ : std_logic;
SIGNAL \REG|registers[23][13]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][13]~q\ : std_logic;
SIGNAL \REG|registers[31][13]~q\ : std_logic;
SIGNAL \REG|Mux18~3_combout\ : std_logic;
SIGNAL \REG|registers[18][13]~q\ : std_logic;
SIGNAL \REG|registers[26][13]~q\ : std_logic;
SIGNAL \REG|registers[30][13]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[30][13]~q\ : std_logic;
SIGNAL \REG|registers[22][13]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][13]~q\ : std_logic;
SIGNAL \REG|Mux18~2_combout\ : std_logic;
SIGNAL \REG|registers[20][13]~q\ : std_logic;
SIGNAL \REG|registers[24][13]~q\ : std_logic;
SIGNAL \REG|registers[28][13]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[28][13]~q\ : std_logic;
SIGNAL \REG|registers[16][13]~q\ : std_logic;
SIGNAL \REG|Mux18~0_combout\ : std_logic;
SIGNAL \REG|Mux18~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~481_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~483_combout\ : std_logic;
SIGNAL \REG|registers[25][12]~q\ : std_logic;
SIGNAL \REG|registers[29][12]~q\ : std_logic;
SIGNAL \REG|registers[21][12]~q\ : std_logic;
SIGNAL \REG|registers[17][12]~q\ : std_logic;
SIGNAL \REG|Mux19~1_combout\ : std_logic;
SIGNAL \REG|registers[19][12]~q\ : std_logic;
SIGNAL \REG|registers[27][12]~q\ : std_logic;
SIGNAL \REG|registers[23][12]~q\ : std_logic;
SIGNAL \REG|registers[31][12]~q\ : std_logic;
SIGNAL \REG|Mux19~3_combout\ : std_logic;
SIGNAL \REG|registers[26][12]~q\ : std_logic;
SIGNAL \REG|registers[30][12]~q\ : std_logic;
SIGNAL \REG|registers[22][12]~q\ : std_logic;
SIGNAL \REG|registers[18][12]~q\ : std_logic;
SIGNAL \REG|Mux19~2_combout\ : std_logic;
SIGNAL \REG|registers[20][12]~q\ : std_logic;
SIGNAL \REG|registers[16][12]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][12]~q\ : std_logic;
SIGNAL \REG|registers[24][12]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[24][12]~q\ : std_logic;
SIGNAL \REG|registers[28][12]~q\ : std_logic;
SIGNAL \REG|Mux19~0_combout\ : std_logic;
SIGNAL \REG|Mux19~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~480_combout\ : std_logic;
SIGNAL \REG|registers[23][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][14]~q\ : std_logic;
SIGNAL \REG|registers[31][14]~q\ : std_logic;
SIGNAL \REG|registers[19][14]~q\ : std_logic;
SIGNAL \REG|registers[27][14]~q\ : std_logic;
SIGNAL \REG|Mux17~3_combout\ : std_logic;
SIGNAL \REG|registers[17][14]~q\ : std_logic;
SIGNAL \REG|registers[29][14]~q\ : std_logic;
SIGNAL \REG|registers[25][14]~q\ : std_logic;
SIGNAL \REG|registers[21][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[21][14]~q\ : std_logic;
SIGNAL \REG|Mux17~1_combout\ : std_logic;
SIGNAL \REG|registers[28][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[28][14]~q\ : std_logic;
SIGNAL \REG|registers[24][14]~q\ : std_logic;
SIGNAL \REG|registers[16][14]~q\ : std_logic;
SIGNAL \REG|registers[20][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[20][14]~q\ : std_logic;
SIGNAL \REG|Mux17~0_combout\ : std_logic;
SIGNAL \REG|registers[26][14]~q\ : std_logic;
SIGNAL \REG|registers[22][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][14]~q\ : std_logic;
SIGNAL \REG|registers[30][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[30][14]~q\ : std_logic;
SIGNAL \REG|registers[18][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][14]~q\ : std_logic;
SIGNAL \REG|Mux17~2_combout\ : std_logic;
SIGNAL \REG|Mux17~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~482_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~485_combout\ : std_logic;
SIGNAL \REG|registers[26][16]~q\ : std_logic;
SIGNAL \REG|registers[18][16]~q\ : std_logic;
SIGNAL \REG|registers[30][16]~q\ : std_logic;
SIGNAL \REG|registers[22][16]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][16]~q\ : std_logic;
SIGNAL \REG|Mux15~2_combout\ : std_logic;
SIGNAL \REG|registers[23][16]~q\ : std_logic;
SIGNAL \REG|registers[31][16]~q\ : std_logic;
SIGNAL \REG|registers[19][16]~q\ : std_logic;
SIGNAL \REG|registers[27][16]~q\ : std_logic;
SIGNAL \REG|Mux15~3_combout\ : std_logic;
SIGNAL \REG|registers[16][16]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][16]~q\ : std_logic;
SIGNAL \REG|registers[28][16]~q\ : std_logic;
SIGNAL \REG|registers[20][16]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[20][16]~q\ : std_logic;
SIGNAL \REG|registers[24][16]~q\ : std_logic;
SIGNAL \REG|Mux15~0_combout\ : std_logic;
SIGNAL \REG|registers[29][16]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[29][16]~q\ : std_logic;
SIGNAL \REG|registers[25][16]~q\ : std_logic;
SIGNAL \REG|registers[17][16]~q\ : std_logic;
SIGNAL \REG|registers[21][16]~q\ : std_logic;
SIGNAL \REG|Mux15~1_combout\ : std_logic;
SIGNAL \REG|Mux15~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~484_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~486_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~231_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~475_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~139_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~134_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~271_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~232_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~477_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~478_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~60_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~476_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~479_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~201_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~244_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~472_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~471_combout\ : std_logic;
SIGNAL \ALU|Equal68~5_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~167_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~212_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~359_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~21_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~318_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~210_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~360_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~49_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~357_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~355_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~358_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~356_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~361_combout\ : std_logic;
SIGNAL \REG|registers[17][8]~q\ : std_logic;
SIGNAL \REG|registers[21][8]~q\ : std_logic;
SIGNAL \REG|registers[29][8]~q\ : std_logic;
SIGNAL \REG|registers[25][8]~q\ : std_logic;
SIGNAL \REG|Mux23~1_combout\ : std_logic;
SIGNAL \REG|registers[19][8]~q\ : std_logic;
SIGNAL \REG|registers[27][8]~q\ : std_logic;
SIGNAL \REG|registers[23][8]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][8]~q\ : std_logic;
SIGNAL \REG|registers[31][8]~q\ : std_logic;
SIGNAL \REG|Mux23~3_combout\ : std_logic;
SIGNAL \REG|registers[18][8]~q\ : std_logic;
SIGNAL \REG|registers[30][8]~q\ : std_logic;
SIGNAL \REG|registers[22][8]~q\ : std_logic;
SIGNAL \REG|registers[26][8]~q\ : std_logic;
SIGNAL \REG|Mux23~2_combout\ : std_logic;
SIGNAL \REG|registers[28][8]~q\ : std_logic;
SIGNAL \REG|registers[24][8]~q\ : std_logic;
SIGNAL \REG|registers[16][8]~q\ : std_logic;
SIGNAL \REG|registers[20][8]~q\ : std_logic;
SIGNAL \REG|Mux23~0_combout\ : std_logic;
SIGNAL \REG|Mux23~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~388_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~229_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~462_combout\ : std_logic;
SIGNAL \REG|registers[14][11]~q\ : std_logic;
SIGNAL \REG|registers[13][11]~q\ : std_logic;
SIGNAL \REG|registers[15][11]~q\ : std_logic;
SIGNAL \REG|registers[12][11]~q\ : std_logic;
SIGNAL \REG|Mux20~6_combout\ : std_logic;
SIGNAL \REG|registers[8][11]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][11]~q\ : std_logic;
SIGNAL \REG|registers[11][11]~q\ : std_logic;
SIGNAL \REG|registers[9][11]~q\ : std_logic;
SIGNAL \REG|registers[10][11]~q\ : std_logic;
SIGNAL \REG|Mux20~5_combout\ : std_logic;
SIGNAL \REG|registers[2][11]~q\ : std_logic;
SIGNAL \REG|registers[0][11]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][11]~q\ : std_logic;
SIGNAL \REG|registers[3][11]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[3][11]~q\ : std_logic;
SIGNAL \REG|registers[1][11]~q\ : std_logic;
SIGNAL \REG|Mux20~8_combout\ : std_logic;
SIGNAL \REG|registers[6][11]~q\ : std_logic;
SIGNAL \REG|registers[7][11]~q\ : std_logic;
SIGNAL \REG|registers[4][11]~q\ : std_logic;
SIGNAL \REG|registers[5][11]~q\ : std_logic;
SIGNAL \REG|Mux20~7_combout\ : std_logic;
SIGNAL \REG|Mux20~9_combout\ : std_logic;
SIGNAL \REG|Mux20~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~463_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~460_combout\ : std_logic;
SIGNAL \REG|Mux17~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~461_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~464_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~455_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~234_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~457_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~456_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~458_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~459_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[11]~39_combout\ : std_logic;
SIGNAL \REG|registers[6][10]~q\ : std_logic;
SIGNAL \REG|registers[7][10]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[7][10]~q\ : std_logic;
SIGNAL \REG|registers[4][10]~q\ : std_logic;
SIGNAL \REG|registers[5][10]~q\ : std_logic;
SIGNAL \REG|Mux21~7_combout\ : std_logic;
SIGNAL \REG|registers[15][10]~q\ : std_logic;
SIGNAL \REG|registers[14][10]~q\ : std_logic;
SIGNAL \REG|registers[13][10]~q\ : std_logic;
SIGNAL \REG|registers[12][10]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][10]~q\ : std_logic;
SIGNAL \REG|Mux21~6_combout\ : std_logic;
SIGNAL \REG|registers[10][10]~q\ : std_logic;
SIGNAL \REG|registers[11][10]~q\ : std_logic;
SIGNAL \REG|registers[9][10]~q\ : std_logic;
SIGNAL \REG|registers[8][10]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][10]~q\ : std_logic;
SIGNAL \REG|Mux21~5_combout\ : std_logic;
SIGNAL \REG|registers[2][10]~q\ : std_logic;
SIGNAL \REG|registers[0][10]~q\ : std_logic;
SIGNAL \REG|registers[1][10]~q\ : std_logic;
SIGNAL \REG|registers[3][10]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[3][10]~q\ : std_logic;
SIGNAL \REG|Mux21~8_combout\ : std_logic;
SIGNAL \REG|Mux21~9_combout\ : std_logic;
SIGNAL \REG|Mux21~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~434_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~436_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~193_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~435_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~441_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~437_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~440_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~439_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~58_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~438_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~442_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~443_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~432_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~423_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~45_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~43_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~20_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~25_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~429_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~23_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~430_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~431_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~260_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~418_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~419_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~420_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~29_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~289_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~35_combout\ : std_logic;
SIGNAL \ALU|Equal68~0_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~31_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~32_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~295_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~296_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~291_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~284_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~27_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~290_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~287_combout\ : std_logic;
SIGNAL \REG|registers[22][6]~q\ : std_logic;
SIGNAL \REG|registers[26][6]~q\ : std_logic;
SIGNAL \REG|registers[18][6]~q\ : std_logic;
SIGNAL \REG|registers[30][6]~q\ : std_logic;
SIGNAL \REG|Mux25~2_combout\ : std_logic;
SIGNAL \REG|registers[16][6]~q\ : std_logic;
SIGNAL \REG|registers[24][6]~q\ : std_logic;
SIGNAL \REG|registers[28][6]~q\ : std_logic;
SIGNAL \REG|registers[20][6]~q\ : std_logic;
SIGNAL \REG|Mux25~0_combout\ : std_logic;
SIGNAL \REG|registers[21][6]~q\ : std_logic;
SIGNAL \REG|registers[25][6]~q\ : std_logic;
SIGNAL \REG|registers[29][6]~q\ : std_logic;
SIGNAL \REG|registers[17][6]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[17][6]~q\ : std_logic;
SIGNAL \REG|Mux25~1_combout\ : std_logic;
SIGNAL \REG|registers[23][6]~q\ : std_logic;
SIGNAL \REG|registers[27][6]~q\ : std_logic;
SIGNAL \REG|registers[19][6]~q\ : std_logic;
SIGNAL \REG|registers[31][6]~q\ : std_logic;
SIGNAL \REG|Mux25~3_combout\ : std_logic;
SIGNAL \REG|Mux25~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~286_combout\ : std_logic;
SIGNAL \REG|registers[8][2]~q\ : std_logic;
SIGNAL \REG|registers[11][2]~q\ : std_logic;
SIGNAL \REG|registers[9][2]~q\ : std_logic;
SIGNAL \REG|registers[10][2]~q\ : std_logic;
SIGNAL \REG|Mux29~5_combout\ : std_logic;
SIGNAL \REG|registers[5][2]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][2]~q\ : std_logic;
SIGNAL \REG|registers[7][2]~q\ : std_logic;
SIGNAL \REG|registers[6][2]~q\ : std_logic;
SIGNAL \REG|registers[4][2]~q\ : std_logic;
SIGNAL \REG|Mux29~7_combout\ : std_logic;
SIGNAL \REG|registers[15][2]~q\ : std_logic;
SIGNAL \REG|registers[14][2]~q\ : std_logic;
SIGNAL \REG|registers[12][2]~q\ : std_logic;
SIGNAL \REG|registers[13][2]~q\ : std_logic;
SIGNAL \REG|Mux29~6_combout\ : std_logic;
SIGNAL \REG|registers[1][2]~q\ : std_logic;
SIGNAL \REG|registers[2][2]~q\ : std_logic;
SIGNAL \REG|registers[3][2]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[3][2]~q\ : std_logic;
SIGNAL \REG|registers[0][2]~q\ : std_logic;
SIGNAL \REG|Mux29~8_combout\ : std_logic;
SIGNAL \REG|Mux29~9_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[2]~12_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~274_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~272_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~275_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~273_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~276_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~278_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~280_combout\ : std_logic;
SIGNAL \REG|registers[4][7]~q\ : std_logic;
SIGNAL \REG|registers[5][7]~q\ : std_logic;
SIGNAL \REG|registers[6][7]~q\ : std_logic;
SIGNAL \REG|registers[7][7]~q\ : std_logic;
SIGNAL \REG|Mux24~7_combout\ : std_logic;
SIGNAL \REG|registers[2][7]~q\ : std_logic;
SIGNAL \REG|registers[1][7]~q\ : std_logic;
SIGNAL \REG|registers[3][7]~q\ : std_logic;
SIGNAL \REG|registers[0][7]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][7]~q\ : std_logic;
SIGNAL \REG|Mux24~8_combout\ : std_logic;
SIGNAL \REG|registers[14][7]~q\ : std_logic;
SIGNAL \REG|registers[12][7]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][7]~q\ : std_logic;
SIGNAL \REG|registers[15][7]~q\ : std_logic;
SIGNAL \REG|registers[13][7]~q\ : std_logic;
SIGNAL \REG|Mux24~6_combout\ : std_logic;
SIGNAL \REG|registers[8][7]~q\ : std_logic;
SIGNAL \REG|registers[11][7]~q\ : std_logic;
SIGNAL \REG|registers[9][7]~q\ : std_logic;
SIGNAL \REG|registers[10][7]~q\ : std_logic;
SIGNAL \REG|Mux24~5_combout\ : std_logic;
SIGNAL \REG|Mux24~9_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~350_combout\ : std_logic;
SIGNAL \REG|registers[28][9]~q\ : std_logic;
SIGNAL \REG|registers[24][9]~q\ : std_logic;
SIGNAL \REG|registers[16][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][9]~q\ : std_logic;
SIGNAL \REG|registers[20][9]~q\ : std_logic;
SIGNAL \REG|Mux22~0_combout\ : std_logic;
SIGNAL \REG|registers[27][9]~q\ : std_logic;
SIGNAL \REG|registers[31][9]~q\ : std_logic;
SIGNAL \REG|registers[19][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][9]~q\ : std_logic;
SIGNAL \REG|registers[23][9]~q\ : std_logic;
SIGNAL \REG|Mux22~3_combout\ : std_logic;
SIGNAL \REG|registers[26][9]~q\ : std_logic;
SIGNAL \REG|registers[30][9]~q\ : std_logic;
SIGNAL \REG|registers[18][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][9]~q\ : std_logic;
SIGNAL \REG|registers[22][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][9]~q\ : std_logic;
SIGNAL \REG|Mux22~2_combout\ : std_logic;
SIGNAL \REG|registers[25][9]~q\ : std_logic;
SIGNAL \REG|registers[29][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[29][9]~q\ : std_logic;
SIGNAL \REG|registers[21][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[21][9]~q\ : std_logic;
SIGNAL \REG|registers[17][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[17][9]~q\ : std_logic;
SIGNAL \REG|Mux22~1_combout\ : std_logic;
SIGNAL \REG|Mux22~4_combout\ : std_logic;
SIGNAL \REG|Mux22~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~417_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[9]~33_combout\ : std_logic;
SIGNAL \REG|registers[29][5]~q\ : std_logic;
SIGNAL \REG|registers[25][5]~q\ : std_logic;
SIGNAL \REG|registers[17][5]~q\ : std_logic;
SIGNAL \REG|registers[21][5]~q\ : std_logic;
SIGNAL \REG|Mux26~1_combout\ : std_logic;
SIGNAL \REG|registers[27][5]~q\ : std_logic;
SIGNAL \REG|registers[31][5]~q\ : std_logic;
SIGNAL \REG|registers[19][5]~q\ : std_logic;
SIGNAL \REG|registers[23][5]~q\ : std_logic;
SIGNAL \REG|Mux26~3_combout\ : std_logic;
SIGNAL \REG|registers[30][5]~q\ : std_logic;
SIGNAL \REG|registers[22][5]~q\ : std_logic;
SIGNAL \REG|registers[26][5]~q\ : std_logic;
SIGNAL \REG|registers[18][5]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][5]~q\ : std_logic;
SIGNAL \REG|Mux26~2_combout\ : std_logic;
SIGNAL \REG|registers[24][5]~q\ : std_logic;
SIGNAL \REG|registers[16][5]~q\ : std_logic;
SIGNAL \REG|registers[20][5]~q\ : std_logic;
SIGNAL \REG|registers[28][5]~q\ : std_logic;
SIGNAL \REG|Mux26~0_combout\ : std_logic;
SIGNAL \REG|Mux26~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~202_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~214_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~216_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~213_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~217_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~211_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~104_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~215_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~218_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~199_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~135_combout\ : std_logic;
SIGNAL \REG|registers[9][4]~q\ : std_logic;
SIGNAL \REG|registers[8][4]~q\ : std_logic;
SIGNAL \REG|registers[11][4]~q\ : std_logic;
SIGNAL \REG|registers[10][4]~q\ : std_logic;
SIGNAL \REG|Mux27~5_combout\ : std_logic;
SIGNAL \REG|registers[7][4]~q\ : std_logic;
SIGNAL \REG|registers[6][4]~q\ : std_logic;
SIGNAL \REG|registers[5][4]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][4]~q\ : std_logic;
SIGNAL \REG|registers[4][4]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][4]~q\ : std_logic;
SIGNAL \REG|Mux27~7_combout\ : std_logic;
SIGNAL \REG|registers[13][4]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[13][4]~q\ : std_logic;
SIGNAL \REG|registers[15][4]~q\ : std_logic;
SIGNAL \REG|registers[14][4]~q\ : std_logic;
SIGNAL \REG|registers[12][4]~q\ : std_logic;
SIGNAL \REG|Mux27~6_combout\ : std_logic;
SIGNAL \REG|registers[0][4]~q\ : std_logic;
SIGNAL \REG|registers[1][4]~q\ : std_logic;
SIGNAL \REG|registers[2][4]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[2][4]~q\ : std_logic;
SIGNAL \REG|registers[3][4]~q\ : std_logic;
SIGNAL \REG|Mux27~8_combout\ : std_logic;
SIGNAL \REG|Mux27~9_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~226_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~689_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~131_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~223_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~224_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~222_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~219_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~129_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~220_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~130_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~221_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~225_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~110_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~204_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~207_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~36_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~206_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~208_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~205_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~203_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~209_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~200_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~228_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~241_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~240_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~239_combout\ : std_logic;
SIGNAL \REG|Mux24~10_combout\ : std_logic;
SIGNAL \REG|Mux27~10_combout\ : std_logic;
SIGNAL \REG|Mux26~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~242_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~243_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~230_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~235_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~233_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~143_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~185_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~237_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~238_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[4]~18_combout\ : std_logic;
SIGNAL \REG|registers[10][3]~q\ : std_logic;
SIGNAL \REG|registers[11][3]~q\ : std_logic;
SIGNAL \REG|registers[9][3]~q\ : std_logic;
SIGNAL \REG|registers[8][3]~q\ : std_logic;
SIGNAL \REG|Mux28~5_combout\ : std_logic;
SIGNAL \REG|registers[4][3]~q\ : std_logic;
SIGNAL \REG|registers[5][3]~q\ : std_logic;
SIGNAL \REG|registers[7][3]~q\ : std_logic;
SIGNAL \REG|registers[6][3]~q\ : std_logic;
SIGNAL \REG|Mux28~7_combout\ : std_logic;
SIGNAL \REG|registers[12][3]~q\ : std_logic;
SIGNAL \REG|registers[15][3]~q\ : std_logic;
SIGNAL \REG|registers[14][3]~q\ : std_logic;
SIGNAL \REG|registers[13][3]~q\ : std_logic;
SIGNAL \REG|Mux28~6_combout\ : std_logic;
SIGNAL \REG|registers[0][3]~q\ : std_logic;
SIGNAL \REG|registers[3][3]~q\ : std_logic;
SIGNAL \REG|registers[2][3]~q\ : std_logic;
SIGNAL \REG|registers[1][3]~q\ : std_logic;
SIGNAL \REG|Mux28~8_combout\ : std_logic;
SIGNAL \REG|Mux28~9_combout\ : std_logic;
SIGNAL \REG|Mux28~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~195_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~194_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~197_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~196_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~198_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~178_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~136_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~179_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~168_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~169_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~173_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~170_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~171_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~172_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~175_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~176_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~174_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~177_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~189_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~190_combout\ : std_logic;
SIGNAL \ALU|Equal68~1_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~107_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~105_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~163_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~164_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~165_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~166_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~181_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~145_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~182_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~147_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~183_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~184_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~186_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~187_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~191_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[3]~15_combout\ : std_logic;
SIGNAL \REG|registers[6][1]~q\ : std_logic;
SIGNAL \REG|registers[4][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][1]~q\ : std_logic;
SIGNAL \REG|registers[5][1]~q\ : std_logic;
SIGNAL \REG|registers[7][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[7][1]~q\ : std_logic;
SIGNAL \REG|Mux30~7_combout\ : std_logic;
SIGNAL \REG|registers[0][1]~q\ : std_logic;
SIGNAL \REG|registers[2][1]~q\ : std_logic;
SIGNAL \REG|registers[3][1]~q\ : std_logic;
SIGNAL \REG|registers[1][1]~q\ : std_logic;
SIGNAL \REG|Mux30~8_combout\ : std_logic;
SIGNAL \REG|registers[9][1]~q\ : std_logic;
SIGNAL \REG|registers[11][1]~q\ : std_logic;
SIGNAL \REG|registers[8][1]~q\ : std_logic;
SIGNAL \REG|registers[10][1]~q\ : std_logic;
SIGNAL \REG|Mux30~5_combout\ : std_logic;
SIGNAL \REG|registers[15][1]~q\ : std_logic;
SIGNAL \REG|registers[12][1]~q\ : std_logic;
SIGNAL \REG|registers[13][1]~q\ : std_logic;
SIGNAL \REG|registers[14][1]~q\ : std_logic;
SIGNAL \REG|Mux30~6_combout\ : std_logic;
SIGNAL \REG|Mux30~9_combout\ : std_logic;
SIGNAL \ALU|Add1~2\ : std_logic;
SIGNAL \ALU|Add1~6\ : std_logic;
SIGNAL \ALU|Add1~10\ : std_logic;
SIGNAL \ALU|Add1~13_sumout\ : std_logic;
SIGNAL \ALU|Add0~14\ : std_logic;
SIGNAL \ALU|Add0~17_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[3]~16_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[3]~17_combout\ : std_logic;
SIGNAL \REG|registers[20][3]~q\ : std_logic;
SIGNAL \REG|registers[24][3]~q\ : std_logic;
SIGNAL \REG|registers[28][3]~q\ : std_logic;
SIGNAL \REG|registers[16][3]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][3]~q\ : std_logic;
SIGNAL \REG|Mux28~0_combout\ : std_logic;
SIGNAL \REG|registers[19][3]~q\ : std_logic;
SIGNAL \REG|registers[31][3]~q\ : std_logic;
SIGNAL \REG|registers[27][3]~q\ : std_logic;
SIGNAL \REG|registers[23][3]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][3]~q\ : std_logic;
SIGNAL \REG|Mux28~3_combout\ : std_logic;
SIGNAL \REG|registers[18][3]~q\ : std_logic;
SIGNAL \REG|registers[30][3]~q\ : std_logic;
SIGNAL \REG|registers[22][3]~q\ : std_logic;
SIGNAL \REG|registers[26][3]~q\ : std_logic;
SIGNAL \REG|Mux28~2_combout\ : std_logic;
SIGNAL \REG|registers[17][3]~q\ : std_logic;
SIGNAL \REG|registers[25][3]~q\ : std_logic;
SIGNAL \REG|registers[21][3]~q\ : std_logic;
SIGNAL \REG|registers[29][3]~q\ : std_logic;
SIGNAL \REG|Mux28~1_combout\ : std_logic;
SIGNAL \REG|Mux28~4_combout\ : std_logic;
SIGNAL \ALU|Add1~14\ : std_logic;
SIGNAL \ALU|Add1~17_sumout\ : std_logic;
SIGNAL \ALU|Add0~18\ : std_logic;
SIGNAL \ALU|Add0~21_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[4]~19_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[4]~20_combout\ : std_logic;
SIGNAL \REG|registers[17][4]~q\ : std_logic;
SIGNAL \REG|registers[21][4]~q\ : std_logic;
SIGNAL \REG|registers[29][4]~q\ : std_logic;
SIGNAL \REG|registers[25][4]~q\ : std_logic;
SIGNAL \REG|Mux27~1_combout\ : std_logic;
SIGNAL \REG|registers[30][4]~q\ : std_logic;
SIGNAL \REG|registers[22][4]~q\ : std_logic;
SIGNAL \REG|registers[18][4]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][4]~q\ : std_logic;
SIGNAL \REG|registers[26][4]~q\ : std_logic;
SIGNAL \REG|Mux27~2_combout\ : std_logic;
SIGNAL \REG|registers[31][4]~q\ : std_logic;
SIGNAL \REG|registers[19][4]~q\ : std_logic;
SIGNAL \REG|registers[27][4]~q\ : std_logic;
SIGNAL \REG|registers[23][4]~q\ : std_logic;
SIGNAL \REG|Mux27~3_combout\ : std_logic;
SIGNAL \REG|registers[20][4]~q\ : std_logic;
SIGNAL \REG|registers[28][4]~q\ : std_logic;
SIGNAL \REG|registers[24][4]~q\ : std_logic;
SIGNAL \REG|registers[16][4]~q\ : std_logic;
SIGNAL \REG|Mux27~0_combout\ : std_logic;
SIGNAL \REG|Mux27~4_combout\ : std_logic;
SIGNAL \ALU|Add0~22\ : std_logic;
SIGNAL \ALU|Add0~26\ : std_logic;
SIGNAL \ALU|Add0~30\ : std_logic;
SIGNAL \ALU|Add0~34\ : std_logic;
SIGNAL \ALU|Add0~38\ : std_logic;
SIGNAL \ALU|Add0~41_sumout\ : std_logic;
SIGNAL \ALU|Add1~18\ : std_logic;
SIGNAL \ALU|Add1~22\ : std_logic;
SIGNAL \ALU|Add1~26\ : std_logic;
SIGNAL \ALU|Add1~30\ : std_logic;
SIGNAL \ALU|Add1~34\ : std_logic;
SIGNAL \ALU|Add1~37_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[9]~34_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~252_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~41_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~401_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~402_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~403_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~399_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~400_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~404_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~245_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~398_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~405_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~682_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~393_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~394_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~396_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~395_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~397_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~406_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~407_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~309_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~408_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~412_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~413_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~410_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~414_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~411_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~415_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~409_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~416_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[9]~35_combout\ : std_logic;
SIGNAL \REG|registers[15][9]~q\ : std_logic;
SIGNAL \REG|registers[13][9]~q\ : std_logic;
SIGNAL \REG|registers[14][9]~q\ : std_logic;
SIGNAL \REG|registers[12][9]~q\ : std_logic;
SIGNAL \REG|Mux22~6_combout\ : std_logic;
SIGNAL \REG|registers[6][9]~q\ : std_logic;
SIGNAL \REG|registers[5][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][9]~q\ : std_logic;
SIGNAL \REG|registers[4][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][9]~q\ : std_logic;
SIGNAL \REG|registers[7][9]~q\ : std_logic;
SIGNAL \REG|Mux22~7_combout\ : std_logic;
SIGNAL \REG|registers[2][9]~q\ : std_logic;
SIGNAL \REG|registers[3][9]~q\ : std_logic;
SIGNAL \REG|registers[1][9]~q\ : std_logic;
SIGNAL \REG|registers[0][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][9]~q\ : std_logic;
SIGNAL \REG|Mux22~8_combout\ : std_logic;
SIGNAL \REG|registers[11][9]~q\ : std_logic;
SIGNAL \REG|registers[9][9]~q\ : std_logic;
SIGNAL \REG|registers[8][9]~q\ : std_logic;
SIGNAL \REG|registers[10][9]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[10][9]~q\ : std_logic;
SIGNAL \REG|Mux22~5_combout\ : std_logic;
SIGNAL \REG|Mux22~9_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~352_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~351_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~353_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~354_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[7]~27_combout\ : std_logic;
SIGNAL \ALU|Add0~33_sumout\ : std_logic;
SIGNAL \ALU|Add1~29_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[7]~28_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~687_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~683_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~340_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~341_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~342_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~338_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~339_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~324_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~321_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~323_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~320_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~322_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~319_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~325_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~326_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~328_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~329_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~327_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~330_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~335_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~336_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~331_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~332_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~334_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~333_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~337_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~345_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~346_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~344_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~343_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~347_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~348_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~349_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[7]~29_combout\ : std_logic;
SIGNAL \REG|registers[18][7]~q\ : std_logic;
SIGNAL \REG|registers[26][7]~q\ : std_logic;
SIGNAL \REG|registers[22][7]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][7]~q\ : std_logic;
SIGNAL \REG|registers[30][7]~q\ : std_logic;
SIGNAL \REG|Mux24~2_combout\ : std_logic;
SIGNAL \REG|registers[31][7]~q\ : std_logic;
SIGNAL \REG|registers[19][7]~q\ : std_logic;
SIGNAL \REG|registers[27][7]~q\ : std_logic;
SIGNAL \REG|registers[23][7]~q\ : std_logic;
SIGNAL \REG|Mux24~3_combout\ : std_logic;
SIGNAL \REG|registers[29][7]~q\ : std_logic;
SIGNAL \REG|registers[25][7]~q\ : std_logic;
SIGNAL \REG|registers[17][7]~q\ : std_logic;
SIGNAL \REG|registers[21][7]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[21][7]~q\ : std_logic;
SIGNAL \REG|Mux24~1_combout\ : std_logic;
SIGNAL \REG|registers[28][7]~q\ : std_logic;
SIGNAL \REG|registers[24][7]~q\ : std_logic;
SIGNAL \REG|registers[20][7]~q\ : std_logic;
SIGNAL \REG|registers[16][7]~q\ : std_logic;
SIGNAL \REG|Mux24~0_combout\ : std_logic;
SIGNAL \REG|Mux24~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~279_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~281_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~277_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~282_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~283_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~250_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~249_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~248_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~246_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~247_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~251_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~122_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~253_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~254_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~255_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~266_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~263_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~267_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~265_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~264_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~268_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~259_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~688_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~261_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~258_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~256_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~257_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~262_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~269_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[5]~21_combout\ : std_logic;
SIGNAL \ALU|Add1~21_sumout\ : std_logic;
SIGNAL \ALU|Add0~25_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[5]~22_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[5]~23_combout\ : std_logic;
SIGNAL \REG|registers[11][5]~q\ : std_logic;
SIGNAL \REG|registers[9][5]~q\ : std_logic;
SIGNAL \REG|registers[10][5]~q\ : std_logic;
SIGNAL \REG|registers[8][5]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][5]~q\ : std_logic;
SIGNAL \REG|Mux26~5_combout\ : std_logic;
SIGNAL \REG|registers[15][5]~q\ : std_logic;
SIGNAL \REG|registers[13][5]~q\ : std_logic;
SIGNAL \REG|registers[12][5]~q\ : std_logic;
SIGNAL \REG|registers[14][5]~q\ : std_logic;
SIGNAL \REG|Mux26~6_combout\ : std_logic;
SIGNAL \REG|registers[5][5]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][5]~q\ : std_logic;
SIGNAL \REG|registers[7][5]~q\ : std_logic;
SIGNAL \REG|registers[6][5]~q\ : std_logic;
SIGNAL \REG|registers[4][5]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][5]~q\ : std_logic;
SIGNAL \REG|Mux26~7_combout\ : std_logic;
SIGNAL \REG|registers[0][5]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][5]~q\ : std_logic;
SIGNAL \REG|registers[1][5]~q\ : std_logic;
SIGNAL \REG|registers[2][5]~q\ : std_logic;
SIGNAL \REG|registers[3][5]~q\ : std_logic;
SIGNAL \REG|Mux26~8_combout\ : std_logic;
SIGNAL \REG|Mux26~9_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~77_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~100_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~101_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~102_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[1]~9_combout\ : std_logic;
SIGNAL \ALU|Add0~6\ : std_logic;
SIGNAL \ALU|Add0~9_sumout\ : std_logic;
SIGNAL \ALU|Add1~5_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[1]~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~86_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~85_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~84_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~87_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~88_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~94_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~96_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~97_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~95_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~98_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~91_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~90_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~89_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~92_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~93_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~37_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~80_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~81_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~17_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~78_combout\ : std_logic;
SIGNAL \REG|Mux30~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~79_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~12_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~82_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~83_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~99_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[1]~11_combout\ : std_logic;
SIGNAL \REG|registers[29][1]~q\ : std_logic;
SIGNAL \REG|registers[21][1]~q\ : std_logic;
SIGNAL \REG|registers[17][1]~q\ : std_logic;
SIGNAL \REG|registers[25][1]~q\ : std_logic;
SIGNAL \REG|Mux30~1_combout\ : std_logic;
SIGNAL \REG|registers[30][1]~q\ : std_logic;
SIGNAL \REG|registers[26][1]~q\ : std_logic;
SIGNAL \REG|registers[22][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][1]~q\ : std_logic;
SIGNAL \REG|registers[18][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][1]~q\ : std_logic;
SIGNAL \REG|Mux30~2_combout\ : std_logic;
SIGNAL \REG|registers[31][1]~q\ : std_logic;
SIGNAL \REG|registers[19][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][1]~q\ : std_logic;
SIGNAL \REG|registers[23][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][1]~q\ : std_logic;
SIGNAL \REG|registers[27][1]~q\ : std_logic;
SIGNAL \REG|Mux30~3_combout\ : std_logic;
SIGNAL \REG|registers[16][1]~q\ : std_logic;
SIGNAL \REG|registers[20][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[20][1]~q\ : std_logic;
SIGNAL \REG|registers[28][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[28][1]~q\ : std_logic;
SIGNAL \REG|registers[24][1]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[24][1]~q\ : std_logic;
SIGNAL \REG|Mux30~0_combout\ : std_logic;
SIGNAL \REG|Mux30~4_combout\ : std_logic;
SIGNAL \ALU|Add0~10\ : std_logic;
SIGNAL \ALU|Add0~13_sumout\ : std_logic;
SIGNAL \ALU|Add1~9_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[2]~13_combout\ : std_logic;
SIGNAL \REG|Mux29~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~162_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~123_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~124_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~137_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~144_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~149_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~146_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~148_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~151_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~152_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~141_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~111_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~109_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~106_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~108_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~114_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~118_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~115_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~117_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~119_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~112_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~113_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~120_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~121_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~125_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~126_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~132_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~127_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~128_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~133_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~153_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~157_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~156_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~154_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~160_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~161_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[2]~14_combout\ : std_logic;
SIGNAL \REG|registers[18][2]~q\ : std_logic;
SIGNAL \REG|registers[26][2]~q\ : std_logic;
SIGNAL \REG|registers[30][2]~q\ : std_logic;
SIGNAL \REG|registers[22][2]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][2]~q\ : std_logic;
SIGNAL \REG|Mux29~2_combout\ : std_logic;
SIGNAL \REG|registers[16][2]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][2]~q\ : std_logic;
SIGNAL \REG|registers[28][2]~q\ : std_logic;
SIGNAL \REG|registers[24][2]~q\ : std_logic;
SIGNAL \REG|registers[20][2]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[20][2]~q\ : std_logic;
SIGNAL \REG|Mux29~0_combout\ : std_logic;
SIGNAL \REG|registers[31][2]~q\ : std_logic;
SIGNAL \REG|registers[27][2]~q\ : std_logic;
SIGNAL \REG|registers[23][2]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][2]~q\ : std_logic;
SIGNAL \REG|registers[19][2]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][2]~q\ : std_logic;
SIGNAL \REG|Mux29~3_combout\ : std_logic;
SIGNAL \REG|registers[29][2]~q\ : std_logic;
SIGNAL \REG|registers[21][2]~q\ : std_logic;
SIGNAL \REG|registers[17][2]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[17][2]~q\ : std_logic;
SIGNAL \REG|registers[25][2]~q\ : std_logic;
SIGNAL \REG|Mux29~1_combout\ : std_logic;
SIGNAL \REG|Mux29~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~285_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~288_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~293_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~292_combout\ : std_logic;
SIGNAL \REG|Mux7~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~294_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~297_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~313_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~315_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~316_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~314_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~317_combout\ : std_logic;
SIGNAL \ALU|Add0~29_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[6]~24_combout\ : std_logic;
SIGNAL \ALU|Add1~25_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[6]~25_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~299_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~303_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~302_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~298_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~304_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~310_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~305_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~306_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~308_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~311_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~301_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~312_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[6]~26_combout\ : std_logic;
SIGNAL \REG|registers[14][6]~q\ : std_logic;
SIGNAL \REG|registers[12][6]~q\ : std_logic;
SIGNAL \REG|registers[15][6]~q\ : std_logic;
SIGNAL \REG|registers[13][6]~q\ : std_logic;
SIGNAL \REG|Mux25~6_combout\ : std_logic;
SIGNAL \REG|registers[2][6]~q\ : std_logic;
SIGNAL \REG|registers[0][6]~q\ : std_logic;
SIGNAL \REG|registers[1][6]~q\ : std_logic;
SIGNAL \REG|registers[3][6]~q\ : std_logic;
SIGNAL \REG|Mux25~8_combout\ : std_logic;
SIGNAL \REG|registers[7][6]~q\ : std_logic;
SIGNAL \REG|registers[5][6]~q\ : std_logic;
SIGNAL \REG|registers[4][6]~q\ : std_logic;
SIGNAL \REG|registers[6][6]~q\ : std_logic;
SIGNAL \REG|Mux25~7_combout\ : std_logic;
SIGNAL \REG|registers[8][6]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][6]~q\ : std_logic;
SIGNAL \REG|registers[11][6]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[11][6]~q\ : std_logic;
SIGNAL \REG|registers[9][6]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][6]~q\ : std_logic;
SIGNAL \REG|registers[10][6]~q\ : std_logic;
SIGNAL \REG|Mux25~5_combout\ : std_logic;
SIGNAL \REG|Mux25~9_combout\ : std_logic;
SIGNAL \REG|Mux25~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~421_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~422_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~427_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~425_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~426_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~424_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~428_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~433_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[10]~36_combout\ : std_logic;
SIGNAL \ALU|Add0~42\ : std_logic;
SIGNAL \ALU|Add0~45_sumout\ : std_logic;
SIGNAL \ALU|Add1~38\ : std_logic;
SIGNAL \ALU|Add1~41_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[10]~37_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[10]~38_combout\ : std_logic;
SIGNAL \REG|registers[27][10]~q\ : std_logic;
SIGNAL \REG|registers[31][10]~q\ : std_logic;
SIGNAL \REG|registers[19][10]~q\ : std_logic;
SIGNAL \REG|registers[23][10]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][10]~q\ : std_logic;
SIGNAL \REG|Mux21~3_combout\ : std_logic;
SIGNAL \REG|registers[25][10]~q\ : std_logic;
SIGNAL \REG|registers[29][10]~q\ : std_logic;
SIGNAL \REG|registers[21][10]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[21][10]~q\ : std_logic;
SIGNAL \REG|registers[17][10]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[17][10]~q\ : std_logic;
SIGNAL \REG|Mux21~1_combout\ : std_logic;
SIGNAL \REG|registers[26][10]~q\ : std_logic;
SIGNAL \REG|registers[30][10]~q\ : std_logic;
SIGNAL \REG|registers[18][10]~q\ : std_logic;
SIGNAL \REG|registers[22][10]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][10]~q\ : std_logic;
SIGNAL \REG|Mux21~2_combout\ : std_logic;
SIGNAL \REG|registers[24][10]~q\ : std_logic;
SIGNAL \REG|registers[28][10]~q\ : std_logic;
SIGNAL \REG|registers[20][10]~q\ : std_logic;
SIGNAL \REG|registers[16][10]~q\ : std_logic;
SIGNAL \REG|Mux21~0_combout\ : std_logic;
SIGNAL \REG|Mux21~4_combout\ : std_logic;
SIGNAL \ALU|Add1~42\ : std_logic;
SIGNAL \ALU|Add1~45_sumout\ : std_logic;
SIGNAL \ALU|Add0~46\ : std_logic;
SIGNAL \ALU|Add0~49_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[11]~40_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~444_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~445_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~446_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~450_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~448_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~447_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~449_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~451_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~681_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~453_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~454_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[11]~41_combout\ : std_logic;
SIGNAL \REG|registers[24][11]~q\ : std_logic;
SIGNAL \REG|registers[20][11]~q\ : std_logic;
SIGNAL \REG|registers[28][11]~q\ : std_logic;
SIGNAL \REG|registers[16][11]~q\ : std_logic;
SIGNAL \REG|Mux20~0_combout\ : std_logic;
SIGNAL \REG|registers[29][11]~q\ : std_logic;
SIGNAL \REG|registers[25][11]~q\ : std_logic;
SIGNAL \REG|registers[21][11]~q\ : std_logic;
SIGNAL \REG|registers[17][11]~q\ : std_logic;
SIGNAL \REG|Mux20~1_combout\ : std_logic;
SIGNAL \REG|registers[22][11]~q\ : std_logic;
SIGNAL \REG|registers[26][11]~q\ : std_logic;
SIGNAL \REG|registers[30][11]~q\ : std_logic;
SIGNAL \REG|registers[18][11]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][11]~q\ : std_logic;
SIGNAL \REG|Mux20~2_combout\ : std_logic;
SIGNAL \REG|registers[19][11]~q\ : std_logic;
SIGNAL \REG|registers[23][11]~q\ : std_logic;
SIGNAL \REG|registers[27][11]~q\ : std_logic;
SIGNAL \REG|registers[31][11]~q\ : std_logic;
SIGNAL \REG|Mux20~3_combout\ : std_logic;
SIGNAL \REG|Mux20~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~391_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~389_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~390_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~392_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~362_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~363_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~364_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~365_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~366_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~368_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~367_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~369_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~378_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~379_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~380_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~381_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~370_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~372_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~373_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~375_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~371_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~374_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~376_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~385_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~383_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~382_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~384_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~386_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~387_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[8]~30_combout\ : std_logic;
SIGNAL \ALU|Add1~33_sumout\ : std_logic;
SIGNAL \ALU|Add0~37_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[8]~31_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[8]~32_combout\ : std_logic;
SIGNAL \REG|registers[4][8]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][8]~q\ : std_logic;
SIGNAL \REG|registers[5][8]~q\ : std_logic;
SIGNAL \REG|registers[7][8]~q\ : std_logic;
SIGNAL \REG|registers[6][8]~q\ : std_logic;
SIGNAL \REG|Mux23~7_combout\ : std_logic;
SIGNAL \REG|registers[12][8]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][8]~q\ : std_logic;
SIGNAL \REG|registers[14][8]~q\ : std_logic;
SIGNAL \REG|registers[15][8]~q\ : std_logic;
SIGNAL \REG|registers[13][8]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[13][8]~q\ : std_logic;
SIGNAL \REG|Mux23~6_combout\ : std_logic;
SIGNAL \REG|registers[11][8]~q\ : std_logic;
SIGNAL \REG|registers[8][8]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][8]~q\ : std_logic;
SIGNAL \REG|registers[9][8]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][8]~q\ : std_logic;
SIGNAL \REG|registers[10][8]~q\ : std_logic;
SIGNAL \REG|Mux23~5_combout\ : std_logic;
SIGNAL \REG|registers[1][8]~q\ : std_logic;
SIGNAL \REG|registers[0][8]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][8]~q\ : std_logic;
SIGNAL \REG|registers[2][8]~q\ : std_logic;
SIGNAL \REG|registers[3][8]~q\ : std_logic;
SIGNAL \REG|Mux23~8_combout\ : std_logic;
SIGNAL \REG|Mux23~9_combout\ : std_logic;
SIGNAL \REG|Mux23~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~473_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~465_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~470_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~466_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~467_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~468_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~469_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~474_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[12]~42_combout\ : std_logic;
SIGNAL \ALU|Add0~50\ : std_logic;
SIGNAL \ALU|Add0~53_sumout\ : std_logic;
SIGNAL \ALU|Add1~46\ : std_logic;
SIGNAL \ALU|Add1~49_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[12]~43_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[12]~44_combout\ : std_logic;
SIGNAL \REG|registers[1][12]~q\ : std_logic;
SIGNAL \REG|registers[0][12]~q\ : std_logic;
SIGNAL \REG|registers[3][12]~q\ : std_logic;
SIGNAL \REG|registers[2][12]~q\ : std_logic;
SIGNAL \REG|Mux19~8_combout\ : std_logic;
SIGNAL \REG|registers[8][12]~q\ : std_logic;
SIGNAL \REG|registers[11][12]~q\ : std_logic;
SIGNAL \REG|registers[10][12]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[10][12]~q\ : std_logic;
SIGNAL \REG|registers[9][12]~q\ : std_logic;
SIGNAL \REG|Mux19~5_combout\ : std_logic;
SIGNAL \REG|registers[4][12]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][12]~q\ : std_logic;
SIGNAL \REG|registers[6][12]~q\ : std_logic;
SIGNAL \REG|registers[7][12]~q\ : std_logic;
SIGNAL \REG|registers[5][12]~q\ : std_logic;
SIGNAL \REG|Mux19~7_combout\ : std_logic;
SIGNAL \REG|registers[14][12]~q\ : std_logic;
SIGNAL \REG|registers[15][12]~q\ : std_logic;
SIGNAL \REG|registers[12][12]~q\ : std_logic;
SIGNAL \REG|registers[13][12]~q\ : std_logic;
SIGNAL \REG|Mux19~6_combout\ : std_logic;
SIGNAL \REG|Mux19~9_combout\ : std_logic;
SIGNAL \REG|Mux19~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~549_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~551_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~545_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~546_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~547_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~548_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~543_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~544_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~552_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[16]~54_combout\ : std_logic;
SIGNAL \ALU|Add0~54\ : std_logic;
SIGNAL \ALU|Add0~58\ : std_logic;
SIGNAL \ALU|Add0~62\ : std_logic;
SIGNAL \ALU|Add0~66\ : std_logic;
SIGNAL \ALU|Add0~69_sumout\ : std_logic;
SIGNAL \ALU|Add1~50\ : std_logic;
SIGNAL \ALU|Add1~54\ : std_logic;
SIGNAL \ALU|Add1~58\ : std_logic;
SIGNAL \ALU|Add1~62\ : std_logic;
SIGNAL \ALU|Add1~65_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[16]~55_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[16]~56_combout\ : std_logic;
SIGNAL \REG|registers[14][16]~q\ : std_logic;
SIGNAL \REG|registers[13][16]~q\ : std_logic;
SIGNAL \REG|registers[15][16]~q\ : std_logic;
SIGNAL \REG|registers[12][16]~q\ : std_logic;
SIGNAL \REG|Mux15~6_combout\ : std_logic;
SIGNAL \REG|registers[7][16]~q\ : std_logic;
SIGNAL \REG|registers[6][16]~q\ : std_logic;
SIGNAL \REG|registers[5][16]~q\ : std_logic;
SIGNAL \REG|registers[4][16]~q\ : std_logic;
SIGNAL \REG|Mux15~7_combout\ : std_logic;
SIGNAL \REG|registers[10][16]~q\ : std_logic;
SIGNAL \REG|registers[11][16]~q\ : std_logic;
SIGNAL \REG|registers[8][16]~q\ : std_logic;
SIGNAL \REG|registers[9][16]~q\ : std_logic;
SIGNAL \REG|Mux15~5_combout\ : std_logic;
SIGNAL \REG|registers[0][16]~q\ : std_logic;
SIGNAL \REG|registers[2][16]~q\ : std_logic;
SIGNAL \REG|registers[1][16]~q\ : std_logic;
SIGNAL \REG|registers[3][16]~q\ : std_logic;
SIGNAL \REG|Mux15~8_combout\ : std_logic;
SIGNAL \REG|Mux15~9_combout\ : std_logic;
SIGNAL \REG|Mux15~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~542_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~524_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~538_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~537_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~539_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~540_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~536_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~541_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~526_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~679_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~533_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~534_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~525_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~529_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~530_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~528_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~531_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~532_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~535_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[15]~51_combout\ : std_logic;
SIGNAL \ALU|Add1~61_sumout\ : std_logic;
SIGNAL \ALU|Add0~65_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[15]~52_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[15]~53_combout\ : std_logic;
SIGNAL \REG|registers[19][15]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][15]~q\ : std_logic;
SIGNAL \REG|registers[31][15]~q\ : std_logic;
SIGNAL \REG|registers[23][15]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][15]~q\ : std_logic;
SIGNAL \REG|registers[27][15]~q\ : std_logic;
SIGNAL \REG|Mux16~3_combout\ : std_logic;
SIGNAL \REG|registers[29][15]~q\ : std_logic;
SIGNAL \REG|registers[21][15]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[21][15]~q\ : std_logic;
SIGNAL \REG|registers[25][15]~q\ : std_logic;
SIGNAL \REG|registers[17][15]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[17][15]~q\ : std_logic;
SIGNAL \REG|Mux16~1_combout\ : std_logic;
SIGNAL \REG|registers[28][15]~q\ : std_logic;
SIGNAL \REG|registers[24][15]~q\ : std_logic;
SIGNAL \REG|registers[16][15]~q\ : std_logic;
SIGNAL \REG|registers[20][15]~q\ : std_logic;
SIGNAL \REG|Mux16~0_combout\ : std_logic;
SIGNAL \REG|registers[30][15]~q\ : std_logic;
SIGNAL \REG|registers[18][15]~q\ : std_logic;
SIGNAL \REG|registers[22][15]~q\ : std_logic;
SIGNAL \REG|registers[26][15]~q\ : std_logic;
SIGNAL \REG|Mux16~2_combout\ : std_logic;
SIGNAL \REG|Mux16~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~519_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~518_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~520_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~522_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~513_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~515_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~516_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~514_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~517_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~511_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~508_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~506_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~507_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~509_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~510_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~512_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[14]~48_combout\ : std_logic;
SIGNAL \ALU|Add1~57_sumout\ : std_logic;
SIGNAL \ALU|Add0~61_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[14]~49_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[14]~50_combout\ : std_logic;
SIGNAL \REG|registers[7][14]~q\ : std_logic;
SIGNAL \REG|registers[6][14]~q\ : std_logic;
SIGNAL \REG|registers[4][14]~q\ : std_logic;
SIGNAL \REG|registers[5][14]~q\ : std_logic;
SIGNAL \REG|Mux17~7_combout\ : std_logic;
SIGNAL \REG|registers[15][14]~q\ : std_logic;
SIGNAL \REG|registers[12][14]~q\ : std_logic;
SIGNAL \REG|registers[14][14]~q\ : std_logic;
SIGNAL \REG|registers[13][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[13][14]~q\ : std_logic;
SIGNAL \REG|Mux17~6_combout\ : std_logic;
SIGNAL \REG|registers[10][14]~q\ : std_logic;
SIGNAL \REG|registers[9][14]~q\ : std_logic;
SIGNAL \REG|registers[8][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][14]~q\ : std_logic;
SIGNAL \REG|registers[11][14]~q\ : std_logic;
SIGNAL \REG|Mux17~5_combout\ : std_logic;
SIGNAL \REG|registers[2][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[2][14]~q\ : std_logic;
SIGNAL \REG|registers[0][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][14]~q\ : std_logic;
SIGNAL \REG|registers[1][14]~q\ : std_logic;
SIGNAL \REG|registers[3][14]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[3][14]~q\ : std_logic;
SIGNAL \REG|Mux17~8_combout\ : std_logic;
SIGNAL \REG|Mux17~9_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~501_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~502_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~503_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~504_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~505_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~499_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~496_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~497_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~498_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~500_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~487_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~491_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~490_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~492_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~488_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~489_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~493_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~680_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~494_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~495_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[13]~45_combout\ : std_logic;
SIGNAL \ALU|Add1~53_sumout\ : std_logic;
SIGNAL \ALU|Add0~57_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[13]~46_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[13]~47_combout\ : std_logic;
SIGNAL \REG|registers[9][13]~q\ : std_logic;
SIGNAL \REG|registers[11][13]~q\ : std_logic;
SIGNAL \REG|registers[8][13]~q\ : std_logic;
SIGNAL \REG|registers[10][13]~q\ : std_logic;
SIGNAL \REG|Mux18~5_combout\ : std_logic;
SIGNAL \REG|registers[0][13]~q\ : std_logic;
SIGNAL \REG|registers[3][13]~q\ : std_logic;
SIGNAL \REG|registers[1][13]~q\ : std_logic;
SIGNAL \REG|registers[2][13]~q\ : std_logic;
SIGNAL \REG|Mux18~8_combout\ : std_logic;
SIGNAL \REG|registers[7][13]~q\ : std_logic;
SIGNAL \REG|registers[4][13]~q\ : std_logic;
SIGNAL \REG|registers[6][13]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[6][13]~q\ : std_logic;
SIGNAL \REG|registers[5][13]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][13]~q\ : std_logic;
SIGNAL \REG|Mux18~7_combout\ : std_logic;
SIGNAL \REG|registers[14][13]~q\ : std_logic;
SIGNAL \REG|registers[15][13]~q\ : std_logic;
SIGNAL \REG|registers[13][13]~q\ : std_logic;
SIGNAL \REG|registers[12][13]~q\ : std_logic;
SIGNAL \REG|Mux18~6_combout\ : std_logic;
SIGNAL \REG|Mux18~9_combout\ : std_logic;
SIGNAL \REG|Mux18~10_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~59_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~61_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~72_combout\ : std_logic;
SIGNAL \ALU|Add1~66\ : std_logic;
SIGNAL \ALU|Add1~69_sumout\ : std_logic;
SIGNAL \ALU|Add0~70\ : std_logic;
SIGNAL \ALU|Add0~73_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~73_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[17]~74_combout\ : std_logic;
SIGNAL \REG|registers[17][17]~q\ : std_logic;
SIGNAL \REG|registers[25][17]~q\ : std_logic;
SIGNAL \REG|registers[21][17]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[21][17]~q\ : std_logic;
SIGNAL \REG|registers[29][17]~q\ : std_logic;
SIGNAL \REG|Mux14~1_combout\ : std_logic;
SIGNAL \REG|registers[31][17]~q\ : std_logic;
SIGNAL \REG|registers[23][17]~q\ : std_logic;
SIGNAL \REG|registers[19][17]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][17]~q\ : std_logic;
SIGNAL \REG|registers[27][17]~q\ : std_logic;
SIGNAL \REG|Mux14~3_combout\ : std_logic;
SIGNAL \REG|registers[20][17]~q\ : std_logic;
SIGNAL \REG|registers[24][17]~q\ : std_logic;
SIGNAL \REG|registers[28][17]~q\ : std_logic;
SIGNAL \REG|registers[16][17]~q\ : std_logic;
SIGNAL \REG|Mux14~0_combout\ : std_logic;
SIGNAL \REG|registers[18][17]~q\ : std_logic;
SIGNAL \REG|registers[22][17]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][17]~q\ : std_logic;
SIGNAL \REG|registers[30][17]~q\ : std_logic;
SIGNAL \REG|registers[26][17]~q\ : std_logic;
SIGNAL \REG|Mux14~2_combout\ : std_logic;
SIGNAL \REG|Mux14~4_combout\ : std_logic;
SIGNAL \ALU|Add0~74\ : std_logic;
SIGNAL \ALU|Add0~78\ : std_logic;
SIGNAL \ALU|Add0~82\ : std_logic;
SIGNAL \ALU|Add0~86\ : std_logic;
SIGNAL \ALU|Add0~90\ : std_logic;
SIGNAL \ALU|Add0~94\ : std_logic;
SIGNAL \ALU|Add0~98\ : std_logic;
SIGNAL \ALU|Add0~102\ : std_logic;
SIGNAL \ALU|Add0~106\ : std_logic;
SIGNAL \ALU|Add0~109_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[26]~124_combout\ : std_logic;
SIGNAL \REG|registers[29][26]~q\ : std_logic;
SIGNAL \REG|registers[21][26]~q\ : std_logic;
SIGNAL \REG|registers[25][26]~q\ : std_logic;
SIGNAL \REG|registers[17][26]~q\ : std_logic;
SIGNAL \REG|Mux5~1_combout\ : std_logic;
SIGNAL \REG|registers[26][26]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[26][26]~q\ : std_logic;
SIGNAL \REG|registers[22][26]~q\ : std_logic;
SIGNAL \REG|registers[30][26]~q\ : std_logic;
SIGNAL \REG|registers[18][26]~q\ : std_logic;
SIGNAL \REG|Mux5~2_combout\ : std_logic;
SIGNAL \REG|registers[28][26]~q\ : std_logic;
SIGNAL \REG|registers[20][26]~q\ : std_logic;
SIGNAL \REG|registers[24][26]~q\ : std_logic;
SIGNAL \REG|registers[16][26]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][26]~q\ : std_logic;
SIGNAL \REG|Mux5~0_combout\ : std_logic;
SIGNAL \REG|registers[31][26]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[31][26]~q\ : std_logic;
SIGNAL \REG|registers[27][26]~q\ : std_logic;
SIGNAL \REG|registers[23][26]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][26]~q\ : std_logic;
SIGNAL \REG|registers[19][26]~q\ : std_logic;
SIGNAL \REG|Mux5~3_combout\ : std_logic;
SIGNAL \REG|Mux5~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~649_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~651_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~652_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~653_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[23]~90_combout\ : std_logic;
SIGNAL \ALU|Add1~93_sumout\ : std_logic;
SIGNAL \ALU|Add0~97_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[23]~92_combout\ : std_logic;
SIGNAL \REG|registers[11][23]~q\ : std_logic;
SIGNAL \REG|registers[9][23]~q\ : std_logic;
SIGNAL \REG|registers[10][23]~q\ : std_logic;
SIGNAL \REG|registers[8][23]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][23]~q\ : std_logic;
SIGNAL \REG|Mux8~5_combout\ : std_logic;
SIGNAL \REG|registers[3][23]~q\ : std_logic;
SIGNAL \REG|registers[0][23]~q\ : std_logic;
SIGNAL \REG|registers[1][23]~q\ : std_logic;
SIGNAL \REG|registers[2][23]~q\ : std_logic;
SIGNAL \REG|Mux8~8_combout\ : std_logic;
SIGNAL \REG|registers[15][23]~q\ : std_logic;
SIGNAL \REG|registers[13][23]~q\ : std_logic;
SIGNAL \REG|registers[12][23]~q\ : std_logic;
SIGNAL \REG|registers[14][23]~q\ : std_logic;
SIGNAL \REG|Mux8~6_combout\ : std_logic;
SIGNAL \REG|registers[7][23]~q\ : std_logic;
SIGNAL \REG|registers[5][23]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][23]~q\ : std_logic;
SIGNAL \REG|registers[6][23]~q\ : std_logic;
SIGNAL \REG|registers[4][23]~q\ : std_logic;
SIGNAL \REG|Mux8~7_combout\ : std_logic;
SIGNAL \REG|Mux8~9_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~658_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~663_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[27]~125_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[27]~126_combout\ : std_logic;
SIGNAL \ALU|Add1~106\ : std_logic;
SIGNAL \ALU|Add1~109_sumout\ : std_logic;
SIGNAL \ALU|Add0~110\ : std_logic;
SIGNAL \ALU|Add0~113_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[27]~127_combout\ : std_logic;
SIGNAL \REG|registers[30][27]~q\ : std_logic;
SIGNAL \REG|registers[22][27]~q\ : std_logic;
SIGNAL \REG|registers[18][27]~q\ : std_logic;
SIGNAL \REG|registers[26][27]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[26][27]~q\ : std_logic;
SIGNAL \REG|Mux4~2_combout\ : std_logic;
SIGNAL \REG|registers[28][27]~q\ : std_logic;
SIGNAL \REG|registers[24][27]~q\ : std_logic;
SIGNAL \REG|registers[16][27]~q\ : std_logic;
SIGNAL \REG|registers[20][27]~q\ : std_logic;
SIGNAL \REG|Mux4~0_combout\ : std_logic;
SIGNAL \REG|registers[29][27]~q\ : std_logic;
SIGNAL \REG|registers[25][27]~q\ : std_logic;
SIGNAL \REG|registers[17][27]~q\ : std_logic;
SIGNAL \REG|registers[21][27]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[21][27]~q\ : std_logic;
SIGNAL \REG|Mux4~1_combout\ : std_logic;
SIGNAL \REG|registers[27][27]~q\ : std_logic;
SIGNAL \REG|registers[19][27]~q\ : std_logic;
SIGNAL \REG|registers[31][27]~q\ : std_logic;
SIGNAL \REG|registers[23][27]~q\ : std_logic;
SIGNAL \REG|Mux4~3_combout\ : std_logic;
SIGNAL \REG|Mux4~4_combout\ : std_logic;
SIGNAL \ALU|Add1~110\ : std_logic;
SIGNAL \ALU|Add1~114\ : std_logic;
SIGNAL \ALU|Add1~118\ : std_logic;
SIGNAL \ALU|Add1~121_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[30]~134_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~670_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~671_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[30]~135_combout\ : std_logic;
SIGNAL \ALU|Add0~114\ : std_logic;
SIGNAL \ALU|Add0~118\ : std_logic;
SIGNAL \ALU|Add0~122\ : std_logic;
SIGNAL \ALU|Add0~125_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[30]~136_combout\ : std_logic;
SIGNAL \REG|registers[20][30]~q\ : std_logic;
SIGNAL \REG|registers[28][30]~q\ : std_logic;
SIGNAL \REG|registers[24][30]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[24][30]~q\ : std_logic;
SIGNAL \REG|registers[16][30]~q\ : std_logic;
SIGNAL \REG|Mux1~0_combout\ : std_logic;
SIGNAL \REG|registers[29][30]~q\ : std_logic;
SIGNAL \REG|registers[17][30]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[17][30]~q\ : std_logic;
SIGNAL \REG|registers[25][30]~q\ : std_logic;
SIGNAL \REG|registers[21][30]~q\ : std_logic;
SIGNAL \REG|Mux1~1_combout\ : std_logic;
SIGNAL \REG|registers[26][30]~q\ : std_logic;
SIGNAL \REG|registers[22][30]~q\ : std_logic;
SIGNAL \REG|registers[18][30]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][30]~q\ : std_logic;
SIGNAL \REG|registers[30][30]~q\ : std_logic;
SIGNAL \REG|Mux1~2_combout\ : std_logic;
SIGNAL \REG|registers[23][30]~q\ : std_logic;
SIGNAL \REG|registers[27][30]~q\ : std_logic;
SIGNAL \REG|registers[19][30]~q\ : std_logic;
SIGNAL \REG|registers[31][30]~q\ : std_logic;
SIGNAL \REG|Mux1~3_combout\ : std_logic;
SIGNAL \REG|Mux1~4_combout\ : std_logic;
SIGNAL \ALU|Add0~126\ : std_logic;
SIGNAL \ALU|Add0~1_sumout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~673_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~672_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~2_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~674_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~675_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[31]~137_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[31]~138_combout\ : std_logic;
SIGNAL \ALU|Add1~122\ : std_logic;
SIGNAL \ALU|Add1~125_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[31]~139_combout\ : std_logic;
SIGNAL \REG|registers[1][31]~q\ : std_logic;
SIGNAL \REG|registers[2][31]~q\ : std_logic;
SIGNAL \REG|registers[3][31]~q\ : std_logic;
SIGNAL \REG|registers[0][31]~q\ : std_logic;
SIGNAL \REG|Mux0~8_combout\ : std_logic;
SIGNAL \REG|registers[11][31]~q\ : std_logic;
SIGNAL \REG|registers[10][31]~q\ : std_logic;
SIGNAL \REG|registers[9][31]~q\ : std_logic;
SIGNAL \REG|registers[8][31]~q\ : std_logic;
SIGNAL \REG|Mux0~5_combout\ : std_logic;
SIGNAL \REG|registers[5][31]~q\ : std_logic;
SIGNAL \REG|registers[7][31]~q\ : std_logic;
SIGNAL \REG|registers[6][31]~q\ : std_logic;
SIGNAL \REG|registers[4][31]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][31]~q\ : std_logic;
SIGNAL \REG|Mux0~7_combout\ : std_logic;
SIGNAL \REG|registers[14][31]~q\ : std_logic;
SIGNAL \REG|registers[13][31]~q\ : std_logic;
SIGNAL \REG|registers[15][31]~q\ : std_logic;
SIGNAL \REG|registers[12][31]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][31]~q\ : std_logic;
SIGNAL \REG|Mux0~6_combout\ : std_logic;
SIGNAL \REG|Mux0~9_combout\ : std_logic;
SIGNAL \REG|Mux0~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~669_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~667_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~668_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[29]~132_combout\ : std_logic;
SIGNAL \ALU|Add1~117_sumout\ : std_logic;
SIGNAL \ALU|Add0~121_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[29]~133_combout\ : std_logic;
SIGNAL \REG|registers[8][29]~q\ : std_logic;
SIGNAL \REG|registers[11][29]~q\ : std_logic;
SIGNAL \REG|registers[9][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][29]~q\ : std_logic;
SIGNAL \REG|registers[10][29]~q\ : std_logic;
SIGNAL \REG|Mux2~5_combout\ : std_logic;
SIGNAL \REG|registers[13][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[13][29]~q\ : std_logic;
SIGNAL \REG|registers[12][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][29]~q\ : std_logic;
SIGNAL \REG|registers[14][29]~q\ : std_logic;
SIGNAL \REG|registers[15][29]~q\ : std_logic;
SIGNAL \REG|Mux2~6_combout\ : std_logic;
SIGNAL \REG|registers[5][29]~q\ : std_logic;
SIGNAL \REG|registers[6][29]~q\ : std_logic;
SIGNAL \REG|registers[4][29]~q\ : std_logic;
SIGNAL \REG|registers[7][29]~q\ : std_logic;
SIGNAL \REG|Mux2~7_combout\ : std_logic;
SIGNAL \REG|registers[2][29]~q\ : std_logic;
SIGNAL \REG|registers[1][29]~q\ : std_logic;
SIGNAL \REG|registers[3][29]~q\ : std_logic;
SIGNAL \REG|registers[0][29]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][29]~q\ : std_logic;
SIGNAL \REG|Mux2~8_combout\ : std_logic;
SIGNAL \REG|Mux2~9_combout\ : std_logic;
SIGNAL \REG|Mux2~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~666_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~664_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~665_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[28]~128_combout\ : std_logic;
SIGNAL \ALU|Add1~113_sumout\ : std_logic;
SIGNAL \ALU|Add0~117_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[28]~130_combout\ : std_logic;
SIGNAL \REG|registers[6][28]~q\ : std_logic;
SIGNAL \REG|registers[7][28]~q\ : std_logic;
SIGNAL \REG|registers[5][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][28]~q\ : std_logic;
SIGNAL \REG|registers[4][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][28]~q\ : std_logic;
SIGNAL \REG|Mux3~7_combout\ : std_logic;
SIGNAL \REG|registers[15][28]~q\ : std_logic;
SIGNAL \REG|registers[12][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][28]~q\ : std_logic;
SIGNAL \REG|registers[13][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[13][28]~q\ : std_logic;
SIGNAL \REG|registers[14][28]~q\ : std_logic;
SIGNAL \REG|Mux3~6_combout\ : std_logic;
SIGNAL \REG|registers[0][28]~q\ : std_logic;
SIGNAL \REG|registers[2][28]~q\ : std_logic;
SIGNAL \REG|registers[3][28]~q\ : std_logic;
SIGNAL \REG|registers[1][28]~q\ : std_logic;
SIGNAL \REG|Mux3~8_combout\ : std_logic;
SIGNAL \REG|registers[11][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[11][28]~q\ : std_logic;
SIGNAL \REG|registers[10][28]~q\ : std_logic;
SIGNAL \REG|registers[8][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][28]~q\ : std_logic;
SIGNAL \REG|registers[9][28]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][28]~q\ : std_logic;
SIGNAL \REG|Mux3~5_combout\ : std_logic;
SIGNAL \REG|Mux3~9_combout\ : std_logic;
SIGNAL \REG|Mux3~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~639_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~640_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~629_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~631_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~633_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~632_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~630_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~635_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~634_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~636_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[22]~87_combout\ : std_logic;
SIGNAL \ALU|Add1~89_sumout\ : std_logic;
SIGNAL \ALU|Add0~93_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[22]~89_combout\ : std_logic;
SIGNAL \REG|registers[25][22]~q\ : std_logic;
SIGNAL \REG|registers[29][22]~q\ : std_logic;
SIGNAL \REG|registers[21][22]~q\ : std_logic;
SIGNAL \REG|registers[17][22]~q\ : std_logic;
SIGNAL \REG|Mux9~1_combout\ : std_logic;
SIGNAL \REG|registers[30][22]~q\ : std_logic;
SIGNAL \REG|registers[26][22]~q\ : std_logic;
SIGNAL \REG|registers[22][22]~q\ : std_logic;
SIGNAL \REG|registers[18][22]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][22]~q\ : std_logic;
SIGNAL \REG|Mux9~2_combout\ : std_logic;
SIGNAL \REG|registers[31][22]~q\ : std_logic;
SIGNAL \REG|registers[19][22]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[19][22]~q\ : std_logic;
SIGNAL \REG|registers[23][22]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][22]~q\ : std_logic;
SIGNAL \REG|registers[27][22]~q\ : std_logic;
SIGNAL \REG|Mux9~3_combout\ : std_logic;
SIGNAL \REG|registers[24][22]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[24][22]~q\ : std_logic;
SIGNAL \REG|registers[20][22]~q\ : std_logic;
SIGNAL \REG|registers[16][22]~q\ : std_logic;
SIGNAL \REG|registers[28][22]~q\ : std_logic;
SIGNAL \REG|Mux9~0_combout\ : std_logic;
SIGNAL \REG|Mux9~4_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~595_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~596_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~593_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~597_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~594_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~598_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~591_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~585_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~589_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~586_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~588_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~587_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~590_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~678_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~581_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~582_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~583_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~584_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[19]~78_combout\ : std_logic;
SIGNAL \ALU|Add1~70\ : std_logic;
SIGNAL \ALU|Add1~74\ : std_logic;
SIGNAL \ALU|Add1~77_sumout\ : std_logic;
SIGNAL \ALU|Add0~81_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[19]~80_combout\ : std_logic;
SIGNAL \REG|registers[26][19]~q\ : std_logic;
SIGNAL \REG|registers[18][19]~q\ : std_logic;
SIGNAL \REG|registers[22][19]~q\ : std_logic;
SIGNAL \REG|registers[30][19]~q\ : std_logic;
SIGNAL \REG|Mux12~2_combout\ : std_logic;
SIGNAL \REG|registers[20][19]~q\ : std_logic;
SIGNAL \REG|registers[28][19]~q\ : std_logic;
SIGNAL \REG|registers[24][19]~q\ : std_logic;
SIGNAL \REG|registers[16][19]~q\ : std_logic;
SIGNAL \REG|Mux12~0_combout\ : std_logic;
SIGNAL \REG|registers[21][19]~q\ : std_logic;
SIGNAL \REG|registers[17][19]~q\ : std_logic;
SIGNAL \REG|registers[25][19]~q\ : std_logic;
SIGNAL \REG|registers[29][19]~q\ : std_logic;
SIGNAL \REG|Mux12~1_combout\ : std_logic;
SIGNAL \REG|registers[23][19]~q\ : std_logic;
SIGNAL \REG|registers[19][19]~q\ : std_logic;
SIGNAL \REG|registers[31][19]~q\ : std_logic;
SIGNAL \REG|registers[27][19]~q\ : std_logic;
SIGNAL \REG|Mux12~3_combout\ : std_logic;
SIGNAL \REG|Mux12~4_combout\ : std_logic;
SIGNAL \ALU|Add1~78\ : std_logic;
SIGNAL \ALU|Add1~81_sumout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~612_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~610_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~611_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~609_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~613_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~608_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~606_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~605_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~604_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~607_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~600_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~599_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~602_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~601_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~603_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[20]~81_combout\ : std_logic;
SIGNAL \ALU|Add0~85_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[20]~83_combout\ : std_logic;
SIGNAL \REG|registers[24][20]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[24][20]~q\ : std_logic;
SIGNAL \REG|registers[28][20]~q\ : std_logic;
SIGNAL \REG|registers[20][20]~q\ : std_logic;
SIGNAL \REG|registers[16][20]~q\ : std_logic;
SIGNAL \REG|Mux11~0_combout\ : std_logic;
SIGNAL \REG|registers[27][20]~q\ : std_logic;
SIGNAL \REG|registers[23][20]~q\ : std_logic;
SIGNAL \REG|registers[19][20]~q\ : std_logic;
SIGNAL \REG|registers[31][20]~q\ : std_logic;
SIGNAL \REG|Mux11~3_combout\ : std_logic;
SIGNAL \REG|registers[17][20]~q\ : std_logic;
SIGNAL \REG|registers[29][20]~q\ : std_logic;
SIGNAL \REG|registers[21][20]~q\ : std_logic;
SIGNAL \REG|registers[25][20]~q\ : std_logic;
SIGNAL \REG|Mux11~1_combout\ : std_logic;
SIGNAL \REG|registers[30][20]~q\ : std_logic;
SIGNAL \REG|registers[18][20]~q\ : std_logic;
SIGNAL \REG|registers[26][20]~q\ : std_logic;
SIGNAL \REG|registers[22][20]~q\ : std_logic;
SIGNAL \REG|Mux11~2_combout\ : std_logic;
SIGNAL \REG|Mux11~4_combout\ : std_logic;
SIGNAL \ALU|Add1~82\ : std_logic;
SIGNAL \ALU|Add1~85_sumout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~614_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~617_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~615_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~619_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~620_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~618_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~616_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~621_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~622_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~677_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~624_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~625_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~626_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~627_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~628_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[21]~84_combout\ : std_logic;
SIGNAL \ALU|Add0~89_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[21]~86_combout\ : std_logic;
SIGNAL \REG|registers[5][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][21]~q\ : std_logic;
SIGNAL \REG|registers[7][21]~q\ : std_logic;
SIGNAL \REG|registers[6][21]~q\ : std_logic;
SIGNAL \REG|registers[4][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][21]~q\ : std_logic;
SIGNAL \REG|Mux10~7_combout\ : std_logic;
SIGNAL \REG|registers[10][21]~q\ : std_logic;
SIGNAL \REG|registers[11][21]~q\ : std_logic;
SIGNAL \REG|registers[9][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][21]~q\ : std_logic;
SIGNAL \REG|registers[8][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][21]~q\ : std_logic;
SIGNAL \REG|Mux10~5_combout\ : std_logic;
SIGNAL \REG|registers[15][21]~q\ : std_logic;
SIGNAL \REG|registers[14][21]~q\ : std_logic;
SIGNAL \REG|registers[13][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[13][21]~q\ : std_logic;
SIGNAL \REG|registers[12][21]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[12][21]~q\ : std_logic;
SIGNAL \REG|Mux10~6_combout\ : std_logic;
SIGNAL \REG|registers[1][21]~q\ : std_logic;
SIGNAL \REG|registers[2][21]~q\ : std_logic;
SIGNAL \REG|registers[0][21]~q\ : std_logic;
SIGNAL \REG|registers[3][21]~q\ : std_logic;
SIGNAL \REG|Mux10~8_combout\ : std_logic;
SIGNAL \REG|Mux10~9_combout\ : std_logic;
SIGNAL \REG|Mux10~10_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~103_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~106_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~140_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~110_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~108_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~109_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~107_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~111_combout\ : std_logic;
SIGNAL \ALU|Add0~105_sumout\ : std_logic;
SIGNAL \ALU|Add1~101_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[25]~113_combout\ : std_logic;
SIGNAL \REG|registers[15][25]~q\ : std_logic;
SIGNAL \REG|registers[12][25]~q\ : std_logic;
SIGNAL \REG|registers[13][25]~q\ : std_logic;
SIGNAL \REG|registers[14][25]~q\ : std_logic;
SIGNAL \REG|Mux6~6_combout\ : std_logic;
SIGNAL \REG|registers[2][25]~q\ : std_logic;
SIGNAL \REG|registers[1][25]~q\ : std_logic;
SIGNAL \REG|registers[0][25]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][25]~q\ : std_logic;
SIGNAL \REG|registers[3][25]~q\ : std_logic;
SIGNAL \REG|Mux6~8_combout\ : std_logic;
SIGNAL \REG|registers[4][25]~q\ : std_logic;
SIGNAL \REG|registers[6][25]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[6][25]~q\ : std_logic;
SIGNAL \REG|registers[7][25]~q\ : std_logic;
SIGNAL \REG|registers[5][25]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][25]~q\ : std_logic;
SIGNAL \REG|Mux6~7_combout\ : std_logic;
SIGNAL \REG|registers[11][25]~q\ : std_logic;
SIGNAL \REG|registers[10][25]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[10][25]~q\ : std_logic;
SIGNAL \REG|registers[9][25]~q\ : std_logic;
SIGNAL \REG|registers[8][25]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][25]~q\ : std_logic;
SIGNAL \REG|Mux6~5_combout\ : std_logic;
SIGNAL \REG|Mux6~9_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~100_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~101_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~97_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~96_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~93_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~94_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~95_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~98_combout\ : std_logic;
SIGNAL \ALU|Add1~97_sumout\ : std_logic;
SIGNAL \ALU|Add0~101_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[24]~102_combout\ : std_logic;
SIGNAL \REG|registers[9][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[9][24]~q\ : std_logic;
SIGNAL \REG|registers[11][24]~q\ : std_logic;
SIGNAL \REG|registers[8][24]~q\ : std_logic;
SIGNAL \REG|registers[10][24]~q\ : std_logic;
SIGNAL \REG|Mux7~5_combout\ : std_logic;
SIGNAL \REG|registers[15][24]~q\ : std_logic;
SIGNAL \REG|registers[13][24]~q\ : std_logic;
SIGNAL \REG|registers[12][24]~q\ : std_logic;
SIGNAL \REG|registers[14][24]~q\ : std_logic;
SIGNAL \REG|Mux7~6_combout\ : std_logic;
SIGNAL \REG|registers[2][24]~q\ : std_logic;
SIGNAL \REG|registers[3][24]~q\ : std_logic;
SIGNAL \REG|registers[1][24]~q\ : std_logic;
SIGNAL \REG|registers[0][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[0][24]~q\ : std_logic;
SIGNAL \REG|Mux7~8_combout\ : std_logic;
SIGNAL \REG|registers[7][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[7][24]~q\ : std_logic;
SIGNAL \REG|registers[5][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[5][24]~q\ : std_logic;
SIGNAL \REG|registers[6][24]~q\ : std_logic;
SIGNAL \REG|registers[4][24]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[4][24]~q\ : std_logic;
SIGNAL \REG|Mux7~7_combout\ : std_logic;
SIGNAL \REG|Mux7~9_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~561_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~572_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~571_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~570_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~569_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~573_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~566_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~562_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~564_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~565_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~567_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~563_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~568_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~574_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~578_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~576_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~579_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~575_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~577_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~580_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[18]~75_combout\ : std_logic;
SIGNAL \ALU|Add1~73_sumout\ : std_logic;
SIGNAL \ALU|Add0~77_sumout\ : std_logic;
SIGNAL \ALU|ALU_Result[18]~77_combout\ : std_logic;
SIGNAL \REG|registers[9][18]~q\ : std_logic;
SIGNAL \REG|registers[11][18]~q\ : std_logic;
SIGNAL \REG|registers[10][18]~q\ : std_logic;
SIGNAL \REG|registers[8][18]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[8][18]~q\ : std_logic;
SIGNAL \REG|Mux13~5_combout\ : std_logic;
SIGNAL \REG|registers[0][18]~q\ : std_logic;
SIGNAL \REG|registers[2][18]~q\ : std_logic;
SIGNAL \REG|registers[1][18]~q\ : std_logic;
SIGNAL \REG|registers[3][18]~q\ : std_logic;
SIGNAL \REG|Mux13~8_combout\ : std_logic;
SIGNAL \REG|registers[7][18]~q\ : std_logic;
SIGNAL \REG|registers[6][18]~q\ : std_logic;
SIGNAL \REG|registers[5][18]~q\ : std_logic;
SIGNAL \REG|registers[4][18]~q\ : std_logic;
SIGNAL \REG|Mux13~7_combout\ : std_logic;
SIGNAL \REG|registers[13][18]~q\ : std_logic;
SIGNAL \REG|registers[15][18]~q\ : std_logic;
SIGNAL \REG|registers[12][18]~q\ : std_logic;
SIGNAL \REG|registers[14][18]~q\ : std_logic;
SIGNAL \REG|Mux13~6_combout\ : std_logic;
SIGNAL \REG|Mux13~9_combout\ : std_logic;
SIGNAL \REG|Mux13~10_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~42_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~46_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~44_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~51_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~52_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~67_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~71_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~69_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~74_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~75_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~0_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~7_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~8_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~9_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~30_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~28_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~33_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~22_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~26_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~24_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~34_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~38_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~16_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~18_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~11_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~14_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~15_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~13_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~19_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~39_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~55_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~59_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~57_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~64_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~65_combout\ : std_logic;
SIGNAL \ALU|ALU_ResultSig~76_combout\ : std_logic;
SIGNAL \ALU|ALU_Result[0]~8_combout\ : std_logic;
SIGNAL \REG|registers[17][0]~q\ : std_logic;
SIGNAL \REG|registers[29][0]~q\ : std_logic;
SIGNAL \REG|registers[25][0]~q\ : std_logic;
SIGNAL \REG|registers[21][0]~q\ : std_logic;
SIGNAL \REG|Mux31~1_combout\ : std_logic;
SIGNAL \REG|registers[27][0]~q\ : std_logic;
SIGNAL \REG|registers[23][0]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[23][0]~q\ : std_logic;
SIGNAL \REG|registers[31][0]~q\ : std_logic;
SIGNAL \REG|registers[19][0]~q\ : std_logic;
SIGNAL \REG|Mux31~3_combout\ : std_logic;
SIGNAL \REG|registers[26][0]~q\ : std_logic;
SIGNAL \REG|registers[30][0]~q\ : std_logic;
SIGNAL \REG|registers[22][0]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[22][0]~q\ : std_logic;
SIGNAL \REG|registers[18][0]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[18][0]~q\ : std_logic;
SIGNAL \REG|Mux31~2_combout\ : std_logic;
SIGNAL \REG|registers[24][0]~q\ : std_logic;
SIGNAL \REG|registers[20][0]~q\ : std_logic;
SIGNAL \REG|registers[28][0]~q\ : std_logic;
SIGNAL \REG|registers[16][0]~feeder_combout\ : std_logic;
SIGNAL \REG|registers[16][0]~q\ : std_logic;
SIGNAL \REG|Mux31~0_combout\ : std_logic;
SIGNAL \REG|Mux31~4_combout\ : std_logic;
SIGNAL \REG|Mux31~10_combout\ : std_logic;
SIGNAL \REG|Mux63~7_combout\ : std_logic;
SIGNAL \REG|Mux63~6_combout\ : std_logic;
SIGNAL \REG|Mux63~8_combout\ : std_logic;
SIGNAL \REG|Mux63~5_combout\ : std_logic;
SIGNAL \REG|Mux63~9_combout\ : std_logic;
SIGNAL \REG|Mux63~1_combout\ : std_logic;
SIGNAL \REG|Mux63~2_combout\ : std_logic;
SIGNAL \REG|Mux63~0_combout\ : std_logic;
SIGNAL \REG|Mux63~3_combout\ : std_logic;
SIGNAL \REG|Mux63~4_combout\ : std_logic;
SIGNAL \REG|Mux63~10_combout\ : std_logic;
SIGNAL \REG|Mux62~7_combout\ : std_logic;
SIGNAL \REG|Mux62~5_combout\ : std_logic;
SIGNAL \REG|Mux62~8_combout\ : std_logic;
SIGNAL \REG|Mux62~6_combout\ : std_logic;
SIGNAL \REG|Mux62~9_combout\ : std_logic;
SIGNAL \REG|Mux62~2_combout\ : std_logic;
SIGNAL \REG|Mux62~0_combout\ : std_logic;
SIGNAL \REG|Mux62~3_combout\ : std_logic;
SIGNAL \REG|Mux62~1_combout\ : std_logic;
SIGNAL \REG|Mux62~4_combout\ : std_logic;
SIGNAL \REG|Mux62~10_combout\ : std_logic;
SIGNAL \REG|Mux61~8_combout\ : std_logic;
SIGNAL \REG|Mux61~7_combout\ : std_logic;
SIGNAL \REG|Mux61~6_combout\ : std_logic;
SIGNAL \REG|Mux61~5_combout\ : std_logic;
SIGNAL \REG|Mux61~9_combout\ : std_logic;
SIGNAL \REG|Mux61~1_combout\ : std_logic;
SIGNAL \REG|Mux61~0_combout\ : std_logic;
SIGNAL \REG|Mux61~3_combout\ : std_logic;
SIGNAL \REG|Mux61~2_combout\ : std_logic;
SIGNAL \REG|Mux61~4_combout\ : std_logic;
SIGNAL \REG|Mux61~10_combout\ : std_logic;
SIGNAL \REG|Mux60~1_combout\ : std_logic;
SIGNAL \REG|Mux60~2_combout\ : std_logic;
SIGNAL \REG|Mux60~3_combout\ : std_logic;
SIGNAL \REG|Mux60~0_combout\ : std_logic;
SIGNAL \REG|Mux60~4_combout\ : std_logic;
SIGNAL \REG|Mux60~8_combout\ : std_logic;
SIGNAL \REG|Mux60~7_combout\ : std_logic;
SIGNAL \REG|Mux60~5_combout\ : std_logic;
SIGNAL \REG|Mux60~6_combout\ : std_logic;
SIGNAL \REG|Mux60~9_combout\ : std_logic;
SIGNAL \REG|Mux60~10_combout\ : std_logic;
SIGNAL \REG|Mux59~5_combout\ : std_logic;
SIGNAL \REG|Mux59~8_combout\ : std_logic;
SIGNAL \REG|Mux59~6_combout\ : std_logic;
SIGNAL \REG|Mux59~7_combout\ : std_logic;
SIGNAL \REG|Mux59~9_combout\ : std_logic;
SIGNAL \REG|Mux59~3_combout\ : std_logic;
SIGNAL \REG|Mux59~1_combout\ : std_logic;
SIGNAL \REG|Mux59~0_combout\ : std_logic;
SIGNAL \REG|Mux59~2_combout\ : std_logic;
SIGNAL \REG|Mux59~4_combout\ : std_logic;
SIGNAL \REG|Mux59~10_combout\ : std_logic;
SIGNAL \REG|Mux58~1_combout\ : std_logic;
SIGNAL \REG|Mux58~0_combout\ : std_logic;
SIGNAL \REG|Mux58~3_combout\ : std_logic;
SIGNAL \REG|Mux58~2_combout\ : std_logic;
SIGNAL \REG|Mux58~4_combout\ : std_logic;
SIGNAL \REG|Mux58~8_combout\ : std_logic;
SIGNAL \REG|Mux58~7_combout\ : std_logic;
SIGNAL \REG|Mux58~6_combout\ : std_logic;
SIGNAL \REG|Mux58~5_combout\ : std_logic;
SIGNAL \REG|Mux58~9_combout\ : std_logic;
SIGNAL \REG|Mux58~10_combout\ : std_logic;
SIGNAL \REG|Mux57~2_combout\ : std_logic;
SIGNAL \REG|Mux57~3_combout\ : std_logic;
SIGNAL \REG|Mux57~1_combout\ : std_logic;
SIGNAL \REG|Mux57~0_combout\ : std_logic;
SIGNAL \REG|Mux57~4_combout\ : std_logic;
SIGNAL \REG|Mux57~5_combout\ : std_logic;
SIGNAL \REG|Mux57~8_combout\ : std_logic;
SIGNAL \REG|Mux57~7_combout\ : std_logic;
SIGNAL \REG|Mux57~6_combout\ : std_logic;
SIGNAL \REG|Mux57~9_combout\ : std_logic;
SIGNAL \REG|Mux57~10_combout\ : std_logic;
SIGNAL \REG|Mux56~1_combout\ : std_logic;
SIGNAL \REG|Mux56~3_combout\ : std_logic;
SIGNAL \REG|Mux56~2_combout\ : std_logic;
SIGNAL \REG|Mux56~0_combout\ : std_logic;
SIGNAL \REG|Mux56~4_combout\ : std_logic;
SIGNAL \REG|Mux56~7_combout\ : std_logic;
SIGNAL \REG|Mux56~5_combout\ : std_logic;
SIGNAL \REG|Mux56~8_combout\ : std_logic;
SIGNAL \REG|Mux56~6_combout\ : std_logic;
SIGNAL \REG|Mux56~9_combout\ : std_logic;
SIGNAL \REG|Mux56~10_combout\ : std_logic;
SIGNAL \REG|Mux55~7_combout\ : std_logic;
SIGNAL \REG|Mux55~8_combout\ : std_logic;
SIGNAL \REG|Mux55~6_combout\ : std_logic;
SIGNAL \REG|Mux55~5_combout\ : std_logic;
SIGNAL \REG|Mux55~9_combout\ : std_logic;
SIGNAL \REG|Mux55~0_combout\ : std_logic;
SIGNAL \REG|Mux55~3_combout\ : std_logic;
SIGNAL \REG|Mux55~2_combout\ : std_logic;
SIGNAL \REG|Mux55~1_combout\ : std_logic;
SIGNAL \REG|Mux55~4_combout\ : std_logic;
SIGNAL \REG|Mux55~10_combout\ : std_logic;
SIGNAL \REG|Mux54~8_combout\ : std_logic;
SIGNAL \REG|Mux54~5_combout\ : std_logic;
SIGNAL \REG|Mux54~6_combout\ : std_logic;
SIGNAL \REG|Mux54~7_combout\ : std_logic;
SIGNAL \REG|Mux54~9_combout\ : std_logic;
SIGNAL \REG|Mux54~3_combout\ : std_logic;
SIGNAL \REG|Mux54~0_combout\ : std_logic;
SIGNAL \REG|Mux54~1_combout\ : std_logic;
SIGNAL \REG|Mux54~2_combout\ : std_logic;
SIGNAL \REG|Mux54~4_combout\ : std_logic;
SIGNAL \REG|Mux54~10_combout\ : std_logic;
SIGNAL \REG|Mux53~3_combout\ : std_logic;
SIGNAL \REG|Mux53~1_combout\ : std_logic;
SIGNAL \REG|Mux53~0_combout\ : std_logic;
SIGNAL \REG|Mux53~2_combout\ : std_logic;
SIGNAL \REG|Mux53~4_combout\ : std_logic;
SIGNAL \REG|Mux53~5_combout\ : std_logic;
SIGNAL \REG|Mux53~7_combout\ : std_logic;
SIGNAL \REG|Mux53~8_combout\ : std_logic;
SIGNAL \REG|Mux53~6_combout\ : std_logic;
SIGNAL \REG|Mux53~9_combout\ : std_logic;
SIGNAL \REG|Mux53~10_combout\ : std_logic;
SIGNAL \REG|Mux52~3_combout\ : std_logic;
SIGNAL \REG|Mux52~2_combout\ : std_logic;
SIGNAL \REG|Mux52~0_combout\ : std_logic;
SIGNAL \REG|Mux52~1_combout\ : std_logic;
SIGNAL \REG|Mux52~4_combout\ : std_logic;
SIGNAL \REG|Mux52~8_combout\ : std_logic;
SIGNAL \REG|Mux52~6_combout\ : std_logic;
SIGNAL \REG|Mux52~5_combout\ : std_logic;
SIGNAL \REG|Mux52~7_combout\ : std_logic;
SIGNAL \REG|Mux52~9_combout\ : std_logic;
SIGNAL \REG|Mux52~10_combout\ : std_logic;
SIGNAL \REG|Mux51~2_combout\ : std_logic;
SIGNAL \REG|Mux51~0_combout\ : std_logic;
SIGNAL \REG|Mux51~1_combout\ : std_logic;
SIGNAL \REG|Mux51~3_combout\ : std_logic;
SIGNAL \REG|Mux51~4_combout\ : std_logic;
SIGNAL \REG|Mux51~8_combout\ : std_logic;
SIGNAL \REG|Mux51~6_combout\ : std_logic;
SIGNAL \REG|Mux51~7_combout\ : std_logic;
SIGNAL \REG|Mux51~5_combout\ : std_logic;
SIGNAL \REG|Mux51~9_combout\ : std_logic;
SIGNAL \REG|Mux51~10_combout\ : std_logic;
SIGNAL \REG|Mux50~6_combout\ : std_logic;
SIGNAL \REG|Mux50~7_combout\ : std_logic;
SIGNAL \REG|Mux50~8_combout\ : std_logic;
SIGNAL \REG|Mux50~5_combout\ : std_logic;
SIGNAL \REG|Mux50~9_combout\ : std_logic;
SIGNAL \REG|Mux50~1_combout\ : std_logic;
SIGNAL \REG|Mux50~0_combout\ : std_logic;
SIGNAL \REG|Mux50~2_combout\ : std_logic;
SIGNAL \REG|Mux50~3_combout\ : std_logic;
SIGNAL \REG|Mux50~4_combout\ : std_logic;
SIGNAL \REG|Mux50~10_combout\ : std_logic;
SIGNAL \REG|Mux49~8_combout\ : std_logic;
SIGNAL \REG|Mux49~5_combout\ : std_logic;
SIGNAL \REG|Mux49~7_combout\ : std_logic;
SIGNAL \REG|Mux49~6_combout\ : std_logic;
SIGNAL \REG|Mux49~9_combout\ : std_logic;
SIGNAL \REG|Mux49~0_combout\ : std_logic;
SIGNAL \REG|Mux49~1_combout\ : std_logic;
SIGNAL \REG|Mux49~3_combout\ : std_logic;
SIGNAL \REG|Mux49~2_combout\ : std_logic;
SIGNAL \REG|Mux49~4_combout\ : std_logic;
SIGNAL \REG|Mux49~10_combout\ : std_logic;
SIGNAL \REG|Mux48~1_combout\ : std_logic;
SIGNAL \REG|Mux48~0_combout\ : std_logic;
SIGNAL \REG|Mux48~3_combout\ : std_logic;
SIGNAL \REG|Mux48~2_combout\ : std_logic;
SIGNAL \REG|Mux48~4_combout\ : std_logic;
SIGNAL \REG|Mux48~8_combout\ : std_logic;
SIGNAL \REG|Mux48~5_combout\ : std_logic;
SIGNAL \REG|Mux48~7_combout\ : std_logic;
SIGNAL \REG|Mux48~6_combout\ : std_logic;
SIGNAL \REG|Mux48~9_combout\ : std_logic;
SIGNAL \REG|Mux48~10_combout\ : std_logic;
SIGNAL \REG|Mux47~1_combout\ : std_logic;
SIGNAL \REG|Mux47~2_combout\ : std_logic;
SIGNAL \REG|Mux47~0_combout\ : std_logic;
SIGNAL \REG|Mux47~3_combout\ : std_logic;
SIGNAL \REG|Mux47~4_combout\ : std_logic;
SIGNAL \REG|Mux47~7_combout\ : std_logic;
SIGNAL \REG|Mux47~8_combout\ : std_logic;
SIGNAL \REG|Mux47~5_combout\ : std_logic;
SIGNAL \REG|Mux47~6_combout\ : std_logic;
SIGNAL \REG|Mux47~9_combout\ : std_logic;
SIGNAL \REG|Mux47~10_combout\ : std_logic;
SIGNAL \REG|Mux46~1_combout\ : std_logic;
SIGNAL \REG|Mux46~3_combout\ : std_logic;
SIGNAL \REG|Mux46~2_combout\ : std_logic;
SIGNAL \REG|Mux46~0_combout\ : std_logic;
SIGNAL \REG|Mux46~4_combout\ : std_logic;
SIGNAL \REG|Mux46~8_combout\ : std_logic;
SIGNAL \REG|Mux46~6_combout\ : std_logic;
SIGNAL \REG|Mux46~5_combout\ : std_logic;
SIGNAL \REG|Mux46~7_combout\ : std_logic;
SIGNAL \REG|Mux46~9_combout\ : std_logic;
SIGNAL \REG|Mux46~10_combout\ : std_logic;
SIGNAL \REG|Mux45~7_combout\ : std_logic;
SIGNAL \REG|Mux45~5_combout\ : std_logic;
SIGNAL \REG|Mux45~8_combout\ : std_logic;
SIGNAL \REG|Mux45~6_combout\ : std_logic;
SIGNAL \REG|Mux45~9_combout\ : std_logic;
SIGNAL \REG|Mux45~1_combout\ : std_logic;
SIGNAL \REG|Mux45~0_combout\ : std_logic;
SIGNAL \REG|Mux45~3_combout\ : std_logic;
SIGNAL \REG|Mux45~2_combout\ : std_logic;
SIGNAL \REG|Mux45~4_combout\ : std_logic;
SIGNAL \REG|Mux45~10_combout\ : std_logic;
SIGNAL \REG|Mux44~7_combout\ : std_logic;
SIGNAL \REG|Mux44~8_combout\ : std_logic;
SIGNAL \REG|Mux44~6_combout\ : std_logic;
SIGNAL \REG|Mux44~5_combout\ : std_logic;
SIGNAL \REG|Mux44~9_combout\ : std_logic;
SIGNAL \REG|Mux44~0_combout\ : std_logic;
SIGNAL \REG|Mux44~2_combout\ : std_logic;
SIGNAL \REG|Mux44~3_combout\ : std_logic;
SIGNAL \REG|Mux44~1_combout\ : std_logic;
SIGNAL \REG|Mux44~4_combout\ : std_logic;
SIGNAL \REG|Mux44~10_combout\ : std_logic;
SIGNAL \REG|Mux43~8_combout\ : std_logic;
SIGNAL \REG|Mux43~7_combout\ : std_logic;
SIGNAL \REG|Mux43~5_combout\ : std_logic;
SIGNAL \REG|Mux43~6_combout\ : std_logic;
SIGNAL \REG|Mux43~9_combout\ : std_logic;
SIGNAL \REG|Mux43~3_combout\ : std_logic;
SIGNAL \REG|Mux43~1_combout\ : std_logic;
SIGNAL \REG|Mux43~0_combout\ : std_logic;
SIGNAL \REG|Mux43~2_combout\ : std_logic;
SIGNAL \REG|Mux43~4_combout\ : std_logic;
SIGNAL \REG|Mux43~10_combout\ : std_logic;
SIGNAL \REG|Mux42~3_combout\ : std_logic;
SIGNAL \REG|Mux42~2_combout\ : std_logic;
SIGNAL \REG|Mux42~0_combout\ : std_logic;
SIGNAL \REG|Mux42~1_combout\ : std_logic;
SIGNAL \REG|Mux42~4_combout\ : std_logic;
SIGNAL \REG|Mux42~6_combout\ : std_logic;
SIGNAL \REG|Mux42~8_combout\ : std_logic;
SIGNAL \REG|Mux42~7_combout\ : std_logic;
SIGNAL \REG|Mux42~5_combout\ : std_logic;
SIGNAL \REG|Mux42~9_combout\ : std_logic;
SIGNAL \REG|Mux42~10_combout\ : std_logic;
SIGNAL \REG|Mux41~1_combout\ : std_logic;
SIGNAL \REG|Mux41~3_combout\ : std_logic;
SIGNAL \REG|Mux41~0_combout\ : std_logic;
SIGNAL \REG|Mux41~2_combout\ : std_logic;
SIGNAL \REG|Mux41~4_combout\ : std_logic;
SIGNAL \REG|Mux41~7_combout\ : std_logic;
SIGNAL \REG|Mux41~6_combout\ : std_logic;
SIGNAL \REG|Mux41~5_combout\ : std_logic;
SIGNAL \REG|Mux41~8_combout\ : std_logic;
SIGNAL \REG|Mux41~9_combout\ : std_logic;
SIGNAL \REG|Mux41~10_combout\ : std_logic;
SIGNAL \REG|Mux40~7_combout\ : std_logic;
SIGNAL \REG|Mux40~6_combout\ : std_logic;
SIGNAL \REG|Mux40~5_combout\ : std_logic;
SIGNAL \REG|Mux40~8_combout\ : std_logic;
SIGNAL \REG|Mux40~9_combout\ : std_logic;
SIGNAL \REG|Mux40~1_combout\ : std_logic;
SIGNAL \REG|Mux40~0_combout\ : std_logic;
SIGNAL \REG|Mux40~3_combout\ : std_logic;
SIGNAL \REG|Mux40~2_combout\ : std_logic;
SIGNAL \REG|Mux40~4_combout\ : std_logic;
SIGNAL \REG|Mux40~10_combout\ : std_logic;
SIGNAL \REG|Mux39~8_combout\ : std_logic;
SIGNAL \REG|Mux39~7_combout\ : std_logic;
SIGNAL \REG|Mux39~5_combout\ : std_logic;
SIGNAL \REG|Mux39~6_combout\ : std_logic;
SIGNAL \REG|Mux39~9_combout\ : std_logic;
SIGNAL \REG|Mux39~1_combout\ : std_logic;
SIGNAL \REG|Mux39~3_combout\ : std_logic;
SIGNAL \REG|Mux39~0_combout\ : std_logic;
SIGNAL \REG|Mux39~2_combout\ : std_logic;
SIGNAL \REG|Mux39~4_combout\ : std_logic;
SIGNAL \REG|Mux39~10_combout\ : std_logic;
SIGNAL \REG|Mux38~6_combout\ : std_logic;
SIGNAL \REG|Mux38~5_combout\ : std_logic;
SIGNAL \REG|Mux38~7_combout\ : std_logic;
SIGNAL \REG|Mux38~8_combout\ : std_logic;
SIGNAL \REG|Mux38~9_combout\ : std_logic;
SIGNAL \REG|Mux38~3_combout\ : std_logic;
SIGNAL \REG|Mux38~0_combout\ : std_logic;
SIGNAL \REG|Mux38~2_combout\ : std_logic;
SIGNAL \REG|Mux38~1_combout\ : std_logic;
SIGNAL \REG|Mux38~4_combout\ : std_logic;
SIGNAL \REG|Mux38~10_combout\ : std_logic;
SIGNAL \REG|Mux37~8_combout\ : std_logic;
SIGNAL \REG|Mux37~6_combout\ : std_logic;
SIGNAL \REG|Mux37~7_combout\ : std_logic;
SIGNAL \REG|Mux37~5_combout\ : std_logic;
SIGNAL \REG|Mux37~9_combout\ : std_logic;
SIGNAL \REG|Mux37~2_combout\ : std_logic;
SIGNAL \REG|Mux37~3_combout\ : std_logic;
SIGNAL \REG|Mux37~1_combout\ : std_logic;
SIGNAL \REG|Mux37~0_combout\ : std_logic;
SIGNAL \REG|Mux37~4_combout\ : std_logic;
SIGNAL \REG|Mux37~10_combout\ : std_logic;
SIGNAL \REG|Mux36~2_combout\ : std_logic;
SIGNAL \REG|Mux36~0_combout\ : std_logic;
SIGNAL \REG|Mux36~1_combout\ : std_logic;
SIGNAL \REG|Mux36~3_combout\ : std_logic;
SIGNAL \REG|Mux36~4_combout\ : std_logic;
SIGNAL \REG|Mux36~7_combout\ : std_logic;
SIGNAL \REG|Mux36~6_combout\ : std_logic;
SIGNAL \REG|Mux36~8_combout\ : std_logic;
SIGNAL \REG|Mux36~5_combout\ : std_logic;
SIGNAL \REG|Mux36~9_combout\ : std_logic;
SIGNAL \REG|Mux36~10_combout\ : std_logic;
SIGNAL \REG|Mux35~3_combout\ : std_logic;
SIGNAL \REG|Mux35~1_combout\ : std_logic;
SIGNAL \REG|Mux35~2_combout\ : std_logic;
SIGNAL \REG|Mux35~0_combout\ : std_logic;
SIGNAL \REG|Mux35~4_combout\ : std_logic;
SIGNAL \REG|Mux35~8_combout\ : std_logic;
SIGNAL \REG|Mux35~7_combout\ : std_logic;
SIGNAL \REG|Mux35~6_combout\ : std_logic;
SIGNAL \REG|Mux35~5_combout\ : std_logic;
SIGNAL \REG|Mux35~9_combout\ : std_logic;
SIGNAL \REG|Mux35~10_combout\ : std_logic;
SIGNAL \REG|Mux34~1_combout\ : std_logic;
SIGNAL \REG|Mux34~3_combout\ : std_logic;
SIGNAL \REG|Mux34~0_combout\ : std_logic;
SIGNAL \REG|Mux34~2_combout\ : std_logic;
SIGNAL \REG|Mux34~4_combout\ : std_logic;
SIGNAL \REG|Mux34~7_combout\ : std_logic;
SIGNAL \REG|Mux34~6_combout\ : std_logic;
SIGNAL \REG|Mux34~8_combout\ : std_logic;
SIGNAL \REG|Mux34~5_combout\ : std_logic;
SIGNAL \REG|Mux34~9_combout\ : std_logic;
SIGNAL \REG|Mux34~10_combout\ : std_logic;
SIGNAL \REG|Mux33~8_combout\ : std_logic;
SIGNAL \REG|Mux33~5_combout\ : std_logic;
SIGNAL \REG|Mux33~6_combout\ : std_logic;
SIGNAL \REG|Mux33~7_combout\ : std_logic;
SIGNAL \REG|Mux33~9_combout\ : std_logic;
SIGNAL \REG|Mux33~1_combout\ : std_logic;
SIGNAL \REG|Mux33~0_combout\ : std_logic;
SIGNAL \REG|Mux33~3_combout\ : std_logic;
SIGNAL \REG|Mux33~2_combout\ : std_logic;
SIGNAL \REG|Mux33~4_combout\ : std_logic;
SIGNAL \REG|Mux33~10_combout\ : std_logic;
SIGNAL \REG|Mux32~7_combout\ : std_logic;
SIGNAL \REG|Mux32~8_combout\ : std_logic;
SIGNAL \REG|Mux32~5_combout\ : std_logic;
SIGNAL \REG|Mux32~6_combout\ : std_logic;
SIGNAL \REG|Mux32~9_combout\ : std_logic;
SIGNAL \REG|Mux32~2_combout\ : std_logic;
SIGNAL \REG|Mux32~3_combout\ : std_logic;
SIGNAL \REG|Mux32~0_combout\ : std_logic;
SIGNAL \REG|Mux32~1_combout\ : std_logic;
SIGNAL \REG|Mux32~4_combout\ : std_logic;
SIGNAL \REG|Mux32~10_combout\ : std_logic;
SIGNAL \PCC|PC_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ROM_COMP|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALU|ALT_INV_ALU_ResultSig~688_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~687_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~682_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~681_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~680_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~679_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~141_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~678_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~677_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~676_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~140_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[31]~139_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[31]~138_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[31]~137_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~675_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~674_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~673_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~672_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[30]~136_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[30]~135_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[30]~134_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~671_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~670_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[29]~133_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[29]~132_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[29]~131_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~669_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~668_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~667_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[28]~130_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[28]~129_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[28]~128_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~666_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~665_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~664_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[27]~127_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[27]~126_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[27]~125_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~663_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~662_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~661_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~660_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~659_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~658_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~657_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~656_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~655_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~124_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~123_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~122_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~121_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~120_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~119_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~118_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~117_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~116_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~115_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[26]~114_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~113_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~112_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~111_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~110_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~109_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~108_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~107_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~106_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~105_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~654_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~104_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~103_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~102_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~101_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~100_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[25]~99_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~98_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~97_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~96_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~95_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~94_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~93_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[23]~92_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[23]~91_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[23]~90_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~653_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~652_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~651_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~650_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~649_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~648_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~647_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~646_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~645_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~644_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~643_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~642_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~641_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[22]~89_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[22]~88_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[22]~87_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~640_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~639_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~638_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~637_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~636_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~635_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~634_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~633_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~632_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~631_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~630_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~629_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[21]~86_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[21]~85_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[21]~84_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~628_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~627_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~626_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~625_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~624_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~623_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~622_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~621_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~620_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~619_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~618_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~617_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~616_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~615_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~614_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[20]~83_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[20]~82_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[20]~81_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~613_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~612_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~611_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~610_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~609_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~608_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~607_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~606_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~605_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~604_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~603_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~602_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~601_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~600_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~599_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[19]~80_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[19]~79_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[19]~78_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~598_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~597_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~596_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~595_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~594_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~593_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~592_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~591_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~590_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~589_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~588_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~587_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~586_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~585_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~584_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~583_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~582_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~581_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[18]~77_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[18]~76_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[18]~75_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~580_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~579_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~578_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~577_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~576_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~575_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~574_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~573_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~572_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~571_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~570_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~569_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~568_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~567_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~566_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~565_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~564_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~563_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~562_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~561_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~74_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~73_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~72_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~71_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~70_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~69_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~68_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~67_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~66_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~65_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~64_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~63_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~62_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~61_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~60_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~59_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~58_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~560_combout\ : std_logic;
SIGNAL \CTL|ALT_INV_Equal17~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~559_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[17]~57_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[16]~56_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[16]~55_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[16]~54_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~558_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~557_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~556_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~555_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~554_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~553_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~552_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~551_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~550_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~549_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~548_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~547_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~546_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~545_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~544_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~543_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[15]~53_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[15]~52_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[15]~51_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~542_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~541_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~540_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~539_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~538_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~537_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~536_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~535_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~534_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~533_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~532_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~531_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~530_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~529_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~528_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~527_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~526_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~525_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~524_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~523_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[14]~50_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[14]~49_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[14]~48_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~522_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~521_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~520_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~519_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~518_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~517_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~516_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~515_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~514_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~513_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~512_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~511_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~510_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~509_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~508_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~507_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~506_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[13]~47_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[13]~46_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[13]~45_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~505_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~504_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~503_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~502_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~501_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~500_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~499_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~498_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~497_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~496_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~495_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~494_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~493_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~492_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~491_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~490_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~489_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~488_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~487_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[12]~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[12]~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[12]~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~486_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~485_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~484_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~483_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~482_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~481_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~480_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~479_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~478_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~477_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~476_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~475_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~474_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~473_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~472_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~471_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~470_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~469_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~468_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~467_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~466_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~465_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[11]~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[11]~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[11]~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~464_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~463_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~462_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~461_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~460_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~459_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~458_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~457_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~456_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~455_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~454_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~453_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~452_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~451_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~450_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~449_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~448_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~447_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~446_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~445_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~444_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[10]~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[10]~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[10]~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~443_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~442_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~441_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~440_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~439_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~438_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~437_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~436_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~435_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~434_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~433_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~432_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~431_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~430_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~429_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~428_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~427_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~426_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~425_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~424_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~423_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~422_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~421_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~420_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~419_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~418_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[9]~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[9]~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[9]~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~417_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~416_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~415_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~414_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~413_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~412_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~411_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~410_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~409_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~408_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~407_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~406_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~405_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~404_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~403_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~402_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~401_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~400_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~399_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~398_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~397_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~396_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~395_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~394_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~393_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[8]~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[8]~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[8]~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~392_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~391_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~390_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~389_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~388_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~387_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~386_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~385_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~384_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~383_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~382_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~381_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~380_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~379_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~378_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~377_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~376_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~375_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~374_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~373_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~372_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~371_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~370_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~369_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~368_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~367_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~366_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~365_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~364_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~363_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~362_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~361_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~360_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~359_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~358_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~357_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~356_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~355_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[7]~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[7]~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[7]~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~354_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~353_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~352_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~351_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~350_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~349_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~348_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~347_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~346_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~345_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~344_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~343_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~342_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~341_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~340_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~339_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~338_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~337_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~336_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~335_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~334_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~333_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~332_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~331_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~330_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~329_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~328_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~327_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~326_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~325_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~324_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~323_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~322_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~321_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~320_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~319_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~318_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[6]~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[6]~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[6]~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~317_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~316_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~315_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~314_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~313_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~312_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~311_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~310_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~309_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~308_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~307_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~306_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~305_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~304_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~303_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~302_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~301_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~300_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~299_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~298_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~297_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~296_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~295_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~294_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~293_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~292_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~291_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~290_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~289_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~288_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~287_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~286_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~285_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~284_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[5]~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[5]~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[5]~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~283_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~282_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~281_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~280_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~279_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~278_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~277_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~276_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~275_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~274_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~273_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~272_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~271_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~270_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~269_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~268_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~267_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~266_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~265_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~264_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~263_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~262_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~261_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~260_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~259_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~258_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~257_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~256_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~255_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~254_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~253_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~252_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~251_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~250_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~249_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~248_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~247_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~246_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~245_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~244_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[4]~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[4]~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[4]~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~243_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~242_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~241_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~240_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~239_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~238_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~237_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~236_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~235_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~234_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~233_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~232_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~231_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~230_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~229_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~228_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~227_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~226_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~225_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~224_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~223_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~222_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~221_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~220_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~219_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~218_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~217_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~216_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~215_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~214_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~213_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~212_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~211_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~210_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~209_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~208_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~207_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~206_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~205_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~204_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~203_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~202_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~201_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~200_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~199_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[3]~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[3]~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[3]~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~198_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~197_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~196_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~195_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~194_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~193_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~192_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~191_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~190_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~189_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~188_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~187_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~186_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~185_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~184_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~183_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~182_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~181_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~180_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~179_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~178_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~177_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~176_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~175_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~174_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~173_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~172_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~171_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~170_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~169_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~168_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~167_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~166_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~165_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~164_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~163_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[2]~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[2]~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[2]~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~162_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~161_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~160_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~159_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~158_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~157_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~156_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~155_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~154_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~153_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~152_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~151_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~150_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~149_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~148_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~147_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~146_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~145_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~144_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~143_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~142_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~141_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~140_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~139_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~138_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~137_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~136_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~135_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~134_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~133_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~132_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~131_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~130_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~129_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~128_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~127_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~126_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~125_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~124_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~123_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~122_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~121_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~120_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~119_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~118_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~117_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~116_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~115_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~114_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~113_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~112_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~111_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~110_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~109_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~108_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~107_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~106_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~105_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~104_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~103_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[1]~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[1]~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[1]~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~102_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~101_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~100_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~99_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~98_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~97_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~96_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~95_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~94_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~93_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~92_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~91_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~90_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~89_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~88_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~87_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~86_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~85_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~84_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~83_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~82_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~81_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~80_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~79_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~78_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~77_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[0]~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[0]~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[0]~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[3]~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal73~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[3]~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[0]~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~76_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~75_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~74_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~73_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~72_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~71_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~70_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~69_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~68_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~67_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~66_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~65_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~64_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~63_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~62_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~61_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~60_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~59_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~58_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~57_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~56_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~55_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~54_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~53_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~52_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~51_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~50_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~49_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~48_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~47_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~46_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~45_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal68~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal73~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal73~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal73~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[3]~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[24]~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_Result[31]~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal73~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal73~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][31]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][30]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][29]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][28]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][27]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][26]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][25]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][24]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][23]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][22]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][21]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][20]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][19]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][18]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][17]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][16]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][15]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][14]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][13]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][12]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][11]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][10]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][9]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][5]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][4]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][3]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][2]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][1]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][0]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][0]~q\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~689_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ALU_ResultSig~683_combout\ : std_logic;
SIGNAL \ALT_INV_Add0~118_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~114_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~110_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~106_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~102_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~98_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~94_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~90_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~86_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~82_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~78_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~74_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~70_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~66_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~62_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~58_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~54_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~50_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~46_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~42_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~38_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~34_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~30_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~26_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~22_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~18_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~14_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~10_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~6_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~2_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \ALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][8]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[4][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[15][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[14][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[13][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[12][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[11][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[10][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[9][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[8][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[31][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[27][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[23][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[19][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[30][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[26][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[22][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[18][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[29][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[25][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[21][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[17][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[28][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[24][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[20][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[16][7]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~10_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~9_combout\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[3][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[2][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[1][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[0][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \REG|ALT_INV_registers[7][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[6][6]~q\ : std_logic;
SIGNAL \REG|ALT_INV_registers[5][6]~q\ : std_logic;

BEGIN

ww_reset <= reset;
ww_slow_clock <= slow_clock;
ww_fast_clock <= fast_clock;
PC_out <= ww_PC_out;
Instruction_out <= ww_Instruction_out;
Read_reg1_out <= ww_Read_reg1_out;
Read_reg2_out <= ww_Read_reg2_out;
Write_reg_out <= ww_Write_reg_out;
Read_data1_out <= ww_Read_data1_out;
Read_data2_out <= ww_Read_data2_out;
Write_data_out <= ww_Write_data_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Add0~22_sumout\ & \Add0~18_sumout\ & \Add0~14_sumout\ & \Add0~10_sumout\ & \Add0~6_sumout\ & \Add0~2_sumout\ & \~GND~combout\ & \~GND~combout\);

\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(11) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(12) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(14) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(26) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(27) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(28) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(29) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(30) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\ROM_COMP|altsyncram_component|auto_generated|q_a\(31) <= \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\ALU|ALT_INV_ALU_ResultSig~688_combout\ <= NOT \ALU|ALU_ResultSig~688_combout\;
\ALU|ALT_INV_ALU_ResultSig~687_combout\ <= NOT \ALU|ALU_ResultSig~687_combout\;
\ALU|ALT_INV_ALU_ResultSig~682_combout\ <= NOT \ALU|ALU_ResultSig~682_combout\;
\ALU|ALT_INV_ALU_ResultSig~681_combout\ <= NOT \ALU|ALU_ResultSig~681_combout\;
\ALU|ALT_INV_ALU_ResultSig~680_combout\ <= NOT \ALU|ALU_ResultSig~680_combout\;
\ALU|ALT_INV_ALU_ResultSig~679_combout\ <= NOT \ALU|ALU_ResultSig~679_combout\;
\ALU|ALT_INV_ALU_Result[17]~141_combout\ <= NOT \ALU|ALU_Result[17]~141_combout\;
\ALU|ALT_INV_ALU_ResultSig~678_combout\ <= NOT \ALU|ALU_ResultSig~678_combout\;
\ALU|ALT_INV_ALU_ResultSig~677_combout\ <= NOT \ALU|ALU_ResultSig~677_combout\;
\ALU|ALT_INV_ALU_ResultSig~676_combout\ <= NOT \ALU|ALU_ResultSig~676_combout\;
\ALU|ALT_INV_ALU_Result[25]~140_combout\ <= NOT \ALU|ALU_Result[25]~140_combout\;
\ALU|ALT_INV_ALU_Result[31]~139_combout\ <= NOT \ALU|ALU_Result[31]~139_combout\;
\ALU|ALT_INV_ALU_Result[31]~138_combout\ <= NOT \ALU|ALU_Result[31]~138_combout\;
\ALU|ALT_INV_ALU_Result[31]~137_combout\ <= NOT \ALU|ALU_Result[31]~137_combout\;
\ALU|ALT_INV_ALU_ResultSig~675_combout\ <= NOT \ALU|ALU_ResultSig~675_combout\;
\ALU|ALT_INV_ALU_ResultSig~674_combout\ <= NOT \ALU|ALU_ResultSig~674_combout\;
\ALU|ALT_INV_ALU_ResultSig~673_combout\ <= NOT \ALU|ALU_ResultSig~673_combout\;
\ALU|ALT_INV_ALU_ResultSig~672_combout\ <= NOT \ALU|ALU_ResultSig~672_combout\;
\ALU|ALT_INV_ALU_Result[30]~136_combout\ <= NOT \ALU|ALU_Result[30]~136_combout\;
\ALU|ALT_INV_ALU_Result[30]~135_combout\ <= NOT \ALU|ALU_Result[30]~135_combout\;
\ALU|ALT_INV_ALU_Result[30]~134_combout\ <= NOT \ALU|ALU_Result[30]~134_combout\;
\ALU|ALT_INV_ALU_ResultSig~671_combout\ <= NOT \ALU|ALU_ResultSig~671_combout\;
\ALU|ALT_INV_ALU_ResultSig~670_combout\ <= NOT \ALU|ALU_ResultSig~670_combout\;
\ALU|ALT_INV_ALU_Result[29]~133_combout\ <= NOT \ALU|ALU_Result[29]~133_combout\;
\ALU|ALT_INV_ALU_Result[29]~132_combout\ <= NOT \ALU|ALU_Result[29]~132_combout\;
\ALU|ALT_INV_ALU_Result[29]~131_combout\ <= NOT \ALU|ALU_Result[29]~131_combout\;
\ALU|ALT_INV_ALU_ResultSig~669_combout\ <= NOT \ALU|ALU_ResultSig~669_combout\;
\ALU|ALT_INV_ALU_ResultSig~668_combout\ <= NOT \ALU|ALU_ResultSig~668_combout\;
\ALU|ALT_INV_ALU_ResultSig~667_combout\ <= NOT \ALU|ALU_ResultSig~667_combout\;
\ALU|ALT_INV_ALU_Result[28]~130_combout\ <= NOT \ALU|ALU_Result[28]~130_combout\;
\ALU|ALT_INV_ALU_Result[28]~129_combout\ <= NOT \ALU|ALU_Result[28]~129_combout\;
\ALU|ALT_INV_ALU_Result[28]~128_combout\ <= NOT \ALU|ALU_Result[28]~128_combout\;
\ALU|ALT_INV_ALU_ResultSig~666_combout\ <= NOT \ALU|ALU_ResultSig~666_combout\;
\ALU|ALT_INV_ALU_ResultSig~665_combout\ <= NOT \ALU|ALU_ResultSig~665_combout\;
\ALU|ALT_INV_ALU_ResultSig~664_combout\ <= NOT \ALU|ALU_ResultSig~664_combout\;
\ALU|ALT_INV_ALU_Result[27]~127_combout\ <= NOT \ALU|ALU_Result[27]~127_combout\;
\ALU|ALT_INV_ALU_Result[27]~126_combout\ <= NOT \ALU|ALU_Result[27]~126_combout\;
\ALU|ALT_INV_ALU_Result[27]~125_combout\ <= NOT \ALU|ALU_Result[27]~125_combout\;
\ALU|ALT_INV_ALU_ResultSig~663_combout\ <= NOT \ALU|ALU_ResultSig~663_combout\;
\ALU|ALT_INV_ALU_ResultSig~662_combout\ <= NOT \ALU|ALU_ResultSig~662_combout\;
\ALU|ALT_INV_ALU_ResultSig~661_combout\ <= NOT \ALU|ALU_ResultSig~661_combout\;
\ALU|ALT_INV_ALU_ResultSig~660_combout\ <= NOT \ALU|ALU_ResultSig~660_combout\;
\ALU|ALT_INV_ALU_ResultSig~659_combout\ <= NOT \ALU|ALU_ResultSig~659_combout\;
\ALU|ALT_INV_ALU_ResultSig~658_combout\ <= NOT \ALU|ALU_ResultSig~658_combout\;
\ALU|ALT_INV_ALU_ResultSig~657_combout\ <= NOT \ALU|ALU_ResultSig~657_combout\;
\ALU|ALT_INV_ALU_ResultSig~656_combout\ <= NOT \ALU|ALU_ResultSig~656_combout\;
\ALU|ALT_INV_ALU_ResultSig~655_combout\ <= NOT \ALU|ALU_ResultSig~655_combout\;
\ALU|ALT_INV_ALU_Result[26]~124_combout\ <= NOT \ALU|ALU_Result[26]~124_combout\;
\ALU|ALT_INV_ALU_Result[26]~123_combout\ <= NOT \ALU|ALU_Result[26]~123_combout\;
\ALU|ALT_INV_ALU_Result[26]~122_combout\ <= NOT \ALU|ALU_Result[26]~122_combout\;
\ALU|ALT_INV_ALU_Result[26]~121_combout\ <= NOT \ALU|ALU_Result[26]~121_combout\;
\ALU|ALT_INV_ALU_Result[26]~120_combout\ <= NOT \ALU|ALU_Result[26]~120_combout\;
\ALU|ALT_INV_ALU_Result[26]~119_combout\ <= NOT \ALU|ALU_Result[26]~119_combout\;
\ALU|ALT_INV_ALU_Result[26]~118_combout\ <= NOT \ALU|ALU_Result[26]~118_combout\;
\ALU|ALT_INV_ALU_Result[26]~117_combout\ <= NOT \ALU|ALU_Result[26]~117_combout\;
\ALU|ALT_INV_ALU_Result[26]~116_combout\ <= NOT \ALU|ALU_Result[26]~116_combout\;
\ALU|ALT_INV_ALU_Result[26]~115_combout\ <= NOT \ALU|ALU_Result[26]~115_combout\;
\ALU|ALT_INV_ALU_Result[26]~114_combout\ <= NOT \ALU|ALU_Result[26]~114_combout\;
\ALU|ALT_INV_ALU_Result[25]~113_combout\ <= NOT \ALU|ALU_Result[25]~113_combout\;
\ALU|ALT_INV_ALU_Result[25]~112_combout\ <= NOT \ALU|ALU_Result[25]~112_combout\;
\ALU|ALT_INV_ALU_Result[25]~111_combout\ <= NOT \ALU|ALU_Result[25]~111_combout\;
\ALU|ALT_INV_ALU_Result[25]~110_combout\ <= NOT \ALU|ALU_Result[25]~110_combout\;
\ALU|ALT_INV_ALU_Result[25]~109_combout\ <= NOT \ALU|ALU_Result[25]~109_combout\;
\ALU|ALT_INV_ALU_Result[25]~108_combout\ <= NOT \ALU|ALU_Result[25]~108_combout\;
\ALU|ALT_INV_ALU_Result[25]~107_combout\ <= NOT \ALU|ALU_Result[25]~107_combout\;
\ALU|ALT_INV_ALU_Result[25]~106_combout\ <= NOT \ALU|ALU_Result[25]~106_combout\;
\ALU|ALT_INV_ALU_Result[25]~105_combout\ <= NOT \ALU|ALU_Result[25]~105_combout\;
\ALU|ALT_INV_ALU_ResultSig~654_combout\ <= NOT \ALU|ALU_ResultSig~654_combout\;
\ALU|ALT_INV_ALU_Result[25]~104_combout\ <= NOT \ALU|ALU_Result[25]~104_combout\;
\ALU|ALT_INV_ALU_Result[25]~103_combout\ <= NOT \ALU|ALU_Result[25]~103_combout\;
\ALU|ALT_INV_ALU_Result[24]~102_combout\ <= NOT \ALU|ALU_Result[24]~102_combout\;
\ALU|ALT_INV_ALU_Result[24]~101_combout\ <= NOT \ALU|ALU_Result[24]~101_combout\;
\ALU|ALT_INV_ALU_Result[24]~100_combout\ <= NOT \ALU|ALU_Result[24]~100_combout\;
\ALU|ALT_INV_ALU_Result[25]~99_combout\ <= NOT \ALU|ALU_Result[25]~99_combout\;
\ALU|ALT_INV_ALU_Result[24]~98_combout\ <= NOT \ALU|ALU_Result[24]~98_combout\;
\ALU|ALT_INV_ALU_Result[24]~97_combout\ <= NOT \ALU|ALU_Result[24]~97_combout\;
\ALU|ALT_INV_ALU_Result[24]~96_combout\ <= NOT \ALU|ALU_Result[24]~96_combout\;
\ALU|ALT_INV_ALU_Result[24]~95_combout\ <= NOT \ALU|ALU_Result[24]~95_combout\;
\ALU|ALT_INV_ALU_Result[24]~94_combout\ <= NOT \ALU|ALU_Result[24]~94_combout\;
\ALU|ALT_INV_ALU_Result[24]~93_combout\ <= NOT \ALU|ALU_Result[24]~93_combout\;
\ALU|ALT_INV_ALU_Result[23]~92_combout\ <= NOT \ALU|ALU_Result[23]~92_combout\;
\ALU|ALT_INV_ALU_Result[23]~91_combout\ <= NOT \ALU|ALU_Result[23]~91_combout\;
\ALU|ALT_INV_ALU_Result[23]~90_combout\ <= NOT \ALU|ALU_Result[23]~90_combout\;
\ALU|ALT_INV_ALU_ResultSig~653_combout\ <= NOT \ALU|ALU_ResultSig~653_combout\;
\ALU|ALT_INV_ALU_ResultSig~652_combout\ <= NOT \ALU|ALU_ResultSig~652_combout\;
\ALU|ALT_INV_ALU_ResultSig~651_combout\ <= NOT \ALU|ALU_ResultSig~651_combout\;
\ALU|ALT_INV_ALU_ResultSig~650_combout\ <= NOT \ALU|ALU_ResultSig~650_combout\;
\ALU|ALT_INV_ALU_ResultSig~649_combout\ <= NOT \ALU|ALU_ResultSig~649_combout\;
\ALU|ALT_INV_ALU_ResultSig~648_combout\ <= NOT \ALU|ALU_ResultSig~648_combout\;
\ALU|ALT_INV_ALU_ResultSig~647_combout\ <= NOT \ALU|ALU_ResultSig~647_combout\;
\ALU|ALT_INV_ALU_ResultSig~646_combout\ <= NOT \ALU|ALU_ResultSig~646_combout\;
\ALU|ALT_INV_ALU_ResultSig~645_combout\ <= NOT \ALU|ALU_ResultSig~645_combout\;
\ALU|ALT_INV_ALU_ResultSig~644_combout\ <= NOT \ALU|ALU_ResultSig~644_combout\;
\ALU|ALT_INV_ALU_ResultSig~643_combout\ <= NOT \ALU|ALU_ResultSig~643_combout\;
\ALU|ALT_INV_ALU_ResultSig~642_combout\ <= NOT \ALU|ALU_ResultSig~642_combout\;
\ALU|ALT_INV_ALU_ResultSig~641_combout\ <= NOT \ALU|ALU_ResultSig~641_combout\;
\ALU|ALT_INV_ALU_Result[22]~89_combout\ <= NOT \ALU|ALU_Result[22]~89_combout\;
\ALU|ALT_INV_ALU_Result[22]~88_combout\ <= NOT \ALU|ALU_Result[22]~88_combout\;
\ALU|ALT_INV_ALU_Result[22]~87_combout\ <= NOT \ALU|ALU_Result[22]~87_combout\;
\ALU|ALT_INV_ALU_ResultSig~640_combout\ <= NOT \ALU|ALU_ResultSig~640_combout\;
\ALU|ALT_INV_ALU_ResultSig~639_combout\ <= NOT \ALU|ALU_ResultSig~639_combout\;
\ALU|ALT_INV_ALU_ResultSig~638_combout\ <= NOT \ALU|ALU_ResultSig~638_combout\;
\ALU|ALT_INV_ALU_ResultSig~637_combout\ <= NOT \ALU|ALU_ResultSig~637_combout\;
\ALU|ALT_INV_ALU_ResultSig~636_combout\ <= NOT \ALU|ALU_ResultSig~636_combout\;
\ALU|ALT_INV_ALU_ResultSig~635_combout\ <= NOT \ALU|ALU_ResultSig~635_combout\;
\ALU|ALT_INV_ALU_ResultSig~634_combout\ <= NOT \ALU|ALU_ResultSig~634_combout\;
\ALU|ALT_INV_ALU_ResultSig~633_combout\ <= NOT \ALU|ALU_ResultSig~633_combout\;
\ALU|ALT_INV_ALU_ResultSig~632_combout\ <= NOT \ALU|ALU_ResultSig~632_combout\;
\ALU|ALT_INV_ALU_ResultSig~631_combout\ <= NOT \ALU|ALU_ResultSig~631_combout\;
\ALU|ALT_INV_ALU_ResultSig~630_combout\ <= NOT \ALU|ALU_ResultSig~630_combout\;
\ALU|ALT_INV_ALU_ResultSig~629_combout\ <= NOT \ALU|ALU_ResultSig~629_combout\;
\ALU|ALT_INV_ALU_Result[21]~86_combout\ <= NOT \ALU|ALU_Result[21]~86_combout\;
\ALU|ALT_INV_ALU_Result[21]~85_combout\ <= NOT \ALU|ALU_Result[21]~85_combout\;
\ALU|ALT_INV_ALU_Result[21]~84_combout\ <= NOT \ALU|ALU_Result[21]~84_combout\;
\ALU|ALT_INV_ALU_ResultSig~628_combout\ <= NOT \ALU|ALU_ResultSig~628_combout\;
\ALU|ALT_INV_ALU_ResultSig~627_combout\ <= NOT \ALU|ALU_ResultSig~627_combout\;
\ALU|ALT_INV_ALU_ResultSig~626_combout\ <= NOT \ALU|ALU_ResultSig~626_combout\;
\ALU|ALT_INV_ALU_ResultSig~625_combout\ <= NOT \ALU|ALU_ResultSig~625_combout\;
\ALU|ALT_INV_ALU_ResultSig~624_combout\ <= NOT \ALU|ALU_ResultSig~624_combout\;
\ALU|ALT_INV_ALU_ResultSig~623_combout\ <= NOT \ALU|ALU_ResultSig~623_combout\;
\ALU|ALT_INV_ALU_ResultSig~622_combout\ <= NOT \ALU|ALU_ResultSig~622_combout\;
\ALU|ALT_INV_ALU_ResultSig~621_combout\ <= NOT \ALU|ALU_ResultSig~621_combout\;
\ALU|ALT_INV_ALU_ResultSig~620_combout\ <= NOT \ALU|ALU_ResultSig~620_combout\;
\ALU|ALT_INV_ALU_ResultSig~619_combout\ <= NOT \ALU|ALU_ResultSig~619_combout\;
\ALU|ALT_INV_ALU_ResultSig~618_combout\ <= NOT \ALU|ALU_ResultSig~618_combout\;
\ALU|ALT_INV_ALU_ResultSig~617_combout\ <= NOT \ALU|ALU_ResultSig~617_combout\;
\ALU|ALT_INV_ALU_ResultSig~616_combout\ <= NOT \ALU|ALU_ResultSig~616_combout\;
\ALU|ALT_INV_ALU_ResultSig~615_combout\ <= NOT \ALU|ALU_ResultSig~615_combout\;
\ALU|ALT_INV_ALU_ResultSig~614_combout\ <= NOT \ALU|ALU_ResultSig~614_combout\;
\ALU|ALT_INV_ALU_Result[20]~83_combout\ <= NOT \ALU|ALU_Result[20]~83_combout\;
\ALU|ALT_INV_ALU_Result[20]~82_combout\ <= NOT \ALU|ALU_Result[20]~82_combout\;
\ALU|ALT_INV_ALU_Result[20]~81_combout\ <= NOT \ALU|ALU_Result[20]~81_combout\;
\ALU|ALT_INV_ALU_ResultSig~613_combout\ <= NOT \ALU|ALU_ResultSig~613_combout\;
\ALU|ALT_INV_ALU_ResultSig~612_combout\ <= NOT \ALU|ALU_ResultSig~612_combout\;
\ALU|ALT_INV_ALU_ResultSig~611_combout\ <= NOT \ALU|ALU_ResultSig~611_combout\;
\ALU|ALT_INV_ALU_ResultSig~610_combout\ <= NOT \ALU|ALU_ResultSig~610_combout\;
\ALU|ALT_INV_ALU_ResultSig~609_combout\ <= NOT \ALU|ALU_ResultSig~609_combout\;
\ALU|ALT_INV_ALU_ResultSig~608_combout\ <= NOT \ALU|ALU_ResultSig~608_combout\;
\ALU|ALT_INV_ALU_ResultSig~607_combout\ <= NOT \ALU|ALU_ResultSig~607_combout\;
\ALU|ALT_INV_ALU_ResultSig~606_combout\ <= NOT \ALU|ALU_ResultSig~606_combout\;
\ALU|ALT_INV_ALU_ResultSig~605_combout\ <= NOT \ALU|ALU_ResultSig~605_combout\;
\ALU|ALT_INV_ALU_ResultSig~604_combout\ <= NOT \ALU|ALU_ResultSig~604_combout\;
\ALU|ALT_INV_ALU_ResultSig~603_combout\ <= NOT \ALU|ALU_ResultSig~603_combout\;
\ALU|ALT_INV_ALU_ResultSig~602_combout\ <= NOT \ALU|ALU_ResultSig~602_combout\;
\ALU|ALT_INV_ALU_ResultSig~601_combout\ <= NOT \ALU|ALU_ResultSig~601_combout\;
\ALU|ALT_INV_ALU_ResultSig~600_combout\ <= NOT \ALU|ALU_ResultSig~600_combout\;
\ALU|ALT_INV_ALU_ResultSig~599_combout\ <= NOT \ALU|ALU_ResultSig~599_combout\;
\ALU|ALT_INV_ALU_Result[19]~80_combout\ <= NOT \ALU|ALU_Result[19]~80_combout\;
\ALU|ALT_INV_ALU_Result[19]~79_combout\ <= NOT \ALU|ALU_Result[19]~79_combout\;
\ALU|ALT_INV_ALU_Result[19]~78_combout\ <= NOT \ALU|ALU_Result[19]~78_combout\;
\ALU|ALT_INV_ALU_ResultSig~598_combout\ <= NOT \ALU|ALU_ResultSig~598_combout\;
\ALU|ALT_INV_ALU_ResultSig~597_combout\ <= NOT \ALU|ALU_ResultSig~597_combout\;
\ALU|ALT_INV_ALU_ResultSig~596_combout\ <= NOT \ALU|ALU_ResultSig~596_combout\;
\ALU|ALT_INV_ALU_ResultSig~595_combout\ <= NOT \ALU|ALU_ResultSig~595_combout\;
\ALU|ALT_INV_ALU_ResultSig~594_combout\ <= NOT \ALU|ALU_ResultSig~594_combout\;
\ALU|ALT_INV_ALU_ResultSig~593_combout\ <= NOT \ALU|ALU_ResultSig~593_combout\;
\ALU|ALT_INV_ALU_ResultSig~592_combout\ <= NOT \ALU|ALU_ResultSig~592_combout\;
\ALU|ALT_INV_ALU_ResultSig~591_combout\ <= NOT \ALU|ALU_ResultSig~591_combout\;
\ALU|ALT_INV_ALU_ResultSig~590_combout\ <= NOT \ALU|ALU_ResultSig~590_combout\;
\ALU|ALT_INV_ALU_ResultSig~589_combout\ <= NOT \ALU|ALU_ResultSig~589_combout\;
\ALU|ALT_INV_ALU_ResultSig~588_combout\ <= NOT \ALU|ALU_ResultSig~588_combout\;
\ALU|ALT_INV_ALU_ResultSig~587_combout\ <= NOT \ALU|ALU_ResultSig~587_combout\;
\ALU|ALT_INV_ALU_ResultSig~586_combout\ <= NOT \ALU|ALU_ResultSig~586_combout\;
\ALU|ALT_INV_ALU_ResultSig~585_combout\ <= NOT \ALU|ALU_ResultSig~585_combout\;
\ALU|ALT_INV_ALU_ResultSig~584_combout\ <= NOT \ALU|ALU_ResultSig~584_combout\;
\ALU|ALT_INV_ALU_ResultSig~583_combout\ <= NOT \ALU|ALU_ResultSig~583_combout\;
\ALU|ALT_INV_ALU_ResultSig~582_combout\ <= NOT \ALU|ALU_ResultSig~582_combout\;
\ALU|ALT_INV_ALU_ResultSig~581_combout\ <= NOT \ALU|ALU_ResultSig~581_combout\;
\ALU|ALT_INV_ALU_Result[18]~77_combout\ <= NOT \ALU|ALU_Result[18]~77_combout\;
\ALU|ALT_INV_ALU_Result[18]~76_combout\ <= NOT \ALU|ALU_Result[18]~76_combout\;
\ALU|ALT_INV_ALU_Result[18]~75_combout\ <= NOT \ALU|ALU_Result[18]~75_combout\;
\ALU|ALT_INV_ALU_ResultSig~580_combout\ <= NOT \ALU|ALU_ResultSig~580_combout\;
\ALU|ALT_INV_ALU_ResultSig~579_combout\ <= NOT \ALU|ALU_ResultSig~579_combout\;
\ALU|ALT_INV_ALU_ResultSig~578_combout\ <= NOT \ALU|ALU_ResultSig~578_combout\;
\ALU|ALT_INV_ALU_ResultSig~577_combout\ <= NOT \ALU|ALU_ResultSig~577_combout\;
\ALU|ALT_INV_ALU_ResultSig~576_combout\ <= NOT \ALU|ALU_ResultSig~576_combout\;
\ALU|ALT_INV_ALU_ResultSig~575_combout\ <= NOT \ALU|ALU_ResultSig~575_combout\;
\ALU|ALT_INV_ALU_ResultSig~574_combout\ <= NOT \ALU|ALU_ResultSig~574_combout\;
\ALU|ALT_INV_ALU_ResultSig~573_combout\ <= NOT \ALU|ALU_ResultSig~573_combout\;
\ALU|ALT_INV_ALU_ResultSig~572_combout\ <= NOT \ALU|ALU_ResultSig~572_combout\;
\ALU|ALT_INV_ALU_ResultSig~571_combout\ <= NOT \ALU|ALU_ResultSig~571_combout\;
\ALU|ALT_INV_ALU_ResultSig~570_combout\ <= NOT \ALU|ALU_ResultSig~570_combout\;
\ALU|ALT_INV_ALU_ResultSig~569_combout\ <= NOT \ALU|ALU_ResultSig~569_combout\;
\ALU|ALT_INV_ALU_ResultSig~568_combout\ <= NOT \ALU|ALU_ResultSig~568_combout\;
\ALU|ALT_INV_ALU_ResultSig~567_combout\ <= NOT \ALU|ALU_ResultSig~567_combout\;
\ALU|ALT_INV_ALU_ResultSig~566_combout\ <= NOT \ALU|ALU_ResultSig~566_combout\;
\ALU|ALT_INV_ALU_ResultSig~565_combout\ <= NOT \ALU|ALU_ResultSig~565_combout\;
\ALU|ALT_INV_ALU_ResultSig~564_combout\ <= NOT \ALU|ALU_ResultSig~564_combout\;
\ALU|ALT_INV_ALU_ResultSig~563_combout\ <= NOT \ALU|ALU_ResultSig~563_combout\;
\ALU|ALT_INV_ALU_ResultSig~562_combout\ <= NOT \ALU|ALU_ResultSig~562_combout\;
\ALU|ALT_INV_ALU_ResultSig~561_combout\ <= NOT \ALU|ALU_ResultSig~561_combout\;
\ALU|ALT_INV_ALU_Result[17]~74_combout\ <= NOT \ALU|ALU_Result[17]~74_combout\;
\ALU|ALT_INV_ALU_Result[17]~73_combout\ <= NOT \ALU|ALU_Result[17]~73_combout\;
\ALU|ALT_INV_ALU_Result[17]~72_combout\ <= NOT \ALU|ALU_Result[17]~72_combout\;
\ALU|ALT_INV_ALU_Result[17]~71_combout\ <= NOT \ALU|ALU_Result[17]~71_combout\;
\ALU|ALT_INV_ALU_Result[17]~70_combout\ <= NOT \ALU|ALU_Result[17]~70_combout\;
\ALU|ALT_INV_ALU_Result[17]~69_combout\ <= NOT \ALU|ALU_Result[17]~69_combout\;
\ALU|ALT_INV_ALU_Result[17]~68_combout\ <= NOT \ALU|ALU_Result[17]~68_combout\;
\ALU|ALT_INV_ALU_Result[17]~67_combout\ <= NOT \ALU|ALU_Result[17]~67_combout\;
\ALU|ALT_INV_ALU_Result[17]~66_combout\ <= NOT \ALU|ALU_Result[17]~66_combout\;
\ALU|ALT_INV_ALU_Result[17]~65_combout\ <= NOT \ALU|ALU_Result[17]~65_combout\;
\ALU|ALT_INV_ALU_Result[17]~64_combout\ <= NOT \ALU|ALU_Result[17]~64_combout\;
\ALU|ALT_INV_ALU_Result[17]~63_combout\ <= NOT \ALU|ALU_Result[17]~63_combout\;
\ALU|ALT_INV_ALU_Result[17]~62_combout\ <= NOT \ALU|ALU_Result[17]~62_combout\;
\ALU|ALT_INV_ALU_Result[17]~61_combout\ <= NOT \ALU|ALU_Result[17]~61_combout\;
\ALU|ALT_INV_ALU_Result[17]~60_combout\ <= NOT \ALU|ALU_Result[17]~60_combout\;
\ALU|ALT_INV_ALU_Result[17]~59_combout\ <= NOT \ALU|ALU_Result[17]~59_combout\;
\ALU|ALT_INV_ALU_Result[17]~58_combout\ <= NOT \ALU|ALU_Result[17]~58_combout\;
\ALU|ALT_INV_ALU_ResultSig~560_combout\ <= NOT \ALU|ALU_ResultSig~560_combout\;
\CTL|ALT_INV_Equal17~0_combout\ <= NOT \CTL|Equal17~0_combout\;
\ALU|ALT_INV_ALU_ResultSig~559_combout\ <= NOT \ALU|ALU_ResultSig~559_combout\;
\ALU|ALT_INV_ALU_Result[17]~57_combout\ <= NOT \ALU|ALU_Result[17]~57_combout\;
\ALU|ALT_INV_ALU_Result[16]~56_combout\ <= NOT \ALU|ALU_Result[16]~56_combout\;
\ALU|ALT_INV_ALU_Result[16]~55_combout\ <= NOT \ALU|ALU_Result[16]~55_combout\;
\ALU|ALT_INV_ALU_Result[16]~54_combout\ <= NOT \ALU|ALU_Result[16]~54_combout\;
\ALU|ALT_INV_ALU_ResultSig~558_combout\ <= NOT \ALU|ALU_ResultSig~558_combout\;
\ALU|ALT_INV_ALU_ResultSig~557_combout\ <= NOT \ALU|ALU_ResultSig~557_combout\;
\ALU|ALT_INV_ALU_ResultSig~556_combout\ <= NOT \ALU|ALU_ResultSig~556_combout\;
\ALU|ALT_INV_ALU_ResultSig~555_combout\ <= NOT \ALU|ALU_ResultSig~555_combout\;
\ALU|ALT_INV_ALU_ResultSig~554_combout\ <= NOT \ALU|ALU_ResultSig~554_combout\;
\ALU|ALT_INV_ALU_ResultSig~553_combout\ <= NOT \ALU|ALU_ResultSig~553_combout\;
\ALU|ALT_INV_ALU_ResultSig~552_combout\ <= NOT \ALU|ALU_ResultSig~552_combout\;
\ALU|ALT_INV_ALU_ResultSig~551_combout\ <= NOT \ALU|ALU_ResultSig~551_combout\;
\ALU|ALT_INV_ALU_ResultSig~550_combout\ <= NOT \ALU|ALU_ResultSig~550_combout\;
\ALU|ALT_INV_ALU_ResultSig~549_combout\ <= NOT \ALU|ALU_ResultSig~549_combout\;
\ALU|ALT_INV_ALU_ResultSig~548_combout\ <= NOT \ALU|ALU_ResultSig~548_combout\;
\ALU|ALT_INV_ALU_ResultSig~547_combout\ <= NOT \ALU|ALU_ResultSig~547_combout\;
\ALU|ALT_INV_ALU_ResultSig~546_combout\ <= NOT \ALU|ALU_ResultSig~546_combout\;
\ALU|ALT_INV_ALU_ResultSig~545_combout\ <= NOT \ALU|ALU_ResultSig~545_combout\;
\ALU|ALT_INV_ALU_ResultSig~544_combout\ <= NOT \ALU|ALU_ResultSig~544_combout\;
\ALU|ALT_INV_ALU_ResultSig~543_combout\ <= NOT \ALU|ALU_ResultSig~543_combout\;
\ALU|ALT_INV_ALU_Result[15]~53_combout\ <= NOT \ALU|ALU_Result[15]~53_combout\;
\ALU|ALT_INV_ALU_Result[15]~52_combout\ <= NOT \ALU|ALU_Result[15]~52_combout\;
\ALU|ALT_INV_ALU_Result[15]~51_combout\ <= NOT \ALU|ALU_Result[15]~51_combout\;
\ALU|ALT_INV_ALU_ResultSig~542_combout\ <= NOT \ALU|ALU_ResultSig~542_combout\;
\ALU|ALT_INV_ALU_ResultSig~541_combout\ <= NOT \ALU|ALU_ResultSig~541_combout\;
\ALU|ALT_INV_ALU_ResultSig~540_combout\ <= NOT \ALU|ALU_ResultSig~540_combout\;
\ALU|ALT_INV_ALU_ResultSig~539_combout\ <= NOT \ALU|ALU_ResultSig~539_combout\;
\ALU|ALT_INV_ALU_ResultSig~538_combout\ <= NOT \ALU|ALU_ResultSig~538_combout\;
\ALU|ALT_INV_ALU_ResultSig~537_combout\ <= NOT \ALU|ALU_ResultSig~537_combout\;
\ALU|ALT_INV_ALU_ResultSig~536_combout\ <= NOT \ALU|ALU_ResultSig~536_combout\;
\ALU|ALT_INV_ALU_ResultSig~535_combout\ <= NOT \ALU|ALU_ResultSig~535_combout\;
\ALU|ALT_INV_ALU_ResultSig~534_combout\ <= NOT \ALU|ALU_ResultSig~534_combout\;
\ALU|ALT_INV_ALU_ResultSig~533_combout\ <= NOT \ALU|ALU_ResultSig~533_combout\;
\ALU|ALT_INV_ALU_ResultSig~532_combout\ <= NOT \ALU|ALU_ResultSig~532_combout\;
\ALU|ALT_INV_ALU_ResultSig~531_combout\ <= NOT \ALU|ALU_ResultSig~531_combout\;
\ALU|ALT_INV_ALU_ResultSig~530_combout\ <= NOT \ALU|ALU_ResultSig~530_combout\;
\ALU|ALT_INV_ALU_ResultSig~529_combout\ <= NOT \ALU|ALU_ResultSig~529_combout\;
\ALU|ALT_INV_ALU_ResultSig~528_combout\ <= NOT \ALU|ALU_ResultSig~528_combout\;
\ALU|ALT_INV_ALU_ResultSig~527_combout\ <= NOT \ALU|ALU_ResultSig~527_combout\;
\ALU|ALT_INV_ALU_ResultSig~526_combout\ <= NOT \ALU|ALU_ResultSig~526_combout\;
\ALU|ALT_INV_ALU_ResultSig~525_combout\ <= NOT \ALU|ALU_ResultSig~525_combout\;
\ALU|ALT_INV_ALU_ResultSig~524_combout\ <= NOT \ALU|ALU_ResultSig~524_combout\;
\ALU|ALT_INV_ALU_ResultSig~523_combout\ <= NOT \ALU|ALU_ResultSig~523_combout\;
\ALU|ALT_INV_ALU_Result[14]~50_combout\ <= NOT \ALU|ALU_Result[14]~50_combout\;
\ALU|ALT_INV_ALU_Result[14]~49_combout\ <= NOT \ALU|ALU_Result[14]~49_combout\;
\ALU|ALT_INV_ALU_Result[14]~48_combout\ <= NOT \ALU|ALU_Result[14]~48_combout\;
\ALU|ALT_INV_ALU_ResultSig~522_combout\ <= NOT \ALU|ALU_ResultSig~522_combout\;
\ALU|ALT_INV_ALU_ResultSig~521_combout\ <= NOT \ALU|ALU_ResultSig~521_combout\;
\ALU|ALT_INV_ALU_ResultSig~520_combout\ <= NOT \ALU|ALU_ResultSig~520_combout\;
\ALU|ALT_INV_ALU_ResultSig~519_combout\ <= NOT \ALU|ALU_ResultSig~519_combout\;
\ALU|ALT_INV_ALU_ResultSig~518_combout\ <= NOT \ALU|ALU_ResultSig~518_combout\;
\ALU|ALT_INV_ALU_ResultSig~517_combout\ <= NOT \ALU|ALU_ResultSig~517_combout\;
\ALU|ALT_INV_ALU_ResultSig~516_combout\ <= NOT \ALU|ALU_ResultSig~516_combout\;
\ALU|ALT_INV_ALU_ResultSig~515_combout\ <= NOT \ALU|ALU_ResultSig~515_combout\;
\ALU|ALT_INV_ALU_ResultSig~514_combout\ <= NOT \ALU|ALU_ResultSig~514_combout\;
\ALU|ALT_INV_ALU_ResultSig~513_combout\ <= NOT \ALU|ALU_ResultSig~513_combout\;
\ALU|ALT_INV_ALU_ResultSig~512_combout\ <= NOT \ALU|ALU_ResultSig~512_combout\;
\ALU|ALT_INV_ALU_ResultSig~511_combout\ <= NOT \ALU|ALU_ResultSig~511_combout\;
\ALU|ALT_INV_ALU_ResultSig~510_combout\ <= NOT \ALU|ALU_ResultSig~510_combout\;
\ALU|ALT_INV_ALU_ResultSig~509_combout\ <= NOT \ALU|ALU_ResultSig~509_combout\;
\ALU|ALT_INV_ALU_ResultSig~508_combout\ <= NOT \ALU|ALU_ResultSig~508_combout\;
\ALU|ALT_INV_ALU_ResultSig~507_combout\ <= NOT \ALU|ALU_ResultSig~507_combout\;
\ALU|ALT_INV_ALU_ResultSig~506_combout\ <= NOT \ALU|ALU_ResultSig~506_combout\;
\ALU|ALT_INV_ALU_Result[13]~47_combout\ <= NOT \ALU|ALU_Result[13]~47_combout\;
\ALU|ALT_INV_ALU_Result[13]~46_combout\ <= NOT \ALU|ALU_Result[13]~46_combout\;
\ALU|ALT_INV_ALU_Result[13]~45_combout\ <= NOT \ALU|ALU_Result[13]~45_combout\;
\ALU|ALT_INV_ALU_ResultSig~505_combout\ <= NOT \ALU|ALU_ResultSig~505_combout\;
\ALU|ALT_INV_ALU_ResultSig~504_combout\ <= NOT \ALU|ALU_ResultSig~504_combout\;
\ALU|ALT_INV_ALU_ResultSig~503_combout\ <= NOT \ALU|ALU_ResultSig~503_combout\;
\ALU|ALT_INV_ALU_ResultSig~502_combout\ <= NOT \ALU|ALU_ResultSig~502_combout\;
\ALU|ALT_INV_ALU_ResultSig~501_combout\ <= NOT \ALU|ALU_ResultSig~501_combout\;
\ALU|ALT_INV_ALU_ResultSig~500_combout\ <= NOT \ALU|ALU_ResultSig~500_combout\;
\ALU|ALT_INV_ALU_ResultSig~499_combout\ <= NOT \ALU|ALU_ResultSig~499_combout\;
\ALU|ALT_INV_ALU_ResultSig~498_combout\ <= NOT \ALU|ALU_ResultSig~498_combout\;
\ALU|ALT_INV_ALU_ResultSig~497_combout\ <= NOT \ALU|ALU_ResultSig~497_combout\;
\ALU|ALT_INV_ALU_ResultSig~496_combout\ <= NOT \ALU|ALU_ResultSig~496_combout\;
\ALU|ALT_INV_ALU_ResultSig~495_combout\ <= NOT \ALU|ALU_ResultSig~495_combout\;
\ALU|ALT_INV_ALU_ResultSig~494_combout\ <= NOT \ALU|ALU_ResultSig~494_combout\;
\ALU|ALT_INV_ALU_ResultSig~493_combout\ <= NOT \ALU|ALU_ResultSig~493_combout\;
\ALU|ALT_INV_ALU_ResultSig~492_combout\ <= NOT \ALU|ALU_ResultSig~492_combout\;
\ALU|ALT_INV_ALU_ResultSig~491_combout\ <= NOT \ALU|ALU_ResultSig~491_combout\;
\ALU|ALT_INV_ALU_ResultSig~490_combout\ <= NOT \ALU|ALU_ResultSig~490_combout\;
\ALU|ALT_INV_ALU_ResultSig~489_combout\ <= NOT \ALU|ALU_ResultSig~489_combout\;
\ALU|ALT_INV_ALU_ResultSig~488_combout\ <= NOT \ALU|ALU_ResultSig~488_combout\;
\ALU|ALT_INV_ALU_ResultSig~487_combout\ <= NOT \ALU|ALU_ResultSig~487_combout\;
\ALU|ALT_INV_ALU_Result[12]~44_combout\ <= NOT \ALU|ALU_Result[12]~44_combout\;
\ALU|ALT_INV_ALU_Result[12]~43_combout\ <= NOT \ALU|ALU_Result[12]~43_combout\;
\ALU|ALT_INV_ALU_Result[12]~42_combout\ <= NOT \ALU|ALU_Result[12]~42_combout\;
\ALU|ALT_INV_ALU_ResultSig~486_combout\ <= NOT \ALU|ALU_ResultSig~486_combout\;
\ALU|ALT_INV_ALU_ResultSig~485_combout\ <= NOT \ALU|ALU_ResultSig~485_combout\;
\ALU|ALT_INV_ALU_ResultSig~484_combout\ <= NOT \ALU|ALU_ResultSig~484_combout\;
\ALU|ALT_INV_ALU_ResultSig~483_combout\ <= NOT \ALU|ALU_ResultSig~483_combout\;
\ALU|ALT_INV_ALU_ResultSig~482_combout\ <= NOT \ALU|ALU_ResultSig~482_combout\;
\ALU|ALT_INV_ALU_ResultSig~481_combout\ <= NOT \ALU|ALU_ResultSig~481_combout\;
\ALU|ALT_INV_ALU_ResultSig~480_combout\ <= NOT \ALU|ALU_ResultSig~480_combout\;
\ALU|ALT_INV_ALU_ResultSig~479_combout\ <= NOT \ALU|ALU_ResultSig~479_combout\;
\ALU|ALT_INV_ALU_ResultSig~478_combout\ <= NOT \ALU|ALU_ResultSig~478_combout\;
\ALU|ALT_INV_ALU_ResultSig~477_combout\ <= NOT \ALU|ALU_ResultSig~477_combout\;
\ALU|ALT_INV_ALU_ResultSig~476_combout\ <= NOT \ALU|ALU_ResultSig~476_combout\;
\ALU|ALT_INV_ALU_ResultSig~475_combout\ <= NOT \ALU|ALU_ResultSig~475_combout\;
\ALU|ALT_INV_ALU_ResultSig~474_combout\ <= NOT \ALU|ALU_ResultSig~474_combout\;
\ALU|ALT_INV_ALU_ResultSig~473_combout\ <= NOT \ALU|ALU_ResultSig~473_combout\;
\ALU|ALT_INV_ALU_ResultSig~472_combout\ <= NOT \ALU|ALU_ResultSig~472_combout\;
\ALU|ALT_INV_ALU_ResultSig~471_combout\ <= NOT \ALU|ALU_ResultSig~471_combout\;
\ALU|ALT_INV_ALU_ResultSig~470_combout\ <= NOT \ALU|ALU_ResultSig~470_combout\;
\ALU|ALT_INV_ALU_ResultSig~469_combout\ <= NOT \ALU|ALU_ResultSig~469_combout\;
\ALU|ALT_INV_ALU_ResultSig~468_combout\ <= NOT \ALU|ALU_ResultSig~468_combout\;
\ALU|ALT_INV_ALU_ResultSig~467_combout\ <= NOT \ALU|ALU_ResultSig~467_combout\;
\ALU|ALT_INV_ALU_ResultSig~466_combout\ <= NOT \ALU|ALU_ResultSig~466_combout\;
\ALU|ALT_INV_ALU_ResultSig~465_combout\ <= NOT \ALU|ALU_ResultSig~465_combout\;
\ALU|ALT_INV_ALU_Result[11]~41_combout\ <= NOT \ALU|ALU_Result[11]~41_combout\;
\ALU|ALT_INV_ALU_Result[11]~40_combout\ <= NOT \ALU|ALU_Result[11]~40_combout\;
\ALU|ALT_INV_ALU_Result[11]~39_combout\ <= NOT \ALU|ALU_Result[11]~39_combout\;
\ALU|ALT_INV_ALU_ResultSig~464_combout\ <= NOT \ALU|ALU_ResultSig~464_combout\;
\ALU|ALT_INV_ALU_ResultSig~463_combout\ <= NOT \ALU|ALU_ResultSig~463_combout\;
\ALU|ALT_INV_ALU_ResultSig~462_combout\ <= NOT \ALU|ALU_ResultSig~462_combout\;
\ALU|ALT_INV_ALU_ResultSig~461_combout\ <= NOT \ALU|ALU_ResultSig~461_combout\;
\ALU|ALT_INV_ALU_ResultSig~460_combout\ <= NOT \ALU|ALU_ResultSig~460_combout\;
\ALU|ALT_INV_ALU_ResultSig~459_combout\ <= NOT \ALU|ALU_ResultSig~459_combout\;
\ALU|ALT_INV_ALU_ResultSig~458_combout\ <= NOT \ALU|ALU_ResultSig~458_combout\;
\ALU|ALT_INV_ALU_ResultSig~457_combout\ <= NOT \ALU|ALU_ResultSig~457_combout\;
\ALU|ALT_INV_ALU_ResultSig~456_combout\ <= NOT \ALU|ALU_ResultSig~456_combout\;
\ALU|ALT_INV_ALU_ResultSig~455_combout\ <= NOT \ALU|ALU_ResultSig~455_combout\;
\ALU|ALT_INV_ALU_ResultSig~454_combout\ <= NOT \ALU|ALU_ResultSig~454_combout\;
\ALU|ALT_INV_ALU_ResultSig~453_combout\ <= NOT \ALU|ALU_ResultSig~453_combout\;
\ALU|ALT_INV_ALU_ResultSig~452_combout\ <= NOT \ALU|ALU_ResultSig~452_combout\;
\ALU|ALT_INV_ALU_ResultSig~451_combout\ <= NOT \ALU|ALU_ResultSig~451_combout\;
\ALU|ALT_INV_ALU_ResultSig~450_combout\ <= NOT \ALU|ALU_ResultSig~450_combout\;
\ALU|ALT_INV_ALU_ResultSig~449_combout\ <= NOT \ALU|ALU_ResultSig~449_combout\;
\ALU|ALT_INV_ALU_ResultSig~448_combout\ <= NOT \ALU|ALU_ResultSig~448_combout\;
\ALU|ALT_INV_ALU_ResultSig~447_combout\ <= NOT \ALU|ALU_ResultSig~447_combout\;
\ALU|ALT_INV_ALU_ResultSig~446_combout\ <= NOT \ALU|ALU_ResultSig~446_combout\;
\ALU|ALT_INV_ALU_ResultSig~445_combout\ <= NOT \ALU|ALU_ResultSig~445_combout\;
\ALU|ALT_INV_ALU_ResultSig~444_combout\ <= NOT \ALU|ALU_ResultSig~444_combout\;
\ALU|ALT_INV_ALU_Result[10]~38_combout\ <= NOT \ALU|ALU_Result[10]~38_combout\;
\ALU|ALT_INV_ALU_Result[10]~37_combout\ <= NOT \ALU|ALU_Result[10]~37_combout\;
\ALU|ALT_INV_ALU_Result[10]~36_combout\ <= NOT \ALU|ALU_Result[10]~36_combout\;
\ALU|ALT_INV_ALU_ResultSig~443_combout\ <= NOT \ALU|ALU_ResultSig~443_combout\;
\ALU|ALT_INV_ALU_ResultSig~442_combout\ <= NOT \ALU|ALU_ResultSig~442_combout\;
\ALU|ALT_INV_ALU_ResultSig~441_combout\ <= NOT \ALU|ALU_ResultSig~441_combout\;
\ALU|ALT_INV_ALU_ResultSig~440_combout\ <= NOT \ALU|ALU_ResultSig~440_combout\;
\ALU|ALT_INV_ALU_ResultSig~439_combout\ <= NOT \ALU|ALU_ResultSig~439_combout\;
\ALU|ALT_INV_ALU_ResultSig~438_combout\ <= NOT \ALU|ALU_ResultSig~438_combout\;
\ALU|ALT_INV_ALU_ResultSig~437_combout\ <= NOT \ALU|ALU_ResultSig~437_combout\;
\ALU|ALT_INV_ALU_ResultSig~436_combout\ <= NOT \ALU|ALU_ResultSig~436_combout\;
\ALU|ALT_INV_ALU_ResultSig~435_combout\ <= NOT \ALU|ALU_ResultSig~435_combout\;
\ALU|ALT_INV_ALU_ResultSig~434_combout\ <= NOT \ALU|ALU_ResultSig~434_combout\;
\ALU|ALT_INV_ALU_ResultSig~433_combout\ <= NOT \ALU|ALU_ResultSig~433_combout\;
\ALU|ALT_INV_ALU_ResultSig~432_combout\ <= NOT \ALU|ALU_ResultSig~432_combout\;
\ALU|ALT_INV_ALU_ResultSig~431_combout\ <= NOT \ALU|ALU_ResultSig~431_combout\;
\ALU|ALT_INV_ALU_ResultSig~430_combout\ <= NOT \ALU|ALU_ResultSig~430_combout\;
\ALU|ALT_INV_ALU_ResultSig~429_combout\ <= NOT \ALU|ALU_ResultSig~429_combout\;
\ALU|ALT_INV_ALU_ResultSig~428_combout\ <= NOT \ALU|ALU_ResultSig~428_combout\;
\ALU|ALT_INV_ALU_ResultSig~427_combout\ <= NOT \ALU|ALU_ResultSig~427_combout\;
\ALU|ALT_INV_ALU_ResultSig~426_combout\ <= NOT \ALU|ALU_ResultSig~426_combout\;
\ALU|ALT_INV_ALU_ResultSig~425_combout\ <= NOT \ALU|ALU_ResultSig~425_combout\;
\ALU|ALT_INV_ALU_ResultSig~424_combout\ <= NOT \ALU|ALU_ResultSig~424_combout\;
\ALU|ALT_INV_ALU_ResultSig~423_combout\ <= NOT \ALU|ALU_ResultSig~423_combout\;
\ALU|ALT_INV_ALU_ResultSig~422_combout\ <= NOT \ALU|ALU_ResultSig~422_combout\;
\ALU|ALT_INV_ALU_ResultSig~421_combout\ <= NOT \ALU|ALU_ResultSig~421_combout\;
\ALU|ALT_INV_ALU_ResultSig~420_combout\ <= NOT \ALU|ALU_ResultSig~420_combout\;
\ALU|ALT_INV_ALU_ResultSig~419_combout\ <= NOT \ALU|ALU_ResultSig~419_combout\;
\ALU|ALT_INV_ALU_ResultSig~418_combout\ <= NOT \ALU|ALU_ResultSig~418_combout\;
\ALU|ALT_INV_ALU_Result[9]~35_combout\ <= NOT \ALU|ALU_Result[9]~35_combout\;
\ALU|ALT_INV_ALU_Result[9]~34_combout\ <= NOT \ALU|ALU_Result[9]~34_combout\;
\ALU|ALT_INV_ALU_Result[9]~33_combout\ <= NOT \ALU|ALU_Result[9]~33_combout\;
\ALU|ALT_INV_ALU_ResultSig~417_combout\ <= NOT \ALU|ALU_ResultSig~417_combout\;
\ALU|ALT_INV_ALU_ResultSig~416_combout\ <= NOT \ALU|ALU_ResultSig~416_combout\;
\ALU|ALT_INV_ALU_ResultSig~415_combout\ <= NOT \ALU|ALU_ResultSig~415_combout\;
\ALU|ALT_INV_ALU_ResultSig~414_combout\ <= NOT \ALU|ALU_ResultSig~414_combout\;
\ALU|ALT_INV_ALU_ResultSig~413_combout\ <= NOT \ALU|ALU_ResultSig~413_combout\;
\ALU|ALT_INV_ALU_ResultSig~412_combout\ <= NOT \ALU|ALU_ResultSig~412_combout\;
\ALU|ALT_INV_ALU_ResultSig~411_combout\ <= NOT \ALU|ALU_ResultSig~411_combout\;
\ALU|ALT_INV_ALU_ResultSig~410_combout\ <= NOT \ALU|ALU_ResultSig~410_combout\;
\ALU|ALT_INV_ALU_ResultSig~409_combout\ <= NOT \ALU|ALU_ResultSig~409_combout\;
\ALU|ALT_INV_ALU_ResultSig~408_combout\ <= NOT \ALU|ALU_ResultSig~408_combout\;
\ALU|ALT_INV_ALU_ResultSig~407_combout\ <= NOT \ALU|ALU_ResultSig~407_combout\;
\ALU|ALT_INV_ALU_ResultSig~406_combout\ <= NOT \ALU|ALU_ResultSig~406_combout\;
\ALU|ALT_INV_ALU_ResultSig~405_combout\ <= NOT \ALU|ALU_ResultSig~405_combout\;
\ALU|ALT_INV_ALU_ResultSig~404_combout\ <= NOT \ALU|ALU_ResultSig~404_combout\;
\ALU|ALT_INV_ALU_ResultSig~403_combout\ <= NOT \ALU|ALU_ResultSig~403_combout\;
\ALU|ALT_INV_ALU_ResultSig~402_combout\ <= NOT \ALU|ALU_ResultSig~402_combout\;
\ALU|ALT_INV_ALU_ResultSig~401_combout\ <= NOT \ALU|ALU_ResultSig~401_combout\;
\ALU|ALT_INV_ALU_ResultSig~400_combout\ <= NOT \ALU|ALU_ResultSig~400_combout\;
\ALU|ALT_INV_ALU_ResultSig~399_combout\ <= NOT \ALU|ALU_ResultSig~399_combout\;
\ALU|ALT_INV_ALU_ResultSig~398_combout\ <= NOT \ALU|ALU_ResultSig~398_combout\;
\ALU|ALT_INV_ALU_ResultSig~397_combout\ <= NOT \ALU|ALU_ResultSig~397_combout\;
\ALU|ALT_INV_ALU_ResultSig~396_combout\ <= NOT \ALU|ALU_ResultSig~396_combout\;
\ALU|ALT_INV_ALU_ResultSig~395_combout\ <= NOT \ALU|ALU_ResultSig~395_combout\;
\ALU|ALT_INV_ALU_ResultSig~394_combout\ <= NOT \ALU|ALU_ResultSig~394_combout\;
\ALU|ALT_INV_ALU_ResultSig~393_combout\ <= NOT \ALU|ALU_ResultSig~393_combout\;
\ALU|ALT_INV_ALU_Result[8]~32_combout\ <= NOT \ALU|ALU_Result[8]~32_combout\;
\ALU|ALT_INV_ALU_Result[8]~31_combout\ <= NOT \ALU|ALU_Result[8]~31_combout\;
\ALU|ALT_INV_ALU_Result[8]~30_combout\ <= NOT \ALU|ALU_Result[8]~30_combout\;
\ALU|ALT_INV_ALU_ResultSig~392_combout\ <= NOT \ALU|ALU_ResultSig~392_combout\;
\ALU|ALT_INV_ALU_ResultSig~391_combout\ <= NOT \ALU|ALU_ResultSig~391_combout\;
\ALU|ALT_INV_ALU_ResultSig~390_combout\ <= NOT \ALU|ALU_ResultSig~390_combout\;
\ALU|ALT_INV_ALU_ResultSig~389_combout\ <= NOT \ALU|ALU_ResultSig~389_combout\;
\ALU|ALT_INV_ALU_ResultSig~388_combout\ <= NOT \ALU|ALU_ResultSig~388_combout\;
\ALU|ALT_INV_ALU_ResultSig~387_combout\ <= NOT \ALU|ALU_ResultSig~387_combout\;
\ALU|ALT_INV_ALU_ResultSig~386_combout\ <= NOT \ALU|ALU_ResultSig~386_combout\;
\ALU|ALT_INV_ALU_ResultSig~385_combout\ <= NOT \ALU|ALU_ResultSig~385_combout\;
\ALU|ALT_INV_ALU_ResultSig~384_combout\ <= NOT \ALU|ALU_ResultSig~384_combout\;
\ALU|ALT_INV_ALU_ResultSig~383_combout\ <= NOT \ALU|ALU_ResultSig~383_combout\;
\ALU|ALT_INV_ALU_ResultSig~382_combout\ <= NOT \ALU|ALU_ResultSig~382_combout\;
\ALU|ALT_INV_ALU_ResultSig~381_combout\ <= NOT \ALU|ALU_ResultSig~381_combout\;
\ALU|ALT_INV_ALU_ResultSig~380_combout\ <= NOT \ALU|ALU_ResultSig~380_combout\;
\ALU|ALT_INV_ALU_ResultSig~379_combout\ <= NOT \ALU|ALU_ResultSig~379_combout\;
\ALU|ALT_INV_ALU_ResultSig~378_combout\ <= NOT \ALU|ALU_ResultSig~378_combout\;
\ALU|ALT_INV_ALU_ResultSig~377_combout\ <= NOT \ALU|ALU_ResultSig~377_combout\;
\ALU|ALT_INV_ALU_ResultSig~376_combout\ <= NOT \ALU|ALU_ResultSig~376_combout\;
\ALU|ALT_INV_ALU_ResultSig~375_combout\ <= NOT \ALU|ALU_ResultSig~375_combout\;
\ALU|ALT_INV_ALU_ResultSig~374_combout\ <= NOT \ALU|ALU_ResultSig~374_combout\;
\ALU|ALT_INV_ALU_ResultSig~373_combout\ <= NOT \ALU|ALU_ResultSig~373_combout\;
\ALU|ALT_INV_ALU_ResultSig~372_combout\ <= NOT \ALU|ALU_ResultSig~372_combout\;
\ALU|ALT_INV_ALU_ResultSig~371_combout\ <= NOT \ALU|ALU_ResultSig~371_combout\;
\ALU|ALT_INV_ALU_ResultSig~370_combout\ <= NOT \ALU|ALU_ResultSig~370_combout\;
\ALU|ALT_INV_ALU_ResultSig~369_combout\ <= NOT \ALU|ALU_ResultSig~369_combout\;
\ALU|ALT_INV_ALU_ResultSig~368_combout\ <= NOT \ALU|ALU_ResultSig~368_combout\;
\ALU|ALT_INV_ALU_ResultSig~367_combout\ <= NOT \ALU|ALU_ResultSig~367_combout\;
\ALU|ALT_INV_ALU_ResultSig~366_combout\ <= NOT \ALU|ALU_ResultSig~366_combout\;
\ALU|ALT_INV_ALU_ResultSig~365_combout\ <= NOT \ALU|ALU_ResultSig~365_combout\;
\ALU|ALT_INV_ALU_ResultSig~364_combout\ <= NOT \ALU|ALU_ResultSig~364_combout\;
\ALU|ALT_INV_ALU_ResultSig~363_combout\ <= NOT \ALU|ALU_ResultSig~363_combout\;
\ALU|ALT_INV_ALU_ResultSig~362_combout\ <= NOT \ALU|ALU_ResultSig~362_combout\;
\ALU|ALT_INV_ALU_ResultSig~361_combout\ <= NOT \ALU|ALU_ResultSig~361_combout\;
\ALU|ALT_INV_ALU_ResultSig~360_combout\ <= NOT \ALU|ALU_ResultSig~360_combout\;
\ALU|ALT_INV_ALU_ResultSig~359_combout\ <= NOT \ALU|ALU_ResultSig~359_combout\;
\ALU|ALT_INV_ALU_ResultSig~358_combout\ <= NOT \ALU|ALU_ResultSig~358_combout\;
\ALU|ALT_INV_ALU_ResultSig~357_combout\ <= NOT \ALU|ALU_ResultSig~357_combout\;
\ALU|ALT_INV_ALU_ResultSig~356_combout\ <= NOT \ALU|ALU_ResultSig~356_combout\;
\ALU|ALT_INV_ALU_ResultSig~355_combout\ <= NOT \ALU|ALU_ResultSig~355_combout\;
\ALU|ALT_INV_ALU_Result[7]~29_combout\ <= NOT \ALU|ALU_Result[7]~29_combout\;
\ALU|ALT_INV_ALU_Result[7]~28_combout\ <= NOT \ALU|ALU_Result[7]~28_combout\;
\ALU|ALT_INV_ALU_Result[7]~27_combout\ <= NOT \ALU|ALU_Result[7]~27_combout\;
\ALU|ALT_INV_ALU_ResultSig~354_combout\ <= NOT \ALU|ALU_ResultSig~354_combout\;
\ALU|ALT_INV_ALU_ResultSig~353_combout\ <= NOT \ALU|ALU_ResultSig~353_combout\;
\ALU|ALT_INV_ALU_ResultSig~352_combout\ <= NOT \ALU|ALU_ResultSig~352_combout\;
\ALU|ALT_INV_ALU_ResultSig~351_combout\ <= NOT \ALU|ALU_ResultSig~351_combout\;
\ALU|ALT_INV_ALU_ResultSig~350_combout\ <= NOT \ALU|ALU_ResultSig~350_combout\;
\ALU|ALT_INV_ALU_ResultSig~349_combout\ <= NOT \ALU|ALU_ResultSig~349_combout\;
\ALU|ALT_INV_ALU_ResultSig~348_combout\ <= NOT \ALU|ALU_ResultSig~348_combout\;
\ALU|ALT_INV_ALU_ResultSig~347_combout\ <= NOT \ALU|ALU_ResultSig~347_combout\;
\ALU|ALT_INV_ALU_ResultSig~346_combout\ <= NOT \ALU|ALU_ResultSig~346_combout\;
\ALU|ALT_INV_ALU_ResultSig~345_combout\ <= NOT \ALU|ALU_ResultSig~345_combout\;
\ALU|ALT_INV_ALU_ResultSig~344_combout\ <= NOT \ALU|ALU_ResultSig~344_combout\;
\ALU|ALT_INV_ALU_ResultSig~343_combout\ <= NOT \ALU|ALU_ResultSig~343_combout\;
\ALU|ALT_INV_ALU_ResultSig~342_combout\ <= NOT \ALU|ALU_ResultSig~342_combout\;
\ALU|ALT_INV_ALU_ResultSig~341_combout\ <= NOT \ALU|ALU_ResultSig~341_combout\;
\ALU|ALT_INV_ALU_ResultSig~340_combout\ <= NOT \ALU|ALU_ResultSig~340_combout\;
\ALU|ALT_INV_ALU_ResultSig~339_combout\ <= NOT \ALU|ALU_ResultSig~339_combout\;
\ALU|ALT_INV_ALU_ResultSig~338_combout\ <= NOT \ALU|ALU_ResultSig~338_combout\;
\ALU|ALT_INV_ALU_ResultSig~337_combout\ <= NOT \ALU|ALU_ResultSig~337_combout\;
\ALU|ALT_INV_ALU_ResultSig~336_combout\ <= NOT \ALU|ALU_ResultSig~336_combout\;
\ALU|ALT_INV_ALU_ResultSig~335_combout\ <= NOT \ALU|ALU_ResultSig~335_combout\;
\ALU|ALT_INV_ALU_ResultSig~334_combout\ <= NOT \ALU|ALU_ResultSig~334_combout\;
\ALU|ALT_INV_ALU_ResultSig~333_combout\ <= NOT \ALU|ALU_ResultSig~333_combout\;
\ALU|ALT_INV_ALU_ResultSig~332_combout\ <= NOT \ALU|ALU_ResultSig~332_combout\;
\ALU|ALT_INV_ALU_ResultSig~331_combout\ <= NOT \ALU|ALU_ResultSig~331_combout\;
\ALU|ALT_INV_ALU_ResultSig~330_combout\ <= NOT \ALU|ALU_ResultSig~330_combout\;
\ALU|ALT_INV_ALU_ResultSig~329_combout\ <= NOT \ALU|ALU_ResultSig~329_combout\;
\ALU|ALT_INV_ALU_ResultSig~328_combout\ <= NOT \ALU|ALU_ResultSig~328_combout\;
\ALU|ALT_INV_ALU_ResultSig~327_combout\ <= NOT \ALU|ALU_ResultSig~327_combout\;
\ALU|ALT_INV_ALU_ResultSig~326_combout\ <= NOT \ALU|ALU_ResultSig~326_combout\;
\ALU|ALT_INV_ALU_ResultSig~325_combout\ <= NOT \ALU|ALU_ResultSig~325_combout\;
\ALU|ALT_INV_ALU_ResultSig~324_combout\ <= NOT \ALU|ALU_ResultSig~324_combout\;
\ALU|ALT_INV_ALU_ResultSig~323_combout\ <= NOT \ALU|ALU_ResultSig~323_combout\;
\ALU|ALT_INV_ALU_ResultSig~322_combout\ <= NOT \ALU|ALU_ResultSig~322_combout\;
\ALU|ALT_INV_ALU_ResultSig~321_combout\ <= NOT \ALU|ALU_ResultSig~321_combout\;
\ALU|ALT_INV_ALU_ResultSig~320_combout\ <= NOT \ALU|ALU_ResultSig~320_combout\;
\ALU|ALT_INV_ALU_ResultSig~319_combout\ <= NOT \ALU|ALU_ResultSig~319_combout\;
\ALU|ALT_INV_ALU_ResultSig~318_combout\ <= NOT \ALU|ALU_ResultSig~318_combout\;
\ALU|ALT_INV_ALU_Result[6]~26_combout\ <= NOT \ALU|ALU_Result[6]~26_combout\;
\ALU|ALT_INV_ALU_Result[6]~25_combout\ <= NOT \ALU|ALU_Result[6]~25_combout\;
\ALU|ALT_INV_ALU_Result[6]~24_combout\ <= NOT \ALU|ALU_Result[6]~24_combout\;
\ALU|ALT_INV_ALU_ResultSig~317_combout\ <= NOT \ALU|ALU_ResultSig~317_combout\;
\ALU|ALT_INV_ALU_ResultSig~316_combout\ <= NOT \ALU|ALU_ResultSig~316_combout\;
\ALU|ALT_INV_ALU_ResultSig~315_combout\ <= NOT \ALU|ALU_ResultSig~315_combout\;
\ALU|ALT_INV_ALU_ResultSig~314_combout\ <= NOT \ALU|ALU_ResultSig~314_combout\;
\ALU|ALT_INV_ALU_ResultSig~313_combout\ <= NOT \ALU|ALU_ResultSig~313_combout\;
\ALU|ALT_INV_ALU_ResultSig~312_combout\ <= NOT \ALU|ALU_ResultSig~312_combout\;
\ALU|ALT_INV_ALU_ResultSig~311_combout\ <= NOT \ALU|ALU_ResultSig~311_combout\;
\ALU|ALT_INV_ALU_ResultSig~310_combout\ <= NOT \ALU|ALU_ResultSig~310_combout\;
\ALU|ALT_INV_ALU_ResultSig~309_combout\ <= NOT \ALU|ALU_ResultSig~309_combout\;
\ALU|ALT_INV_ALU_ResultSig~308_combout\ <= NOT \ALU|ALU_ResultSig~308_combout\;
\ALU|ALT_INV_ALU_ResultSig~307_combout\ <= NOT \ALU|ALU_ResultSig~307_combout\;
\ALU|ALT_INV_ALU_ResultSig~306_combout\ <= NOT \ALU|ALU_ResultSig~306_combout\;
\ALU|ALT_INV_ALU_ResultSig~305_combout\ <= NOT \ALU|ALU_ResultSig~305_combout\;
\ALU|ALT_INV_ALU_ResultSig~304_combout\ <= NOT \ALU|ALU_ResultSig~304_combout\;
\ALU|ALT_INV_ALU_ResultSig~303_combout\ <= NOT \ALU|ALU_ResultSig~303_combout\;
\ALU|ALT_INV_ALU_ResultSig~302_combout\ <= NOT \ALU|ALU_ResultSig~302_combout\;
\ALU|ALT_INV_ALU_ResultSig~301_combout\ <= NOT \ALU|ALU_ResultSig~301_combout\;
\ALU|ALT_INV_ALU_ResultSig~300_combout\ <= NOT \ALU|ALU_ResultSig~300_combout\;
\ALU|ALT_INV_ALU_ResultSig~299_combout\ <= NOT \ALU|ALU_ResultSig~299_combout\;
\ALU|ALT_INV_ALU_ResultSig~298_combout\ <= NOT \ALU|ALU_ResultSig~298_combout\;
\ALU|ALT_INV_ALU_ResultSig~297_combout\ <= NOT \ALU|ALU_ResultSig~297_combout\;
\ALU|ALT_INV_ALU_ResultSig~296_combout\ <= NOT \ALU|ALU_ResultSig~296_combout\;
\ALU|ALT_INV_ALU_ResultSig~295_combout\ <= NOT \ALU|ALU_ResultSig~295_combout\;
\ALU|ALT_INV_ALU_ResultSig~294_combout\ <= NOT \ALU|ALU_ResultSig~294_combout\;
\ALU|ALT_INV_ALU_ResultSig~293_combout\ <= NOT \ALU|ALU_ResultSig~293_combout\;
\ALU|ALT_INV_ALU_ResultSig~292_combout\ <= NOT \ALU|ALU_ResultSig~292_combout\;
\ALU|ALT_INV_ALU_ResultSig~291_combout\ <= NOT \ALU|ALU_ResultSig~291_combout\;
\ALU|ALT_INV_ALU_ResultSig~290_combout\ <= NOT \ALU|ALU_ResultSig~290_combout\;
\ALU|ALT_INV_ALU_ResultSig~289_combout\ <= NOT \ALU|ALU_ResultSig~289_combout\;
\ALU|ALT_INV_ALU_ResultSig~288_combout\ <= NOT \ALU|ALU_ResultSig~288_combout\;
\ALU|ALT_INV_ALU_ResultSig~287_combout\ <= NOT \ALU|ALU_ResultSig~287_combout\;
\ALU|ALT_INV_ALU_ResultSig~286_combout\ <= NOT \ALU|ALU_ResultSig~286_combout\;
\ALU|ALT_INV_ALU_ResultSig~285_combout\ <= NOT \ALU|ALU_ResultSig~285_combout\;
\ALU|ALT_INV_ALU_ResultSig~284_combout\ <= NOT \ALU|ALU_ResultSig~284_combout\;
\ALU|ALT_INV_ALU_Result[5]~23_combout\ <= NOT \ALU|ALU_Result[5]~23_combout\;
\ALU|ALT_INV_ALU_Result[5]~22_combout\ <= NOT \ALU|ALU_Result[5]~22_combout\;
\ALU|ALT_INV_ALU_Result[5]~21_combout\ <= NOT \ALU|ALU_Result[5]~21_combout\;
\ALU|ALT_INV_ALU_ResultSig~283_combout\ <= NOT \ALU|ALU_ResultSig~283_combout\;
\ALU|ALT_INV_ALU_ResultSig~282_combout\ <= NOT \ALU|ALU_ResultSig~282_combout\;
\ALU|ALT_INV_ALU_ResultSig~281_combout\ <= NOT \ALU|ALU_ResultSig~281_combout\;
\ALU|ALT_INV_ALU_ResultSig~280_combout\ <= NOT \ALU|ALU_ResultSig~280_combout\;
\ALU|ALT_INV_ALU_ResultSig~279_combout\ <= NOT \ALU|ALU_ResultSig~279_combout\;
\ALU|ALT_INV_ALU_ResultSig~278_combout\ <= NOT \ALU|ALU_ResultSig~278_combout\;
\ALU|ALT_INV_ALU_ResultSig~277_combout\ <= NOT \ALU|ALU_ResultSig~277_combout\;
\ALU|ALT_INV_ALU_ResultSig~276_combout\ <= NOT \ALU|ALU_ResultSig~276_combout\;
\ALU|ALT_INV_ALU_ResultSig~275_combout\ <= NOT \ALU|ALU_ResultSig~275_combout\;
\ALU|ALT_INV_ALU_ResultSig~274_combout\ <= NOT \ALU|ALU_ResultSig~274_combout\;
\ALU|ALT_INV_ALU_ResultSig~273_combout\ <= NOT \ALU|ALU_ResultSig~273_combout\;
\ALU|ALT_INV_ALU_ResultSig~272_combout\ <= NOT \ALU|ALU_ResultSig~272_combout\;
\ALU|ALT_INV_ALU_ResultSig~271_combout\ <= NOT \ALU|ALU_ResultSig~271_combout\;
\ALU|ALT_INV_ALU_ResultSig~270_combout\ <= NOT \ALU|ALU_ResultSig~270_combout\;
\ALU|ALT_INV_ALU_ResultSig~269_combout\ <= NOT \ALU|ALU_ResultSig~269_combout\;
\ALU|ALT_INV_ALU_ResultSig~268_combout\ <= NOT \ALU|ALU_ResultSig~268_combout\;
\ALU|ALT_INV_ALU_ResultSig~267_combout\ <= NOT \ALU|ALU_ResultSig~267_combout\;
\ALU|ALT_INV_ALU_ResultSig~266_combout\ <= NOT \ALU|ALU_ResultSig~266_combout\;
\ALU|ALT_INV_ALU_ResultSig~265_combout\ <= NOT \ALU|ALU_ResultSig~265_combout\;
\ALU|ALT_INV_ALU_ResultSig~264_combout\ <= NOT \ALU|ALU_ResultSig~264_combout\;
\ALU|ALT_INV_ALU_ResultSig~263_combout\ <= NOT \ALU|ALU_ResultSig~263_combout\;
\ALU|ALT_INV_ALU_ResultSig~262_combout\ <= NOT \ALU|ALU_ResultSig~262_combout\;
\ALU|ALT_INV_ALU_ResultSig~261_combout\ <= NOT \ALU|ALU_ResultSig~261_combout\;
\ALU|ALT_INV_ALU_ResultSig~260_combout\ <= NOT \ALU|ALU_ResultSig~260_combout\;
\ALU|ALT_INV_ALU_ResultSig~259_combout\ <= NOT \ALU|ALU_ResultSig~259_combout\;
\ALU|ALT_INV_ALU_ResultSig~258_combout\ <= NOT \ALU|ALU_ResultSig~258_combout\;
\ALU|ALT_INV_ALU_ResultSig~257_combout\ <= NOT \ALU|ALU_ResultSig~257_combout\;
\ALU|ALT_INV_ALU_ResultSig~256_combout\ <= NOT \ALU|ALU_ResultSig~256_combout\;
\ALU|ALT_INV_ALU_ResultSig~255_combout\ <= NOT \ALU|ALU_ResultSig~255_combout\;
\ALU|ALT_INV_ALU_ResultSig~254_combout\ <= NOT \ALU|ALU_ResultSig~254_combout\;
\ALU|ALT_INV_ALU_ResultSig~253_combout\ <= NOT \ALU|ALU_ResultSig~253_combout\;
\ALU|ALT_INV_ALU_ResultSig~252_combout\ <= NOT \ALU|ALU_ResultSig~252_combout\;
\ALU|ALT_INV_ALU_ResultSig~251_combout\ <= NOT \ALU|ALU_ResultSig~251_combout\;
\ALU|ALT_INV_ALU_ResultSig~250_combout\ <= NOT \ALU|ALU_ResultSig~250_combout\;
\ALU|ALT_INV_ALU_ResultSig~249_combout\ <= NOT \ALU|ALU_ResultSig~249_combout\;
\ALU|ALT_INV_ALU_ResultSig~248_combout\ <= NOT \ALU|ALU_ResultSig~248_combout\;
\ALU|ALT_INV_ALU_ResultSig~247_combout\ <= NOT \ALU|ALU_ResultSig~247_combout\;
\ALU|ALT_INV_ALU_ResultSig~246_combout\ <= NOT \ALU|ALU_ResultSig~246_combout\;
\ALU|ALT_INV_ALU_ResultSig~245_combout\ <= NOT \ALU|ALU_ResultSig~245_combout\;
\ALU|ALT_INV_ALU_ResultSig~244_combout\ <= NOT \ALU|ALU_ResultSig~244_combout\;
\ALU|ALT_INV_ALU_Result[4]~20_combout\ <= NOT \ALU|ALU_Result[4]~20_combout\;
\ALU|ALT_INV_ALU_Result[4]~19_combout\ <= NOT \ALU|ALU_Result[4]~19_combout\;
\ALU|ALT_INV_ALU_Result[4]~18_combout\ <= NOT \ALU|ALU_Result[4]~18_combout\;
\ALU|ALT_INV_ALU_ResultSig~243_combout\ <= NOT \ALU|ALU_ResultSig~243_combout\;
\ALU|ALT_INV_ALU_ResultSig~242_combout\ <= NOT \ALU|ALU_ResultSig~242_combout\;
\ALU|ALT_INV_ALU_ResultSig~241_combout\ <= NOT \ALU|ALU_ResultSig~241_combout\;
\ALU|ALT_INV_ALU_ResultSig~240_combout\ <= NOT \ALU|ALU_ResultSig~240_combout\;
\ALU|ALT_INV_ALU_ResultSig~239_combout\ <= NOT \ALU|ALU_ResultSig~239_combout\;
\ALU|ALT_INV_ALU_ResultSig~238_combout\ <= NOT \ALU|ALU_ResultSig~238_combout\;
\ALU|ALT_INV_ALU_ResultSig~237_combout\ <= NOT \ALU|ALU_ResultSig~237_combout\;
\ALU|ALT_INV_ALU_ResultSig~236_combout\ <= NOT \ALU|ALU_ResultSig~236_combout\;
\ALU|ALT_INV_ALU_ResultSig~235_combout\ <= NOT \ALU|ALU_ResultSig~235_combout\;
\ALU|ALT_INV_ALU_ResultSig~234_combout\ <= NOT \ALU|ALU_ResultSig~234_combout\;
\ALU|ALT_INV_ALU_ResultSig~233_combout\ <= NOT \ALU|ALU_ResultSig~233_combout\;
\ALU|ALT_INV_ALU_ResultSig~232_combout\ <= NOT \ALU|ALU_ResultSig~232_combout\;
\ALU|ALT_INV_ALU_ResultSig~231_combout\ <= NOT \ALU|ALU_ResultSig~231_combout\;
\ALU|ALT_INV_ALU_ResultSig~230_combout\ <= NOT \ALU|ALU_ResultSig~230_combout\;
\ALU|ALT_INV_ALU_ResultSig~229_combout\ <= NOT \ALU|ALU_ResultSig~229_combout\;
\ALU|ALT_INV_ALU_ResultSig~228_combout\ <= NOT \ALU|ALU_ResultSig~228_combout\;
\ALU|ALT_INV_ALU_ResultSig~227_combout\ <= NOT \ALU|ALU_ResultSig~227_combout\;
\ALU|ALT_INV_ALU_ResultSig~226_combout\ <= NOT \ALU|ALU_ResultSig~226_combout\;
\ALU|ALT_INV_ALU_ResultSig~225_combout\ <= NOT \ALU|ALU_ResultSig~225_combout\;
\ALU|ALT_INV_ALU_ResultSig~224_combout\ <= NOT \ALU|ALU_ResultSig~224_combout\;
\ALU|ALT_INV_ALU_ResultSig~223_combout\ <= NOT \ALU|ALU_ResultSig~223_combout\;
\ALU|ALT_INV_ALU_ResultSig~222_combout\ <= NOT \ALU|ALU_ResultSig~222_combout\;
\ALU|ALT_INV_ALU_ResultSig~221_combout\ <= NOT \ALU|ALU_ResultSig~221_combout\;
\ALU|ALT_INV_ALU_ResultSig~220_combout\ <= NOT \ALU|ALU_ResultSig~220_combout\;
\ALU|ALT_INV_ALU_ResultSig~219_combout\ <= NOT \ALU|ALU_ResultSig~219_combout\;
\ALU|ALT_INV_ALU_ResultSig~218_combout\ <= NOT \ALU|ALU_ResultSig~218_combout\;
\ALU|ALT_INV_ALU_ResultSig~217_combout\ <= NOT \ALU|ALU_ResultSig~217_combout\;
\ALU|ALT_INV_ALU_ResultSig~216_combout\ <= NOT \ALU|ALU_ResultSig~216_combout\;
\ALU|ALT_INV_ALU_ResultSig~215_combout\ <= NOT \ALU|ALU_ResultSig~215_combout\;
\ALU|ALT_INV_ALU_ResultSig~214_combout\ <= NOT \ALU|ALU_ResultSig~214_combout\;
\ALU|ALT_INV_ALU_ResultSig~213_combout\ <= NOT \ALU|ALU_ResultSig~213_combout\;
\ALU|ALT_INV_ALU_ResultSig~212_combout\ <= NOT \ALU|ALU_ResultSig~212_combout\;
\ALU|ALT_INV_ALU_ResultSig~211_combout\ <= NOT \ALU|ALU_ResultSig~211_combout\;
\ALU|ALT_INV_ALU_ResultSig~210_combout\ <= NOT \ALU|ALU_ResultSig~210_combout\;
\ALU|ALT_INV_ALU_ResultSig~209_combout\ <= NOT \ALU|ALU_ResultSig~209_combout\;
\ALU|ALT_INV_ALU_ResultSig~208_combout\ <= NOT \ALU|ALU_ResultSig~208_combout\;
\ALU|ALT_INV_ALU_ResultSig~207_combout\ <= NOT \ALU|ALU_ResultSig~207_combout\;
\ALU|ALT_INV_ALU_ResultSig~206_combout\ <= NOT \ALU|ALU_ResultSig~206_combout\;
\ALU|ALT_INV_ALU_ResultSig~205_combout\ <= NOT \ALU|ALU_ResultSig~205_combout\;
\ALU|ALT_INV_ALU_ResultSig~204_combout\ <= NOT \ALU|ALU_ResultSig~204_combout\;
\ALU|ALT_INV_ALU_ResultSig~203_combout\ <= NOT \ALU|ALU_ResultSig~203_combout\;
\ALU|ALT_INV_ALU_ResultSig~202_combout\ <= NOT \ALU|ALU_ResultSig~202_combout\;
\ALU|ALT_INV_ALU_ResultSig~201_combout\ <= NOT \ALU|ALU_ResultSig~201_combout\;
\ALU|ALT_INV_ALU_ResultSig~200_combout\ <= NOT \ALU|ALU_ResultSig~200_combout\;
\ALU|ALT_INV_ALU_ResultSig~199_combout\ <= NOT \ALU|ALU_ResultSig~199_combout\;
\ALU|ALT_INV_ALU_Result[3]~17_combout\ <= NOT \ALU|ALU_Result[3]~17_combout\;
\ALU|ALT_INV_ALU_Result[3]~16_combout\ <= NOT \ALU|ALU_Result[3]~16_combout\;
\ALU|ALT_INV_ALU_Result[3]~15_combout\ <= NOT \ALU|ALU_Result[3]~15_combout\;
\ALU|ALT_INV_ALU_ResultSig~198_combout\ <= NOT \ALU|ALU_ResultSig~198_combout\;
\ALU|ALT_INV_ALU_ResultSig~197_combout\ <= NOT \ALU|ALU_ResultSig~197_combout\;
\ALU|ALT_INV_ALU_ResultSig~196_combout\ <= NOT \ALU|ALU_ResultSig~196_combout\;
\ALU|ALT_INV_ALU_ResultSig~195_combout\ <= NOT \ALU|ALU_ResultSig~195_combout\;
\ALU|ALT_INV_ALU_ResultSig~194_combout\ <= NOT \ALU|ALU_ResultSig~194_combout\;
\ALU|ALT_INV_ALU_ResultSig~193_combout\ <= NOT \ALU|ALU_ResultSig~193_combout\;
\ALU|ALT_INV_ALU_ResultSig~192_combout\ <= NOT \ALU|ALU_ResultSig~192_combout\;
\ALU|ALT_INV_ALU_ResultSig~191_combout\ <= NOT \ALU|ALU_ResultSig~191_combout\;
\ALU|ALT_INV_ALU_ResultSig~190_combout\ <= NOT \ALU|ALU_ResultSig~190_combout\;
\ALU|ALT_INV_ALU_ResultSig~189_combout\ <= NOT \ALU|ALU_ResultSig~189_combout\;
\ALU|ALT_INV_ALU_ResultSig~188_combout\ <= NOT \ALU|ALU_ResultSig~188_combout\;
\ALU|ALT_INV_ALU_ResultSig~187_combout\ <= NOT \ALU|ALU_ResultSig~187_combout\;
\ALU|ALT_INV_ALU_ResultSig~186_combout\ <= NOT \ALU|ALU_ResultSig~186_combout\;
\ALU|ALT_INV_ALU_ResultSig~185_combout\ <= NOT \ALU|ALU_ResultSig~185_combout\;
\ALU|ALT_INV_ALU_ResultSig~184_combout\ <= NOT \ALU|ALU_ResultSig~184_combout\;
\ALU|ALT_INV_ALU_ResultSig~183_combout\ <= NOT \ALU|ALU_ResultSig~183_combout\;
\ALU|ALT_INV_ALU_ResultSig~182_combout\ <= NOT \ALU|ALU_ResultSig~182_combout\;
\ALU|ALT_INV_ALU_ResultSig~181_combout\ <= NOT \ALU|ALU_ResultSig~181_combout\;
\ALU|ALT_INV_ALU_ResultSig~180_combout\ <= NOT \ALU|ALU_ResultSig~180_combout\;
\ALU|ALT_INV_ALU_ResultSig~179_combout\ <= NOT \ALU|ALU_ResultSig~179_combout\;
\ALU|ALT_INV_ALU_ResultSig~178_combout\ <= NOT \ALU|ALU_ResultSig~178_combout\;
\ALU|ALT_INV_ALU_ResultSig~177_combout\ <= NOT \ALU|ALU_ResultSig~177_combout\;
\ALU|ALT_INV_ALU_ResultSig~176_combout\ <= NOT \ALU|ALU_ResultSig~176_combout\;
\ALU|ALT_INV_ALU_ResultSig~175_combout\ <= NOT \ALU|ALU_ResultSig~175_combout\;
\ALU|ALT_INV_ALU_ResultSig~174_combout\ <= NOT \ALU|ALU_ResultSig~174_combout\;
\ALU|ALT_INV_ALU_ResultSig~173_combout\ <= NOT \ALU|ALU_ResultSig~173_combout\;
\ALU|ALT_INV_ALU_ResultSig~172_combout\ <= NOT \ALU|ALU_ResultSig~172_combout\;
\ALU|ALT_INV_ALU_ResultSig~171_combout\ <= NOT \ALU|ALU_ResultSig~171_combout\;
\ALU|ALT_INV_ALU_ResultSig~170_combout\ <= NOT \ALU|ALU_ResultSig~170_combout\;
\ALU|ALT_INV_ALU_ResultSig~169_combout\ <= NOT \ALU|ALU_ResultSig~169_combout\;
\ALU|ALT_INV_ALU_ResultSig~168_combout\ <= NOT \ALU|ALU_ResultSig~168_combout\;
\ALU|ALT_INV_ALU_ResultSig~167_combout\ <= NOT \ALU|ALU_ResultSig~167_combout\;
\ALU|ALT_INV_ALU_ResultSig~166_combout\ <= NOT \ALU|ALU_ResultSig~166_combout\;
\ALU|ALT_INV_ALU_ResultSig~165_combout\ <= NOT \ALU|ALU_ResultSig~165_combout\;
\ALU|ALT_INV_ALU_ResultSig~164_combout\ <= NOT \ALU|ALU_ResultSig~164_combout\;
\ALU|ALT_INV_ALU_ResultSig~163_combout\ <= NOT \ALU|ALU_ResultSig~163_combout\;
\ALU|ALT_INV_ALU_Result[2]~14_combout\ <= NOT \ALU|ALU_Result[2]~14_combout\;
\ALU|ALT_INV_ALU_Result[2]~13_combout\ <= NOT \ALU|ALU_Result[2]~13_combout\;
\ALU|ALT_INV_ALU_Result[2]~12_combout\ <= NOT \ALU|ALU_Result[2]~12_combout\;
\ALU|ALT_INV_ALU_ResultSig~162_combout\ <= NOT \ALU|ALU_ResultSig~162_combout\;
\ALU|ALT_INV_ALU_ResultSig~161_combout\ <= NOT \ALU|ALU_ResultSig~161_combout\;
\ALU|ALT_INV_ALU_ResultSig~160_combout\ <= NOT \ALU|ALU_ResultSig~160_combout\;
\ALU|ALT_INV_ALU_ResultSig~159_combout\ <= NOT \ALU|ALU_ResultSig~159_combout\;
\ALU|ALT_INV_ALU_ResultSig~158_combout\ <= NOT \ALU|ALU_ResultSig~158_combout\;
\ALU|ALT_INV_ALU_ResultSig~157_combout\ <= NOT \ALU|ALU_ResultSig~157_combout\;
\ALU|ALT_INV_ALU_ResultSig~156_combout\ <= NOT \ALU|ALU_ResultSig~156_combout\;
\ALU|ALT_INV_ALU_ResultSig~155_combout\ <= NOT \ALU|ALU_ResultSig~155_combout\;
\ALU|ALT_INV_ALU_ResultSig~154_combout\ <= NOT \ALU|ALU_ResultSig~154_combout\;
\ALU|ALT_INV_ALU_ResultSig~153_combout\ <= NOT \ALU|ALU_ResultSig~153_combout\;
\ALU|ALT_INV_ALU_ResultSig~152_combout\ <= NOT \ALU|ALU_ResultSig~152_combout\;
\ALU|ALT_INV_ALU_ResultSig~151_combout\ <= NOT \ALU|ALU_ResultSig~151_combout\;
\ALU|ALT_INV_ALU_ResultSig~150_combout\ <= NOT \ALU|ALU_ResultSig~150_combout\;
\ALU|ALT_INV_ALU_ResultSig~149_combout\ <= NOT \ALU|ALU_ResultSig~149_combout\;
\ALU|ALT_INV_ALU_ResultSig~148_combout\ <= NOT \ALU|ALU_ResultSig~148_combout\;
\ALU|ALT_INV_ALU_ResultSig~147_combout\ <= NOT \ALU|ALU_ResultSig~147_combout\;
\ALU|ALT_INV_ALU_ResultSig~146_combout\ <= NOT \ALU|ALU_ResultSig~146_combout\;
\ALU|ALT_INV_ALU_ResultSig~145_combout\ <= NOT \ALU|ALU_ResultSig~145_combout\;
\ALU|ALT_INV_ALU_ResultSig~144_combout\ <= NOT \ALU|ALU_ResultSig~144_combout\;
\ALU|ALT_INV_ALU_ResultSig~143_combout\ <= NOT \ALU|ALU_ResultSig~143_combout\;
\ALU|ALT_INV_ALU_ResultSig~142_combout\ <= NOT \ALU|ALU_ResultSig~142_combout\;
\ALU|ALT_INV_ALU_ResultSig~141_combout\ <= NOT \ALU|ALU_ResultSig~141_combout\;
\ALU|ALT_INV_ALU_ResultSig~140_combout\ <= NOT \ALU|ALU_ResultSig~140_combout\;
\ALU|ALT_INV_ALU_ResultSig~139_combout\ <= NOT \ALU|ALU_ResultSig~139_combout\;
\ALU|ALT_INV_ALU_ResultSig~138_combout\ <= NOT \ALU|ALU_ResultSig~138_combout\;
\ALU|ALT_INV_ALU_ResultSig~137_combout\ <= NOT \ALU|ALU_ResultSig~137_combout\;
\ALU|ALT_INV_ALU_ResultSig~136_combout\ <= NOT \ALU|ALU_ResultSig~136_combout\;
\ALU|ALT_INV_ALU_ResultSig~135_combout\ <= NOT \ALU|ALU_ResultSig~135_combout\;
\ALU|ALT_INV_ALU_ResultSig~134_combout\ <= NOT \ALU|ALU_ResultSig~134_combout\;
\ALU|ALT_INV_ALU_ResultSig~133_combout\ <= NOT \ALU|ALU_ResultSig~133_combout\;
\ALU|ALT_INV_ALU_ResultSig~132_combout\ <= NOT \ALU|ALU_ResultSig~132_combout\;
\ALU|ALT_INV_ALU_ResultSig~131_combout\ <= NOT \ALU|ALU_ResultSig~131_combout\;
\ALU|ALT_INV_ALU_ResultSig~130_combout\ <= NOT \ALU|ALU_ResultSig~130_combout\;
\ALU|ALT_INV_ALU_ResultSig~129_combout\ <= NOT \ALU|ALU_ResultSig~129_combout\;
\ALU|ALT_INV_ALU_ResultSig~128_combout\ <= NOT \ALU|ALU_ResultSig~128_combout\;
\ALU|ALT_INV_ALU_ResultSig~127_combout\ <= NOT \ALU|ALU_ResultSig~127_combout\;
\ALU|ALT_INV_ALU_ResultSig~126_combout\ <= NOT \ALU|ALU_ResultSig~126_combout\;
\ALU|ALT_INV_ALU_ResultSig~125_combout\ <= NOT \ALU|ALU_ResultSig~125_combout\;
\ALU|ALT_INV_ALU_ResultSig~124_combout\ <= NOT \ALU|ALU_ResultSig~124_combout\;
\ALU|ALT_INV_ALU_ResultSig~123_combout\ <= NOT \ALU|ALU_ResultSig~123_combout\;
\ALU|ALT_INV_ALU_ResultSig~122_combout\ <= NOT \ALU|ALU_ResultSig~122_combout\;
\ALU|ALT_INV_ALU_ResultSig~121_combout\ <= NOT \ALU|ALU_ResultSig~121_combout\;
\ALU|ALT_INV_ALU_ResultSig~120_combout\ <= NOT \ALU|ALU_ResultSig~120_combout\;
\ALU|ALT_INV_ALU_ResultSig~119_combout\ <= NOT \ALU|ALU_ResultSig~119_combout\;
\ALU|ALT_INV_ALU_ResultSig~118_combout\ <= NOT \ALU|ALU_ResultSig~118_combout\;
\ALU|ALT_INV_ALU_ResultSig~117_combout\ <= NOT \ALU|ALU_ResultSig~117_combout\;
\ALU|ALT_INV_ALU_ResultSig~116_combout\ <= NOT \ALU|ALU_ResultSig~116_combout\;
\ALU|ALT_INV_ALU_ResultSig~115_combout\ <= NOT \ALU|ALU_ResultSig~115_combout\;
\ALU|ALT_INV_ALU_ResultSig~114_combout\ <= NOT \ALU|ALU_ResultSig~114_combout\;
\ALU|ALT_INV_ALU_ResultSig~113_combout\ <= NOT \ALU|ALU_ResultSig~113_combout\;
\ALU|ALT_INV_ALU_ResultSig~112_combout\ <= NOT \ALU|ALU_ResultSig~112_combout\;
\ALU|ALT_INV_ALU_ResultSig~111_combout\ <= NOT \ALU|ALU_ResultSig~111_combout\;
\ALU|ALT_INV_ALU_ResultSig~110_combout\ <= NOT \ALU|ALU_ResultSig~110_combout\;
\ALU|ALT_INV_ALU_ResultSig~109_combout\ <= NOT \ALU|ALU_ResultSig~109_combout\;
\ALU|ALT_INV_ALU_ResultSig~108_combout\ <= NOT \ALU|ALU_ResultSig~108_combout\;
\ALU|ALT_INV_ALU_ResultSig~107_combout\ <= NOT \ALU|ALU_ResultSig~107_combout\;
\ALU|ALT_INV_ALU_ResultSig~106_combout\ <= NOT \ALU|ALU_ResultSig~106_combout\;
\ALU|ALT_INV_ALU_ResultSig~105_combout\ <= NOT \ALU|ALU_ResultSig~105_combout\;
\ALU|ALT_INV_ALU_ResultSig~104_combout\ <= NOT \ALU|ALU_ResultSig~104_combout\;
\ALU|ALT_INV_ALU_ResultSig~103_combout\ <= NOT \ALU|ALU_ResultSig~103_combout\;
\ALU|ALT_INV_ALU_Result[1]~11_combout\ <= NOT \ALU|ALU_Result[1]~11_combout\;
\ALU|ALT_INV_ALU_Result[1]~10_combout\ <= NOT \ALU|ALU_Result[1]~10_combout\;
\ALU|ALT_INV_ALU_Result[1]~9_combout\ <= NOT \ALU|ALU_Result[1]~9_combout\;
\ALU|ALT_INV_ALU_ResultSig~102_combout\ <= NOT \ALU|ALU_ResultSig~102_combout\;
\ALU|ALT_INV_ALU_ResultSig~101_combout\ <= NOT \ALU|ALU_ResultSig~101_combout\;
\ALU|ALT_INV_ALU_ResultSig~100_combout\ <= NOT \ALU|ALU_ResultSig~100_combout\;
\ALU|ALT_INV_ALU_ResultSig~99_combout\ <= NOT \ALU|ALU_ResultSig~99_combout\;
\ALU|ALT_INV_ALU_ResultSig~98_combout\ <= NOT \ALU|ALU_ResultSig~98_combout\;
\ALU|ALT_INV_ALU_ResultSig~97_combout\ <= NOT \ALU|ALU_ResultSig~97_combout\;
\ALU|ALT_INV_ALU_ResultSig~96_combout\ <= NOT \ALU|ALU_ResultSig~96_combout\;
\ALU|ALT_INV_ALU_ResultSig~95_combout\ <= NOT \ALU|ALU_ResultSig~95_combout\;
\ALU|ALT_INV_ALU_ResultSig~94_combout\ <= NOT \ALU|ALU_ResultSig~94_combout\;
\ALU|ALT_INV_ALU_ResultSig~93_combout\ <= NOT \ALU|ALU_ResultSig~93_combout\;
\ALU|ALT_INV_ALU_ResultSig~92_combout\ <= NOT \ALU|ALU_ResultSig~92_combout\;
\ALU|ALT_INV_ALU_ResultSig~91_combout\ <= NOT \ALU|ALU_ResultSig~91_combout\;
\ALU|ALT_INV_ALU_ResultSig~90_combout\ <= NOT \ALU|ALU_ResultSig~90_combout\;
\ALU|ALT_INV_ALU_ResultSig~89_combout\ <= NOT \ALU|ALU_ResultSig~89_combout\;
\ALU|ALT_INV_ALU_ResultSig~88_combout\ <= NOT \ALU|ALU_ResultSig~88_combout\;
\ALU|ALT_INV_ALU_ResultSig~87_combout\ <= NOT \ALU|ALU_ResultSig~87_combout\;
\ALU|ALT_INV_ALU_ResultSig~86_combout\ <= NOT \ALU|ALU_ResultSig~86_combout\;
\ALU|ALT_INV_ALU_ResultSig~85_combout\ <= NOT \ALU|ALU_ResultSig~85_combout\;
\ALU|ALT_INV_ALU_ResultSig~84_combout\ <= NOT \ALU|ALU_ResultSig~84_combout\;
\ALU|ALT_INV_ALU_ResultSig~83_combout\ <= NOT \ALU|ALU_ResultSig~83_combout\;
\ALU|ALT_INV_ALU_ResultSig~82_combout\ <= NOT \ALU|ALU_ResultSig~82_combout\;
\ALU|ALT_INV_ALU_ResultSig~81_combout\ <= NOT \ALU|ALU_ResultSig~81_combout\;
\ALU|ALT_INV_ALU_ResultSig~80_combout\ <= NOT \ALU|ALU_ResultSig~80_combout\;
\ALU|ALT_INV_ALU_ResultSig~79_combout\ <= NOT \ALU|ALU_ResultSig~79_combout\;
\ALU|ALT_INV_ALU_ResultSig~78_combout\ <= NOT \ALU|ALU_ResultSig~78_combout\;
\ALU|ALT_INV_ALU_ResultSig~77_combout\ <= NOT \ALU|ALU_ResultSig~77_combout\;
\ALU|ALT_INV_ALU_Result[0]~8_combout\ <= NOT \ALU|ALU_Result[0]~8_combout\;
\ALU|ALT_INV_ALU_Result[0]~7_combout\ <= NOT \ALU|ALU_Result[0]~7_combout\;
\ALU|ALT_INV_ALU_Result[0]~6_combout\ <= NOT \ALU|ALU_Result[0]~6_combout\;
\ALU|ALT_INV_ALU_Result[3]~5_combout\ <= NOT \ALU|ALU_Result[3]~5_combout\;
\ALU|ALT_INV_Equal73~5_combout\ <= NOT \ALU|Equal73~5_combout\;
\ALU|ALT_INV_ALU_Result[3]~4_combout\ <= NOT \ALU|ALU_Result[3]~4_combout\;
\ALU|ALT_INV_ALU_Result[0]~3_combout\ <= NOT \ALU|ALU_Result[0]~3_combout\;
\ALU|ALT_INV_ALU_ResultSig~76_combout\ <= NOT \ALU|ALU_ResultSig~76_combout\;
\ALU|ALT_INV_ALU_ResultSig~75_combout\ <= NOT \ALU|ALU_ResultSig~75_combout\;
\ALU|ALT_INV_ALU_ResultSig~74_combout\ <= NOT \ALU|ALU_ResultSig~74_combout\;
\ALU|ALT_INV_ALU_ResultSig~73_combout\ <= NOT \ALU|ALU_ResultSig~73_combout\;
\ALU|ALT_INV_ALU_ResultSig~72_combout\ <= NOT \ALU|ALU_ResultSig~72_combout\;
\ALU|ALT_INV_ALU_ResultSig~71_combout\ <= NOT \ALU|ALU_ResultSig~71_combout\;
\ALU|ALT_INV_ALU_ResultSig~70_combout\ <= NOT \ALU|ALU_ResultSig~70_combout\;
\ALU|ALT_INV_ALU_ResultSig~69_combout\ <= NOT \ALU|ALU_ResultSig~69_combout\;
\ALU|ALT_INV_ALU_ResultSig~68_combout\ <= NOT \ALU|ALU_ResultSig~68_combout\;
\ALU|ALT_INV_ALU_ResultSig~67_combout\ <= NOT \ALU|ALU_ResultSig~67_combout\;
\ALU|ALT_INV_ALU_ResultSig~66_combout\ <= NOT \ALU|ALU_ResultSig~66_combout\;
\ALU|ALT_INV_ALU_ResultSig~65_combout\ <= NOT \ALU|ALU_ResultSig~65_combout\;
\ALU|ALT_INV_ALU_ResultSig~64_combout\ <= NOT \ALU|ALU_ResultSig~64_combout\;
\ALU|ALT_INV_ALU_ResultSig~63_combout\ <= NOT \ALU|ALU_ResultSig~63_combout\;
\ALU|ALT_INV_ALU_ResultSig~62_combout\ <= NOT \ALU|ALU_ResultSig~62_combout\;
\ALU|ALT_INV_ALU_ResultSig~61_combout\ <= NOT \ALU|ALU_ResultSig~61_combout\;
\ALU|ALT_INV_ALU_ResultSig~60_combout\ <= NOT \ALU|ALU_ResultSig~60_combout\;
\ALU|ALT_INV_ALU_ResultSig~59_combout\ <= NOT \ALU|ALU_ResultSig~59_combout\;
\ALU|ALT_INV_ALU_ResultSig~58_combout\ <= NOT \ALU|ALU_ResultSig~58_combout\;
\ALU|ALT_INV_ALU_ResultSig~57_combout\ <= NOT \ALU|ALU_ResultSig~57_combout\;
\ALU|ALT_INV_ALU_ResultSig~56_combout\ <= NOT \ALU|ALU_ResultSig~56_combout\;
\ALU|ALT_INV_ALU_ResultSig~55_combout\ <= NOT \ALU|ALU_ResultSig~55_combout\;
\ALU|ALT_INV_ALU_ResultSig~54_combout\ <= NOT \ALU|ALU_ResultSig~54_combout\;
\ALU|ALT_INV_ALU_ResultSig~53_combout\ <= NOT \ALU|ALU_ResultSig~53_combout\;
\ALU|ALT_INV_Equal68~8_combout\ <= NOT \ALU|Equal68~8_combout\;
\ALU|ALT_INV_ALU_ResultSig~52_combout\ <= NOT \ALU|ALU_ResultSig~52_combout\;
\ALU|ALT_INV_ALU_ResultSig~51_combout\ <= NOT \ALU|ALU_ResultSig~51_combout\;
\ALU|ALT_INV_ALU_ResultSig~50_combout\ <= NOT \ALU|ALU_ResultSig~50_combout\;
\ALU|ALT_INV_ALU_ResultSig~49_combout\ <= NOT \ALU|ALU_ResultSig~49_combout\;
\ALU|ALT_INV_ALU_ResultSig~48_combout\ <= NOT \ALU|ALU_ResultSig~48_combout\;
\ALU|ALT_INV_ALU_ResultSig~47_combout\ <= NOT \ALU|ALU_ResultSig~47_combout\;
\ALU|ALT_INV_ALU_ResultSig~46_combout\ <= NOT \ALU|ALU_ResultSig~46_combout\;
\ALU|ALT_INV_ALU_ResultSig~45_combout\ <= NOT \ALU|ALU_ResultSig~45_combout\;
\ALU|ALT_INV_ALU_ResultSig~44_combout\ <= NOT \ALU|ALU_ResultSig~44_combout\;
\ALU|ALT_INV_ALU_ResultSig~43_combout\ <= NOT \ALU|ALU_ResultSig~43_combout\;
\ALU|ALT_INV_ALU_ResultSig~42_combout\ <= NOT \ALU|ALU_ResultSig~42_combout\;
\ALU|ALT_INV_ALU_ResultSig~41_combout\ <= NOT \ALU|ALU_ResultSig~41_combout\;
\ALU|ALT_INV_ALU_ResultSig~40_combout\ <= NOT \ALU|ALU_ResultSig~40_combout\;
\ALU|ALT_INV_Equal68~7_combout\ <= NOT \ALU|Equal68~7_combout\;
\ALU|ALT_INV_Equal68~6_combout\ <= NOT \ALU|Equal68~6_combout\;
\ALU|ALT_INV_ALU_ResultSig~39_combout\ <= NOT \ALU|ALU_ResultSig~39_combout\;
\ALU|ALT_INV_ALU_ResultSig~38_combout\ <= NOT \ALU|ALU_ResultSig~38_combout\;
\ALU|ALT_INV_ALU_ResultSig~37_combout\ <= NOT \ALU|ALU_ResultSig~37_combout\;
\ALU|ALT_INV_ALU_ResultSig~36_combout\ <= NOT \ALU|ALU_ResultSig~36_combout\;
\ALU|ALT_INV_ALU_ResultSig~35_combout\ <= NOT \ALU|ALU_ResultSig~35_combout\;
\ALU|ALT_INV_ALU_ResultSig~34_combout\ <= NOT \ALU|ALU_ResultSig~34_combout\;
\ALU|ALT_INV_ALU_ResultSig~33_combout\ <= NOT \ALU|ALU_ResultSig~33_combout\;
\ALU|ALT_INV_ALU_ResultSig~32_combout\ <= NOT \ALU|ALU_ResultSig~32_combout\;
\ALU|ALT_INV_ALU_ResultSig~31_combout\ <= NOT \ALU|ALU_ResultSig~31_combout\;
\ALU|ALT_INV_ALU_ResultSig~30_combout\ <= NOT \ALU|ALU_ResultSig~30_combout\;
\ALU|ALT_INV_ALU_ResultSig~29_combout\ <= NOT \ALU|ALU_ResultSig~29_combout\;
\ALU|ALT_INV_ALU_ResultSig~28_combout\ <= NOT \ALU|ALU_ResultSig~28_combout\;
\ALU|ALT_INV_ALU_ResultSig~27_combout\ <= NOT \ALU|ALU_ResultSig~27_combout\;
\ALU|ALT_INV_ALU_ResultSig~26_combout\ <= NOT \ALU|ALU_ResultSig~26_combout\;
\ALU|ALT_INV_ALU_ResultSig~25_combout\ <= NOT \ALU|ALU_ResultSig~25_combout\;
\ALU|ALT_INV_ALU_ResultSig~24_combout\ <= NOT \ALU|ALU_ResultSig~24_combout\;
\ALU|ALT_INV_ALU_ResultSig~23_combout\ <= NOT \ALU|ALU_ResultSig~23_combout\;
\ALU|ALT_INV_Equal68~5_combout\ <= NOT \ALU|Equal68~5_combout\;
\ALU|ALT_INV_ALU_ResultSig~22_combout\ <= NOT \ALU|ALU_ResultSig~22_combout\;
\ALU|ALT_INV_ALU_ResultSig~21_combout\ <= NOT \ALU|ALU_ResultSig~21_combout\;
\ALU|ALT_INV_ALU_ResultSig~20_combout\ <= NOT \ALU|ALU_ResultSig~20_combout\;
\ALU|ALT_INV_Equal68~4_combout\ <= NOT \ALU|Equal68~4_combout\;
\ALU|ALT_INV_Equal68~3_combout\ <= NOT \ALU|Equal68~3_combout\;
\ALU|ALT_INV_ALU_ResultSig~19_combout\ <= NOT \ALU|ALU_ResultSig~19_combout\;
\ALU|ALT_INV_ALU_ResultSig~18_combout\ <= NOT \ALU|ALU_ResultSig~18_combout\;
\ALU|ALT_INV_ALU_ResultSig~17_combout\ <= NOT \ALU|ALU_ResultSig~17_combout\;
\ALU|ALT_INV_ALU_ResultSig~16_combout\ <= NOT \ALU|ALU_ResultSig~16_combout\;
\ALU|ALT_INV_ALU_ResultSig~15_combout\ <= NOT \ALU|ALU_ResultSig~15_combout\;
\ALU|ALT_INV_ALU_ResultSig~14_combout\ <= NOT \ALU|ALU_ResultSig~14_combout\;
\ALU|ALT_INV_ALU_ResultSig~13_combout\ <= NOT \ALU|ALU_ResultSig~13_combout\;
\ALU|ALT_INV_ALU_ResultSig~12_combout\ <= NOT \ALU|ALU_ResultSig~12_combout\;
\ALU|ALT_INV_ALU_ResultSig~11_combout\ <= NOT \ALU|ALU_ResultSig~11_combout\;
\ALU|ALT_INV_ALU_ResultSig~10_combout\ <= NOT \ALU|ALU_ResultSig~10_combout\;
\ALU|ALT_INV_Equal68~2_combout\ <= NOT \ALU|Equal68~2_combout\;
\ALU|ALT_INV_ALU_ResultSig~9_combout\ <= NOT \ALU|ALU_ResultSig~9_combout\;
\ALU|ALT_INV_ALU_ResultSig~8_combout\ <= NOT \ALU|ALU_ResultSig~8_combout\;
\ALU|ALT_INV_ALU_ResultSig~7_combout\ <= NOT \ALU|ALU_ResultSig~7_combout\;
\ALU|ALT_INV_Equal68~1_combout\ <= NOT \ALU|Equal68~1_combout\;
\ALU|ALT_INV_Equal68~0_combout\ <= NOT \ALU|Equal68~0_combout\;
\ALU|ALT_INV_ALU_ResultSig~6_combout\ <= NOT \ALU|ALU_ResultSig~6_combout\;
\ALU|ALT_INV_ALU_ResultSig~5_combout\ <= NOT \ALU|ALU_ResultSig~5_combout\;
\ALU|ALT_INV_ALU_ResultSig~4_combout\ <= NOT \ALU|ALU_ResultSig~4_combout\;
\ALU|ALT_INV_ALU_ResultSig~3_combout\ <= NOT \ALU|ALU_ResultSig~3_combout\;
\ALU|ALT_INV_ALU_ResultSig~2_combout\ <= NOT \ALU|ALU_ResultSig~2_combout\;
\ALU|ALT_INV_Equal73~4_combout\ <= NOT \ALU|Equal73~4_combout\;
\ALU|ALT_INV_Equal73~3_combout\ <= NOT \ALU|Equal73~3_combout\;
\ALU|ALT_INV_ALU_ResultSig~1_combout\ <= NOT \ALU|ALU_ResultSig~1_combout\;
\ALU|ALT_INV_ALU_ResultSig~0_combout\ <= NOT \ALU|ALU_ResultSig~0_combout\;
\ALU|ALT_INV_Equal73~2_combout\ <= NOT \ALU|Equal73~2_combout\;
\ALU|ALT_INV_ALU_Result[3]~2_combout\ <= NOT \ALU|ALU_Result[3]~2_combout\;
\ALU|ALT_INV_ALU_Result[24]~1_combout\ <= NOT \ALU|ALU_Result[24]~1_combout\;
\ALU|ALT_INV_ALU_Result[31]~0_combout\ <= NOT \ALU|ALU_Result[31]~0_combout\;
\ALU|ALT_INV_Equal73~1_combout\ <= NOT \ALU|Equal73~1_combout\;
\ALU|ALT_INV_Equal73~0_combout\ <= NOT \ALU|Equal73~0_combout\;
\REG|ALT_INV_Mux32~9_combout\ <= NOT \REG|Mux32~9_combout\;
\REG|ALT_INV_Mux32~8_combout\ <= NOT \REG|Mux32~8_combout\;
\REG|ALT_INV_Mux32~7_combout\ <= NOT \REG|Mux32~7_combout\;
\REG|ALT_INV_Mux32~6_combout\ <= NOT \REG|Mux32~6_combout\;
\REG|ALT_INV_Mux32~5_combout\ <= NOT \REG|Mux32~5_combout\;
\REG|ALT_INV_Mux32~4_combout\ <= NOT \REG|Mux32~4_combout\;
\REG|ALT_INV_Mux32~3_combout\ <= NOT \REG|Mux32~3_combout\;
\REG|ALT_INV_Mux32~2_combout\ <= NOT \REG|Mux32~2_combout\;
\REG|ALT_INV_Mux32~1_combout\ <= NOT \REG|Mux32~1_combout\;
\REG|ALT_INV_Mux32~0_combout\ <= NOT \REG|Mux32~0_combout\;
\REG|ALT_INV_Mux33~9_combout\ <= NOT \REG|Mux33~9_combout\;
\REG|ALT_INV_Mux33~8_combout\ <= NOT \REG|Mux33~8_combout\;
\REG|ALT_INV_Mux33~7_combout\ <= NOT \REG|Mux33~7_combout\;
\REG|ALT_INV_Mux33~6_combout\ <= NOT \REG|Mux33~6_combout\;
\REG|ALT_INV_Mux33~5_combout\ <= NOT \REG|Mux33~5_combout\;
\REG|ALT_INV_Mux33~4_combout\ <= NOT \REG|Mux33~4_combout\;
\REG|ALT_INV_Mux33~3_combout\ <= NOT \REG|Mux33~3_combout\;
\REG|ALT_INV_Mux33~2_combout\ <= NOT \REG|Mux33~2_combout\;
\REG|ALT_INV_Mux33~1_combout\ <= NOT \REG|Mux33~1_combout\;
\REG|ALT_INV_Mux33~0_combout\ <= NOT \REG|Mux33~0_combout\;
\REG|ALT_INV_Mux34~9_combout\ <= NOT \REG|Mux34~9_combout\;
\REG|ALT_INV_Mux34~8_combout\ <= NOT \REG|Mux34~8_combout\;
\REG|ALT_INV_Mux34~7_combout\ <= NOT \REG|Mux34~7_combout\;
\REG|ALT_INV_Mux34~6_combout\ <= NOT \REG|Mux34~6_combout\;
\REG|ALT_INV_Mux34~5_combout\ <= NOT \REG|Mux34~5_combout\;
\REG|ALT_INV_Mux34~4_combout\ <= NOT \REG|Mux34~4_combout\;
\REG|ALT_INV_Mux34~3_combout\ <= NOT \REG|Mux34~3_combout\;
\REG|ALT_INV_Mux34~2_combout\ <= NOT \REG|Mux34~2_combout\;
\REG|ALT_INV_Mux34~1_combout\ <= NOT \REG|Mux34~1_combout\;
\REG|ALT_INV_Mux34~0_combout\ <= NOT \REG|Mux34~0_combout\;
\REG|ALT_INV_Mux35~9_combout\ <= NOT \REG|Mux35~9_combout\;
\REG|ALT_INV_Mux35~8_combout\ <= NOT \REG|Mux35~8_combout\;
\REG|ALT_INV_Mux35~7_combout\ <= NOT \REG|Mux35~7_combout\;
\REG|ALT_INV_Mux35~6_combout\ <= NOT \REG|Mux35~6_combout\;
\REG|ALT_INV_Mux35~5_combout\ <= NOT \REG|Mux35~5_combout\;
\REG|ALT_INV_Mux35~4_combout\ <= NOT \REG|Mux35~4_combout\;
\REG|ALT_INV_Mux35~3_combout\ <= NOT \REG|Mux35~3_combout\;
\REG|ALT_INV_Mux35~2_combout\ <= NOT \REG|Mux35~2_combout\;
\REG|ALT_INV_Mux35~1_combout\ <= NOT \REG|Mux35~1_combout\;
\REG|ALT_INV_Mux35~0_combout\ <= NOT \REG|Mux35~0_combout\;
\REG|ALT_INV_Mux36~9_combout\ <= NOT \REG|Mux36~9_combout\;
\REG|ALT_INV_Mux36~8_combout\ <= NOT \REG|Mux36~8_combout\;
\REG|ALT_INV_Mux36~7_combout\ <= NOT \REG|Mux36~7_combout\;
\REG|ALT_INV_Mux36~6_combout\ <= NOT \REG|Mux36~6_combout\;
\REG|ALT_INV_Mux36~5_combout\ <= NOT \REG|Mux36~5_combout\;
\REG|ALT_INV_Mux36~4_combout\ <= NOT \REG|Mux36~4_combout\;
\REG|ALT_INV_Mux36~3_combout\ <= NOT \REG|Mux36~3_combout\;
\REG|ALT_INV_Mux36~2_combout\ <= NOT \REG|Mux36~2_combout\;
\REG|ALT_INV_Mux36~1_combout\ <= NOT \REG|Mux36~1_combout\;
\REG|ALT_INV_Mux36~0_combout\ <= NOT \REG|Mux36~0_combout\;
\REG|ALT_INV_Mux37~9_combout\ <= NOT \REG|Mux37~9_combout\;
\REG|ALT_INV_Mux37~8_combout\ <= NOT \REG|Mux37~8_combout\;
\REG|ALT_INV_Mux37~7_combout\ <= NOT \REG|Mux37~7_combout\;
\REG|ALT_INV_Mux37~6_combout\ <= NOT \REG|Mux37~6_combout\;
\REG|ALT_INV_Mux37~5_combout\ <= NOT \REG|Mux37~5_combout\;
\REG|ALT_INV_Mux37~4_combout\ <= NOT \REG|Mux37~4_combout\;
\REG|ALT_INV_Mux37~3_combout\ <= NOT \REG|Mux37~3_combout\;
\REG|ALT_INV_Mux37~2_combout\ <= NOT \REG|Mux37~2_combout\;
\REG|ALT_INV_Mux37~1_combout\ <= NOT \REG|Mux37~1_combout\;
\REG|ALT_INV_Mux37~0_combout\ <= NOT \REG|Mux37~0_combout\;
\REG|ALT_INV_Mux38~9_combout\ <= NOT \REG|Mux38~9_combout\;
\REG|ALT_INV_Mux38~8_combout\ <= NOT \REG|Mux38~8_combout\;
\REG|ALT_INV_Mux38~7_combout\ <= NOT \REG|Mux38~7_combout\;
\REG|ALT_INV_Mux38~6_combout\ <= NOT \REG|Mux38~6_combout\;
\REG|ALT_INV_Mux38~5_combout\ <= NOT \REG|Mux38~5_combout\;
\REG|ALT_INV_Mux38~4_combout\ <= NOT \REG|Mux38~4_combout\;
\REG|ALT_INV_Mux38~3_combout\ <= NOT \REG|Mux38~3_combout\;
\REG|ALT_INV_Mux38~2_combout\ <= NOT \REG|Mux38~2_combout\;
\REG|ALT_INV_Mux38~1_combout\ <= NOT \REG|Mux38~1_combout\;
\REG|ALT_INV_Mux38~0_combout\ <= NOT \REG|Mux38~0_combout\;
\REG|ALT_INV_Mux39~9_combout\ <= NOT \REG|Mux39~9_combout\;
\REG|ALT_INV_Mux39~8_combout\ <= NOT \REG|Mux39~8_combout\;
\REG|ALT_INV_Mux39~7_combout\ <= NOT \REG|Mux39~7_combout\;
\REG|ALT_INV_Mux39~6_combout\ <= NOT \REG|Mux39~6_combout\;
\REG|ALT_INV_Mux39~5_combout\ <= NOT \REG|Mux39~5_combout\;
\REG|ALT_INV_Mux39~4_combout\ <= NOT \REG|Mux39~4_combout\;
\REG|ALT_INV_Mux39~3_combout\ <= NOT \REG|Mux39~3_combout\;
\REG|ALT_INV_Mux39~2_combout\ <= NOT \REG|Mux39~2_combout\;
\REG|ALT_INV_Mux39~1_combout\ <= NOT \REG|Mux39~1_combout\;
\REG|ALT_INV_Mux39~0_combout\ <= NOT \REG|Mux39~0_combout\;
\REG|ALT_INV_Mux40~9_combout\ <= NOT \REG|Mux40~9_combout\;
\REG|ALT_INV_Mux40~8_combout\ <= NOT \REG|Mux40~8_combout\;
\REG|ALT_INV_Mux40~7_combout\ <= NOT \REG|Mux40~7_combout\;
\REG|ALT_INV_Mux40~6_combout\ <= NOT \REG|Mux40~6_combout\;
\REG|ALT_INV_Mux40~5_combout\ <= NOT \REG|Mux40~5_combout\;
\REG|ALT_INV_Mux40~4_combout\ <= NOT \REG|Mux40~4_combout\;
\REG|ALT_INV_Mux40~3_combout\ <= NOT \REG|Mux40~3_combout\;
\REG|ALT_INV_Mux40~2_combout\ <= NOT \REG|Mux40~2_combout\;
\REG|ALT_INV_Mux40~1_combout\ <= NOT \REG|Mux40~1_combout\;
\REG|ALT_INV_Mux40~0_combout\ <= NOT \REG|Mux40~0_combout\;
\REG|ALT_INV_Mux41~9_combout\ <= NOT \REG|Mux41~9_combout\;
\REG|ALT_INV_Mux41~8_combout\ <= NOT \REG|Mux41~8_combout\;
\REG|ALT_INV_Mux41~7_combout\ <= NOT \REG|Mux41~7_combout\;
\REG|ALT_INV_Mux41~6_combout\ <= NOT \REG|Mux41~6_combout\;
\REG|ALT_INV_Mux41~5_combout\ <= NOT \REG|Mux41~5_combout\;
\REG|ALT_INV_Mux41~4_combout\ <= NOT \REG|Mux41~4_combout\;
\REG|ALT_INV_Mux41~3_combout\ <= NOT \REG|Mux41~3_combout\;
\REG|ALT_INV_Mux41~2_combout\ <= NOT \REG|Mux41~2_combout\;
\REG|ALT_INV_Mux41~1_combout\ <= NOT \REG|Mux41~1_combout\;
\REG|ALT_INV_Mux41~0_combout\ <= NOT \REG|Mux41~0_combout\;
\REG|ALT_INV_Mux42~9_combout\ <= NOT \REG|Mux42~9_combout\;
\REG|ALT_INV_Mux42~8_combout\ <= NOT \REG|Mux42~8_combout\;
\REG|ALT_INV_Mux42~7_combout\ <= NOT \REG|Mux42~7_combout\;
\REG|ALT_INV_Mux42~6_combout\ <= NOT \REG|Mux42~6_combout\;
\REG|ALT_INV_Mux42~5_combout\ <= NOT \REG|Mux42~5_combout\;
\REG|ALT_INV_Mux42~4_combout\ <= NOT \REG|Mux42~4_combout\;
\REG|ALT_INV_Mux42~3_combout\ <= NOT \REG|Mux42~3_combout\;
\REG|ALT_INV_Mux42~2_combout\ <= NOT \REG|Mux42~2_combout\;
\REG|ALT_INV_Mux42~1_combout\ <= NOT \REG|Mux42~1_combout\;
\REG|ALT_INV_Mux42~0_combout\ <= NOT \REG|Mux42~0_combout\;
\REG|ALT_INV_Mux43~9_combout\ <= NOT \REG|Mux43~9_combout\;
\REG|ALT_INV_Mux43~8_combout\ <= NOT \REG|Mux43~8_combout\;
\REG|ALT_INV_Mux43~7_combout\ <= NOT \REG|Mux43~7_combout\;
\REG|ALT_INV_Mux43~6_combout\ <= NOT \REG|Mux43~6_combout\;
\REG|ALT_INV_Mux43~5_combout\ <= NOT \REG|Mux43~5_combout\;
\REG|ALT_INV_Mux43~4_combout\ <= NOT \REG|Mux43~4_combout\;
\REG|ALT_INV_Mux43~3_combout\ <= NOT \REG|Mux43~3_combout\;
\REG|ALT_INV_Mux43~2_combout\ <= NOT \REG|Mux43~2_combout\;
\REG|ALT_INV_Mux43~1_combout\ <= NOT \REG|Mux43~1_combout\;
\REG|ALT_INV_Mux43~0_combout\ <= NOT \REG|Mux43~0_combout\;
\REG|ALT_INV_Mux44~9_combout\ <= NOT \REG|Mux44~9_combout\;
\REG|ALT_INV_Mux44~8_combout\ <= NOT \REG|Mux44~8_combout\;
\REG|ALT_INV_Mux44~7_combout\ <= NOT \REG|Mux44~7_combout\;
\REG|ALT_INV_Mux44~6_combout\ <= NOT \REG|Mux44~6_combout\;
\REG|ALT_INV_Mux44~5_combout\ <= NOT \REG|Mux44~5_combout\;
\REG|ALT_INV_Mux44~4_combout\ <= NOT \REG|Mux44~4_combout\;
\REG|ALT_INV_Mux44~3_combout\ <= NOT \REG|Mux44~3_combout\;
\REG|ALT_INV_Mux44~2_combout\ <= NOT \REG|Mux44~2_combout\;
\REG|ALT_INV_Mux44~1_combout\ <= NOT \REG|Mux44~1_combout\;
\REG|ALT_INV_Mux44~0_combout\ <= NOT \REG|Mux44~0_combout\;
\REG|ALT_INV_Mux45~9_combout\ <= NOT \REG|Mux45~9_combout\;
\REG|ALT_INV_Mux45~8_combout\ <= NOT \REG|Mux45~8_combout\;
\REG|ALT_INV_Mux45~7_combout\ <= NOT \REG|Mux45~7_combout\;
\REG|ALT_INV_Mux45~6_combout\ <= NOT \REG|Mux45~6_combout\;
\REG|ALT_INV_Mux45~5_combout\ <= NOT \REG|Mux45~5_combout\;
\REG|ALT_INV_Mux45~4_combout\ <= NOT \REG|Mux45~4_combout\;
\REG|ALT_INV_Mux45~3_combout\ <= NOT \REG|Mux45~3_combout\;
\REG|ALT_INV_Mux45~2_combout\ <= NOT \REG|Mux45~2_combout\;
\REG|ALT_INV_Mux45~1_combout\ <= NOT \REG|Mux45~1_combout\;
\REG|ALT_INV_Mux45~0_combout\ <= NOT \REG|Mux45~0_combout\;
\REG|ALT_INV_Mux46~9_combout\ <= NOT \REG|Mux46~9_combout\;
\REG|ALT_INV_Mux46~8_combout\ <= NOT \REG|Mux46~8_combout\;
\REG|ALT_INV_Mux46~7_combout\ <= NOT \REG|Mux46~7_combout\;
\REG|ALT_INV_Mux46~6_combout\ <= NOT \REG|Mux46~6_combout\;
\REG|ALT_INV_Mux46~5_combout\ <= NOT \REG|Mux46~5_combout\;
\REG|ALT_INV_Mux46~4_combout\ <= NOT \REG|Mux46~4_combout\;
\REG|ALT_INV_Mux46~3_combout\ <= NOT \REG|Mux46~3_combout\;
\REG|ALT_INV_Mux46~2_combout\ <= NOT \REG|Mux46~2_combout\;
\REG|ALT_INV_Mux46~1_combout\ <= NOT \REG|Mux46~1_combout\;
\REG|ALT_INV_Mux46~0_combout\ <= NOT \REG|Mux46~0_combout\;
\REG|ALT_INV_Mux47~9_combout\ <= NOT \REG|Mux47~9_combout\;
\REG|ALT_INV_Mux47~8_combout\ <= NOT \REG|Mux47~8_combout\;
\REG|ALT_INV_Mux47~7_combout\ <= NOT \REG|Mux47~7_combout\;
\REG|ALT_INV_Mux47~6_combout\ <= NOT \REG|Mux47~6_combout\;
\REG|ALT_INV_Mux47~5_combout\ <= NOT \REG|Mux47~5_combout\;
\REG|ALT_INV_Mux47~4_combout\ <= NOT \REG|Mux47~4_combout\;
\REG|ALT_INV_Mux47~3_combout\ <= NOT \REG|Mux47~3_combout\;
\REG|ALT_INV_Mux47~2_combout\ <= NOT \REG|Mux47~2_combout\;
\REG|ALT_INV_Mux47~1_combout\ <= NOT \REG|Mux47~1_combout\;
\REG|ALT_INV_Mux47~0_combout\ <= NOT \REG|Mux47~0_combout\;
\REG|ALT_INV_Mux48~9_combout\ <= NOT \REG|Mux48~9_combout\;
\REG|ALT_INV_Mux48~8_combout\ <= NOT \REG|Mux48~8_combout\;
\REG|ALT_INV_Mux48~7_combout\ <= NOT \REG|Mux48~7_combout\;
\REG|ALT_INV_Mux48~6_combout\ <= NOT \REG|Mux48~6_combout\;
\REG|ALT_INV_Mux48~5_combout\ <= NOT \REG|Mux48~5_combout\;
\REG|ALT_INV_Mux48~4_combout\ <= NOT \REG|Mux48~4_combout\;
\REG|ALT_INV_Mux48~3_combout\ <= NOT \REG|Mux48~3_combout\;
\REG|ALT_INV_Mux48~2_combout\ <= NOT \REG|Mux48~2_combout\;
\REG|ALT_INV_Mux48~1_combout\ <= NOT \REG|Mux48~1_combout\;
\REG|ALT_INV_Mux48~0_combout\ <= NOT \REG|Mux48~0_combout\;
\REG|ALT_INV_Mux49~9_combout\ <= NOT \REG|Mux49~9_combout\;
\REG|ALT_INV_Mux49~8_combout\ <= NOT \REG|Mux49~8_combout\;
\REG|ALT_INV_Mux49~7_combout\ <= NOT \REG|Mux49~7_combout\;
\REG|ALT_INV_Mux49~6_combout\ <= NOT \REG|Mux49~6_combout\;
\REG|ALT_INV_Mux49~5_combout\ <= NOT \REG|Mux49~5_combout\;
\REG|ALT_INV_Mux49~4_combout\ <= NOT \REG|Mux49~4_combout\;
\REG|ALT_INV_Mux49~3_combout\ <= NOT \REG|Mux49~3_combout\;
\REG|ALT_INV_Mux49~2_combout\ <= NOT \REG|Mux49~2_combout\;
\REG|ALT_INV_Mux49~1_combout\ <= NOT \REG|Mux49~1_combout\;
\REG|ALT_INV_Mux49~0_combout\ <= NOT \REG|Mux49~0_combout\;
\REG|ALT_INV_Mux50~9_combout\ <= NOT \REG|Mux50~9_combout\;
\REG|ALT_INV_Mux50~8_combout\ <= NOT \REG|Mux50~8_combout\;
\REG|ALT_INV_Mux50~7_combout\ <= NOT \REG|Mux50~7_combout\;
\REG|ALT_INV_Mux50~6_combout\ <= NOT \REG|Mux50~6_combout\;
\REG|ALT_INV_Mux50~5_combout\ <= NOT \REG|Mux50~5_combout\;
\REG|ALT_INV_Mux50~4_combout\ <= NOT \REG|Mux50~4_combout\;
\REG|ALT_INV_Mux50~3_combout\ <= NOT \REG|Mux50~3_combout\;
\REG|ALT_INV_Mux50~2_combout\ <= NOT \REG|Mux50~2_combout\;
\REG|ALT_INV_Mux50~1_combout\ <= NOT \REG|Mux50~1_combout\;
\REG|ALT_INV_Mux50~0_combout\ <= NOT \REG|Mux50~0_combout\;
\REG|ALT_INV_Mux51~9_combout\ <= NOT \REG|Mux51~9_combout\;
\REG|ALT_INV_Mux51~8_combout\ <= NOT \REG|Mux51~8_combout\;
\REG|ALT_INV_Mux51~7_combout\ <= NOT \REG|Mux51~7_combout\;
\REG|ALT_INV_Mux51~6_combout\ <= NOT \REG|Mux51~6_combout\;
\REG|ALT_INV_Mux51~5_combout\ <= NOT \REG|Mux51~5_combout\;
\REG|ALT_INV_Mux51~4_combout\ <= NOT \REG|Mux51~4_combout\;
\REG|ALT_INV_Mux51~3_combout\ <= NOT \REG|Mux51~3_combout\;
\REG|ALT_INV_Mux51~2_combout\ <= NOT \REG|Mux51~2_combout\;
\REG|ALT_INV_Mux51~1_combout\ <= NOT \REG|Mux51~1_combout\;
\REG|ALT_INV_Mux51~0_combout\ <= NOT \REG|Mux51~0_combout\;
\REG|ALT_INV_Mux52~9_combout\ <= NOT \REG|Mux52~9_combout\;
\REG|ALT_INV_Mux52~8_combout\ <= NOT \REG|Mux52~8_combout\;
\REG|ALT_INV_Mux52~7_combout\ <= NOT \REG|Mux52~7_combout\;
\REG|ALT_INV_Mux52~6_combout\ <= NOT \REG|Mux52~6_combout\;
\REG|ALT_INV_Mux52~5_combout\ <= NOT \REG|Mux52~5_combout\;
\REG|ALT_INV_Mux52~4_combout\ <= NOT \REG|Mux52~4_combout\;
\REG|ALT_INV_Mux52~3_combout\ <= NOT \REG|Mux52~3_combout\;
\REG|ALT_INV_Mux52~2_combout\ <= NOT \REG|Mux52~2_combout\;
\REG|ALT_INV_Mux52~1_combout\ <= NOT \REG|Mux52~1_combout\;
\REG|ALT_INV_Mux52~0_combout\ <= NOT \REG|Mux52~0_combout\;
\REG|ALT_INV_Mux53~9_combout\ <= NOT \REG|Mux53~9_combout\;
\REG|ALT_INV_Mux53~8_combout\ <= NOT \REG|Mux53~8_combout\;
\REG|ALT_INV_Mux53~7_combout\ <= NOT \REG|Mux53~7_combout\;
\REG|ALT_INV_Mux53~6_combout\ <= NOT \REG|Mux53~6_combout\;
\REG|ALT_INV_Mux53~5_combout\ <= NOT \REG|Mux53~5_combout\;
\REG|ALT_INV_Mux53~4_combout\ <= NOT \REG|Mux53~4_combout\;
\REG|ALT_INV_Mux53~3_combout\ <= NOT \REG|Mux53~3_combout\;
\REG|ALT_INV_Mux53~2_combout\ <= NOT \REG|Mux53~2_combout\;
\REG|ALT_INV_Mux53~1_combout\ <= NOT \REG|Mux53~1_combout\;
\REG|ALT_INV_Mux53~0_combout\ <= NOT \REG|Mux53~0_combout\;
\REG|ALT_INV_Mux54~9_combout\ <= NOT \REG|Mux54~9_combout\;
\REG|ALT_INV_Mux54~8_combout\ <= NOT \REG|Mux54~8_combout\;
\REG|ALT_INV_Mux54~7_combout\ <= NOT \REG|Mux54~7_combout\;
\REG|ALT_INV_Mux54~6_combout\ <= NOT \REG|Mux54~6_combout\;
\REG|ALT_INV_Mux54~5_combout\ <= NOT \REG|Mux54~5_combout\;
\REG|ALT_INV_Mux54~4_combout\ <= NOT \REG|Mux54~4_combout\;
\REG|ALT_INV_Mux54~3_combout\ <= NOT \REG|Mux54~3_combout\;
\REG|ALT_INV_Mux54~2_combout\ <= NOT \REG|Mux54~2_combout\;
\REG|ALT_INV_Mux54~1_combout\ <= NOT \REG|Mux54~1_combout\;
\REG|ALT_INV_Mux54~0_combout\ <= NOT \REG|Mux54~0_combout\;
\REG|ALT_INV_Mux55~9_combout\ <= NOT \REG|Mux55~9_combout\;
\REG|ALT_INV_Mux55~8_combout\ <= NOT \REG|Mux55~8_combout\;
\REG|ALT_INV_Mux55~7_combout\ <= NOT \REG|Mux55~7_combout\;
\REG|ALT_INV_Mux55~6_combout\ <= NOT \REG|Mux55~6_combout\;
\REG|ALT_INV_Mux55~5_combout\ <= NOT \REG|Mux55~5_combout\;
\REG|ALT_INV_Mux55~4_combout\ <= NOT \REG|Mux55~4_combout\;
\REG|ALT_INV_Mux55~3_combout\ <= NOT \REG|Mux55~3_combout\;
\REG|ALT_INV_Mux55~2_combout\ <= NOT \REG|Mux55~2_combout\;
\REG|ALT_INV_Mux55~1_combout\ <= NOT \REG|Mux55~1_combout\;
\REG|ALT_INV_Mux55~0_combout\ <= NOT \REG|Mux55~0_combout\;
\REG|ALT_INV_Mux56~9_combout\ <= NOT \REG|Mux56~9_combout\;
\REG|ALT_INV_Mux56~8_combout\ <= NOT \REG|Mux56~8_combout\;
\REG|ALT_INV_Mux56~7_combout\ <= NOT \REG|Mux56~7_combout\;
\REG|ALT_INV_Mux56~6_combout\ <= NOT \REG|Mux56~6_combout\;
\REG|ALT_INV_Mux56~5_combout\ <= NOT \REG|Mux56~5_combout\;
\REG|ALT_INV_Mux56~4_combout\ <= NOT \REG|Mux56~4_combout\;
\REG|ALT_INV_Mux56~3_combout\ <= NOT \REG|Mux56~3_combout\;
\REG|ALT_INV_Mux56~2_combout\ <= NOT \REG|Mux56~2_combout\;
\REG|ALT_INV_Mux56~1_combout\ <= NOT \REG|Mux56~1_combout\;
\REG|ALT_INV_Mux56~0_combout\ <= NOT \REG|Mux56~0_combout\;
\REG|ALT_INV_Mux57~9_combout\ <= NOT \REG|Mux57~9_combout\;
\REG|ALT_INV_Mux57~8_combout\ <= NOT \REG|Mux57~8_combout\;
\REG|ALT_INV_Mux57~7_combout\ <= NOT \REG|Mux57~7_combout\;
\REG|ALT_INV_Mux57~6_combout\ <= NOT \REG|Mux57~6_combout\;
\REG|ALT_INV_Mux57~5_combout\ <= NOT \REG|Mux57~5_combout\;
\REG|ALT_INV_Mux57~4_combout\ <= NOT \REG|Mux57~4_combout\;
\REG|ALT_INV_Mux57~3_combout\ <= NOT \REG|Mux57~3_combout\;
\REG|ALT_INV_Mux57~2_combout\ <= NOT \REG|Mux57~2_combout\;
\REG|ALT_INV_Mux57~1_combout\ <= NOT \REG|Mux57~1_combout\;
\REG|ALT_INV_Mux57~0_combout\ <= NOT \REG|Mux57~0_combout\;
\REG|ALT_INV_Mux58~9_combout\ <= NOT \REG|Mux58~9_combout\;
\REG|ALT_INV_Mux58~8_combout\ <= NOT \REG|Mux58~8_combout\;
\REG|ALT_INV_Mux58~7_combout\ <= NOT \REG|Mux58~7_combout\;
\REG|ALT_INV_Mux58~6_combout\ <= NOT \REG|Mux58~6_combout\;
\REG|ALT_INV_Mux58~5_combout\ <= NOT \REG|Mux58~5_combout\;
\REG|ALT_INV_Mux58~4_combout\ <= NOT \REG|Mux58~4_combout\;
\REG|ALT_INV_Mux58~3_combout\ <= NOT \REG|Mux58~3_combout\;
\REG|ALT_INV_Mux58~2_combout\ <= NOT \REG|Mux58~2_combout\;
\REG|ALT_INV_Mux58~1_combout\ <= NOT \REG|Mux58~1_combout\;
\REG|ALT_INV_Mux58~0_combout\ <= NOT \REG|Mux58~0_combout\;
\REG|ALT_INV_Mux59~9_combout\ <= NOT \REG|Mux59~9_combout\;
\REG|ALT_INV_Mux59~8_combout\ <= NOT \REG|Mux59~8_combout\;
\REG|ALT_INV_Mux59~7_combout\ <= NOT \REG|Mux59~7_combout\;
\REG|ALT_INV_Mux59~6_combout\ <= NOT \REG|Mux59~6_combout\;
\REG|ALT_INV_Mux59~5_combout\ <= NOT \REG|Mux59~5_combout\;
\REG|ALT_INV_Mux59~4_combout\ <= NOT \REG|Mux59~4_combout\;
\REG|ALT_INV_Mux59~3_combout\ <= NOT \REG|Mux59~3_combout\;
\REG|ALT_INV_Mux59~2_combout\ <= NOT \REG|Mux59~2_combout\;
\REG|ALT_INV_Mux59~1_combout\ <= NOT \REG|Mux59~1_combout\;
\REG|ALT_INV_Mux59~0_combout\ <= NOT \REG|Mux59~0_combout\;
\REG|ALT_INV_Mux60~9_combout\ <= NOT \REG|Mux60~9_combout\;
\REG|ALT_INV_Mux60~8_combout\ <= NOT \REG|Mux60~8_combout\;
\REG|ALT_INV_Mux60~7_combout\ <= NOT \REG|Mux60~7_combout\;
\REG|ALT_INV_Mux60~6_combout\ <= NOT \REG|Mux60~6_combout\;
\REG|ALT_INV_Mux60~5_combout\ <= NOT \REG|Mux60~5_combout\;
\REG|ALT_INV_Mux60~4_combout\ <= NOT \REG|Mux60~4_combout\;
\REG|ALT_INV_Mux60~3_combout\ <= NOT \REG|Mux60~3_combout\;
\REG|ALT_INV_Mux60~2_combout\ <= NOT \REG|Mux60~2_combout\;
\REG|ALT_INV_Mux60~1_combout\ <= NOT \REG|Mux60~1_combout\;
\REG|ALT_INV_Mux60~0_combout\ <= NOT \REG|Mux60~0_combout\;
\REG|ALT_INV_Mux61~9_combout\ <= NOT \REG|Mux61~9_combout\;
\REG|ALT_INV_Mux61~8_combout\ <= NOT \REG|Mux61~8_combout\;
\REG|ALT_INV_Mux61~7_combout\ <= NOT \REG|Mux61~7_combout\;
\REG|ALT_INV_Mux61~6_combout\ <= NOT \REG|Mux61~6_combout\;
\REG|ALT_INV_Mux61~5_combout\ <= NOT \REG|Mux61~5_combout\;
\REG|ALT_INV_Mux61~4_combout\ <= NOT \REG|Mux61~4_combout\;
\REG|ALT_INV_Mux61~3_combout\ <= NOT \REG|Mux61~3_combout\;
\REG|ALT_INV_Mux61~2_combout\ <= NOT \REG|Mux61~2_combout\;
\REG|ALT_INV_Mux61~1_combout\ <= NOT \REG|Mux61~1_combout\;
\REG|ALT_INV_Mux61~0_combout\ <= NOT \REG|Mux61~0_combout\;
\REG|ALT_INV_Mux62~9_combout\ <= NOT \REG|Mux62~9_combout\;
\REG|ALT_INV_Mux62~8_combout\ <= NOT \REG|Mux62~8_combout\;
\REG|ALT_INV_Mux62~7_combout\ <= NOT \REG|Mux62~7_combout\;
\REG|ALT_INV_Mux62~6_combout\ <= NOT \REG|Mux62~6_combout\;
\REG|ALT_INV_Mux62~5_combout\ <= NOT \REG|Mux62~5_combout\;
\REG|ALT_INV_Mux62~4_combout\ <= NOT \REG|Mux62~4_combout\;
\REG|ALT_INV_Mux62~3_combout\ <= NOT \REG|Mux62~3_combout\;
\REG|ALT_INV_Mux62~2_combout\ <= NOT \REG|Mux62~2_combout\;
\REG|ALT_INV_Mux62~1_combout\ <= NOT \REG|Mux62~1_combout\;
\REG|ALT_INV_Mux62~0_combout\ <= NOT \REG|Mux62~0_combout\;
\REG|ALT_INV_Mux63~9_combout\ <= NOT \REG|Mux63~9_combout\;
\REG|ALT_INV_Mux63~8_combout\ <= NOT \REG|Mux63~8_combout\;
\REG|ALT_INV_Mux63~7_combout\ <= NOT \REG|Mux63~7_combout\;
\REG|ALT_INV_Mux63~6_combout\ <= NOT \REG|Mux63~6_combout\;
\REG|ALT_INV_Mux63~5_combout\ <= NOT \REG|Mux63~5_combout\;
\REG|ALT_INV_Mux63~4_combout\ <= NOT \REG|Mux63~4_combout\;
\REG|ALT_INV_Mux63~3_combout\ <= NOT \REG|Mux63~3_combout\;
\REG|ALT_INV_Mux63~2_combout\ <= NOT \REG|Mux63~2_combout\;
\REG|ALT_INV_Mux63~1_combout\ <= NOT \REG|Mux63~1_combout\;
\REG|ALT_INV_Mux63~0_combout\ <= NOT \REG|Mux63~0_combout\;
\REG|ALT_INV_Mux0~10_combout\ <= NOT \REG|Mux0~10_combout\;
\REG|ALT_INV_Mux0~9_combout\ <= NOT \REG|Mux0~9_combout\;
\REG|ALT_INV_Mux0~8_combout\ <= NOT \REG|Mux0~8_combout\;
\REG|ALT_INV_registers[3][31]~q\ <= NOT \REG|registers[3][31]~q\;
\REG|ALT_INV_registers[2][31]~q\ <= NOT \REG|registers[2][31]~q\;
\REG|ALT_INV_registers[1][31]~q\ <= NOT \REG|registers[1][31]~q\;
\REG|ALT_INV_registers[0][31]~q\ <= NOT \REG|registers[0][31]~q\;
\REG|ALT_INV_Mux0~7_combout\ <= NOT \REG|Mux0~7_combout\;
\REG|ALT_INV_registers[7][31]~q\ <= NOT \REG|registers[7][31]~q\;
\REG|ALT_INV_registers[6][31]~q\ <= NOT \REG|registers[6][31]~q\;
\REG|ALT_INV_registers[5][31]~q\ <= NOT \REG|registers[5][31]~q\;
\REG|ALT_INV_registers[4][31]~q\ <= NOT \REG|registers[4][31]~q\;
\REG|ALT_INV_Mux0~6_combout\ <= NOT \REG|Mux0~6_combout\;
\REG|ALT_INV_registers[15][31]~q\ <= NOT \REG|registers[15][31]~q\;
\REG|ALT_INV_registers[14][31]~q\ <= NOT \REG|registers[14][31]~q\;
\REG|ALT_INV_registers[13][31]~q\ <= NOT \REG|registers[13][31]~q\;
\REG|ALT_INV_registers[12][31]~q\ <= NOT \REG|registers[12][31]~q\;
\REG|ALT_INV_Mux0~5_combout\ <= NOT \REG|Mux0~5_combout\;
\REG|ALT_INV_registers[11][31]~q\ <= NOT \REG|registers[11][31]~q\;
\REG|ALT_INV_registers[10][31]~q\ <= NOT \REG|registers[10][31]~q\;
\REG|ALT_INV_registers[9][31]~q\ <= NOT \REG|registers[9][31]~q\;
\REG|ALT_INV_registers[8][31]~q\ <= NOT \REG|registers[8][31]~q\;
\REG|ALT_INV_Mux0~4_combout\ <= NOT \REG|Mux0~4_combout\;
\REG|ALT_INV_Mux0~3_combout\ <= NOT \REG|Mux0~3_combout\;
\REG|ALT_INV_registers[31][31]~q\ <= NOT \REG|registers[31][31]~q\;
\REG|ALT_INV_registers[27][31]~q\ <= NOT \REG|registers[27][31]~q\;
\REG|ALT_INV_registers[23][31]~q\ <= NOT \REG|registers[23][31]~q\;
\REG|ALT_INV_registers[19][31]~q\ <= NOT \REG|registers[19][31]~q\;
\REG|ALT_INV_Mux0~2_combout\ <= NOT \REG|Mux0~2_combout\;
\REG|ALT_INV_registers[30][31]~q\ <= NOT \REG|registers[30][31]~q\;
\REG|ALT_INV_registers[26][31]~q\ <= NOT \REG|registers[26][31]~q\;
\REG|ALT_INV_registers[22][31]~q\ <= NOT \REG|registers[22][31]~q\;
\REG|ALT_INV_registers[18][31]~q\ <= NOT \REG|registers[18][31]~q\;
\REG|ALT_INV_Mux0~1_combout\ <= NOT \REG|Mux0~1_combout\;
\REG|ALT_INV_registers[29][31]~q\ <= NOT \REG|registers[29][31]~q\;
\REG|ALT_INV_registers[25][31]~q\ <= NOT \REG|registers[25][31]~q\;
\REG|ALT_INV_registers[21][31]~q\ <= NOT \REG|registers[21][31]~q\;
\REG|ALT_INV_registers[17][31]~q\ <= NOT \REG|registers[17][31]~q\;
\REG|ALT_INV_Mux0~0_combout\ <= NOT \REG|Mux0~0_combout\;
\REG|ALT_INV_registers[28][31]~q\ <= NOT \REG|registers[28][31]~q\;
\REG|ALT_INV_registers[24][31]~q\ <= NOT \REG|registers[24][31]~q\;
\REG|ALT_INV_registers[20][31]~q\ <= NOT \REG|registers[20][31]~q\;
\REG|ALT_INV_registers[16][31]~q\ <= NOT \REG|registers[16][31]~q\;
\REG|ALT_INV_Mux1~10_combout\ <= NOT \REG|Mux1~10_combout\;
\REG|ALT_INV_Mux1~9_combout\ <= NOT \REG|Mux1~9_combout\;
\REG|ALT_INV_Mux1~8_combout\ <= NOT \REG|Mux1~8_combout\;
\REG|ALT_INV_registers[3][30]~q\ <= NOT \REG|registers[3][30]~q\;
\REG|ALT_INV_registers[2][30]~q\ <= NOT \REG|registers[2][30]~q\;
\REG|ALT_INV_registers[1][30]~q\ <= NOT \REG|registers[1][30]~q\;
\REG|ALT_INV_registers[0][30]~q\ <= NOT \REG|registers[0][30]~q\;
\REG|ALT_INV_Mux1~7_combout\ <= NOT \REG|Mux1~7_combout\;
\REG|ALT_INV_registers[7][30]~q\ <= NOT \REG|registers[7][30]~q\;
\REG|ALT_INV_registers[6][30]~q\ <= NOT \REG|registers[6][30]~q\;
\REG|ALT_INV_registers[5][30]~q\ <= NOT \REG|registers[5][30]~q\;
\REG|ALT_INV_registers[4][30]~q\ <= NOT \REG|registers[4][30]~q\;
\REG|ALT_INV_Mux1~6_combout\ <= NOT \REG|Mux1~6_combout\;
\REG|ALT_INV_registers[15][30]~q\ <= NOT \REG|registers[15][30]~q\;
\REG|ALT_INV_registers[14][30]~q\ <= NOT \REG|registers[14][30]~q\;
\REG|ALT_INV_registers[13][30]~q\ <= NOT \REG|registers[13][30]~q\;
\REG|ALT_INV_registers[12][30]~q\ <= NOT \REG|registers[12][30]~q\;
\REG|ALT_INV_Mux1~5_combout\ <= NOT \REG|Mux1~5_combout\;
\REG|ALT_INV_registers[11][30]~q\ <= NOT \REG|registers[11][30]~q\;
\REG|ALT_INV_registers[10][30]~q\ <= NOT \REG|registers[10][30]~q\;
\REG|ALT_INV_registers[9][30]~q\ <= NOT \REG|registers[9][30]~q\;
\REG|ALT_INV_registers[8][30]~q\ <= NOT \REG|registers[8][30]~q\;
\REG|ALT_INV_Mux1~4_combout\ <= NOT \REG|Mux1~4_combout\;
\REG|ALT_INV_Mux1~3_combout\ <= NOT \REG|Mux1~3_combout\;
\REG|ALT_INV_registers[31][30]~q\ <= NOT \REG|registers[31][30]~q\;
\REG|ALT_INV_registers[27][30]~q\ <= NOT \REG|registers[27][30]~q\;
\REG|ALT_INV_registers[23][30]~q\ <= NOT \REG|registers[23][30]~q\;
\REG|ALT_INV_registers[19][30]~q\ <= NOT \REG|registers[19][30]~q\;
\REG|ALT_INV_Mux1~2_combout\ <= NOT \REG|Mux1~2_combout\;
\REG|ALT_INV_registers[30][30]~q\ <= NOT \REG|registers[30][30]~q\;
\REG|ALT_INV_registers[26][30]~q\ <= NOT \REG|registers[26][30]~q\;
\REG|ALT_INV_registers[22][30]~q\ <= NOT \REG|registers[22][30]~q\;
\REG|ALT_INV_registers[18][30]~q\ <= NOT \REG|registers[18][30]~q\;
\REG|ALT_INV_Mux1~1_combout\ <= NOT \REG|Mux1~1_combout\;
\REG|ALT_INV_registers[29][30]~q\ <= NOT \REG|registers[29][30]~q\;
\REG|ALT_INV_registers[25][30]~q\ <= NOT \REG|registers[25][30]~q\;
\REG|ALT_INV_registers[21][30]~q\ <= NOT \REG|registers[21][30]~q\;
\REG|ALT_INV_registers[17][30]~q\ <= NOT \REG|registers[17][30]~q\;
\REG|ALT_INV_Mux1~0_combout\ <= NOT \REG|Mux1~0_combout\;
\REG|ALT_INV_registers[28][30]~q\ <= NOT \REG|registers[28][30]~q\;
\REG|ALT_INV_registers[24][30]~q\ <= NOT \REG|registers[24][30]~q\;
\REG|ALT_INV_registers[20][30]~q\ <= NOT \REG|registers[20][30]~q\;
\REG|ALT_INV_registers[16][30]~q\ <= NOT \REG|registers[16][30]~q\;
\REG|ALT_INV_Mux2~10_combout\ <= NOT \REG|Mux2~10_combout\;
\REG|ALT_INV_Mux2~9_combout\ <= NOT \REG|Mux2~9_combout\;
\REG|ALT_INV_Mux2~8_combout\ <= NOT \REG|Mux2~8_combout\;
\REG|ALT_INV_registers[3][29]~q\ <= NOT \REG|registers[3][29]~q\;
\REG|ALT_INV_registers[2][29]~q\ <= NOT \REG|registers[2][29]~q\;
\REG|ALT_INV_registers[1][29]~q\ <= NOT \REG|registers[1][29]~q\;
\REG|ALT_INV_registers[0][29]~q\ <= NOT \REG|registers[0][29]~q\;
\REG|ALT_INV_Mux2~7_combout\ <= NOT \REG|Mux2~7_combout\;
\REG|ALT_INV_registers[7][29]~q\ <= NOT \REG|registers[7][29]~q\;
\REG|ALT_INV_registers[6][29]~q\ <= NOT \REG|registers[6][29]~q\;
\REG|ALT_INV_registers[5][29]~q\ <= NOT \REG|registers[5][29]~q\;
\REG|ALT_INV_registers[4][29]~q\ <= NOT \REG|registers[4][29]~q\;
\REG|ALT_INV_Mux2~6_combout\ <= NOT \REG|Mux2~6_combout\;
\REG|ALT_INV_registers[15][29]~q\ <= NOT \REG|registers[15][29]~q\;
\REG|ALT_INV_registers[14][29]~q\ <= NOT \REG|registers[14][29]~q\;
\REG|ALT_INV_registers[13][29]~q\ <= NOT \REG|registers[13][29]~q\;
\REG|ALT_INV_registers[12][29]~q\ <= NOT \REG|registers[12][29]~q\;
\REG|ALT_INV_Mux2~5_combout\ <= NOT \REG|Mux2~5_combout\;
\REG|ALT_INV_registers[11][29]~q\ <= NOT \REG|registers[11][29]~q\;
\REG|ALT_INV_registers[10][29]~q\ <= NOT \REG|registers[10][29]~q\;
\REG|ALT_INV_registers[9][29]~q\ <= NOT \REG|registers[9][29]~q\;
\REG|ALT_INV_registers[8][29]~q\ <= NOT \REG|registers[8][29]~q\;
\REG|ALT_INV_Mux2~4_combout\ <= NOT \REG|Mux2~4_combout\;
\REG|ALT_INV_Mux2~3_combout\ <= NOT \REG|Mux2~3_combout\;
\REG|ALT_INV_registers[31][29]~q\ <= NOT \REG|registers[31][29]~q\;
\REG|ALT_INV_registers[27][29]~q\ <= NOT \REG|registers[27][29]~q\;
\REG|ALT_INV_registers[23][29]~q\ <= NOT \REG|registers[23][29]~q\;
\REG|ALT_INV_registers[19][29]~q\ <= NOT \REG|registers[19][29]~q\;
\REG|ALT_INV_Mux2~2_combout\ <= NOT \REG|Mux2~2_combout\;
\REG|ALT_INV_registers[30][29]~q\ <= NOT \REG|registers[30][29]~q\;
\REG|ALT_INV_registers[26][29]~q\ <= NOT \REG|registers[26][29]~q\;
\REG|ALT_INV_registers[22][29]~q\ <= NOT \REG|registers[22][29]~q\;
\REG|ALT_INV_registers[18][29]~q\ <= NOT \REG|registers[18][29]~q\;
\REG|ALT_INV_Mux2~1_combout\ <= NOT \REG|Mux2~1_combout\;
\REG|ALT_INV_registers[29][29]~q\ <= NOT \REG|registers[29][29]~q\;
\REG|ALT_INV_registers[25][29]~q\ <= NOT \REG|registers[25][29]~q\;
\REG|ALT_INV_registers[21][29]~q\ <= NOT \REG|registers[21][29]~q\;
\REG|ALT_INV_registers[17][29]~q\ <= NOT \REG|registers[17][29]~q\;
\REG|ALT_INV_Mux2~0_combout\ <= NOT \REG|Mux2~0_combout\;
\REG|ALT_INV_registers[28][29]~q\ <= NOT \REG|registers[28][29]~q\;
\REG|ALT_INV_registers[24][29]~q\ <= NOT \REG|registers[24][29]~q\;
\REG|ALT_INV_registers[20][29]~q\ <= NOT \REG|registers[20][29]~q\;
\REG|ALT_INV_registers[16][29]~q\ <= NOT \REG|registers[16][29]~q\;
\REG|ALT_INV_Mux3~10_combout\ <= NOT \REG|Mux3~10_combout\;
\REG|ALT_INV_Mux3~9_combout\ <= NOT \REG|Mux3~9_combout\;
\REG|ALT_INV_Mux3~8_combout\ <= NOT \REG|Mux3~8_combout\;
\REG|ALT_INV_registers[3][28]~q\ <= NOT \REG|registers[3][28]~q\;
\REG|ALT_INV_registers[2][28]~q\ <= NOT \REG|registers[2][28]~q\;
\REG|ALT_INV_registers[1][28]~q\ <= NOT \REG|registers[1][28]~q\;
\REG|ALT_INV_registers[0][28]~q\ <= NOT \REG|registers[0][28]~q\;
\REG|ALT_INV_Mux3~7_combout\ <= NOT \REG|Mux3~7_combout\;
\REG|ALT_INV_registers[7][28]~q\ <= NOT \REG|registers[7][28]~q\;
\REG|ALT_INV_registers[6][28]~q\ <= NOT \REG|registers[6][28]~q\;
\REG|ALT_INV_registers[5][28]~q\ <= NOT \REG|registers[5][28]~q\;
\REG|ALT_INV_registers[4][28]~q\ <= NOT \REG|registers[4][28]~q\;
\REG|ALT_INV_Mux3~6_combout\ <= NOT \REG|Mux3~6_combout\;
\REG|ALT_INV_registers[15][28]~q\ <= NOT \REG|registers[15][28]~q\;
\REG|ALT_INV_registers[14][28]~q\ <= NOT \REG|registers[14][28]~q\;
\REG|ALT_INV_registers[13][28]~q\ <= NOT \REG|registers[13][28]~q\;
\REG|ALT_INV_registers[12][28]~q\ <= NOT \REG|registers[12][28]~q\;
\REG|ALT_INV_Mux3~5_combout\ <= NOT \REG|Mux3~5_combout\;
\REG|ALT_INV_registers[11][28]~q\ <= NOT \REG|registers[11][28]~q\;
\REG|ALT_INV_registers[10][28]~q\ <= NOT \REG|registers[10][28]~q\;
\REG|ALT_INV_registers[9][28]~q\ <= NOT \REG|registers[9][28]~q\;
\REG|ALT_INV_registers[8][28]~q\ <= NOT \REG|registers[8][28]~q\;
\REG|ALT_INV_Mux3~4_combout\ <= NOT \REG|Mux3~4_combout\;
\REG|ALT_INV_Mux3~3_combout\ <= NOT \REG|Mux3~3_combout\;
\REG|ALT_INV_registers[31][28]~q\ <= NOT \REG|registers[31][28]~q\;
\REG|ALT_INV_registers[27][28]~q\ <= NOT \REG|registers[27][28]~q\;
\REG|ALT_INV_registers[23][28]~q\ <= NOT \REG|registers[23][28]~q\;
\REG|ALT_INV_registers[19][28]~q\ <= NOT \REG|registers[19][28]~q\;
\REG|ALT_INV_Mux3~2_combout\ <= NOT \REG|Mux3~2_combout\;
\REG|ALT_INV_registers[30][28]~q\ <= NOT \REG|registers[30][28]~q\;
\REG|ALT_INV_registers[26][28]~q\ <= NOT \REG|registers[26][28]~q\;
\REG|ALT_INV_registers[22][28]~q\ <= NOT \REG|registers[22][28]~q\;
\REG|ALT_INV_registers[18][28]~q\ <= NOT \REG|registers[18][28]~q\;
\REG|ALT_INV_Mux3~1_combout\ <= NOT \REG|Mux3~1_combout\;
\REG|ALT_INV_registers[29][28]~q\ <= NOT \REG|registers[29][28]~q\;
\REG|ALT_INV_registers[25][28]~q\ <= NOT \REG|registers[25][28]~q\;
\REG|ALT_INV_registers[21][28]~q\ <= NOT \REG|registers[21][28]~q\;
\REG|ALT_INV_registers[17][28]~q\ <= NOT \REG|registers[17][28]~q\;
\REG|ALT_INV_Mux3~0_combout\ <= NOT \REG|Mux3~0_combout\;
\REG|ALT_INV_registers[28][28]~q\ <= NOT \REG|registers[28][28]~q\;
\REG|ALT_INV_registers[24][28]~q\ <= NOT \REG|registers[24][28]~q\;
\REG|ALT_INV_registers[20][28]~q\ <= NOT \REG|registers[20][28]~q\;
\REG|ALT_INV_registers[16][28]~q\ <= NOT \REG|registers[16][28]~q\;
\REG|ALT_INV_Mux4~10_combout\ <= NOT \REG|Mux4~10_combout\;
\REG|ALT_INV_Mux4~9_combout\ <= NOT \REG|Mux4~9_combout\;
\REG|ALT_INV_Mux4~8_combout\ <= NOT \REG|Mux4~8_combout\;
\REG|ALT_INV_registers[3][27]~q\ <= NOT \REG|registers[3][27]~q\;
\REG|ALT_INV_registers[2][27]~q\ <= NOT \REG|registers[2][27]~q\;
\REG|ALT_INV_registers[1][27]~q\ <= NOT \REG|registers[1][27]~q\;
\REG|ALT_INV_registers[0][27]~q\ <= NOT \REG|registers[0][27]~q\;
\REG|ALT_INV_Mux4~7_combout\ <= NOT \REG|Mux4~7_combout\;
\REG|ALT_INV_registers[7][27]~q\ <= NOT \REG|registers[7][27]~q\;
\REG|ALT_INV_registers[6][27]~q\ <= NOT \REG|registers[6][27]~q\;
\REG|ALT_INV_registers[5][27]~q\ <= NOT \REG|registers[5][27]~q\;
\REG|ALT_INV_registers[4][27]~q\ <= NOT \REG|registers[4][27]~q\;
\REG|ALT_INV_Mux4~6_combout\ <= NOT \REG|Mux4~6_combout\;
\REG|ALT_INV_registers[15][27]~q\ <= NOT \REG|registers[15][27]~q\;
\REG|ALT_INV_registers[14][27]~q\ <= NOT \REG|registers[14][27]~q\;
\REG|ALT_INV_registers[13][27]~q\ <= NOT \REG|registers[13][27]~q\;
\REG|ALT_INV_registers[12][27]~q\ <= NOT \REG|registers[12][27]~q\;
\REG|ALT_INV_Mux4~5_combout\ <= NOT \REG|Mux4~5_combout\;
\REG|ALT_INV_registers[11][27]~q\ <= NOT \REG|registers[11][27]~q\;
\REG|ALT_INV_registers[10][27]~q\ <= NOT \REG|registers[10][27]~q\;
\REG|ALT_INV_registers[9][27]~q\ <= NOT \REG|registers[9][27]~q\;
\REG|ALT_INV_registers[8][27]~q\ <= NOT \REG|registers[8][27]~q\;
\REG|ALT_INV_Mux4~4_combout\ <= NOT \REG|Mux4~4_combout\;
\REG|ALT_INV_Mux4~3_combout\ <= NOT \REG|Mux4~3_combout\;
\REG|ALT_INV_registers[31][27]~q\ <= NOT \REG|registers[31][27]~q\;
\REG|ALT_INV_registers[27][27]~q\ <= NOT \REG|registers[27][27]~q\;
\REG|ALT_INV_registers[23][27]~q\ <= NOT \REG|registers[23][27]~q\;
\REG|ALT_INV_registers[19][27]~q\ <= NOT \REG|registers[19][27]~q\;
\REG|ALT_INV_Mux4~2_combout\ <= NOT \REG|Mux4~2_combout\;
\REG|ALT_INV_registers[30][27]~q\ <= NOT \REG|registers[30][27]~q\;
\REG|ALT_INV_registers[26][27]~q\ <= NOT \REG|registers[26][27]~q\;
\REG|ALT_INV_registers[22][27]~q\ <= NOT \REG|registers[22][27]~q\;
\REG|ALT_INV_registers[18][27]~q\ <= NOT \REG|registers[18][27]~q\;
\REG|ALT_INV_Mux4~1_combout\ <= NOT \REG|Mux4~1_combout\;
\REG|ALT_INV_registers[29][27]~q\ <= NOT \REG|registers[29][27]~q\;
\REG|ALT_INV_registers[25][27]~q\ <= NOT \REG|registers[25][27]~q\;
\REG|ALT_INV_registers[21][27]~q\ <= NOT \REG|registers[21][27]~q\;
\REG|ALT_INV_registers[17][27]~q\ <= NOT \REG|registers[17][27]~q\;
\REG|ALT_INV_Mux4~0_combout\ <= NOT \REG|Mux4~0_combout\;
\REG|ALT_INV_registers[28][27]~q\ <= NOT \REG|registers[28][27]~q\;
\REG|ALT_INV_registers[24][27]~q\ <= NOT \REG|registers[24][27]~q\;
\REG|ALT_INV_registers[20][27]~q\ <= NOT \REG|registers[20][27]~q\;
\REG|ALT_INV_registers[16][27]~q\ <= NOT \REG|registers[16][27]~q\;
\REG|ALT_INV_Mux5~10_combout\ <= NOT \REG|Mux5~10_combout\;
\REG|ALT_INV_Mux5~9_combout\ <= NOT \REG|Mux5~9_combout\;
\REG|ALT_INV_Mux5~8_combout\ <= NOT \REG|Mux5~8_combout\;
\REG|ALT_INV_registers[3][26]~q\ <= NOT \REG|registers[3][26]~q\;
\REG|ALT_INV_registers[2][26]~q\ <= NOT \REG|registers[2][26]~q\;
\REG|ALT_INV_registers[1][26]~q\ <= NOT \REG|registers[1][26]~q\;
\REG|ALT_INV_registers[0][26]~q\ <= NOT \REG|registers[0][26]~q\;
\REG|ALT_INV_Mux5~7_combout\ <= NOT \REG|Mux5~7_combout\;
\REG|ALT_INV_registers[7][26]~q\ <= NOT \REG|registers[7][26]~q\;
\REG|ALT_INV_registers[6][26]~q\ <= NOT \REG|registers[6][26]~q\;
\REG|ALT_INV_registers[5][26]~q\ <= NOT \REG|registers[5][26]~q\;
\REG|ALT_INV_registers[4][26]~q\ <= NOT \REG|registers[4][26]~q\;
\REG|ALT_INV_Mux5~6_combout\ <= NOT \REG|Mux5~6_combout\;
\REG|ALT_INV_registers[15][26]~q\ <= NOT \REG|registers[15][26]~q\;
\REG|ALT_INV_registers[14][26]~q\ <= NOT \REG|registers[14][26]~q\;
\REG|ALT_INV_registers[13][26]~q\ <= NOT \REG|registers[13][26]~q\;
\REG|ALT_INV_registers[12][26]~q\ <= NOT \REG|registers[12][26]~q\;
\REG|ALT_INV_Mux5~5_combout\ <= NOT \REG|Mux5~5_combout\;
\REG|ALT_INV_registers[11][26]~q\ <= NOT \REG|registers[11][26]~q\;
\REG|ALT_INV_registers[10][26]~q\ <= NOT \REG|registers[10][26]~q\;
\REG|ALT_INV_registers[9][26]~q\ <= NOT \REG|registers[9][26]~q\;
\REG|ALT_INV_registers[8][26]~q\ <= NOT \REG|registers[8][26]~q\;
\REG|ALT_INV_Mux5~4_combout\ <= NOT \REG|Mux5~4_combout\;
\REG|ALT_INV_Mux5~3_combout\ <= NOT \REG|Mux5~3_combout\;
\REG|ALT_INV_registers[31][26]~q\ <= NOT \REG|registers[31][26]~q\;
\REG|ALT_INV_registers[27][26]~q\ <= NOT \REG|registers[27][26]~q\;
\REG|ALT_INV_registers[23][26]~q\ <= NOT \REG|registers[23][26]~q\;
\REG|ALT_INV_registers[19][26]~q\ <= NOT \REG|registers[19][26]~q\;
\REG|ALT_INV_Mux5~2_combout\ <= NOT \REG|Mux5~2_combout\;
\REG|ALT_INV_registers[30][26]~q\ <= NOT \REG|registers[30][26]~q\;
\REG|ALT_INV_registers[26][26]~q\ <= NOT \REG|registers[26][26]~q\;
\REG|ALT_INV_registers[22][26]~q\ <= NOT \REG|registers[22][26]~q\;
\REG|ALT_INV_registers[18][26]~q\ <= NOT \REG|registers[18][26]~q\;
\REG|ALT_INV_Mux5~1_combout\ <= NOT \REG|Mux5~1_combout\;
\REG|ALT_INV_registers[29][26]~q\ <= NOT \REG|registers[29][26]~q\;
\REG|ALT_INV_registers[25][26]~q\ <= NOT \REG|registers[25][26]~q\;
\REG|ALT_INV_registers[21][26]~q\ <= NOT \REG|registers[21][26]~q\;
\REG|ALT_INV_registers[17][26]~q\ <= NOT \REG|registers[17][26]~q\;
\REG|ALT_INV_Mux5~0_combout\ <= NOT \REG|Mux5~0_combout\;
\REG|ALT_INV_registers[28][26]~q\ <= NOT \REG|registers[28][26]~q\;
\REG|ALT_INV_registers[24][26]~q\ <= NOT \REG|registers[24][26]~q\;
\REG|ALT_INV_registers[20][26]~q\ <= NOT \REG|registers[20][26]~q\;
\REG|ALT_INV_registers[16][26]~q\ <= NOT \REG|registers[16][26]~q\;
\REG|ALT_INV_Mux6~10_combout\ <= NOT \REG|Mux6~10_combout\;
\REG|ALT_INV_Mux6~9_combout\ <= NOT \REG|Mux6~9_combout\;
\REG|ALT_INV_Mux6~8_combout\ <= NOT \REG|Mux6~8_combout\;
\REG|ALT_INV_registers[3][25]~q\ <= NOT \REG|registers[3][25]~q\;
\REG|ALT_INV_registers[2][25]~q\ <= NOT \REG|registers[2][25]~q\;
\REG|ALT_INV_registers[1][25]~q\ <= NOT \REG|registers[1][25]~q\;
\REG|ALT_INV_registers[0][25]~q\ <= NOT \REG|registers[0][25]~q\;
\REG|ALT_INV_Mux6~7_combout\ <= NOT \REG|Mux6~7_combout\;
\REG|ALT_INV_registers[7][25]~q\ <= NOT \REG|registers[7][25]~q\;
\REG|ALT_INV_registers[6][25]~q\ <= NOT \REG|registers[6][25]~q\;
\REG|ALT_INV_registers[5][25]~q\ <= NOT \REG|registers[5][25]~q\;
\REG|ALT_INV_registers[4][25]~q\ <= NOT \REG|registers[4][25]~q\;
\REG|ALT_INV_Mux6~6_combout\ <= NOT \REG|Mux6~6_combout\;
\REG|ALT_INV_registers[15][25]~q\ <= NOT \REG|registers[15][25]~q\;
\REG|ALT_INV_registers[14][25]~q\ <= NOT \REG|registers[14][25]~q\;
\REG|ALT_INV_registers[13][25]~q\ <= NOT \REG|registers[13][25]~q\;
\REG|ALT_INV_registers[12][25]~q\ <= NOT \REG|registers[12][25]~q\;
\REG|ALT_INV_Mux6~5_combout\ <= NOT \REG|Mux6~5_combout\;
\REG|ALT_INV_registers[11][25]~q\ <= NOT \REG|registers[11][25]~q\;
\REG|ALT_INV_registers[10][25]~q\ <= NOT \REG|registers[10][25]~q\;
\REG|ALT_INV_registers[9][25]~q\ <= NOT \REG|registers[9][25]~q\;
\REG|ALT_INV_registers[8][25]~q\ <= NOT \REG|registers[8][25]~q\;
\REG|ALT_INV_Mux6~4_combout\ <= NOT \REG|Mux6~4_combout\;
\REG|ALT_INV_Mux6~3_combout\ <= NOT \REG|Mux6~3_combout\;
\REG|ALT_INV_registers[31][25]~q\ <= NOT \REG|registers[31][25]~q\;
\REG|ALT_INV_registers[27][25]~q\ <= NOT \REG|registers[27][25]~q\;
\REG|ALT_INV_registers[23][25]~q\ <= NOT \REG|registers[23][25]~q\;
\REG|ALT_INV_registers[19][25]~q\ <= NOT \REG|registers[19][25]~q\;
\REG|ALT_INV_Mux6~2_combout\ <= NOT \REG|Mux6~2_combout\;
\REG|ALT_INV_registers[30][25]~q\ <= NOT \REG|registers[30][25]~q\;
\REG|ALT_INV_registers[26][25]~q\ <= NOT \REG|registers[26][25]~q\;
\REG|ALT_INV_registers[22][25]~q\ <= NOT \REG|registers[22][25]~q\;
\REG|ALT_INV_registers[18][25]~q\ <= NOT \REG|registers[18][25]~q\;
\REG|ALT_INV_Mux6~1_combout\ <= NOT \REG|Mux6~1_combout\;
\REG|ALT_INV_registers[29][25]~q\ <= NOT \REG|registers[29][25]~q\;
\REG|ALT_INV_registers[25][25]~q\ <= NOT \REG|registers[25][25]~q\;
\REG|ALT_INV_registers[21][25]~q\ <= NOT \REG|registers[21][25]~q\;
\REG|ALT_INV_registers[17][25]~q\ <= NOT \REG|registers[17][25]~q\;
\REG|ALT_INV_Mux6~0_combout\ <= NOT \REG|Mux6~0_combout\;
\REG|ALT_INV_registers[28][25]~q\ <= NOT \REG|registers[28][25]~q\;
\REG|ALT_INV_registers[24][25]~q\ <= NOT \REG|registers[24][25]~q\;
\REG|ALT_INV_registers[20][25]~q\ <= NOT \REG|registers[20][25]~q\;
\REG|ALT_INV_registers[16][25]~q\ <= NOT \REG|registers[16][25]~q\;
\REG|ALT_INV_Mux7~10_combout\ <= NOT \REG|Mux7~10_combout\;
\REG|ALT_INV_Mux7~9_combout\ <= NOT \REG|Mux7~9_combout\;
\REG|ALT_INV_Mux7~8_combout\ <= NOT \REG|Mux7~8_combout\;
\REG|ALT_INV_registers[3][24]~q\ <= NOT \REG|registers[3][24]~q\;
\REG|ALT_INV_registers[2][24]~q\ <= NOT \REG|registers[2][24]~q\;
\REG|ALT_INV_registers[1][24]~q\ <= NOT \REG|registers[1][24]~q\;
\REG|ALT_INV_registers[0][24]~q\ <= NOT \REG|registers[0][24]~q\;
\REG|ALT_INV_Mux7~7_combout\ <= NOT \REG|Mux7~7_combout\;
\REG|ALT_INV_registers[7][24]~q\ <= NOT \REG|registers[7][24]~q\;
\REG|ALT_INV_registers[6][24]~q\ <= NOT \REG|registers[6][24]~q\;
\REG|ALT_INV_registers[5][24]~q\ <= NOT \REG|registers[5][24]~q\;
\REG|ALT_INV_registers[4][24]~q\ <= NOT \REG|registers[4][24]~q\;
\REG|ALT_INV_Mux7~6_combout\ <= NOT \REG|Mux7~6_combout\;
\REG|ALT_INV_registers[15][24]~q\ <= NOT \REG|registers[15][24]~q\;
\REG|ALT_INV_registers[14][24]~q\ <= NOT \REG|registers[14][24]~q\;
\REG|ALT_INV_registers[13][24]~q\ <= NOT \REG|registers[13][24]~q\;
\REG|ALT_INV_registers[12][24]~q\ <= NOT \REG|registers[12][24]~q\;
\REG|ALT_INV_Mux7~5_combout\ <= NOT \REG|Mux7~5_combout\;
\REG|ALT_INV_registers[11][24]~q\ <= NOT \REG|registers[11][24]~q\;
\REG|ALT_INV_registers[10][24]~q\ <= NOT \REG|registers[10][24]~q\;
\REG|ALT_INV_registers[9][24]~q\ <= NOT \REG|registers[9][24]~q\;
\REG|ALT_INV_registers[8][24]~q\ <= NOT \REG|registers[8][24]~q\;
\REG|ALT_INV_Mux7~4_combout\ <= NOT \REG|Mux7~4_combout\;
\REG|ALT_INV_Mux7~3_combout\ <= NOT \REG|Mux7~3_combout\;
\REG|ALT_INV_registers[31][24]~q\ <= NOT \REG|registers[31][24]~q\;
\REG|ALT_INV_registers[27][24]~q\ <= NOT \REG|registers[27][24]~q\;
\REG|ALT_INV_registers[23][24]~q\ <= NOT \REG|registers[23][24]~q\;
\REG|ALT_INV_registers[19][24]~q\ <= NOT \REG|registers[19][24]~q\;
\REG|ALT_INV_Mux7~2_combout\ <= NOT \REG|Mux7~2_combout\;
\REG|ALT_INV_registers[30][24]~q\ <= NOT \REG|registers[30][24]~q\;
\REG|ALT_INV_registers[26][24]~q\ <= NOT \REG|registers[26][24]~q\;
\REG|ALT_INV_registers[22][24]~q\ <= NOT \REG|registers[22][24]~q\;
\REG|ALT_INV_registers[18][24]~q\ <= NOT \REG|registers[18][24]~q\;
\REG|ALT_INV_Mux7~1_combout\ <= NOT \REG|Mux7~1_combout\;
\REG|ALT_INV_registers[29][24]~q\ <= NOT \REG|registers[29][24]~q\;
\REG|ALT_INV_registers[25][24]~q\ <= NOT \REG|registers[25][24]~q\;
\REG|ALT_INV_registers[21][24]~q\ <= NOT \REG|registers[21][24]~q\;
\REG|ALT_INV_registers[17][24]~q\ <= NOT \REG|registers[17][24]~q\;
\REG|ALT_INV_Mux7~0_combout\ <= NOT \REG|Mux7~0_combout\;
\REG|ALT_INV_registers[28][24]~q\ <= NOT \REG|registers[28][24]~q\;
\REG|ALT_INV_registers[24][24]~q\ <= NOT \REG|registers[24][24]~q\;
\REG|ALT_INV_registers[20][24]~q\ <= NOT \REG|registers[20][24]~q\;
\REG|ALT_INV_registers[16][24]~q\ <= NOT \REG|registers[16][24]~q\;
\REG|ALT_INV_Mux8~10_combout\ <= NOT \REG|Mux8~10_combout\;
\REG|ALT_INV_Mux8~9_combout\ <= NOT \REG|Mux8~9_combout\;
\REG|ALT_INV_Mux8~8_combout\ <= NOT \REG|Mux8~8_combout\;
\REG|ALT_INV_registers[3][23]~q\ <= NOT \REG|registers[3][23]~q\;
\REG|ALT_INV_registers[2][23]~q\ <= NOT \REG|registers[2][23]~q\;
\REG|ALT_INV_registers[1][23]~q\ <= NOT \REG|registers[1][23]~q\;
\REG|ALT_INV_registers[0][23]~q\ <= NOT \REG|registers[0][23]~q\;
\REG|ALT_INV_Mux8~7_combout\ <= NOT \REG|Mux8~7_combout\;
\REG|ALT_INV_registers[7][23]~q\ <= NOT \REG|registers[7][23]~q\;
\REG|ALT_INV_registers[6][23]~q\ <= NOT \REG|registers[6][23]~q\;
\REG|ALT_INV_registers[5][23]~q\ <= NOT \REG|registers[5][23]~q\;
\REG|ALT_INV_registers[4][23]~q\ <= NOT \REG|registers[4][23]~q\;
\REG|ALT_INV_Mux8~6_combout\ <= NOT \REG|Mux8~6_combout\;
\REG|ALT_INV_registers[15][23]~q\ <= NOT \REG|registers[15][23]~q\;
\REG|ALT_INV_registers[14][23]~q\ <= NOT \REG|registers[14][23]~q\;
\REG|ALT_INV_registers[13][23]~q\ <= NOT \REG|registers[13][23]~q\;
\REG|ALT_INV_registers[12][23]~q\ <= NOT \REG|registers[12][23]~q\;
\REG|ALT_INV_Mux8~5_combout\ <= NOT \REG|Mux8~5_combout\;
\REG|ALT_INV_registers[11][23]~q\ <= NOT \REG|registers[11][23]~q\;
\REG|ALT_INV_registers[10][23]~q\ <= NOT \REG|registers[10][23]~q\;
\REG|ALT_INV_registers[9][23]~q\ <= NOT \REG|registers[9][23]~q\;
\REG|ALT_INV_registers[8][23]~q\ <= NOT \REG|registers[8][23]~q\;
\REG|ALT_INV_Mux8~4_combout\ <= NOT \REG|Mux8~4_combout\;
\REG|ALT_INV_Mux8~3_combout\ <= NOT \REG|Mux8~3_combout\;
\REG|ALT_INV_registers[31][23]~q\ <= NOT \REG|registers[31][23]~q\;
\REG|ALT_INV_registers[27][23]~q\ <= NOT \REG|registers[27][23]~q\;
\REG|ALT_INV_registers[23][23]~q\ <= NOT \REG|registers[23][23]~q\;
\REG|ALT_INV_registers[19][23]~q\ <= NOT \REG|registers[19][23]~q\;
\REG|ALT_INV_Mux8~2_combout\ <= NOT \REG|Mux8~2_combout\;
\REG|ALT_INV_registers[30][23]~q\ <= NOT \REG|registers[30][23]~q\;
\REG|ALT_INV_registers[26][23]~q\ <= NOT \REG|registers[26][23]~q\;
\REG|ALT_INV_registers[22][23]~q\ <= NOT \REG|registers[22][23]~q\;
\REG|ALT_INV_registers[18][23]~q\ <= NOT \REG|registers[18][23]~q\;
\REG|ALT_INV_Mux8~1_combout\ <= NOT \REG|Mux8~1_combout\;
\REG|ALT_INV_registers[29][23]~q\ <= NOT \REG|registers[29][23]~q\;
\REG|ALT_INV_registers[25][23]~q\ <= NOT \REG|registers[25][23]~q\;
\REG|ALT_INV_registers[21][23]~q\ <= NOT \REG|registers[21][23]~q\;
\REG|ALT_INV_registers[17][23]~q\ <= NOT \REG|registers[17][23]~q\;
\REG|ALT_INV_Mux8~0_combout\ <= NOT \REG|Mux8~0_combout\;
\REG|ALT_INV_registers[28][23]~q\ <= NOT \REG|registers[28][23]~q\;
\REG|ALT_INV_registers[24][23]~q\ <= NOT \REG|registers[24][23]~q\;
\REG|ALT_INV_registers[20][23]~q\ <= NOT \REG|registers[20][23]~q\;
\REG|ALT_INV_registers[16][23]~q\ <= NOT \REG|registers[16][23]~q\;
\REG|ALT_INV_Mux9~10_combout\ <= NOT \REG|Mux9~10_combout\;
\REG|ALT_INV_Mux9~9_combout\ <= NOT \REG|Mux9~9_combout\;
\REG|ALT_INV_Mux9~8_combout\ <= NOT \REG|Mux9~8_combout\;
\REG|ALT_INV_registers[3][22]~q\ <= NOT \REG|registers[3][22]~q\;
\REG|ALT_INV_registers[2][22]~q\ <= NOT \REG|registers[2][22]~q\;
\REG|ALT_INV_registers[1][22]~q\ <= NOT \REG|registers[1][22]~q\;
\REG|ALT_INV_registers[0][22]~q\ <= NOT \REG|registers[0][22]~q\;
\REG|ALT_INV_Mux9~7_combout\ <= NOT \REG|Mux9~7_combout\;
\REG|ALT_INV_registers[7][22]~q\ <= NOT \REG|registers[7][22]~q\;
\REG|ALT_INV_registers[6][22]~q\ <= NOT \REG|registers[6][22]~q\;
\REG|ALT_INV_registers[5][22]~q\ <= NOT \REG|registers[5][22]~q\;
\REG|ALT_INV_registers[4][22]~q\ <= NOT \REG|registers[4][22]~q\;
\REG|ALT_INV_Mux9~6_combout\ <= NOT \REG|Mux9~6_combout\;
\REG|ALT_INV_registers[15][22]~q\ <= NOT \REG|registers[15][22]~q\;
\REG|ALT_INV_registers[14][22]~q\ <= NOT \REG|registers[14][22]~q\;
\REG|ALT_INV_registers[13][22]~q\ <= NOT \REG|registers[13][22]~q\;
\REG|ALT_INV_registers[12][22]~q\ <= NOT \REG|registers[12][22]~q\;
\REG|ALT_INV_Mux9~5_combout\ <= NOT \REG|Mux9~5_combout\;
\REG|ALT_INV_registers[11][22]~q\ <= NOT \REG|registers[11][22]~q\;
\REG|ALT_INV_registers[10][22]~q\ <= NOT \REG|registers[10][22]~q\;
\REG|ALT_INV_registers[9][22]~q\ <= NOT \REG|registers[9][22]~q\;
\REG|ALT_INV_registers[8][22]~q\ <= NOT \REG|registers[8][22]~q\;
\REG|ALT_INV_Mux9~4_combout\ <= NOT \REG|Mux9~4_combout\;
\REG|ALT_INV_Mux9~3_combout\ <= NOT \REG|Mux9~3_combout\;
\REG|ALT_INV_registers[31][22]~q\ <= NOT \REG|registers[31][22]~q\;
\REG|ALT_INV_registers[27][22]~q\ <= NOT \REG|registers[27][22]~q\;
\REG|ALT_INV_registers[23][22]~q\ <= NOT \REG|registers[23][22]~q\;
\REG|ALT_INV_registers[19][22]~q\ <= NOT \REG|registers[19][22]~q\;
\REG|ALT_INV_Mux9~2_combout\ <= NOT \REG|Mux9~2_combout\;
\REG|ALT_INV_registers[30][22]~q\ <= NOT \REG|registers[30][22]~q\;
\REG|ALT_INV_registers[26][22]~q\ <= NOT \REG|registers[26][22]~q\;
\REG|ALT_INV_registers[22][22]~q\ <= NOT \REG|registers[22][22]~q\;
\REG|ALT_INV_registers[18][22]~q\ <= NOT \REG|registers[18][22]~q\;
\REG|ALT_INV_Mux9~1_combout\ <= NOT \REG|Mux9~1_combout\;
\REG|ALT_INV_registers[29][22]~q\ <= NOT \REG|registers[29][22]~q\;
\REG|ALT_INV_registers[25][22]~q\ <= NOT \REG|registers[25][22]~q\;
\REG|ALT_INV_registers[21][22]~q\ <= NOT \REG|registers[21][22]~q\;
\REG|ALT_INV_registers[17][22]~q\ <= NOT \REG|registers[17][22]~q\;
\REG|ALT_INV_Mux9~0_combout\ <= NOT \REG|Mux9~0_combout\;
\REG|ALT_INV_registers[28][22]~q\ <= NOT \REG|registers[28][22]~q\;
\REG|ALT_INV_registers[24][22]~q\ <= NOT \REG|registers[24][22]~q\;
\REG|ALT_INV_registers[20][22]~q\ <= NOT \REG|registers[20][22]~q\;
\REG|ALT_INV_registers[16][22]~q\ <= NOT \REG|registers[16][22]~q\;
\REG|ALT_INV_Mux10~10_combout\ <= NOT \REG|Mux10~10_combout\;
\REG|ALT_INV_Mux10~9_combout\ <= NOT \REG|Mux10~9_combout\;
\REG|ALT_INV_Mux10~8_combout\ <= NOT \REG|Mux10~8_combout\;
\REG|ALT_INV_registers[3][21]~q\ <= NOT \REG|registers[3][21]~q\;
\REG|ALT_INV_registers[2][21]~q\ <= NOT \REG|registers[2][21]~q\;
\REG|ALT_INV_registers[1][21]~q\ <= NOT \REG|registers[1][21]~q\;
\REG|ALT_INV_registers[0][21]~q\ <= NOT \REG|registers[0][21]~q\;
\REG|ALT_INV_Mux10~7_combout\ <= NOT \REG|Mux10~7_combout\;
\REG|ALT_INV_registers[7][21]~q\ <= NOT \REG|registers[7][21]~q\;
\REG|ALT_INV_registers[6][21]~q\ <= NOT \REG|registers[6][21]~q\;
\REG|ALT_INV_registers[5][21]~q\ <= NOT \REG|registers[5][21]~q\;
\REG|ALT_INV_registers[4][21]~q\ <= NOT \REG|registers[4][21]~q\;
\REG|ALT_INV_Mux10~6_combout\ <= NOT \REG|Mux10~6_combout\;
\REG|ALT_INV_registers[15][21]~q\ <= NOT \REG|registers[15][21]~q\;
\REG|ALT_INV_registers[14][21]~q\ <= NOT \REG|registers[14][21]~q\;
\REG|ALT_INV_registers[13][21]~q\ <= NOT \REG|registers[13][21]~q\;
\REG|ALT_INV_registers[12][21]~q\ <= NOT \REG|registers[12][21]~q\;
\REG|ALT_INV_Mux10~5_combout\ <= NOT \REG|Mux10~5_combout\;
\REG|ALT_INV_registers[11][21]~q\ <= NOT \REG|registers[11][21]~q\;
\REG|ALT_INV_registers[10][21]~q\ <= NOT \REG|registers[10][21]~q\;
\REG|ALT_INV_registers[9][21]~q\ <= NOT \REG|registers[9][21]~q\;
\REG|ALT_INV_registers[8][21]~q\ <= NOT \REG|registers[8][21]~q\;
\REG|ALT_INV_Mux10~4_combout\ <= NOT \REG|Mux10~4_combout\;
\REG|ALT_INV_Mux10~3_combout\ <= NOT \REG|Mux10~3_combout\;
\REG|ALT_INV_registers[31][21]~q\ <= NOT \REG|registers[31][21]~q\;
\REG|ALT_INV_registers[27][21]~q\ <= NOT \REG|registers[27][21]~q\;
\REG|ALT_INV_registers[23][21]~q\ <= NOT \REG|registers[23][21]~q\;
\REG|ALT_INV_registers[19][21]~q\ <= NOT \REG|registers[19][21]~q\;
\REG|ALT_INV_Mux10~2_combout\ <= NOT \REG|Mux10~2_combout\;
\REG|ALT_INV_registers[30][21]~q\ <= NOT \REG|registers[30][21]~q\;
\REG|ALT_INV_registers[26][21]~q\ <= NOT \REG|registers[26][21]~q\;
\REG|ALT_INV_registers[22][21]~q\ <= NOT \REG|registers[22][21]~q\;
\REG|ALT_INV_registers[18][21]~q\ <= NOT \REG|registers[18][21]~q\;
\REG|ALT_INV_Mux10~1_combout\ <= NOT \REG|Mux10~1_combout\;
\REG|ALT_INV_registers[29][21]~q\ <= NOT \REG|registers[29][21]~q\;
\REG|ALT_INV_registers[25][21]~q\ <= NOT \REG|registers[25][21]~q\;
\REG|ALT_INV_registers[21][21]~q\ <= NOT \REG|registers[21][21]~q\;
\REG|ALT_INV_registers[17][21]~q\ <= NOT \REG|registers[17][21]~q\;
\REG|ALT_INV_Mux10~0_combout\ <= NOT \REG|Mux10~0_combout\;
\REG|ALT_INV_registers[28][21]~q\ <= NOT \REG|registers[28][21]~q\;
\REG|ALT_INV_registers[24][21]~q\ <= NOT \REG|registers[24][21]~q\;
\REG|ALT_INV_registers[20][21]~q\ <= NOT \REG|registers[20][21]~q\;
\REG|ALT_INV_registers[16][21]~q\ <= NOT \REG|registers[16][21]~q\;
\REG|ALT_INV_Mux11~10_combout\ <= NOT \REG|Mux11~10_combout\;
\REG|ALT_INV_Mux11~9_combout\ <= NOT \REG|Mux11~9_combout\;
\REG|ALT_INV_Mux11~8_combout\ <= NOT \REG|Mux11~8_combout\;
\REG|ALT_INV_registers[3][20]~q\ <= NOT \REG|registers[3][20]~q\;
\REG|ALT_INV_registers[2][20]~q\ <= NOT \REG|registers[2][20]~q\;
\REG|ALT_INV_registers[1][20]~q\ <= NOT \REG|registers[1][20]~q\;
\REG|ALT_INV_registers[0][20]~q\ <= NOT \REG|registers[0][20]~q\;
\REG|ALT_INV_Mux11~7_combout\ <= NOT \REG|Mux11~7_combout\;
\REG|ALT_INV_registers[7][20]~q\ <= NOT \REG|registers[7][20]~q\;
\REG|ALT_INV_registers[6][20]~q\ <= NOT \REG|registers[6][20]~q\;
\REG|ALT_INV_registers[5][20]~q\ <= NOT \REG|registers[5][20]~q\;
\REG|ALT_INV_registers[4][20]~q\ <= NOT \REG|registers[4][20]~q\;
\REG|ALT_INV_Mux11~6_combout\ <= NOT \REG|Mux11~6_combout\;
\REG|ALT_INV_registers[15][20]~q\ <= NOT \REG|registers[15][20]~q\;
\REG|ALT_INV_registers[14][20]~q\ <= NOT \REG|registers[14][20]~q\;
\REG|ALT_INV_registers[13][20]~q\ <= NOT \REG|registers[13][20]~q\;
\REG|ALT_INV_registers[12][20]~q\ <= NOT \REG|registers[12][20]~q\;
\REG|ALT_INV_Mux11~5_combout\ <= NOT \REG|Mux11~5_combout\;
\REG|ALT_INV_registers[11][20]~q\ <= NOT \REG|registers[11][20]~q\;
\REG|ALT_INV_registers[10][20]~q\ <= NOT \REG|registers[10][20]~q\;
\REG|ALT_INV_registers[9][20]~q\ <= NOT \REG|registers[9][20]~q\;
\REG|ALT_INV_registers[8][20]~q\ <= NOT \REG|registers[8][20]~q\;
\REG|ALT_INV_Mux11~4_combout\ <= NOT \REG|Mux11~4_combout\;
\REG|ALT_INV_Mux11~3_combout\ <= NOT \REG|Mux11~3_combout\;
\REG|ALT_INV_registers[31][20]~q\ <= NOT \REG|registers[31][20]~q\;
\REG|ALT_INV_registers[27][20]~q\ <= NOT \REG|registers[27][20]~q\;
\REG|ALT_INV_registers[23][20]~q\ <= NOT \REG|registers[23][20]~q\;
\REG|ALT_INV_registers[19][20]~q\ <= NOT \REG|registers[19][20]~q\;
\REG|ALT_INV_Mux11~2_combout\ <= NOT \REG|Mux11~2_combout\;
\REG|ALT_INV_registers[30][20]~q\ <= NOT \REG|registers[30][20]~q\;
\REG|ALT_INV_registers[26][20]~q\ <= NOT \REG|registers[26][20]~q\;
\REG|ALT_INV_registers[22][20]~q\ <= NOT \REG|registers[22][20]~q\;
\REG|ALT_INV_registers[18][20]~q\ <= NOT \REG|registers[18][20]~q\;
\REG|ALT_INV_Mux11~1_combout\ <= NOT \REG|Mux11~1_combout\;
\REG|ALT_INV_registers[29][20]~q\ <= NOT \REG|registers[29][20]~q\;
\REG|ALT_INV_registers[25][20]~q\ <= NOT \REG|registers[25][20]~q\;
\REG|ALT_INV_registers[21][20]~q\ <= NOT \REG|registers[21][20]~q\;
\REG|ALT_INV_registers[17][20]~q\ <= NOT \REG|registers[17][20]~q\;
\REG|ALT_INV_Mux11~0_combout\ <= NOT \REG|Mux11~0_combout\;
\REG|ALT_INV_registers[28][20]~q\ <= NOT \REG|registers[28][20]~q\;
\REG|ALT_INV_registers[24][20]~q\ <= NOT \REG|registers[24][20]~q\;
\REG|ALT_INV_registers[20][20]~q\ <= NOT \REG|registers[20][20]~q\;
\REG|ALT_INV_registers[16][20]~q\ <= NOT \REG|registers[16][20]~q\;
\REG|ALT_INV_Mux12~10_combout\ <= NOT \REG|Mux12~10_combout\;
\REG|ALT_INV_Mux12~9_combout\ <= NOT \REG|Mux12~9_combout\;
\REG|ALT_INV_Mux12~8_combout\ <= NOT \REG|Mux12~8_combout\;
\REG|ALT_INV_registers[3][19]~q\ <= NOT \REG|registers[3][19]~q\;
\REG|ALT_INV_registers[2][19]~q\ <= NOT \REG|registers[2][19]~q\;
\REG|ALT_INV_registers[1][19]~q\ <= NOT \REG|registers[1][19]~q\;
\REG|ALT_INV_registers[0][19]~q\ <= NOT \REG|registers[0][19]~q\;
\REG|ALT_INV_Mux12~7_combout\ <= NOT \REG|Mux12~7_combout\;
\REG|ALT_INV_registers[7][19]~q\ <= NOT \REG|registers[7][19]~q\;
\REG|ALT_INV_registers[6][19]~q\ <= NOT \REG|registers[6][19]~q\;
\REG|ALT_INV_registers[5][19]~q\ <= NOT \REG|registers[5][19]~q\;
\REG|ALT_INV_registers[4][19]~q\ <= NOT \REG|registers[4][19]~q\;
\REG|ALT_INV_Mux12~6_combout\ <= NOT \REG|Mux12~6_combout\;
\REG|ALT_INV_registers[15][19]~q\ <= NOT \REG|registers[15][19]~q\;
\REG|ALT_INV_registers[14][19]~q\ <= NOT \REG|registers[14][19]~q\;
\REG|ALT_INV_registers[13][19]~q\ <= NOT \REG|registers[13][19]~q\;
\REG|ALT_INV_registers[12][19]~q\ <= NOT \REG|registers[12][19]~q\;
\REG|ALT_INV_Mux12~5_combout\ <= NOT \REG|Mux12~5_combout\;
\REG|ALT_INV_registers[11][19]~q\ <= NOT \REG|registers[11][19]~q\;
\REG|ALT_INV_registers[10][19]~q\ <= NOT \REG|registers[10][19]~q\;
\REG|ALT_INV_registers[9][19]~q\ <= NOT \REG|registers[9][19]~q\;
\REG|ALT_INV_registers[8][19]~q\ <= NOT \REG|registers[8][19]~q\;
\REG|ALT_INV_Mux12~4_combout\ <= NOT \REG|Mux12~4_combout\;
\REG|ALT_INV_Mux12~3_combout\ <= NOT \REG|Mux12~3_combout\;
\REG|ALT_INV_registers[31][19]~q\ <= NOT \REG|registers[31][19]~q\;
\REG|ALT_INV_registers[27][19]~q\ <= NOT \REG|registers[27][19]~q\;
\REG|ALT_INV_registers[23][19]~q\ <= NOT \REG|registers[23][19]~q\;
\REG|ALT_INV_registers[19][19]~q\ <= NOT \REG|registers[19][19]~q\;
\REG|ALT_INV_Mux12~2_combout\ <= NOT \REG|Mux12~2_combout\;
\REG|ALT_INV_registers[30][19]~q\ <= NOT \REG|registers[30][19]~q\;
\REG|ALT_INV_registers[26][19]~q\ <= NOT \REG|registers[26][19]~q\;
\REG|ALT_INV_registers[22][19]~q\ <= NOT \REG|registers[22][19]~q\;
\REG|ALT_INV_registers[18][19]~q\ <= NOT \REG|registers[18][19]~q\;
\REG|ALT_INV_Mux12~1_combout\ <= NOT \REG|Mux12~1_combout\;
\REG|ALT_INV_registers[29][19]~q\ <= NOT \REG|registers[29][19]~q\;
\REG|ALT_INV_registers[25][19]~q\ <= NOT \REG|registers[25][19]~q\;
\REG|ALT_INV_registers[21][19]~q\ <= NOT \REG|registers[21][19]~q\;
\REG|ALT_INV_registers[17][19]~q\ <= NOT \REG|registers[17][19]~q\;
\REG|ALT_INV_Mux12~0_combout\ <= NOT \REG|Mux12~0_combout\;
\REG|ALT_INV_registers[28][19]~q\ <= NOT \REG|registers[28][19]~q\;
\REG|ALT_INV_registers[24][19]~q\ <= NOT \REG|registers[24][19]~q\;
\REG|ALT_INV_registers[20][19]~q\ <= NOT \REG|registers[20][19]~q\;
\REG|ALT_INV_registers[16][19]~q\ <= NOT \REG|registers[16][19]~q\;
\REG|ALT_INV_Mux13~10_combout\ <= NOT \REG|Mux13~10_combout\;
\REG|ALT_INV_Mux13~9_combout\ <= NOT \REG|Mux13~9_combout\;
\REG|ALT_INV_Mux13~8_combout\ <= NOT \REG|Mux13~8_combout\;
\REG|ALT_INV_registers[3][18]~q\ <= NOT \REG|registers[3][18]~q\;
\REG|ALT_INV_registers[2][18]~q\ <= NOT \REG|registers[2][18]~q\;
\REG|ALT_INV_registers[1][18]~q\ <= NOT \REG|registers[1][18]~q\;
\REG|ALT_INV_registers[0][18]~q\ <= NOT \REG|registers[0][18]~q\;
\REG|ALT_INV_Mux13~7_combout\ <= NOT \REG|Mux13~7_combout\;
\REG|ALT_INV_registers[7][18]~q\ <= NOT \REG|registers[7][18]~q\;
\REG|ALT_INV_registers[6][18]~q\ <= NOT \REG|registers[6][18]~q\;
\REG|ALT_INV_registers[5][18]~q\ <= NOT \REG|registers[5][18]~q\;
\REG|ALT_INV_registers[4][18]~q\ <= NOT \REG|registers[4][18]~q\;
\REG|ALT_INV_Mux13~6_combout\ <= NOT \REG|Mux13~6_combout\;
\REG|ALT_INV_registers[15][18]~q\ <= NOT \REG|registers[15][18]~q\;
\REG|ALT_INV_registers[14][18]~q\ <= NOT \REG|registers[14][18]~q\;
\REG|ALT_INV_registers[13][18]~q\ <= NOT \REG|registers[13][18]~q\;
\REG|ALT_INV_registers[12][18]~q\ <= NOT \REG|registers[12][18]~q\;
\REG|ALT_INV_Mux13~5_combout\ <= NOT \REG|Mux13~5_combout\;
\REG|ALT_INV_registers[11][18]~q\ <= NOT \REG|registers[11][18]~q\;
\REG|ALT_INV_registers[10][18]~q\ <= NOT \REG|registers[10][18]~q\;
\REG|ALT_INV_registers[9][18]~q\ <= NOT \REG|registers[9][18]~q\;
\REG|ALT_INV_registers[8][18]~q\ <= NOT \REG|registers[8][18]~q\;
\REG|ALT_INV_Mux13~4_combout\ <= NOT \REG|Mux13~4_combout\;
\REG|ALT_INV_Mux13~3_combout\ <= NOT \REG|Mux13~3_combout\;
\REG|ALT_INV_registers[31][18]~q\ <= NOT \REG|registers[31][18]~q\;
\REG|ALT_INV_registers[27][18]~q\ <= NOT \REG|registers[27][18]~q\;
\REG|ALT_INV_registers[23][18]~q\ <= NOT \REG|registers[23][18]~q\;
\REG|ALT_INV_registers[19][18]~q\ <= NOT \REG|registers[19][18]~q\;
\REG|ALT_INV_Mux13~2_combout\ <= NOT \REG|Mux13~2_combout\;
\REG|ALT_INV_registers[30][18]~q\ <= NOT \REG|registers[30][18]~q\;
\REG|ALT_INV_registers[26][18]~q\ <= NOT \REG|registers[26][18]~q\;
\REG|ALT_INV_registers[22][18]~q\ <= NOT \REG|registers[22][18]~q\;
\REG|ALT_INV_registers[18][18]~q\ <= NOT \REG|registers[18][18]~q\;
\REG|ALT_INV_Mux13~1_combout\ <= NOT \REG|Mux13~1_combout\;
\REG|ALT_INV_registers[29][18]~q\ <= NOT \REG|registers[29][18]~q\;
\REG|ALT_INV_registers[25][18]~q\ <= NOT \REG|registers[25][18]~q\;
\REG|ALT_INV_registers[21][18]~q\ <= NOT \REG|registers[21][18]~q\;
\REG|ALT_INV_registers[17][18]~q\ <= NOT \REG|registers[17][18]~q\;
\REG|ALT_INV_Mux13~0_combout\ <= NOT \REG|Mux13~0_combout\;
\REG|ALT_INV_registers[28][18]~q\ <= NOT \REG|registers[28][18]~q\;
\REG|ALT_INV_registers[24][18]~q\ <= NOT \REG|registers[24][18]~q\;
\REG|ALT_INV_registers[20][18]~q\ <= NOT \REG|registers[20][18]~q\;
\REG|ALT_INV_registers[16][18]~q\ <= NOT \REG|registers[16][18]~q\;
\REG|ALT_INV_Mux14~10_combout\ <= NOT \REG|Mux14~10_combout\;
\REG|ALT_INV_Mux14~9_combout\ <= NOT \REG|Mux14~9_combout\;
\REG|ALT_INV_Mux14~8_combout\ <= NOT \REG|Mux14~8_combout\;
\REG|ALT_INV_registers[3][17]~q\ <= NOT \REG|registers[3][17]~q\;
\REG|ALT_INV_registers[2][17]~q\ <= NOT \REG|registers[2][17]~q\;
\REG|ALT_INV_registers[1][17]~q\ <= NOT \REG|registers[1][17]~q\;
\REG|ALT_INV_registers[0][17]~q\ <= NOT \REG|registers[0][17]~q\;
\REG|ALT_INV_Mux14~7_combout\ <= NOT \REG|Mux14~7_combout\;
\REG|ALT_INV_registers[7][17]~q\ <= NOT \REG|registers[7][17]~q\;
\REG|ALT_INV_registers[6][17]~q\ <= NOT \REG|registers[6][17]~q\;
\REG|ALT_INV_registers[5][17]~q\ <= NOT \REG|registers[5][17]~q\;
\REG|ALT_INV_registers[4][17]~q\ <= NOT \REG|registers[4][17]~q\;
\REG|ALT_INV_Mux14~6_combout\ <= NOT \REG|Mux14~6_combout\;
\REG|ALT_INV_registers[15][17]~q\ <= NOT \REG|registers[15][17]~q\;
\REG|ALT_INV_registers[14][17]~q\ <= NOT \REG|registers[14][17]~q\;
\REG|ALT_INV_registers[13][17]~q\ <= NOT \REG|registers[13][17]~q\;
\REG|ALT_INV_registers[12][17]~q\ <= NOT \REG|registers[12][17]~q\;
\REG|ALT_INV_Mux14~5_combout\ <= NOT \REG|Mux14~5_combout\;
\REG|ALT_INV_registers[11][17]~q\ <= NOT \REG|registers[11][17]~q\;
\REG|ALT_INV_registers[10][17]~q\ <= NOT \REG|registers[10][17]~q\;
\REG|ALT_INV_registers[9][17]~q\ <= NOT \REG|registers[9][17]~q\;
\REG|ALT_INV_registers[8][17]~q\ <= NOT \REG|registers[8][17]~q\;
\REG|ALT_INV_Mux14~4_combout\ <= NOT \REG|Mux14~4_combout\;
\REG|ALT_INV_Mux14~3_combout\ <= NOT \REG|Mux14~3_combout\;
\REG|ALT_INV_registers[31][17]~q\ <= NOT \REG|registers[31][17]~q\;
\REG|ALT_INV_registers[27][17]~q\ <= NOT \REG|registers[27][17]~q\;
\REG|ALT_INV_registers[23][17]~q\ <= NOT \REG|registers[23][17]~q\;
\REG|ALT_INV_registers[19][17]~q\ <= NOT \REG|registers[19][17]~q\;
\REG|ALT_INV_Mux14~2_combout\ <= NOT \REG|Mux14~2_combout\;
\REG|ALT_INV_registers[30][17]~q\ <= NOT \REG|registers[30][17]~q\;
\REG|ALT_INV_registers[26][17]~q\ <= NOT \REG|registers[26][17]~q\;
\REG|ALT_INV_registers[22][17]~q\ <= NOT \REG|registers[22][17]~q\;
\REG|ALT_INV_registers[18][17]~q\ <= NOT \REG|registers[18][17]~q\;
\REG|ALT_INV_Mux14~1_combout\ <= NOT \REG|Mux14~1_combout\;
\REG|ALT_INV_registers[29][17]~q\ <= NOT \REG|registers[29][17]~q\;
\REG|ALT_INV_registers[25][17]~q\ <= NOT \REG|registers[25][17]~q\;
\REG|ALT_INV_registers[21][17]~q\ <= NOT \REG|registers[21][17]~q\;
\REG|ALT_INV_registers[17][17]~q\ <= NOT \REG|registers[17][17]~q\;
\REG|ALT_INV_Mux14~0_combout\ <= NOT \REG|Mux14~0_combout\;
\REG|ALT_INV_registers[28][17]~q\ <= NOT \REG|registers[28][17]~q\;
\REG|ALT_INV_registers[24][17]~q\ <= NOT \REG|registers[24][17]~q\;
\REG|ALT_INV_registers[20][17]~q\ <= NOT \REG|registers[20][17]~q\;
\REG|ALT_INV_registers[16][17]~q\ <= NOT \REG|registers[16][17]~q\;
\REG|ALT_INV_Mux15~10_combout\ <= NOT \REG|Mux15~10_combout\;
\REG|ALT_INV_Mux15~9_combout\ <= NOT \REG|Mux15~9_combout\;
\REG|ALT_INV_Mux15~8_combout\ <= NOT \REG|Mux15~8_combout\;
\REG|ALT_INV_registers[3][16]~q\ <= NOT \REG|registers[3][16]~q\;
\REG|ALT_INV_registers[2][16]~q\ <= NOT \REG|registers[2][16]~q\;
\REG|ALT_INV_registers[1][16]~q\ <= NOT \REG|registers[1][16]~q\;
\REG|ALT_INV_registers[0][16]~q\ <= NOT \REG|registers[0][16]~q\;
\REG|ALT_INV_Mux15~7_combout\ <= NOT \REG|Mux15~7_combout\;
\REG|ALT_INV_registers[7][16]~q\ <= NOT \REG|registers[7][16]~q\;
\REG|ALT_INV_registers[6][16]~q\ <= NOT \REG|registers[6][16]~q\;
\REG|ALT_INV_registers[5][16]~q\ <= NOT \REG|registers[5][16]~q\;
\REG|ALT_INV_registers[4][16]~q\ <= NOT \REG|registers[4][16]~q\;
\REG|ALT_INV_Mux15~6_combout\ <= NOT \REG|Mux15~6_combout\;
\REG|ALT_INV_registers[15][16]~q\ <= NOT \REG|registers[15][16]~q\;
\REG|ALT_INV_registers[14][16]~q\ <= NOT \REG|registers[14][16]~q\;
\REG|ALT_INV_registers[13][16]~q\ <= NOT \REG|registers[13][16]~q\;
\REG|ALT_INV_registers[12][16]~q\ <= NOT \REG|registers[12][16]~q\;
\REG|ALT_INV_Mux15~5_combout\ <= NOT \REG|Mux15~5_combout\;
\REG|ALT_INV_registers[11][16]~q\ <= NOT \REG|registers[11][16]~q\;
\REG|ALT_INV_registers[10][16]~q\ <= NOT \REG|registers[10][16]~q\;
\REG|ALT_INV_registers[9][16]~q\ <= NOT \REG|registers[9][16]~q\;
\REG|ALT_INV_registers[8][16]~q\ <= NOT \REG|registers[8][16]~q\;
\REG|ALT_INV_Mux15~4_combout\ <= NOT \REG|Mux15~4_combout\;
\REG|ALT_INV_Mux15~3_combout\ <= NOT \REG|Mux15~3_combout\;
\REG|ALT_INV_registers[31][16]~q\ <= NOT \REG|registers[31][16]~q\;
\REG|ALT_INV_registers[27][16]~q\ <= NOT \REG|registers[27][16]~q\;
\REG|ALT_INV_registers[23][16]~q\ <= NOT \REG|registers[23][16]~q\;
\REG|ALT_INV_registers[19][16]~q\ <= NOT \REG|registers[19][16]~q\;
\REG|ALT_INV_Mux15~2_combout\ <= NOT \REG|Mux15~2_combout\;
\REG|ALT_INV_registers[30][16]~q\ <= NOT \REG|registers[30][16]~q\;
\REG|ALT_INV_registers[26][16]~q\ <= NOT \REG|registers[26][16]~q\;
\REG|ALT_INV_registers[22][16]~q\ <= NOT \REG|registers[22][16]~q\;
\REG|ALT_INV_registers[18][16]~q\ <= NOT \REG|registers[18][16]~q\;
\REG|ALT_INV_Mux15~1_combout\ <= NOT \REG|Mux15~1_combout\;
\REG|ALT_INV_registers[29][16]~q\ <= NOT \REG|registers[29][16]~q\;
\REG|ALT_INV_registers[25][16]~q\ <= NOT \REG|registers[25][16]~q\;
\REG|ALT_INV_registers[21][16]~q\ <= NOT \REG|registers[21][16]~q\;
\REG|ALT_INV_registers[17][16]~q\ <= NOT \REG|registers[17][16]~q\;
\REG|ALT_INV_Mux15~0_combout\ <= NOT \REG|Mux15~0_combout\;
\REG|ALT_INV_registers[28][16]~q\ <= NOT \REG|registers[28][16]~q\;
\REG|ALT_INV_registers[24][16]~q\ <= NOT \REG|registers[24][16]~q\;
\REG|ALT_INV_registers[20][16]~q\ <= NOT \REG|registers[20][16]~q\;
\REG|ALT_INV_registers[16][16]~q\ <= NOT \REG|registers[16][16]~q\;
\REG|ALT_INV_Mux16~10_combout\ <= NOT \REG|Mux16~10_combout\;
\REG|ALT_INV_Mux16~9_combout\ <= NOT \REG|Mux16~9_combout\;
\REG|ALT_INV_Mux16~8_combout\ <= NOT \REG|Mux16~8_combout\;
\REG|ALT_INV_registers[3][15]~q\ <= NOT \REG|registers[3][15]~q\;
\REG|ALT_INV_registers[2][15]~q\ <= NOT \REG|registers[2][15]~q\;
\REG|ALT_INV_registers[1][15]~q\ <= NOT \REG|registers[1][15]~q\;
\REG|ALT_INV_registers[0][15]~q\ <= NOT \REG|registers[0][15]~q\;
\REG|ALT_INV_Mux16~7_combout\ <= NOT \REG|Mux16~7_combout\;
\REG|ALT_INV_registers[7][15]~q\ <= NOT \REG|registers[7][15]~q\;
\REG|ALT_INV_registers[6][15]~q\ <= NOT \REG|registers[6][15]~q\;
\REG|ALT_INV_registers[5][15]~q\ <= NOT \REG|registers[5][15]~q\;
\REG|ALT_INV_registers[4][15]~q\ <= NOT \REG|registers[4][15]~q\;
\REG|ALT_INV_Mux16~6_combout\ <= NOT \REG|Mux16~6_combout\;
\REG|ALT_INV_registers[15][15]~q\ <= NOT \REG|registers[15][15]~q\;
\REG|ALT_INV_registers[14][15]~q\ <= NOT \REG|registers[14][15]~q\;
\REG|ALT_INV_registers[13][15]~q\ <= NOT \REG|registers[13][15]~q\;
\REG|ALT_INV_registers[12][15]~q\ <= NOT \REG|registers[12][15]~q\;
\REG|ALT_INV_Mux16~5_combout\ <= NOT \REG|Mux16~5_combout\;
\REG|ALT_INV_registers[11][15]~q\ <= NOT \REG|registers[11][15]~q\;
\REG|ALT_INV_registers[10][15]~q\ <= NOT \REG|registers[10][15]~q\;
\REG|ALT_INV_registers[9][15]~q\ <= NOT \REG|registers[9][15]~q\;
\REG|ALT_INV_registers[8][15]~q\ <= NOT \REG|registers[8][15]~q\;
\REG|ALT_INV_Mux16~4_combout\ <= NOT \REG|Mux16~4_combout\;
\REG|ALT_INV_Mux16~3_combout\ <= NOT \REG|Mux16~3_combout\;
\REG|ALT_INV_registers[31][15]~q\ <= NOT \REG|registers[31][15]~q\;
\REG|ALT_INV_registers[27][15]~q\ <= NOT \REG|registers[27][15]~q\;
\REG|ALT_INV_registers[23][15]~q\ <= NOT \REG|registers[23][15]~q\;
\REG|ALT_INV_registers[19][15]~q\ <= NOT \REG|registers[19][15]~q\;
\REG|ALT_INV_Mux16~2_combout\ <= NOT \REG|Mux16~2_combout\;
\REG|ALT_INV_registers[30][15]~q\ <= NOT \REG|registers[30][15]~q\;
\REG|ALT_INV_registers[26][15]~q\ <= NOT \REG|registers[26][15]~q\;
\REG|ALT_INV_registers[22][15]~q\ <= NOT \REG|registers[22][15]~q\;
\REG|ALT_INV_registers[18][15]~q\ <= NOT \REG|registers[18][15]~q\;
\REG|ALT_INV_Mux16~1_combout\ <= NOT \REG|Mux16~1_combout\;
\REG|ALT_INV_registers[29][15]~q\ <= NOT \REG|registers[29][15]~q\;
\REG|ALT_INV_registers[25][15]~q\ <= NOT \REG|registers[25][15]~q\;
\REG|ALT_INV_registers[21][15]~q\ <= NOT \REG|registers[21][15]~q\;
\REG|ALT_INV_registers[17][15]~q\ <= NOT \REG|registers[17][15]~q\;
\REG|ALT_INV_Mux16~0_combout\ <= NOT \REG|Mux16~0_combout\;
\REG|ALT_INV_registers[28][15]~q\ <= NOT \REG|registers[28][15]~q\;
\REG|ALT_INV_registers[24][15]~q\ <= NOT \REG|registers[24][15]~q\;
\REG|ALT_INV_registers[20][15]~q\ <= NOT \REG|registers[20][15]~q\;
\REG|ALT_INV_registers[16][15]~q\ <= NOT \REG|registers[16][15]~q\;
\REG|ALT_INV_Mux17~10_combout\ <= NOT \REG|Mux17~10_combout\;
\REG|ALT_INV_Mux17~9_combout\ <= NOT \REG|Mux17~9_combout\;
\REG|ALT_INV_Mux17~8_combout\ <= NOT \REG|Mux17~8_combout\;
\REG|ALT_INV_registers[3][14]~q\ <= NOT \REG|registers[3][14]~q\;
\REG|ALT_INV_registers[2][14]~q\ <= NOT \REG|registers[2][14]~q\;
\REG|ALT_INV_registers[1][14]~q\ <= NOT \REG|registers[1][14]~q\;
\REG|ALT_INV_registers[0][14]~q\ <= NOT \REG|registers[0][14]~q\;
\REG|ALT_INV_Mux17~7_combout\ <= NOT \REG|Mux17~7_combout\;
\REG|ALT_INV_registers[7][14]~q\ <= NOT \REG|registers[7][14]~q\;
\REG|ALT_INV_registers[6][14]~q\ <= NOT \REG|registers[6][14]~q\;
\REG|ALT_INV_registers[5][14]~q\ <= NOT \REG|registers[5][14]~q\;
\REG|ALT_INV_registers[4][14]~q\ <= NOT \REG|registers[4][14]~q\;
\REG|ALT_INV_Mux17~6_combout\ <= NOT \REG|Mux17~6_combout\;
\REG|ALT_INV_registers[15][14]~q\ <= NOT \REG|registers[15][14]~q\;
\REG|ALT_INV_registers[14][14]~q\ <= NOT \REG|registers[14][14]~q\;
\REG|ALT_INV_registers[13][14]~q\ <= NOT \REG|registers[13][14]~q\;
\REG|ALT_INV_registers[12][14]~q\ <= NOT \REG|registers[12][14]~q\;
\REG|ALT_INV_Mux17~5_combout\ <= NOT \REG|Mux17~5_combout\;
\REG|ALT_INV_registers[11][14]~q\ <= NOT \REG|registers[11][14]~q\;
\REG|ALT_INV_registers[10][14]~q\ <= NOT \REG|registers[10][14]~q\;
\REG|ALT_INV_registers[9][14]~q\ <= NOT \REG|registers[9][14]~q\;
\REG|ALT_INV_registers[8][14]~q\ <= NOT \REG|registers[8][14]~q\;
\REG|ALT_INV_Mux17~4_combout\ <= NOT \REG|Mux17~4_combout\;
\REG|ALT_INV_Mux17~3_combout\ <= NOT \REG|Mux17~3_combout\;
\REG|ALT_INV_registers[31][14]~q\ <= NOT \REG|registers[31][14]~q\;
\REG|ALT_INV_registers[27][14]~q\ <= NOT \REG|registers[27][14]~q\;
\REG|ALT_INV_registers[23][14]~q\ <= NOT \REG|registers[23][14]~q\;
\REG|ALT_INV_registers[19][14]~q\ <= NOT \REG|registers[19][14]~q\;
\REG|ALT_INV_Mux17~2_combout\ <= NOT \REG|Mux17~2_combout\;
\REG|ALT_INV_registers[30][14]~q\ <= NOT \REG|registers[30][14]~q\;
\REG|ALT_INV_registers[26][14]~q\ <= NOT \REG|registers[26][14]~q\;
\REG|ALT_INV_registers[22][14]~q\ <= NOT \REG|registers[22][14]~q\;
\REG|ALT_INV_registers[18][14]~q\ <= NOT \REG|registers[18][14]~q\;
\REG|ALT_INV_Mux17~1_combout\ <= NOT \REG|Mux17~1_combout\;
\REG|ALT_INV_registers[29][14]~q\ <= NOT \REG|registers[29][14]~q\;
\REG|ALT_INV_registers[25][14]~q\ <= NOT \REG|registers[25][14]~q\;
\REG|ALT_INV_registers[21][14]~q\ <= NOT \REG|registers[21][14]~q\;
\REG|ALT_INV_registers[17][14]~q\ <= NOT \REG|registers[17][14]~q\;
\REG|ALT_INV_Mux17~0_combout\ <= NOT \REG|Mux17~0_combout\;
\REG|ALT_INV_registers[28][14]~q\ <= NOT \REG|registers[28][14]~q\;
\REG|ALT_INV_registers[24][14]~q\ <= NOT \REG|registers[24][14]~q\;
\REG|ALT_INV_registers[20][14]~q\ <= NOT \REG|registers[20][14]~q\;
\REG|ALT_INV_registers[16][14]~q\ <= NOT \REG|registers[16][14]~q\;
\REG|ALT_INV_Mux18~10_combout\ <= NOT \REG|Mux18~10_combout\;
\REG|ALT_INV_Mux18~9_combout\ <= NOT \REG|Mux18~9_combout\;
\REG|ALT_INV_Mux18~8_combout\ <= NOT \REG|Mux18~8_combout\;
\REG|ALT_INV_registers[3][13]~q\ <= NOT \REG|registers[3][13]~q\;
\REG|ALT_INV_registers[2][13]~q\ <= NOT \REG|registers[2][13]~q\;
\REG|ALT_INV_registers[1][13]~q\ <= NOT \REG|registers[1][13]~q\;
\REG|ALT_INV_registers[0][13]~q\ <= NOT \REG|registers[0][13]~q\;
\REG|ALT_INV_Mux18~7_combout\ <= NOT \REG|Mux18~7_combout\;
\REG|ALT_INV_registers[7][13]~q\ <= NOT \REG|registers[7][13]~q\;
\REG|ALT_INV_registers[6][13]~q\ <= NOT \REG|registers[6][13]~q\;
\REG|ALT_INV_registers[5][13]~q\ <= NOT \REG|registers[5][13]~q\;
\REG|ALT_INV_registers[4][13]~q\ <= NOT \REG|registers[4][13]~q\;
\REG|ALT_INV_Mux18~6_combout\ <= NOT \REG|Mux18~6_combout\;
\REG|ALT_INV_registers[15][13]~q\ <= NOT \REG|registers[15][13]~q\;
\REG|ALT_INV_registers[14][13]~q\ <= NOT \REG|registers[14][13]~q\;
\REG|ALT_INV_registers[13][13]~q\ <= NOT \REG|registers[13][13]~q\;
\REG|ALT_INV_registers[12][13]~q\ <= NOT \REG|registers[12][13]~q\;
\REG|ALT_INV_Mux18~5_combout\ <= NOT \REG|Mux18~5_combout\;
\REG|ALT_INV_registers[11][13]~q\ <= NOT \REG|registers[11][13]~q\;
\REG|ALT_INV_registers[10][13]~q\ <= NOT \REG|registers[10][13]~q\;
\REG|ALT_INV_registers[9][13]~q\ <= NOT \REG|registers[9][13]~q\;
\REG|ALT_INV_registers[8][13]~q\ <= NOT \REG|registers[8][13]~q\;
\REG|ALT_INV_Mux18~4_combout\ <= NOT \REG|Mux18~4_combout\;
\REG|ALT_INV_Mux18~3_combout\ <= NOT \REG|Mux18~3_combout\;
\REG|ALT_INV_registers[31][13]~q\ <= NOT \REG|registers[31][13]~q\;
\REG|ALT_INV_registers[27][13]~q\ <= NOT \REG|registers[27][13]~q\;
\REG|ALT_INV_registers[23][13]~q\ <= NOT \REG|registers[23][13]~q\;
\REG|ALT_INV_registers[19][13]~q\ <= NOT \REG|registers[19][13]~q\;
\REG|ALT_INV_Mux18~2_combout\ <= NOT \REG|Mux18~2_combout\;
\REG|ALT_INV_registers[30][13]~q\ <= NOT \REG|registers[30][13]~q\;
\REG|ALT_INV_registers[26][13]~q\ <= NOT \REG|registers[26][13]~q\;
\REG|ALT_INV_registers[22][13]~q\ <= NOT \REG|registers[22][13]~q\;
\REG|ALT_INV_registers[18][13]~q\ <= NOT \REG|registers[18][13]~q\;
\REG|ALT_INV_Mux18~1_combout\ <= NOT \REG|Mux18~1_combout\;
\REG|ALT_INV_registers[29][13]~q\ <= NOT \REG|registers[29][13]~q\;
\REG|ALT_INV_registers[25][13]~q\ <= NOT \REG|registers[25][13]~q\;
\REG|ALT_INV_registers[21][13]~q\ <= NOT \REG|registers[21][13]~q\;
\REG|ALT_INV_registers[17][13]~q\ <= NOT \REG|registers[17][13]~q\;
\REG|ALT_INV_Mux18~0_combout\ <= NOT \REG|Mux18~0_combout\;
\REG|ALT_INV_registers[28][13]~q\ <= NOT \REG|registers[28][13]~q\;
\REG|ALT_INV_registers[24][13]~q\ <= NOT \REG|registers[24][13]~q\;
\REG|ALT_INV_registers[20][13]~q\ <= NOT \REG|registers[20][13]~q\;
\REG|ALT_INV_registers[16][13]~q\ <= NOT \REG|registers[16][13]~q\;
\REG|ALT_INV_Mux19~10_combout\ <= NOT \REG|Mux19~10_combout\;
\REG|ALT_INV_Mux19~9_combout\ <= NOT \REG|Mux19~9_combout\;
\REG|ALT_INV_Mux19~8_combout\ <= NOT \REG|Mux19~8_combout\;
\REG|ALT_INV_registers[3][12]~q\ <= NOT \REG|registers[3][12]~q\;
\REG|ALT_INV_registers[2][12]~q\ <= NOT \REG|registers[2][12]~q\;
\REG|ALT_INV_registers[1][12]~q\ <= NOT \REG|registers[1][12]~q\;
\REG|ALT_INV_registers[0][12]~q\ <= NOT \REG|registers[0][12]~q\;
\REG|ALT_INV_Mux19~7_combout\ <= NOT \REG|Mux19~7_combout\;
\REG|ALT_INV_registers[7][12]~q\ <= NOT \REG|registers[7][12]~q\;
\REG|ALT_INV_registers[6][12]~q\ <= NOT \REG|registers[6][12]~q\;
\REG|ALT_INV_registers[5][12]~q\ <= NOT \REG|registers[5][12]~q\;
\REG|ALT_INV_registers[4][12]~q\ <= NOT \REG|registers[4][12]~q\;
\REG|ALT_INV_Mux19~6_combout\ <= NOT \REG|Mux19~6_combout\;
\REG|ALT_INV_registers[15][12]~q\ <= NOT \REG|registers[15][12]~q\;
\REG|ALT_INV_registers[14][12]~q\ <= NOT \REG|registers[14][12]~q\;
\REG|ALT_INV_registers[13][12]~q\ <= NOT \REG|registers[13][12]~q\;
\REG|ALT_INV_registers[12][12]~q\ <= NOT \REG|registers[12][12]~q\;
\REG|ALT_INV_Mux19~5_combout\ <= NOT \REG|Mux19~5_combout\;
\REG|ALT_INV_registers[11][12]~q\ <= NOT \REG|registers[11][12]~q\;
\REG|ALT_INV_registers[10][12]~q\ <= NOT \REG|registers[10][12]~q\;
\REG|ALT_INV_registers[9][12]~q\ <= NOT \REG|registers[9][12]~q\;
\REG|ALT_INV_registers[8][12]~q\ <= NOT \REG|registers[8][12]~q\;
\REG|ALT_INV_Mux19~4_combout\ <= NOT \REG|Mux19~4_combout\;
\REG|ALT_INV_Mux19~3_combout\ <= NOT \REG|Mux19~3_combout\;
\REG|ALT_INV_registers[31][12]~q\ <= NOT \REG|registers[31][12]~q\;
\REG|ALT_INV_registers[27][12]~q\ <= NOT \REG|registers[27][12]~q\;
\REG|ALT_INV_registers[23][12]~q\ <= NOT \REG|registers[23][12]~q\;
\REG|ALT_INV_registers[19][12]~q\ <= NOT \REG|registers[19][12]~q\;
\REG|ALT_INV_Mux19~2_combout\ <= NOT \REG|Mux19~2_combout\;
\REG|ALT_INV_registers[30][12]~q\ <= NOT \REG|registers[30][12]~q\;
\REG|ALT_INV_registers[26][12]~q\ <= NOT \REG|registers[26][12]~q\;
\REG|ALT_INV_registers[22][12]~q\ <= NOT \REG|registers[22][12]~q\;
\REG|ALT_INV_registers[18][12]~q\ <= NOT \REG|registers[18][12]~q\;
\REG|ALT_INV_Mux19~1_combout\ <= NOT \REG|Mux19~1_combout\;
\REG|ALT_INV_registers[29][12]~q\ <= NOT \REG|registers[29][12]~q\;
\REG|ALT_INV_registers[25][12]~q\ <= NOT \REG|registers[25][12]~q\;
\REG|ALT_INV_registers[21][12]~q\ <= NOT \REG|registers[21][12]~q\;
\REG|ALT_INV_registers[17][12]~q\ <= NOT \REG|registers[17][12]~q\;
\REG|ALT_INV_Mux19~0_combout\ <= NOT \REG|Mux19~0_combout\;
\REG|ALT_INV_registers[28][12]~q\ <= NOT \REG|registers[28][12]~q\;
\REG|ALT_INV_registers[24][12]~q\ <= NOT \REG|registers[24][12]~q\;
\REG|ALT_INV_registers[20][12]~q\ <= NOT \REG|registers[20][12]~q\;
\REG|ALT_INV_registers[16][12]~q\ <= NOT \REG|registers[16][12]~q\;
\REG|ALT_INV_Mux20~10_combout\ <= NOT \REG|Mux20~10_combout\;
\REG|ALT_INV_Mux20~9_combout\ <= NOT \REG|Mux20~9_combout\;
\REG|ALT_INV_Mux20~8_combout\ <= NOT \REG|Mux20~8_combout\;
\REG|ALT_INV_registers[3][11]~q\ <= NOT \REG|registers[3][11]~q\;
\REG|ALT_INV_registers[2][11]~q\ <= NOT \REG|registers[2][11]~q\;
\REG|ALT_INV_registers[1][11]~q\ <= NOT \REG|registers[1][11]~q\;
\REG|ALT_INV_registers[0][11]~q\ <= NOT \REG|registers[0][11]~q\;
\REG|ALT_INV_Mux20~7_combout\ <= NOT \REG|Mux20~7_combout\;
\REG|ALT_INV_registers[7][11]~q\ <= NOT \REG|registers[7][11]~q\;
\REG|ALT_INV_registers[6][11]~q\ <= NOT \REG|registers[6][11]~q\;
\REG|ALT_INV_registers[5][11]~q\ <= NOT \REG|registers[5][11]~q\;
\REG|ALT_INV_registers[4][11]~q\ <= NOT \REG|registers[4][11]~q\;
\REG|ALT_INV_Mux20~6_combout\ <= NOT \REG|Mux20~6_combout\;
\REG|ALT_INV_registers[15][11]~q\ <= NOT \REG|registers[15][11]~q\;
\REG|ALT_INV_registers[14][11]~q\ <= NOT \REG|registers[14][11]~q\;
\REG|ALT_INV_registers[13][11]~q\ <= NOT \REG|registers[13][11]~q\;
\REG|ALT_INV_registers[12][11]~q\ <= NOT \REG|registers[12][11]~q\;
\REG|ALT_INV_Mux20~5_combout\ <= NOT \REG|Mux20~5_combout\;
\REG|ALT_INV_registers[11][11]~q\ <= NOT \REG|registers[11][11]~q\;
\REG|ALT_INV_registers[10][11]~q\ <= NOT \REG|registers[10][11]~q\;
\REG|ALT_INV_registers[9][11]~q\ <= NOT \REG|registers[9][11]~q\;
\REG|ALT_INV_registers[8][11]~q\ <= NOT \REG|registers[8][11]~q\;
\REG|ALT_INV_Mux20~4_combout\ <= NOT \REG|Mux20~4_combout\;
\REG|ALT_INV_Mux20~3_combout\ <= NOT \REG|Mux20~3_combout\;
\REG|ALT_INV_registers[31][11]~q\ <= NOT \REG|registers[31][11]~q\;
\REG|ALT_INV_registers[27][11]~q\ <= NOT \REG|registers[27][11]~q\;
\REG|ALT_INV_registers[23][11]~q\ <= NOT \REG|registers[23][11]~q\;
\REG|ALT_INV_registers[19][11]~q\ <= NOT \REG|registers[19][11]~q\;
\REG|ALT_INV_Mux20~2_combout\ <= NOT \REG|Mux20~2_combout\;
\REG|ALT_INV_registers[30][11]~q\ <= NOT \REG|registers[30][11]~q\;
\REG|ALT_INV_registers[26][11]~q\ <= NOT \REG|registers[26][11]~q\;
\REG|ALT_INV_registers[22][11]~q\ <= NOT \REG|registers[22][11]~q\;
\REG|ALT_INV_registers[18][11]~q\ <= NOT \REG|registers[18][11]~q\;
\REG|ALT_INV_Mux20~1_combout\ <= NOT \REG|Mux20~1_combout\;
\REG|ALT_INV_registers[29][11]~q\ <= NOT \REG|registers[29][11]~q\;
\REG|ALT_INV_registers[25][11]~q\ <= NOT \REG|registers[25][11]~q\;
\REG|ALT_INV_registers[21][11]~q\ <= NOT \REG|registers[21][11]~q\;
\REG|ALT_INV_registers[17][11]~q\ <= NOT \REG|registers[17][11]~q\;
\REG|ALT_INV_Mux20~0_combout\ <= NOT \REG|Mux20~0_combout\;
\REG|ALT_INV_registers[28][11]~q\ <= NOT \REG|registers[28][11]~q\;
\REG|ALT_INV_registers[24][11]~q\ <= NOT \REG|registers[24][11]~q\;
\REG|ALT_INV_registers[20][11]~q\ <= NOT \REG|registers[20][11]~q\;
\REG|ALT_INV_registers[16][11]~q\ <= NOT \REG|registers[16][11]~q\;
\REG|ALT_INV_Mux21~10_combout\ <= NOT \REG|Mux21~10_combout\;
\REG|ALT_INV_Mux21~9_combout\ <= NOT \REG|Mux21~9_combout\;
\REG|ALT_INV_Mux21~8_combout\ <= NOT \REG|Mux21~8_combout\;
\REG|ALT_INV_registers[3][10]~q\ <= NOT \REG|registers[3][10]~q\;
\REG|ALT_INV_registers[2][10]~q\ <= NOT \REG|registers[2][10]~q\;
\REG|ALT_INV_registers[1][10]~q\ <= NOT \REG|registers[1][10]~q\;
\REG|ALT_INV_registers[0][10]~q\ <= NOT \REG|registers[0][10]~q\;
\REG|ALT_INV_Mux21~7_combout\ <= NOT \REG|Mux21~7_combout\;
\REG|ALT_INV_registers[7][10]~q\ <= NOT \REG|registers[7][10]~q\;
\REG|ALT_INV_registers[6][10]~q\ <= NOT \REG|registers[6][10]~q\;
\REG|ALT_INV_registers[5][10]~q\ <= NOT \REG|registers[5][10]~q\;
\REG|ALT_INV_registers[4][10]~q\ <= NOT \REG|registers[4][10]~q\;
\REG|ALT_INV_Mux21~6_combout\ <= NOT \REG|Mux21~6_combout\;
\REG|ALT_INV_registers[15][10]~q\ <= NOT \REG|registers[15][10]~q\;
\REG|ALT_INV_registers[14][10]~q\ <= NOT \REG|registers[14][10]~q\;
\REG|ALT_INV_registers[13][10]~q\ <= NOT \REG|registers[13][10]~q\;
\REG|ALT_INV_registers[12][10]~q\ <= NOT \REG|registers[12][10]~q\;
\REG|ALT_INV_Mux21~5_combout\ <= NOT \REG|Mux21~5_combout\;
\REG|ALT_INV_registers[11][10]~q\ <= NOT \REG|registers[11][10]~q\;
\REG|ALT_INV_registers[10][10]~q\ <= NOT \REG|registers[10][10]~q\;
\REG|ALT_INV_registers[9][10]~q\ <= NOT \REG|registers[9][10]~q\;
\REG|ALT_INV_registers[8][10]~q\ <= NOT \REG|registers[8][10]~q\;
\REG|ALT_INV_Mux21~4_combout\ <= NOT \REG|Mux21~4_combout\;
\REG|ALT_INV_Mux21~3_combout\ <= NOT \REG|Mux21~3_combout\;
\REG|ALT_INV_registers[31][10]~q\ <= NOT \REG|registers[31][10]~q\;
\REG|ALT_INV_registers[27][10]~q\ <= NOT \REG|registers[27][10]~q\;
\REG|ALT_INV_registers[23][10]~q\ <= NOT \REG|registers[23][10]~q\;
\REG|ALT_INV_registers[19][10]~q\ <= NOT \REG|registers[19][10]~q\;
\REG|ALT_INV_Mux21~2_combout\ <= NOT \REG|Mux21~2_combout\;
\REG|ALT_INV_registers[30][10]~q\ <= NOT \REG|registers[30][10]~q\;
\REG|ALT_INV_registers[26][10]~q\ <= NOT \REG|registers[26][10]~q\;
\REG|ALT_INV_registers[22][10]~q\ <= NOT \REG|registers[22][10]~q\;
\REG|ALT_INV_registers[18][10]~q\ <= NOT \REG|registers[18][10]~q\;
\REG|ALT_INV_Mux21~1_combout\ <= NOT \REG|Mux21~1_combout\;
\REG|ALT_INV_registers[29][10]~q\ <= NOT \REG|registers[29][10]~q\;
\REG|ALT_INV_registers[25][10]~q\ <= NOT \REG|registers[25][10]~q\;
\REG|ALT_INV_registers[21][10]~q\ <= NOT \REG|registers[21][10]~q\;
\REG|ALT_INV_registers[17][10]~q\ <= NOT \REG|registers[17][10]~q\;
\REG|ALT_INV_Mux21~0_combout\ <= NOT \REG|Mux21~0_combout\;
\REG|ALT_INV_registers[28][10]~q\ <= NOT \REG|registers[28][10]~q\;
\REG|ALT_INV_registers[24][10]~q\ <= NOT \REG|registers[24][10]~q\;
\REG|ALT_INV_registers[20][10]~q\ <= NOT \REG|registers[20][10]~q\;
\REG|ALT_INV_registers[16][10]~q\ <= NOT \REG|registers[16][10]~q\;
\REG|ALT_INV_Mux22~10_combout\ <= NOT \REG|Mux22~10_combout\;
\REG|ALT_INV_Mux22~9_combout\ <= NOT \REG|Mux22~9_combout\;
\REG|ALT_INV_Mux22~8_combout\ <= NOT \REG|Mux22~8_combout\;
\REG|ALT_INV_registers[3][9]~q\ <= NOT \REG|registers[3][9]~q\;
\REG|ALT_INV_registers[2][9]~q\ <= NOT \REG|registers[2][9]~q\;
\REG|ALT_INV_registers[1][9]~q\ <= NOT \REG|registers[1][9]~q\;
\REG|ALT_INV_registers[0][9]~q\ <= NOT \REG|registers[0][9]~q\;
\REG|ALT_INV_Mux22~7_combout\ <= NOT \REG|Mux22~7_combout\;
\REG|ALT_INV_registers[7][9]~q\ <= NOT \REG|registers[7][9]~q\;
\REG|ALT_INV_registers[6][9]~q\ <= NOT \REG|registers[6][9]~q\;
\REG|ALT_INV_registers[5][9]~q\ <= NOT \REG|registers[5][9]~q\;
\REG|ALT_INV_registers[4][9]~q\ <= NOT \REG|registers[4][9]~q\;
\REG|ALT_INV_Mux22~6_combout\ <= NOT \REG|Mux22~6_combout\;
\REG|ALT_INV_registers[15][9]~q\ <= NOT \REG|registers[15][9]~q\;
\REG|ALT_INV_registers[14][9]~q\ <= NOT \REG|registers[14][9]~q\;
\REG|ALT_INV_registers[13][9]~q\ <= NOT \REG|registers[13][9]~q\;
\REG|ALT_INV_registers[12][9]~q\ <= NOT \REG|registers[12][9]~q\;
\REG|ALT_INV_Mux22~5_combout\ <= NOT \REG|Mux22~5_combout\;
\REG|ALT_INV_registers[11][9]~q\ <= NOT \REG|registers[11][9]~q\;
\REG|ALT_INV_registers[10][9]~q\ <= NOT \REG|registers[10][9]~q\;
\REG|ALT_INV_registers[9][9]~q\ <= NOT \REG|registers[9][9]~q\;
\REG|ALT_INV_registers[8][9]~q\ <= NOT \REG|registers[8][9]~q\;
\REG|ALT_INV_Mux22~4_combout\ <= NOT \REG|Mux22~4_combout\;
\REG|ALT_INV_Mux22~3_combout\ <= NOT \REG|Mux22~3_combout\;
\REG|ALT_INV_registers[31][9]~q\ <= NOT \REG|registers[31][9]~q\;
\REG|ALT_INV_registers[27][9]~q\ <= NOT \REG|registers[27][9]~q\;
\REG|ALT_INV_registers[23][9]~q\ <= NOT \REG|registers[23][9]~q\;
\REG|ALT_INV_registers[19][9]~q\ <= NOT \REG|registers[19][9]~q\;
\REG|ALT_INV_Mux22~2_combout\ <= NOT \REG|Mux22~2_combout\;
\REG|ALT_INV_registers[30][9]~q\ <= NOT \REG|registers[30][9]~q\;
\REG|ALT_INV_registers[26][9]~q\ <= NOT \REG|registers[26][9]~q\;
\REG|ALT_INV_registers[22][9]~q\ <= NOT \REG|registers[22][9]~q\;
\REG|ALT_INV_registers[18][9]~q\ <= NOT \REG|registers[18][9]~q\;
\REG|ALT_INV_Mux22~1_combout\ <= NOT \REG|Mux22~1_combout\;
\REG|ALT_INV_registers[29][9]~q\ <= NOT \REG|registers[29][9]~q\;
\REG|ALT_INV_registers[25][9]~q\ <= NOT \REG|registers[25][9]~q\;
\REG|ALT_INV_registers[21][9]~q\ <= NOT \REG|registers[21][9]~q\;
\REG|ALT_INV_registers[17][9]~q\ <= NOT \REG|registers[17][9]~q\;
\REG|ALT_INV_Mux22~0_combout\ <= NOT \REG|Mux22~0_combout\;
\REG|ALT_INV_registers[28][9]~q\ <= NOT \REG|registers[28][9]~q\;
\REG|ALT_INV_registers[24][9]~q\ <= NOT \REG|registers[24][9]~q\;
\REG|ALT_INV_registers[20][9]~q\ <= NOT \REG|registers[20][9]~q\;
\REG|ALT_INV_registers[16][9]~q\ <= NOT \REG|registers[16][9]~q\;
\REG|ALT_INV_Mux23~10_combout\ <= NOT \REG|Mux23~10_combout\;
\REG|ALT_INV_Mux23~9_combout\ <= NOT \REG|Mux23~9_combout\;
\REG|ALT_INV_Mux23~8_combout\ <= NOT \REG|Mux23~8_combout\;
\REG|ALT_INV_registers[3][8]~q\ <= NOT \REG|registers[3][8]~q\;
\REG|ALT_INV_registers[2][8]~q\ <= NOT \REG|registers[2][8]~q\;
\REG|ALT_INV_registers[1][8]~q\ <= NOT \REG|registers[1][8]~q\;
\REG|ALT_INV_registers[0][8]~q\ <= NOT \REG|registers[0][8]~q\;
\REG|ALT_INV_Mux23~7_combout\ <= NOT \REG|Mux23~7_combout\;
\REG|ALT_INV_registers[7][8]~q\ <= NOT \REG|registers[7][8]~q\;
\REG|ALT_INV_registers[6][8]~q\ <= NOT \REG|registers[6][8]~q\;
\REG|ALT_INV_registers[5][8]~q\ <= NOT \REG|registers[5][8]~q\;
\REG|ALT_INV_registers[4][8]~q\ <= NOT \REG|registers[4][8]~q\;
\REG|ALT_INV_Mux23~6_combout\ <= NOT \REG|Mux23~6_combout\;
\REG|ALT_INV_registers[15][8]~q\ <= NOT \REG|registers[15][8]~q\;
\REG|ALT_INV_registers[14][8]~q\ <= NOT \REG|registers[14][8]~q\;
\REG|ALT_INV_registers[13][8]~q\ <= NOT \REG|registers[13][8]~q\;
\REG|ALT_INV_registers[4][6]~q\ <= NOT \REG|registers[4][6]~q\;
\REG|ALT_INV_Mux25~6_combout\ <= NOT \REG|Mux25~6_combout\;
\REG|ALT_INV_registers[15][6]~q\ <= NOT \REG|registers[15][6]~q\;
\REG|ALT_INV_registers[14][6]~q\ <= NOT \REG|registers[14][6]~q\;
\REG|ALT_INV_registers[13][6]~q\ <= NOT \REG|registers[13][6]~q\;
\REG|ALT_INV_registers[12][6]~q\ <= NOT \REG|registers[12][6]~q\;
\REG|ALT_INV_Mux25~5_combout\ <= NOT \REG|Mux25~5_combout\;
\REG|ALT_INV_registers[11][6]~q\ <= NOT \REG|registers[11][6]~q\;
\REG|ALT_INV_registers[10][6]~q\ <= NOT \REG|registers[10][6]~q\;
\REG|ALT_INV_registers[9][6]~q\ <= NOT \REG|registers[9][6]~q\;
\REG|ALT_INV_registers[8][6]~q\ <= NOT \REG|registers[8][6]~q\;
\REG|ALT_INV_Mux25~4_combout\ <= NOT \REG|Mux25~4_combout\;
\REG|ALT_INV_Mux25~3_combout\ <= NOT \REG|Mux25~3_combout\;
\REG|ALT_INV_registers[31][6]~q\ <= NOT \REG|registers[31][6]~q\;
\REG|ALT_INV_registers[27][6]~q\ <= NOT \REG|registers[27][6]~q\;
\REG|ALT_INV_registers[23][6]~q\ <= NOT \REG|registers[23][6]~q\;
\REG|ALT_INV_registers[19][6]~q\ <= NOT \REG|registers[19][6]~q\;
\REG|ALT_INV_Mux25~2_combout\ <= NOT \REG|Mux25~2_combout\;
\REG|ALT_INV_registers[30][6]~q\ <= NOT \REG|registers[30][6]~q\;
\REG|ALT_INV_registers[26][6]~q\ <= NOT \REG|registers[26][6]~q\;
\REG|ALT_INV_registers[22][6]~q\ <= NOT \REG|registers[22][6]~q\;
\REG|ALT_INV_registers[18][6]~q\ <= NOT \REG|registers[18][6]~q\;
\REG|ALT_INV_Mux25~1_combout\ <= NOT \REG|Mux25~1_combout\;
\REG|ALT_INV_registers[29][6]~q\ <= NOT \REG|registers[29][6]~q\;
\REG|ALT_INV_registers[25][6]~q\ <= NOT \REG|registers[25][6]~q\;
\REG|ALT_INV_registers[21][6]~q\ <= NOT \REG|registers[21][6]~q\;
\REG|ALT_INV_registers[17][6]~q\ <= NOT \REG|registers[17][6]~q\;
\REG|ALT_INV_Mux25~0_combout\ <= NOT \REG|Mux25~0_combout\;
\REG|ALT_INV_registers[28][6]~q\ <= NOT \REG|registers[28][6]~q\;
\REG|ALT_INV_registers[24][6]~q\ <= NOT \REG|registers[24][6]~q\;
\REG|ALT_INV_registers[20][6]~q\ <= NOT \REG|registers[20][6]~q\;
\REG|ALT_INV_registers[16][6]~q\ <= NOT \REG|registers[16][6]~q\;
\REG|ALT_INV_Mux26~10_combout\ <= NOT \REG|Mux26~10_combout\;
\REG|ALT_INV_Mux26~9_combout\ <= NOT \REG|Mux26~9_combout\;
\REG|ALT_INV_Mux26~8_combout\ <= NOT \REG|Mux26~8_combout\;
\REG|ALT_INV_registers[3][5]~q\ <= NOT \REG|registers[3][5]~q\;
\REG|ALT_INV_registers[2][5]~q\ <= NOT \REG|registers[2][5]~q\;
\REG|ALT_INV_registers[1][5]~q\ <= NOT \REG|registers[1][5]~q\;
\REG|ALT_INV_registers[0][5]~q\ <= NOT \REG|registers[0][5]~q\;
\REG|ALT_INV_Mux26~7_combout\ <= NOT \REG|Mux26~7_combout\;
\REG|ALT_INV_registers[7][5]~q\ <= NOT \REG|registers[7][5]~q\;
\REG|ALT_INV_registers[6][5]~q\ <= NOT \REG|registers[6][5]~q\;
\REG|ALT_INV_registers[5][5]~q\ <= NOT \REG|registers[5][5]~q\;
\REG|ALT_INV_registers[4][5]~q\ <= NOT \REG|registers[4][5]~q\;
\REG|ALT_INV_Mux26~6_combout\ <= NOT \REG|Mux26~6_combout\;
\REG|ALT_INV_registers[15][5]~q\ <= NOT \REG|registers[15][5]~q\;
\REG|ALT_INV_registers[14][5]~q\ <= NOT \REG|registers[14][5]~q\;
\REG|ALT_INV_registers[13][5]~q\ <= NOT \REG|registers[13][5]~q\;
\REG|ALT_INV_registers[12][5]~q\ <= NOT \REG|registers[12][5]~q\;
\REG|ALT_INV_Mux26~5_combout\ <= NOT \REG|Mux26~5_combout\;
\REG|ALT_INV_registers[11][5]~q\ <= NOT \REG|registers[11][5]~q\;
\REG|ALT_INV_registers[10][5]~q\ <= NOT \REG|registers[10][5]~q\;
\REG|ALT_INV_registers[9][5]~q\ <= NOT \REG|registers[9][5]~q\;
\REG|ALT_INV_registers[8][5]~q\ <= NOT \REG|registers[8][5]~q\;
\REG|ALT_INV_Mux26~4_combout\ <= NOT \REG|Mux26~4_combout\;
\REG|ALT_INV_Mux26~3_combout\ <= NOT \REG|Mux26~3_combout\;
\REG|ALT_INV_registers[31][5]~q\ <= NOT \REG|registers[31][5]~q\;
\REG|ALT_INV_registers[27][5]~q\ <= NOT \REG|registers[27][5]~q\;
\REG|ALT_INV_registers[23][5]~q\ <= NOT \REG|registers[23][5]~q\;
\REG|ALT_INV_registers[19][5]~q\ <= NOT \REG|registers[19][5]~q\;
\REG|ALT_INV_Mux26~2_combout\ <= NOT \REG|Mux26~2_combout\;
\REG|ALT_INV_registers[30][5]~q\ <= NOT \REG|registers[30][5]~q\;
\REG|ALT_INV_registers[26][5]~q\ <= NOT \REG|registers[26][5]~q\;
\REG|ALT_INV_registers[22][5]~q\ <= NOT \REG|registers[22][5]~q\;
\REG|ALT_INV_registers[18][5]~q\ <= NOT \REG|registers[18][5]~q\;
\REG|ALT_INV_Mux26~1_combout\ <= NOT \REG|Mux26~1_combout\;
\REG|ALT_INV_registers[29][5]~q\ <= NOT \REG|registers[29][5]~q\;
\REG|ALT_INV_registers[25][5]~q\ <= NOT \REG|registers[25][5]~q\;
\REG|ALT_INV_registers[21][5]~q\ <= NOT \REG|registers[21][5]~q\;
\REG|ALT_INV_registers[17][5]~q\ <= NOT \REG|registers[17][5]~q\;
\REG|ALT_INV_Mux26~0_combout\ <= NOT \REG|Mux26~0_combout\;
\REG|ALT_INV_registers[28][5]~q\ <= NOT \REG|registers[28][5]~q\;
\REG|ALT_INV_registers[24][5]~q\ <= NOT \REG|registers[24][5]~q\;
\REG|ALT_INV_registers[20][5]~q\ <= NOT \REG|registers[20][5]~q\;
\REG|ALT_INV_registers[16][5]~q\ <= NOT \REG|registers[16][5]~q\;
\REG|ALT_INV_Mux27~10_combout\ <= NOT \REG|Mux27~10_combout\;
\REG|ALT_INV_Mux27~9_combout\ <= NOT \REG|Mux27~9_combout\;
\REG|ALT_INV_Mux27~8_combout\ <= NOT \REG|Mux27~8_combout\;
\REG|ALT_INV_registers[3][4]~q\ <= NOT \REG|registers[3][4]~q\;
\REG|ALT_INV_registers[2][4]~q\ <= NOT \REG|registers[2][4]~q\;
\REG|ALT_INV_registers[1][4]~q\ <= NOT \REG|registers[1][4]~q\;
\REG|ALT_INV_registers[0][4]~q\ <= NOT \REG|registers[0][4]~q\;
\REG|ALT_INV_Mux27~7_combout\ <= NOT \REG|Mux27~7_combout\;
\REG|ALT_INV_registers[7][4]~q\ <= NOT \REG|registers[7][4]~q\;
\REG|ALT_INV_registers[6][4]~q\ <= NOT \REG|registers[6][4]~q\;
\REG|ALT_INV_registers[5][4]~q\ <= NOT \REG|registers[5][4]~q\;
\REG|ALT_INV_registers[4][4]~q\ <= NOT \REG|registers[4][4]~q\;
\REG|ALT_INV_Mux27~6_combout\ <= NOT \REG|Mux27~6_combout\;
\REG|ALT_INV_registers[15][4]~q\ <= NOT \REG|registers[15][4]~q\;
\REG|ALT_INV_registers[14][4]~q\ <= NOT \REG|registers[14][4]~q\;
\REG|ALT_INV_registers[13][4]~q\ <= NOT \REG|registers[13][4]~q\;
\REG|ALT_INV_registers[12][4]~q\ <= NOT \REG|registers[12][4]~q\;
\REG|ALT_INV_Mux27~5_combout\ <= NOT \REG|Mux27~5_combout\;
\REG|ALT_INV_registers[11][4]~q\ <= NOT \REG|registers[11][4]~q\;
\REG|ALT_INV_registers[10][4]~q\ <= NOT \REG|registers[10][4]~q\;
\REG|ALT_INV_registers[9][4]~q\ <= NOT \REG|registers[9][4]~q\;
\REG|ALT_INV_registers[8][4]~q\ <= NOT \REG|registers[8][4]~q\;
\REG|ALT_INV_Mux27~4_combout\ <= NOT \REG|Mux27~4_combout\;
\REG|ALT_INV_Mux27~3_combout\ <= NOT \REG|Mux27~3_combout\;
\REG|ALT_INV_registers[31][4]~q\ <= NOT \REG|registers[31][4]~q\;
\REG|ALT_INV_registers[27][4]~q\ <= NOT \REG|registers[27][4]~q\;
\REG|ALT_INV_registers[23][4]~q\ <= NOT \REG|registers[23][4]~q\;
\REG|ALT_INV_registers[19][4]~q\ <= NOT \REG|registers[19][4]~q\;
\REG|ALT_INV_Mux27~2_combout\ <= NOT \REG|Mux27~2_combout\;
\REG|ALT_INV_registers[30][4]~q\ <= NOT \REG|registers[30][4]~q\;
\REG|ALT_INV_registers[26][4]~q\ <= NOT \REG|registers[26][4]~q\;
\REG|ALT_INV_registers[22][4]~q\ <= NOT \REG|registers[22][4]~q\;
\REG|ALT_INV_registers[18][4]~q\ <= NOT \REG|registers[18][4]~q\;
\REG|ALT_INV_Mux27~1_combout\ <= NOT \REG|Mux27~1_combout\;
\REG|ALT_INV_registers[29][4]~q\ <= NOT \REG|registers[29][4]~q\;
\REG|ALT_INV_registers[25][4]~q\ <= NOT \REG|registers[25][4]~q\;
\REG|ALT_INV_registers[21][4]~q\ <= NOT \REG|registers[21][4]~q\;
\REG|ALT_INV_registers[17][4]~q\ <= NOT \REG|registers[17][4]~q\;
\REG|ALT_INV_Mux27~0_combout\ <= NOT \REG|Mux27~0_combout\;
\REG|ALT_INV_registers[28][4]~q\ <= NOT \REG|registers[28][4]~q\;
\REG|ALT_INV_registers[24][4]~q\ <= NOT \REG|registers[24][4]~q\;
\REG|ALT_INV_registers[20][4]~q\ <= NOT \REG|registers[20][4]~q\;
\REG|ALT_INV_registers[16][4]~q\ <= NOT \REG|registers[16][4]~q\;
\REG|ALT_INV_Mux28~10_combout\ <= NOT \REG|Mux28~10_combout\;
\REG|ALT_INV_Mux28~9_combout\ <= NOT \REG|Mux28~9_combout\;
\REG|ALT_INV_Mux28~8_combout\ <= NOT \REG|Mux28~8_combout\;
\REG|ALT_INV_registers[3][3]~q\ <= NOT \REG|registers[3][3]~q\;
\REG|ALT_INV_registers[2][3]~q\ <= NOT \REG|registers[2][3]~q\;
\REG|ALT_INV_registers[1][3]~q\ <= NOT \REG|registers[1][3]~q\;
\REG|ALT_INV_registers[0][3]~q\ <= NOT \REG|registers[0][3]~q\;
\REG|ALT_INV_Mux28~7_combout\ <= NOT \REG|Mux28~7_combout\;
\REG|ALT_INV_registers[7][3]~q\ <= NOT \REG|registers[7][3]~q\;
\REG|ALT_INV_registers[6][3]~q\ <= NOT \REG|registers[6][3]~q\;
\REG|ALT_INV_registers[5][3]~q\ <= NOT \REG|registers[5][3]~q\;
\REG|ALT_INV_registers[4][3]~q\ <= NOT \REG|registers[4][3]~q\;
\REG|ALT_INV_Mux28~6_combout\ <= NOT \REG|Mux28~6_combout\;
\REG|ALT_INV_registers[15][3]~q\ <= NOT \REG|registers[15][3]~q\;
\REG|ALT_INV_registers[14][3]~q\ <= NOT \REG|registers[14][3]~q\;
\REG|ALT_INV_registers[13][3]~q\ <= NOT \REG|registers[13][3]~q\;
\REG|ALT_INV_registers[12][3]~q\ <= NOT \REG|registers[12][3]~q\;
\REG|ALT_INV_Mux28~5_combout\ <= NOT \REG|Mux28~5_combout\;
\REG|ALT_INV_registers[11][3]~q\ <= NOT \REG|registers[11][3]~q\;
\REG|ALT_INV_registers[10][3]~q\ <= NOT \REG|registers[10][3]~q\;
\REG|ALT_INV_registers[9][3]~q\ <= NOT \REG|registers[9][3]~q\;
\REG|ALT_INV_registers[8][3]~q\ <= NOT \REG|registers[8][3]~q\;
\REG|ALT_INV_Mux28~4_combout\ <= NOT \REG|Mux28~4_combout\;
\REG|ALT_INV_Mux28~3_combout\ <= NOT \REG|Mux28~3_combout\;
\REG|ALT_INV_registers[31][3]~q\ <= NOT \REG|registers[31][3]~q\;
\REG|ALT_INV_registers[27][3]~q\ <= NOT \REG|registers[27][3]~q\;
\REG|ALT_INV_registers[23][3]~q\ <= NOT \REG|registers[23][3]~q\;
\REG|ALT_INV_registers[19][3]~q\ <= NOT \REG|registers[19][3]~q\;
\REG|ALT_INV_Mux28~2_combout\ <= NOT \REG|Mux28~2_combout\;
\REG|ALT_INV_registers[30][3]~q\ <= NOT \REG|registers[30][3]~q\;
\REG|ALT_INV_registers[26][3]~q\ <= NOT \REG|registers[26][3]~q\;
\REG|ALT_INV_registers[22][3]~q\ <= NOT \REG|registers[22][3]~q\;
\REG|ALT_INV_registers[18][3]~q\ <= NOT \REG|registers[18][3]~q\;
\REG|ALT_INV_Mux28~1_combout\ <= NOT \REG|Mux28~1_combout\;
\REG|ALT_INV_registers[29][3]~q\ <= NOT \REG|registers[29][3]~q\;
\REG|ALT_INV_registers[25][3]~q\ <= NOT \REG|registers[25][3]~q\;
\REG|ALT_INV_registers[21][3]~q\ <= NOT \REG|registers[21][3]~q\;
\REG|ALT_INV_registers[17][3]~q\ <= NOT \REG|registers[17][3]~q\;
\REG|ALT_INV_Mux28~0_combout\ <= NOT \REG|Mux28~0_combout\;
\REG|ALT_INV_registers[28][3]~q\ <= NOT \REG|registers[28][3]~q\;
\REG|ALT_INV_registers[24][3]~q\ <= NOT \REG|registers[24][3]~q\;
\REG|ALT_INV_registers[20][3]~q\ <= NOT \REG|registers[20][3]~q\;
\REG|ALT_INV_registers[16][3]~q\ <= NOT \REG|registers[16][3]~q\;
\REG|ALT_INV_Mux29~10_combout\ <= NOT \REG|Mux29~10_combout\;
\REG|ALT_INV_Mux29~9_combout\ <= NOT \REG|Mux29~9_combout\;
\REG|ALT_INV_Mux29~8_combout\ <= NOT \REG|Mux29~8_combout\;
\REG|ALT_INV_registers[3][2]~q\ <= NOT \REG|registers[3][2]~q\;
\REG|ALT_INV_registers[2][2]~q\ <= NOT \REG|registers[2][2]~q\;
\REG|ALT_INV_registers[1][2]~q\ <= NOT \REG|registers[1][2]~q\;
\REG|ALT_INV_registers[0][2]~q\ <= NOT \REG|registers[0][2]~q\;
\REG|ALT_INV_Mux29~7_combout\ <= NOT \REG|Mux29~7_combout\;
\REG|ALT_INV_registers[7][2]~q\ <= NOT \REG|registers[7][2]~q\;
\REG|ALT_INV_registers[6][2]~q\ <= NOT \REG|registers[6][2]~q\;
\REG|ALT_INV_registers[5][2]~q\ <= NOT \REG|registers[5][2]~q\;
\REG|ALT_INV_registers[4][2]~q\ <= NOT \REG|registers[4][2]~q\;
\REG|ALT_INV_Mux29~6_combout\ <= NOT \REG|Mux29~6_combout\;
\REG|ALT_INV_registers[15][2]~q\ <= NOT \REG|registers[15][2]~q\;
\REG|ALT_INV_registers[14][2]~q\ <= NOT \REG|registers[14][2]~q\;
\REG|ALT_INV_registers[13][2]~q\ <= NOT \REG|registers[13][2]~q\;
\REG|ALT_INV_registers[12][2]~q\ <= NOT \REG|registers[12][2]~q\;
\REG|ALT_INV_Mux29~5_combout\ <= NOT \REG|Mux29~5_combout\;
\REG|ALT_INV_registers[11][2]~q\ <= NOT \REG|registers[11][2]~q\;
\REG|ALT_INV_registers[10][2]~q\ <= NOT \REG|registers[10][2]~q\;
\REG|ALT_INV_registers[9][2]~q\ <= NOT \REG|registers[9][2]~q\;
\REG|ALT_INV_registers[8][2]~q\ <= NOT \REG|registers[8][2]~q\;
\REG|ALT_INV_Mux29~4_combout\ <= NOT \REG|Mux29~4_combout\;
\REG|ALT_INV_Mux29~3_combout\ <= NOT \REG|Mux29~3_combout\;
\REG|ALT_INV_registers[31][2]~q\ <= NOT \REG|registers[31][2]~q\;
\REG|ALT_INV_registers[27][2]~q\ <= NOT \REG|registers[27][2]~q\;
\REG|ALT_INV_registers[23][2]~q\ <= NOT \REG|registers[23][2]~q\;
\REG|ALT_INV_registers[19][2]~q\ <= NOT \REG|registers[19][2]~q\;
\REG|ALT_INV_Mux29~2_combout\ <= NOT \REG|Mux29~2_combout\;
\REG|ALT_INV_registers[30][2]~q\ <= NOT \REG|registers[30][2]~q\;
\REG|ALT_INV_registers[26][2]~q\ <= NOT \REG|registers[26][2]~q\;
\REG|ALT_INV_registers[22][2]~q\ <= NOT \REG|registers[22][2]~q\;
\REG|ALT_INV_registers[18][2]~q\ <= NOT \REG|registers[18][2]~q\;
\REG|ALT_INV_Mux29~1_combout\ <= NOT \REG|Mux29~1_combout\;
\REG|ALT_INV_registers[29][2]~q\ <= NOT \REG|registers[29][2]~q\;
\REG|ALT_INV_registers[25][2]~q\ <= NOT \REG|registers[25][2]~q\;
\REG|ALT_INV_registers[21][2]~q\ <= NOT \REG|registers[21][2]~q\;
\REG|ALT_INV_registers[17][2]~q\ <= NOT \REG|registers[17][2]~q\;
\REG|ALT_INV_Mux29~0_combout\ <= NOT \REG|Mux29~0_combout\;
\REG|ALT_INV_registers[28][2]~q\ <= NOT \REG|registers[28][2]~q\;
\REG|ALT_INV_registers[24][2]~q\ <= NOT \REG|registers[24][2]~q\;
\REG|ALT_INV_registers[20][2]~q\ <= NOT \REG|registers[20][2]~q\;
\REG|ALT_INV_registers[16][2]~q\ <= NOT \REG|registers[16][2]~q\;
\REG|ALT_INV_Mux30~10_combout\ <= NOT \REG|Mux30~10_combout\;
\REG|ALT_INV_Mux30~9_combout\ <= NOT \REG|Mux30~9_combout\;
\REG|ALT_INV_Mux30~8_combout\ <= NOT \REG|Mux30~8_combout\;
\REG|ALT_INV_registers[3][1]~q\ <= NOT \REG|registers[3][1]~q\;
\REG|ALT_INV_registers[2][1]~q\ <= NOT \REG|registers[2][1]~q\;
\REG|ALT_INV_registers[1][1]~q\ <= NOT \REG|registers[1][1]~q\;
\REG|ALT_INV_registers[0][1]~q\ <= NOT \REG|registers[0][1]~q\;
\REG|ALT_INV_Mux30~7_combout\ <= NOT \REG|Mux30~7_combout\;
\REG|ALT_INV_registers[7][1]~q\ <= NOT \REG|registers[7][1]~q\;
\REG|ALT_INV_registers[6][1]~q\ <= NOT \REG|registers[6][1]~q\;
\REG|ALT_INV_registers[5][1]~q\ <= NOT \REG|registers[5][1]~q\;
\REG|ALT_INV_registers[4][1]~q\ <= NOT \REG|registers[4][1]~q\;
\REG|ALT_INV_Mux30~6_combout\ <= NOT \REG|Mux30~6_combout\;
\REG|ALT_INV_registers[15][1]~q\ <= NOT \REG|registers[15][1]~q\;
\REG|ALT_INV_registers[14][1]~q\ <= NOT \REG|registers[14][1]~q\;
\REG|ALT_INV_registers[13][1]~q\ <= NOT \REG|registers[13][1]~q\;
\REG|ALT_INV_registers[12][1]~q\ <= NOT \REG|registers[12][1]~q\;
\REG|ALT_INV_Mux30~5_combout\ <= NOT \REG|Mux30~5_combout\;
\REG|ALT_INV_registers[11][1]~q\ <= NOT \REG|registers[11][1]~q\;
\REG|ALT_INV_registers[10][1]~q\ <= NOT \REG|registers[10][1]~q\;
\REG|ALT_INV_registers[9][1]~q\ <= NOT \REG|registers[9][1]~q\;
\REG|ALT_INV_registers[8][1]~q\ <= NOT \REG|registers[8][1]~q\;
\REG|ALT_INV_Mux30~4_combout\ <= NOT \REG|Mux30~4_combout\;
\REG|ALT_INV_Mux30~3_combout\ <= NOT \REG|Mux30~3_combout\;
\REG|ALT_INV_registers[31][1]~q\ <= NOT \REG|registers[31][1]~q\;
\REG|ALT_INV_registers[27][1]~q\ <= NOT \REG|registers[27][1]~q\;
\REG|ALT_INV_registers[23][1]~q\ <= NOT \REG|registers[23][1]~q\;
\REG|ALT_INV_registers[19][1]~q\ <= NOT \REG|registers[19][1]~q\;
\REG|ALT_INV_Mux30~2_combout\ <= NOT \REG|Mux30~2_combout\;
\REG|ALT_INV_registers[30][1]~q\ <= NOT \REG|registers[30][1]~q\;
\REG|ALT_INV_registers[26][1]~q\ <= NOT \REG|registers[26][1]~q\;
\REG|ALT_INV_registers[22][1]~q\ <= NOT \REG|registers[22][1]~q\;
\REG|ALT_INV_registers[18][1]~q\ <= NOT \REG|registers[18][1]~q\;
\REG|ALT_INV_Mux30~1_combout\ <= NOT \REG|Mux30~1_combout\;
\REG|ALT_INV_registers[29][1]~q\ <= NOT \REG|registers[29][1]~q\;
\REG|ALT_INV_registers[25][1]~q\ <= NOT \REG|registers[25][1]~q\;
\REG|ALT_INV_registers[21][1]~q\ <= NOT \REG|registers[21][1]~q\;
\REG|ALT_INV_registers[17][1]~q\ <= NOT \REG|registers[17][1]~q\;
\REG|ALT_INV_Mux30~0_combout\ <= NOT \REG|Mux30~0_combout\;
\REG|ALT_INV_registers[28][1]~q\ <= NOT \REG|registers[28][1]~q\;
\REG|ALT_INV_registers[24][1]~q\ <= NOT \REG|registers[24][1]~q\;
\REG|ALT_INV_registers[20][1]~q\ <= NOT \REG|registers[20][1]~q\;
\REG|ALT_INV_registers[16][1]~q\ <= NOT \REG|registers[16][1]~q\;
\REG|ALT_INV_Mux31~10_combout\ <= NOT \REG|Mux31~10_combout\;
\REG|ALT_INV_Mux31~9_combout\ <= NOT \REG|Mux31~9_combout\;
\REG|ALT_INV_Mux31~8_combout\ <= NOT \REG|Mux31~8_combout\;
\REG|ALT_INV_registers[3][0]~q\ <= NOT \REG|registers[3][0]~q\;
\REG|ALT_INV_registers[2][0]~q\ <= NOT \REG|registers[2][0]~q\;
\REG|ALT_INV_registers[1][0]~q\ <= NOT \REG|registers[1][0]~q\;
\REG|ALT_INV_registers[0][0]~q\ <= NOT \REG|registers[0][0]~q\;
\REG|ALT_INV_Mux31~7_combout\ <= NOT \REG|Mux31~7_combout\;
\REG|ALT_INV_registers[7][0]~q\ <= NOT \REG|registers[7][0]~q\;
\REG|ALT_INV_registers[6][0]~q\ <= NOT \REG|registers[6][0]~q\;
\REG|ALT_INV_registers[5][0]~q\ <= NOT \REG|registers[5][0]~q\;
\REG|ALT_INV_registers[4][0]~q\ <= NOT \REG|registers[4][0]~q\;
\REG|ALT_INV_Mux31~6_combout\ <= NOT \REG|Mux31~6_combout\;
\REG|ALT_INV_registers[15][0]~q\ <= NOT \REG|registers[15][0]~q\;
\REG|ALT_INV_registers[14][0]~q\ <= NOT \REG|registers[14][0]~q\;
\REG|ALT_INV_registers[13][0]~q\ <= NOT \REG|registers[13][0]~q\;
\REG|ALT_INV_registers[12][0]~q\ <= NOT \REG|registers[12][0]~q\;
\REG|ALT_INV_Mux31~5_combout\ <= NOT \REG|Mux31~5_combout\;
\REG|ALT_INV_registers[11][0]~q\ <= NOT \REG|registers[11][0]~q\;
\REG|ALT_INV_registers[10][0]~q\ <= NOT \REG|registers[10][0]~q\;
\REG|ALT_INV_registers[9][0]~q\ <= NOT \REG|registers[9][0]~q\;
\REG|ALT_INV_registers[8][0]~q\ <= NOT \REG|registers[8][0]~q\;
\REG|ALT_INV_Mux31~4_combout\ <= NOT \REG|Mux31~4_combout\;
\REG|ALT_INV_Mux31~3_combout\ <= NOT \REG|Mux31~3_combout\;
\REG|ALT_INV_registers[31][0]~q\ <= NOT \REG|registers[31][0]~q\;
\REG|ALT_INV_registers[27][0]~q\ <= NOT \REG|registers[27][0]~q\;
\REG|ALT_INV_registers[23][0]~q\ <= NOT \REG|registers[23][0]~q\;
\REG|ALT_INV_registers[19][0]~q\ <= NOT \REG|registers[19][0]~q\;
\REG|ALT_INV_Mux31~2_combout\ <= NOT \REG|Mux31~2_combout\;
\REG|ALT_INV_registers[30][0]~q\ <= NOT \REG|registers[30][0]~q\;
\REG|ALT_INV_registers[26][0]~q\ <= NOT \REG|registers[26][0]~q\;
\REG|ALT_INV_registers[22][0]~q\ <= NOT \REG|registers[22][0]~q\;
\REG|ALT_INV_registers[18][0]~q\ <= NOT \REG|registers[18][0]~q\;
\REG|ALT_INV_Mux31~1_combout\ <= NOT \REG|Mux31~1_combout\;
\REG|ALT_INV_registers[29][0]~q\ <= NOT \REG|registers[29][0]~q\;
\REG|ALT_INV_registers[25][0]~q\ <= NOT \REG|registers[25][0]~q\;
\REG|ALT_INV_registers[21][0]~q\ <= NOT \REG|registers[21][0]~q\;
\REG|ALT_INV_registers[17][0]~q\ <= NOT \REG|registers[17][0]~q\;
\REG|ALT_INV_Mux31~0_combout\ <= NOT \REG|Mux31~0_combout\;
\REG|ALT_INV_registers[28][0]~q\ <= NOT \REG|registers[28][0]~q\;
\REG|ALT_INV_registers[24][0]~q\ <= NOT \REG|registers[24][0]~q\;
\REG|ALT_INV_registers[20][0]~q\ <= NOT \REG|registers[20][0]~q\;
\REG|ALT_INV_registers[16][0]~q\ <= NOT \REG|registers[16][0]~q\;
\ALU|ALT_INV_ALU_ResultSig~689_combout\ <= NOT \ALU|ALU_ResultSig~689_combout\;
\ALU|ALT_INV_ALU_ResultSig~683_combout\ <= NOT \ALU|ALU_ResultSig~683_combout\;
\ALT_INV_Add0~118_sumout\ <= NOT \Add0~118_sumout\;
\ALT_INV_Add0~114_sumout\ <= NOT \Add0~114_sumout\;
\ALT_INV_Add0~110_sumout\ <= NOT \Add0~110_sumout\;
\ALT_INV_Add0~106_sumout\ <= NOT \Add0~106_sumout\;
\ALT_INV_Add0~102_sumout\ <= NOT \Add0~102_sumout\;
\ALT_INV_Add0~98_sumout\ <= NOT \Add0~98_sumout\;
\ALT_INV_Add0~94_sumout\ <= NOT \Add0~94_sumout\;
\ALT_INV_Add0~90_sumout\ <= NOT \Add0~90_sumout\;
\ALT_INV_Add0~86_sumout\ <= NOT \Add0~86_sumout\;
\ALT_INV_Add0~82_sumout\ <= NOT \Add0~82_sumout\;
\ALT_INV_Add0~78_sumout\ <= NOT \Add0~78_sumout\;
\ALT_INV_Add0~74_sumout\ <= NOT \Add0~74_sumout\;
\ALT_INV_Add0~70_sumout\ <= NOT \Add0~70_sumout\;
\ALT_INV_Add0~66_sumout\ <= NOT \Add0~66_sumout\;
\ALT_INV_Add0~62_sumout\ <= NOT \Add0~62_sumout\;
\ALT_INV_Add0~58_sumout\ <= NOT \Add0~58_sumout\;
\ALT_INV_Add0~54_sumout\ <= NOT \Add0~54_sumout\;
\ALT_INV_Add0~50_sumout\ <= NOT \Add0~50_sumout\;
\ALT_INV_Add0~46_sumout\ <= NOT \Add0~46_sumout\;
\ALT_INV_Add0~42_sumout\ <= NOT \Add0~42_sumout\;
\ALT_INV_Add0~38_sumout\ <= NOT \Add0~38_sumout\;
\ALT_INV_Add0~34_sumout\ <= NOT \Add0~34_sumout\;
\ALT_INV_Add0~30_sumout\ <= NOT \Add0~30_sumout\;
\ALT_INV_Add0~26_sumout\ <= NOT \Add0~26_sumout\;
\ALT_INV_Add0~22_sumout\ <= NOT \Add0~22_sumout\;
\ALT_INV_Add0~18_sumout\ <= NOT \Add0~18_sumout\;
\ALT_INV_Add0~14_sumout\ <= NOT \Add0~14_sumout\;
\ALT_INV_Add0~10_sumout\ <= NOT \Add0~10_sumout\;
\ALT_INV_Add0~6_sumout\ <= NOT \Add0~6_sumout\;
\ALT_INV_Add0~2_sumout\ <= NOT \Add0~2_sumout\;
\ALU|ALT_INV_Add1~125_sumout\ <= NOT \ALU|Add1~125_sumout\;
\ALU|ALT_INV_Add0~125_sumout\ <= NOT \ALU|Add0~125_sumout\;
\ALU|ALT_INV_Add1~121_sumout\ <= NOT \ALU|Add1~121_sumout\;
\ALU|ALT_INV_Add0~121_sumout\ <= NOT \ALU|Add0~121_sumout\;
\ALU|ALT_INV_Add1~117_sumout\ <= NOT \ALU|Add1~117_sumout\;
\ALU|ALT_INV_Add0~117_sumout\ <= NOT \ALU|Add0~117_sumout\;
\ALU|ALT_INV_Add1~113_sumout\ <= NOT \ALU|Add1~113_sumout\;
\ALU|ALT_INV_Add0~113_sumout\ <= NOT \ALU|Add0~113_sumout\;
\ALU|ALT_INV_Add1~109_sumout\ <= NOT \ALU|Add1~109_sumout\;
\ALU|ALT_INV_Add0~109_sumout\ <= NOT \ALU|Add0~109_sumout\;
\ALU|ALT_INV_Add1~105_sumout\ <= NOT \ALU|Add1~105_sumout\;
\ALU|ALT_INV_Add0~105_sumout\ <= NOT \ALU|Add0~105_sumout\;
\ALU|ALT_INV_Add1~101_sumout\ <= NOT \ALU|Add1~101_sumout\;
\ALU|ALT_INV_Add0~101_sumout\ <= NOT \ALU|Add0~101_sumout\;
\ALU|ALT_INV_Add1~97_sumout\ <= NOT \ALU|Add1~97_sumout\;
\ALU|ALT_INV_Add0~97_sumout\ <= NOT \ALU|Add0~97_sumout\;
\ALU|ALT_INV_Add1~93_sumout\ <= NOT \ALU|Add1~93_sumout\;
\ALU|ALT_INV_Add0~93_sumout\ <= NOT \ALU|Add0~93_sumout\;
\ALU|ALT_INV_Add1~89_sumout\ <= NOT \ALU|Add1~89_sumout\;
\ALU|ALT_INV_Add0~89_sumout\ <= NOT \ALU|Add0~89_sumout\;
\ALU|ALT_INV_Add1~85_sumout\ <= NOT \ALU|Add1~85_sumout\;
\ALU|ALT_INV_Add0~85_sumout\ <= NOT \ALU|Add0~85_sumout\;
\ALU|ALT_INV_Add1~81_sumout\ <= NOT \ALU|Add1~81_sumout\;
\ALU|ALT_INV_Add0~81_sumout\ <= NOT \ALU|Add0~81_sumout\;
\ALU|ALT_INV_Add1~77_sumout\ <= NOT \ALU|Add1~77_sumout\;
\ALU|ALT_INV_Add0~77_sumout\ <= NOT \ALU|Add0~77_sumout\;
\ALU|ALT_INV_Add1~73_sumout\ <= NOT \ALU|Add1~73_sumout\;
\ALU|ALT_INV_Add0~73_sumout\ <= NOT \ALU|Add0~73_sumout\;
\ALU|ALT_INV_Add1~69_sumout\ <= NOT \ALU|Add1~69_sumout\;
\ALU|ALT_INV_Add0~69_sumout\ <= NOT \ALU|Add0~69_sumout\;
\ALU|ALT_INV_Add1~65_sumout\ <= NOT \ALU|Add1~65_sumout\;
\ALU|ALT_INV_Add0~65_sumout\ <= NOT \ALU|Add0~65_sumout\;
\ALU|ALT_INV_Add1~61_sumout\ <= NOT \ALU|Add1~61_sumout\;
\ALU|ALT_INV_Add0~61_sumout\ <= NOT \ALU|Add0~61_sumout\;
\ALU|ALT_INV_Add1~57_sumout\ <= NOT \ALU|Add1~57_sumout\;
\ALU|ALT_INV_Add0~57_sumout\ <= NOT \ALU|Add0~57_sumout\;
\ALU|ALT_INV_Add1~53_sumout\ <= NOT \ALU|Add1~53_sumout\;
\ALU|ALT_INV_Add0~53_sumout\ <= NOT \ALU|Add0~53_sumout\;
\ALU|ALT_INV_Add1~49_sumout\ <= NOT \ALU|Add1~49_sumout\;
\ALU|ALT_INV_Add0~49_sumout\ <= NOT \ALU|Add0~49_sumout\;
\ALU|ALT_INV_Add1~45_sumout\ <= NOT \ALU|Add1~45_sumout\;
\ALU|ALT_INV_Add0~45_sumout\ <= NOT \ALU|Add0~45_sumout\;
\ALU|ALT_INV_Add1~41_sumout\ <= NOT \ALU|Add1~41_sumout\;
\ALU|ALT_INV_Add0~41_sumout\ <= NOT \ALU|Add0~41_sumout\;
\ALU|ALT_INV_Add1~37_sumout\ <= NOT \ALU|Add1~37_sumout\;
\ALU|ALT_INV_Add0~37_sumout\ <= NOT \ALU|Add0~37_sumout\;
\ALU|ALT_INV_Add1~33_sumout\ <= NOT \ALU|Add1~33_sumout\;
\ALU|ALT_INV_Add0~33_sumout\ <= NOT \ALU|Add0~33_sumout\;
\ALU|ALT_INV_Add1~29_sumout\ <= NOT \ALU|Add1~29_sumout\;
\ALU|ALT_INV_Add0~29_sumout\ <= NOT \ALU|Add0~29_sumout\;
\ALU|ALT_INV_Add1~25_sumout\ <= NOT \ALU|Add1~25_sumout\;
\ALU|ALT_INV_Add0~25_sumout\ <= NOT \ALU|Add0~25_sumout\;
\ALU|ALT_INV_Add1~21_sumout\ <= NOT \ALU|Add1~21_sumout\;
\ALU|ALT_INV_Add0~21_sumout\ <= NOT \ALU|Add0~21_sumout\;
\ALU|ALT_INV_Add1~17_sumout\ <= NOT \ALU|Add1~17_sumout\;
\ALU|ALT_INV_Add0~17_sumout\ <= NOT \ALU|Add0~17_sumout\;
\ALU|ALT_INV_Add1~13_sumout\ <= NOT \ALU|Add1~13_sumout\;
\ALU|ALT_INV_Add0~13_sumout\ <= NOT \ALU|Add0~13_sumout\;
\ALU|ALT_INV_Add1~9_sumout\ <= NOT \ALU|Add1~9_sumout\;
\ALU|ALT_INV_Add0~9_sumout\ <= NOT \ALU|Add0~9_sumout\;
\ALU|ALT_INV_Add1~5_sumout\ <= NOT \ALU|Add1~5_sumout\;
\ALU|ALT_INV_Add0~5_sumout\ <= NOT \ALU|Add0~5_sumout\;
\ALU|ALT_INV_Add1~1_sumout\ <= NOT \ALU|Add1~1_sumout\;
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(1);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(2);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(3);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(4);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(5);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(6);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(7);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(8);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(9);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(10);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(11);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(12);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(13);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(14);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(15);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(16);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(17);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(18);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(19);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(20);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(21);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(22);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(23);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(24);
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(25);
\ALU|ALT_INV_Add0~1_sumout\ <= NOT \ALU|Add0~1_sumout\;
\ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \ROM_COMP|altsyncram_component|auto_generated|q_a\(0);
\REG|ALT_INV_registers[12][8]~q\ <= NOT \REG|registers[12][8]~q\;
\REG|ALT_INV_Mux23~5_combout\ <= NOT \REG|Mux23~5_combout\;
\REG|ALT_INV_registers[11][8]~q\ <= NOT \REG|registers[11][8]~q\;
\REG|ALT_INV_registers[10][8]~q\ <= NOT \REG|registers[10][8]~q\;
\REG|ALT_INV_registers[9][8]~q\ <= NOT \REG|registers[9][8]~q\;
\REG|ALT_INV_registers[8][8]~q\ <= NOT \REG|registers[8][8]~q\;
\REG|ALT_INV_Mux23~4_combout\ <= NOT \REG|Mux23~4_combout\;
\REG|ALT_INV_Mux23~3_combout\ <= NOT \REG|Mux23~3_combout\;
\REG|ALT_INV_registers[31][8]~q\ <= NOT \REG|registers[31][8]~q\;
\REG|ALT_INV_registers[27][8]~q\ <= NOT \REG|registers[27][8]~q\;
\REG|ALT_INV_registers[23][8]~q\ <= NOT \REG|registers[23][8]~q\;
\REG|ALT_INV_registers[19][8]~q\ <= NOT \REG|registers[19][8]~q\;
\REG|ALT_INV_Mux23~2_combout\ <= NOT \REG|Mux23~2_combout\;
\REG|ALT_INV_registers[30][8]~q\ <= NOT \REG|registers[30][8]~q\;
\REG|ALT_INV_registers[26][8]~q\ <= NOT \REG|registers[26][8]~q\;
\REG|ALT_INV_registers[22][8]~q\ <= NOT \REG|registers[22][8]~q\;
\REG|ALT_INV_registers[18][8]~q\ <= NOT \REG|registers[18][8]~q\;
\REG|ALT_INV_Mux23~1_combout\ <= NOT \REG|Mux23~1_combout\;
\REG|ALT_INV_registers[29][8]~q\ <= NOT \REG|registers[29][8]~q\;
\REG|ALT_INV_registers[25][8]~q\ <= NOT \REG|registers[25][8]~q\;
\REG|ALT_INV_registers[21][8]~q\ <= NOT \REG|registers[21][8]~q\;
\REG|ALT_INV_registers[17][8]~q\ <= NOT \REG|registers[17][8]~q\;
\REG|ALT_INV_Mux23~0_combout\ <= NOT \REG|Mux23~0_combout\;
\REG|ALT_INV_registers[28][8]~q\ <= NOT \REG|registers[28][8]~q\;
\REG|ALT_INV_registers[24][8]~q\ <= NOT \REG|registers[24][8]~q\;
\REG|ALT_INV_registers[20][8]~q\ <= NOT \REG|registers[20][8]~q\;
\REG|ALT_INV_registers[16][8]~q\ <= NOT \REG|registers[16][8]~q\;
\REG|ALT_INV_Mux24~10_combout\ <= NOT \REG|Mux24~10_combout\;
\REG|ALT_INV_Mux24~9_combout\ <= NOT \REG|Mux24~9_combout\;
\REG|ALT_INV_Mux24~8_combout\ <= NOT \REG|Mux24~8_combout\;
\REG|ALT_INV_registers[3][7]~q\ <= NOT \REG|registers[3][7]~q\;
\REG|ALT_INV_registers[2][7]~q\ <= NOT \REG|registers[2][7]~q\;
\REG|ALT_INV_registers[1][7]~q\ <= NOT \REG|registers[1][7]~q\;
\REG|ALT_INV_registers[0][7]~q\ <= NOT \REG|registers[0][7]~q\;
\REG|ALT_INV_Mux24~7_combout\ <= NOT \REG|Mux24~7_combout\;
\REG|ALT_INV_registers[7][7]~q\ <= NOT \REG|registers[7][7]~q\;
\REG|ALT_INV_registers[6][7]~q\ <= NOT \REG|registers[6][7]~q\;
\REG|ALT_INV_registers[5][7]~q\ <= NOT \REG|registers[5][7]~q\;
\REG|ALT_INV_registers[4][7]~q\ <= NOT \REG|registers[4][7]~q\;
\REG|ALT_INV_Mux24~6_combout\ <= NOT \REG|Mux24~6_combout\;
\REG|ALT_INV_registers[15][7]~q\ <= NOT \REG|registers[15][7]~q\;
\REG|ALT_INV_registers[14][7]~q\ <= NOT \REG|registers[14][7]~q\;
\REG|ALT_INV_registers[13][7]~q\ <= NOT \REG|registers[13][7]~q\;
\REG|ALT_INV_registers[12][7]~q\ <= NOT \REG|registers[12][7]~q\;
\REG|ALT_INV_Mux24~5_combout\ <= NOT \REG|Mux24~5_combout\;
\REG|ALT_INV_registers[11][7]~q\ <= NOT \REG|registers[11][7]~q\;
\REG|ALT_INV_registers[10][7]~q\ <= NOT \REG|registers[10][7]~q\;
\REG|ALT_INV_registers[9][7]~q\ <= NOT \REG|registers[9][7]~q\;
\REG|ALT_INV_registers[8][7]~q\ <= NOT \REG|registers[8][7]~q\;
\REG|ALT_INV_Mux24~4_combout\ <= NOT \REG|Mux24~4_combout\;
\REG|ALT_INV_Mux24~3_combout\ <= NOT \REG|Mux24~3_combout\;
\REG|ALT_INV_registers[31][7]~q\ <= NOT \REG|registers[31][7]~q\;
\REG|ALT_INV_registers[27][7]~q\ <= NOT \REG|registers[27][7]~q\;
\REG|ALT_INV_registers[23][7]~q\ <= NOT \REG|registers[23][7]~q\;
\REG|ALT_INV_registers[19][7]~q\ <= NOT \REG|registers[19][7]~q\;
\REG|ALT_INV_Mux24~2_combout\ <= NOT \REG|Mux24~2_combout\;
\REG|ALT_INV_registers[30][7]~q\ <= NOT \REG|registers[30][7]~q\;
\REG|ALT_INV_registers[26][7]~q\ <= NOT \REG|registers[26][7]~q\;
\REG|ALT_INV_registers[22][7]~q\ <= NOT \REG|registers[22][7]~q\;
\REG|ALT_INV_registers[18][7]~q\ <= NOT \REG|registers[18][7]~q\;
\REG|ALT_INV_Mux24~1_combout\ <= NOT \REG|Mux24~1_combout\;
\REG|ALT_INV_registers[29][7]~q\ <= NOT \REG|registers[29][7]~q\;
\REG|ALT_INV_registers[25][7]~q\ <= NOT \REG|registers[25][7]~q\;
\REG|ALT_INV_registers[21][7]~q\ <= NOT \REG|registers[21][7]~q\;
\REG|ALT_INV_registers[17][7]~q\ <= NOT \REG|registers[17][7]~q\;
\REG|ALT_INV_Mux24~0_combout\ <= NOT \REG|Mux24~0_combout\;
\REG|ALT_INV_registers[28][7]~q\ <= NOT \REG|registers[28][7]~q\;
\REG|ALT_INV_registers[24][7]~q\ <= NOT \REG|registers[24][7]~q\;
\REG|ALT_INV_registers[20][7]~q\ <= NOT \REG|registers[20][7]~q\;
\REG|ALT_INV_registers[16][7]~q\ <= NOT \REG|registers[16][7]~q\;
\REG|ALT_INV_Mux25~10_combout\ <= NOT \REG|Mux25~10_combout\;
\REG|ALT_INV_Mux25~9_combout\ <= NOT \REG|Mux25~9_combout\;
\REG|ALT_INV_Mux25~8_combout\ <= NOT \REG|Mux25~8_combout\;
\REG|ALT_INV_registers[3][6]~q\ <= NOT \REG|registers[3][6]~q\;
\REG|ALT_INV_registers[2][6]~q\ <= NOT \REG|registers[2][6]~q\;
\REG|ALT_INV_registers[1][6]~q\ <= NOT \REG|registers[1][6]~q\;
\REG|ALT_INV_registers[0][6]~q\ <= NOT \REG|registers[0][6]~q\;
\REG|ALT_INV_Mux25~7_combout\ <= NOT \REG|Mux25~7_combout\;
\REG|ALT_INV_registers[7][6]~q\ <= NOT \REG|registers[7][6]~q\;
\REG|ALT_INV_registers[6][6]~q\ <= NOT \REG|registers[6][6]~q\;
\REG|ALT_INV_registers[5][6]~q\ <= NOT \REG|registers[5][6]~q\;

-- Location: IOOBUF_X26_Y0_N76
\PC_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_PC_out(0));

-- Location: IOOBUF_X38_Y81_N36
\PC_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_PC_out(1));

-- Location: IOOBUF_X64_Y81_N19
\PC_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(2),
	devoe => ww_devoe,
	o => ww_PC_out(2));

-- Location: IOOBUF_X68_Y81_N36
\PC_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(3),
	devoe => ww_devoe,
	o => ww_PC_out(3));

-- Location: IOOBUF_X64_Y81_N2
\PC_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(4),
	devoe => ww_devoe,
	o => ww_PC_out(4));

-- Location: IOOBUF_X64_Y81_N53
\PC_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(5),
	devoe => ww_devoe,
	o => ww_PC_out(5));

-- Location: IOOBUF_X66_Y81_N76
\PC_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(6),
	devoe => ww_devoe,
	o => ww_PC_out(6));

-- Location: IOOBUF_X70_Y81_N53
\PC_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(7),
	devoe => ww_devoe,
	o => ww_PC_out(7));

-- Location: IOOBUF_X70_Y81_N2
\PC_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(8),
	devoe => ww_devoe,
	o => ww_PC_out(8));

-- Location: IOOBUF_X70_Y81_N19
\PC_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(9),
	devoe => ww_devoe,
	o => ww_PC_out(9));

-- Location: IOOBUF_X62_Y81_N36
\PC_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(10),
	devoe => ww_devoe,
	o => ww_PC_out(10));

-- Location: IOOBUF_X60_Y81_N53
\PC_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(11),
	devoe => ww_devoe,
	o => ww_PC_out(11));

-- Location: IOOBUF_X68_Y81_N19
\PC_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(12),
	devoe => ww_devoe,
	o => ww_PC_out(12));

-- Location: IOOBUF_X72_Y81_N2
\PC_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(13),
	devoe => ww_devoe,
	o => ww_PC_out(13));

-- Location: IOOBUF_X62_Y81_N53
\PC_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(14),
	devoe => ww_devoe,
	o => ww_PC_out(14));

-- Location: IOOBUF_X68_Y81_N2
\PC_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(15),
	devoe => ww_devoe,
	o => ww_PC_out(15));

-- Location: IOOBUF_X62_Y81_N2
\PC_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(16),
	devoe => ww_devoe,
	o => ww_PC_out(16));

-- Location: IOOBUF_X66_Y81_N42
\PC_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(17),
	devoe => ww_devoe,
	o => ww_PC_out(17));

-- Location: IOOBUF_X66_Y81_N59
\PC_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(18),
	devoe => ww_devoe,
	o => ww_PC_out(18));

-- Location: IOOBUF_X60_Y81_N36
\PC_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(19),
	devoe => ww_devoe,
	o => ww_PC_out(19));

-- Location: IOOBUF_X68_Y81_N53
\PC_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(20),
	devoe => ww_devoe,
	o => ww_PC_out(20));

-- Location: IOOBUF_X64_Y81_N36
\PC_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(21),
	devoe => ww_devoe,
	o => ww_PC_out(21));

-- Location: IOOBUF_X56_Y81_N2
\PC_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(22),
	devoe => ww_devoe,
	o => ww_PC_out(22));

-- Location: IOOBUF_X72_Y81_N19
\PC_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(23),
	devoe => ww_devoe,
	o => ww_PC_out(23));

-- Location: IOOBUF_X70_Y81_N36
\PC_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(24),
	devoe => ww_devoe,
	o => ww_PC_out(24));

-- Location: IOOBUF_X84_Y81_N2
\PC_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(25),
	devoe => ww_devoe,
	o => ww_PC_out(25));

-- Location: IOOBUF_X66_Y81_N93
\PC_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(26),
	devoe => ww_devoe,
	o => ww_PC_out(26));

-- Location: IOOBUF_X74_Y81_N76
\PC_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(27),
	devoe => ww_devoe,
	o => ww_PC_out(27));

-- Location: IOOBUF_X60_Y81_N2
\PC_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(28),
	devoe => ww_devoe,
	o => ww_PC_out(28));

-- Location: IOOBUF_X62_Y81_N19
\PC_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(29),
	devoe => ww_devoe,
	o => ww_PC_out(29));

-- Location: IOOBUF_X58_Y81_N93
\PC_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(30),
	devoe => ww_devoe,
	o => ww_PC_out(30));

-- Location: IOOBUF_X58_Y81_N59
\PC_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCC|PC_OUT\(31),
	devoe => ww_devoe,
	o => ww_PC_out(31));

-- Location: IOOBUF_X38_Y0_N36
\Instruction_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_Instruction_out(0));

-- Location: IOOBUF_X58_Y0_N76
\Instruction_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_Instruction_out(1));

-- Location: IOOBUF_X66_Y0_N76
\Instruction_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_Instruction_out(2));

-- Location: IOOBUF_X36_Y0_N36
\Instruction_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_Instruction_out(3));

-- Location: IOOBUF_X66_Y0_N42
\Instruction_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_Instruction_out(4));

-- Location: IOOBUF_X66_Y0_N93
\Instruction_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_Instruction_out(5));

-- Location: IOOBUF_X89_Y6_N5
\Instruction_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_Instruction_out(6));

-- Location: IOOBUF_X72_Y0_N2
\Instruction_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_Instruction_out(7));

-- Location: IOOBUF_X70_Y0_N19
\Instruction_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_Instruction_out(8));

-- Location: IOOBUF_X60_Y0_N2
\Instruction_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_Instruction_out(9));

-- Location: IOOBUF_X52_Y81_N2
\Instruction_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_Instruction_out(10));

-- Location: IOOBUF_X72_Y0_N36
\Instruction_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_Instruction_out(11));

-- Location: IOOBUF_X89_Y38_N39
\Instruction_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_Instruction_out(12));

-- Location: IOOBUF_X89_Y4_N96
\Instruction_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_Instruction_out(13));

-- Location: IOOBUF_X30_Y81_N53
\Instruction_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_Instruction_out(14));

-- Location: IOOBUF_X78_Y81_N53
\Instruction_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_Instruction_out(15));

-- Location: IOOBUF_X52_Y0_N36
\Instruction_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_Instruction_out(16));

-- Location: IOOBUF_X58_Y0_N42
\Instruction_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_Instruction_out(17));

-- Location: IOOBUF_X84_Y81_N36
\Instruction_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_Instruction_out(18));

-- Location: IOOBUF_X82_Y81_N76
\Instruction_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_Instruction_out(19));

-- Location: IOOBUF_X34_Y0_N76
\Instruction_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_Instruction_out(20));

-- Location: IOOBUF_X72_Y0_N53
\Instruction_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_Instruction_out(21));

-- Location: IOOBUF_X50_Y0_N93
\Instruction_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_Instruction_out(22));

-- Location: IOOBUF_X62_Y0_N53
\Instruction_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_Instruction_out(23));

-- Location: IOOBUF_X64_Y0_N53
\Instruction_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_Instruction_out(24));

-- Location: IOOBUF_X54_Y0_N19
\Instruction_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_Instruction_out(25));

-- Location: IOOBUF_X54_Y81_N36
\Instruction_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => ww_Instruction_out(26));

-- Location: IOOBUF_X88_Y81_N3
\Instruction_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => ww_Instruction_out(27));

-- Location: IOOBUF_X89_Y36_N5
\Instruction_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => ww_Instruction_out(28));

-- Location: IOOBUF_X89_Y4_N62
\Instruction_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => ww_Instruction_out(29));

-- Location: IOOBUF_X40_Y81_N19
\Instruction_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => ww_Instruction_out(30));

-- Location: IOOBUF_X80_Y81_N19
\Instruction_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => ww_Instruction_out(31));

-- Location: IOOBUF_X68_Y0_N36
\Read_reg1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(0));

-- Location: IOOBUF_X40_Y0_N36
\Read_reg1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(1));

-- Location: IOOBUF_X60_Y0_N19
\Read_reg1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(2));

-- Location: IOOBUF_X64_Y0_N2
\Read_reg1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(3));

-- Location: IOOBUF_X54_Y0_N36
\Read_reg1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(4));

-- Location: IOOBUF_X70_Y0_N2
\Read_reg2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(0));

-- Location: IOOBUF_X58_Y0_N59
\Read_reg2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(1));

-- Location: IOOBUF_X58_Y81_N76
\Read_reg2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(2));

-- Location: IOOBUF_X78_Y81_N2
\Read_reg2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(3));

-- Location: IOOBUF_X34_Y0_N59
\Read_reg2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(4));

-- Location: IOOBUF_X50_Y0_N76
\Write_reg_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_Write_reg_out(0));

-- Location: IOOBUF_X60_Y0_N36
\Write_reg_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_Write_reg_out(1));

-- Location: IOOBUF_X76_Y81_N53
\Write_reg_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_Write_reg_out(2));

-- Location: IOOBUF_X86_Y81_N19
\Write_reg_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_Write_reg_out(3));

-- Location: IOOBUF_X34_Y0_N42
\Write_reg_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM_COMP|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_Write_reg_out(4));

-- Location: IOOBUF_X76_Y81_N2
\Read_data1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux31~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(0));

-- Location: IOOBUF_X64_Y0_N36
\Read_data1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux30~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(1));

-- Location: IOOBUF_X34_Y0_N93
\Read_data1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux29~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(2));

-- Location: IOOBUF_X32_Y0_N36
\Read_data1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux28~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(3));

-- Location: IOOBUF_X56_Y81_N53
\Read_data1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux27~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(4));

-- Location: IOOBUF_X30_Y0_N36
\Read_data1_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux26~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(5));

-- Location: IOOBUF_X82_Y81_N59
\Read_data1_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux25~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(6));

-- Location: IOOBUF_X89_Y6_N56
\Read_data1_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux24~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(7));

-- Location: IOOBUF_X80_Y81_N53
\Read_data1_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux23~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(8));

-- Location: IOOBUF_X6_Y0_N36
\Read_data1_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux22~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(9));

-- Location: IOOBUF_X40_Y81_N36
\Read_data1_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux21~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(10));

-- Location: IOOBUF_X89_Y35_N79
\Read_data1_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux20~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(11));

-- Location: IOOBUF_X54_Y0_N2
\Read_data1_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux19~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(12));

-- Location: IOOBUF_X66_Y0_N59
\Read_data1_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux18~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(13));

-- Location: IOOBUF_X36_Y0_N53
\Read_data1_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux17~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(14));

-- Location: IOOBUF_X62_Y0_N36
\Read_data1_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux16~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(15));

-- Location: IOOBUF_X52_Y0_N53
\Read_data1_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux15~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(16));

-- Location: IOOBUF_X50_Y0_N59
\Read_data1_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux14~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(17));

-- Location: IOOBUF_X84_Y81_N53
\Read_data1_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux13~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(18));

-- Location: IOOBUF_X89_Y6_N22
\Read_data1_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux12~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(19));

-- Location: IOOBUF_X56_Y0_N36
\Read_data1_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux11~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(20));

-- Location: IOOBUF_X28_Y0_N36
\Read_data1_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux10~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(21));

-- Location: IOOBUF_X54_Y81_N53
\Read_data1_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux9~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(22));

-- Location: IOOBUF_X50_Y81_N93
\Read_data1_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux8~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(23));

-- Location: IOOBUF_X40_Y0_N53
\Read_data1_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux7~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(24));

-- Location: IOOBUF_X89_Y36_N22
\Read_data1_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux6~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(25));

-- Location: IOOBUF_X56_Y0_N19
\Read_data1_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux5~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(26));

-- Location: IOOBUF_X36_Y0_N2
\Read_data1_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux4~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(27));

-- Location: IOOBUF_X54_Y0_N53
\Read_data1_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux3~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(28));

-- Location: IOOBUF_X62_Y0_N19
\Read_data1_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux2~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(29));

-- Location: IOOBUF_X58_Y81_N42
\Read_data1_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux1~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(30));

-- Location: IOOBUF_X36_Y81_N36
\Read_data1_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux0~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(31));

-- Location: IOOBUF_X74_Y81_N59
\Read_data2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux63~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(0));

-- Location: IOOBUF_X89_Y38_N5
\Read_data2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux62~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(1));

-- Location: IOOBUF_X40_Y81_N53
\Read_data2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux61~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(2));

-- Location: IOOBUF_X56_Y0_N53
\Read_data2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux60~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(3));

-- Location: IOOBUF_X80_Y81_N36
\Read_data2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux59~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(4));

-- Location: IOOBUF_X89_Y37_N22
\Read_data2_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux58~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(5));

-- Location: IOOBUF_X8_Y0_N19
\Read_data2_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux57~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(6));

-- Location: IOOBUF_X32_Y0_N53
\Read_data2_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux56~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(7));

-- Location: IOOBUF_X52_Y0_N2
\Read_data2_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux55~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(8));

-- Location: IOOBUF_X68_Y0_N53
\Read_data2_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux54~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(9));

-- Location: IOOBUF_X89_Y4_N79
\Read_data2_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux53~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(10));

-- Location: IOOBUF_X89_Y36_N39
\Read_data2_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux52~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(11));

-- Location: IOOBUF_X72_Y81_N53
\Read_data2_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux51~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(12));

-- Location: IOOBUF_X89_Y8_N39
\Read_data2_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux50~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(13));

-- Location: IOOBUF_X8_Y0_N53
\Read_data2_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux49~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(14));

-- Location: IOOBUF_X32_Y0_N2
\Read_data2_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux48~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(15));

-- Location: IOOBUF_X80_Y81_N2
\Read_data2_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux47~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(16));

-- Location: IOOBUF_X89_Y36_N56
\Read_data2_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux46~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(17));

-- Location: IOOBUF_X78_Y81_N19
\Read_data2_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux45~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(18));

-- Location: IOOBUF_X56_Y81_N19
\Read_data2_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux44~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(19));

-- Location: IOOBUF_X78_Y81_N36
\Read_data2_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux43~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(20));

-- Location: IOOBUF_X56_Y81_N36
\Read_data2_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux42~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(21));

-- Location: IOOBUF_X72_Y81_N36
\Read_data2_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux41~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(22));

-- Location: IOOBUF_X89_Y37_N56
\Read_data2_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux40~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(23));

-- Location: IOOBUF_X89_Y37_N39
\Read_data2_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux39~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(24));

-- Location: IOOBUF_X28_Y0_N53
\Read_data2_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux38~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(25));

-- Location: IOOBUF_X74_Y81_N42
\Read_data2_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux37~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(26));

-- Location: IOOBUF_X72_Y0_N19
\Read_data2_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux36~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(27));

-- Location: IOOBUF_X56_Y0_N2
\Read_data2_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux35~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(28));

-- Location: IOOBUF_X6_Y0_N19
\Read_data2_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux34~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(29));

-- Location: IOOBUF_X89_Y4_N45
\Read_data2_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux33~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(30));

-- Location: IOOBUF_X76_Y81_N19
\Read_data2_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG|Mux32~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(31));

-- Location: IOOBUF_X88_Y81_N54
\Write_data_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[0]~8_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(0));

-- Location: IOOBUF_X68_Y0_N2
\Write_data_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[1]~11_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(1));

-- Location: IOOBUF_X40_Y0_N19
\Write_data_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[2]~14_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(2));

-- Location: IOOBUF_X60_Y81_N19
\Write_data_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[3]~17_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(3));

-- Location: IOOBUF_X58_Y0_N93
\Write_data_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[4]~20_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(4));

-- Location: IOOBUF_X64_Y0_N19
\Write_data_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[5]~23_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(5));

-- Location: IOOBUF_X54_Y81_N2
\Write_data_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[6]~26_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(6));

-- Location: IOOBUF_X52_Y81_N19
\Write_data_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[7]~29_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(7));

-- Location: IOOBUF_X36_Y0_N19
\Write_data_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[8]~32_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(8));

-- Location: IOOBUF_X38_Y0_N53
\Write_data_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[9]~35_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(9));

-- Location: IOOBUF_X62_Y0_N2
\Write_data_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[10]~38_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(10));

-- Location: IOOBUF_X89_Y9_N39
\Write_data_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[11]~41_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(11));

-- Location: IOOBUF_X89_Y8_N5
\Write_data_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[12]~44_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(12));

-- Location: IOOBUF_X32_Y0_N19
\Write_data_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[13]~47_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(13));

-- Location: IOOBUF_X89_Y6_N39
\Write_data_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[14]~50_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(14));

-- Location: IOOBUF_X89_Y9_N22
\Write_data_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[15]~53_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(15));

-- Location: IOOBUF_X52_Y0_N19
\Write_data_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[16]~56_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(16));

-- Location: IOOBUF_X89_Y35_N96
\Write_data_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[17]~74_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(17));

-- Location: IOOBUF_X89_Y9_N56
\Write_data_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[18]~77_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(18));

-- Location: IOOBUF_X70_Y0_N36
\Write_data_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[19]~80_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(19));

-- Location: IOOBUF_X89_Y8_N56
\Write_data_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[20]~83_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(20));

-- Location: IOOBUF_X38_Y0_N19
\Write_data_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[21]~86_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(21));

-- Location: IOOBUF_X89_Y8_N22
\Write_data_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[22]~89_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(22));

-- Location: IOOBUF_X50_Y0_N42
\Write_data_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[23]~92_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(23));

-- Location: IOOBUF_X40_Y81_N2
\Write_data_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[24]~102_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(24));

-- Location: IOOBUF_X60_Y0_N53
\Write_data_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[25]~113_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(25));

-- Location: IOOBUF_X36_Y81_N53
\Write_data_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[26]~124_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(26));

-- Location: IOOBUF_X68_Y0_N19
\Write_data_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[27]~127_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(27));

-- Location: IOOBUF_X54_Y81_N19
\Write_data_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[28]~130_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(28));

-- Location: IOOBUF_X89_Y9_N5
\Write_data_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[29]~133_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(29));

-- Location: IOOBUF_X70_Y0_N53
\Write_data_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[30]~136_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(30));

-- Location: IOOBUF_X38_Y0_N2
\Write_data_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|ALU_Result[31]~139_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(31));

-- Location: IOIBUF_X40_Y0_N1
\slow_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slow_clock,
	o => \slow_clock~input_o\);

-- Location: CLKCTRL_G7
\slow_clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \slow_clock~input_o\,
	outclk => \slow_clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X67_Y80_N0
\Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~2_sumout\ = SUM(( \Add0~2_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Add0~3\ = CARRY(( \Add0~2_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~2_sumout\,
	cin => GND,
	sumout => \Add0~2_sumout\,
	cout => \Add0~3\);

-- Location: IOIBUF_X89_Y35_N61
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G8
\reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset~input_o\,
	outclk => \reset~inputCLKENA0_outclk\);

-- Location: FF_X67_Y80_N2
\PCC|PC_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~2_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(2));

-- Location: LABCELL_X67_Y80_N3
\Add0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~6_sumout\ = SUM(( \Add0~6_sumout\ ) + ( GND ) + ( \Add0~3\ ))
-- \Add0~7\ = CARRY(( \Add0~6_sumout\ ) + ( GND ) + ( \Add0~3\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~6_sumout\,
	cin => \Add0~3\,
	sumout => \Add0~6_sumout\,
	cout => \Add0~7\);

-- Location: FF_X67_Y80_N4
\PCC|PC_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~6_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(3));

-- Location: LABCELL_X67_Y80_N6
\Add0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~10_sumout\ = SUM(( \Add0~10_sumout\ ) + ( GND ) + ( \Add0~7\ ))
-- \Add0~11\ = CARRY(( \Add0~10_sumout\ ) + ( GND ) + ( \Add0~7\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~10_sumout\,
	cin => \Add0~7\,
	sumout => \Add0~10_sumout\,
	cout => \Add0~11\);

-- Location: FF_X67_Y80_N7
\PCC|PC_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~10_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(4));

-- Location: LABCELL_X67_Y80_N9
\Add0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~14_sumout\ = SUM(( \Add0~14_sumout\ ) + ( GND ) + ( \Add0~11\ ))
-- \Add0~15\ = CARRY(( \Add0~14_sumout\ ) + ( GND ) + ( \Add0~11\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~14_sumout\,
	cin => \Add0~11\,
	sumout => \Add0~14_sumout\,
	cout => \Add0~15\);

-- Location: FF_X67_Y80_N10
\PCC|PC_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~14_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(5));

-- Location: LABCELL_X67_Y80_N12
\Add0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~18_sumout\ = SUM(( \Add0~18_sumout\ ) + ( GND ) + ( \Add0~15\ ))
-- \Add0~19\ = CARRY(( \Add0~18_sumout\ ) + ( GND ) + ( \Add0~15\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~18_sumout\,
	cin => \Add0~15\,
	sumout => \Add0~18_sumout\,
	cout => \Add0~19\);

-- Location: FF_X67_Y80_N13
\PCC|PC_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~18_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(6));

-- Location: LABCELL_X67_Y80_N15
\Add0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~22_sumout\ = SUM(( \Add0~22_sumout\ ) + ( GND ) + ( \Add0~19\ ))
-- \Add0~23\ = CARRY(( \Add0~22_sumout\ ) + ( GND ) + ( \Add0~19\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~22_sumout\,
	cin => \Add0~19\,
	sumout => \Add0~22_sumout\,
	cout => \Add0~23\);

-- Location: FF_X67_Y80_N16
\PCC|PC_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~22_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(7));

-- Location: LABCELL_X67_Y80_N18
\Add0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~26_sumout\ = SUM(( \Add0~26_sumout\ ) + ( GND ) + ( \Add0~23\ ))
-- \Add0~27\ = CARRY(( \Add0~26_sumout\ ) + ( GND ) + ( \Add0~23\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~26_sumout\,
	cin => \Add0~23\,
	sumout => \Add0~26_sumout\,
	cout => \Add0~27\);

-- Location: FF_X67_Y80_N19
\PCC|PC_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~26_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(8));

-- Location: LABCELL_X67_Y80_N21
\Add0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~30_sumout\ = SUM(( \Add0~30_sumout\ ) + ( GND ) + ( \Add0~27\ ))
-- \Add0~31\ = CARRY(( \Add0~30_sumout\ ) + ( GND ) + ( \Add0~27\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~30_sumout\,
	cin => \Add0~27\,
	sumout => \Add0~30_sumout\,
	cout => \Add0~31\);

-- Location: FF_X67_Y80_N22
\PCC|PC_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~30_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(9));

-- Location: LABCELL_X67_Y80_N24
\Add0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~34_sumout\ = SUM(( \Add0~34_sumout\ ) + ( GND ) + ( \Add0~31\ ))
-- \Add0~35\ = CARRY(( \Add0~34_sumout\ ) + ( GND ) + ( \Add0~31\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~34_sumout\,
	cin => \Add0~31\,
	sumout => \Add0~34_sumout\,
	cout => \Add0~35\);

-- Location: FF_X67_Y80_N25
\PCC|PC_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~34_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(10));

-- Location: LABCELL_X67_Y80_N27
\Add0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~38_sumout\ = SUM(( \Add0~38_sumout\ ) + ( GND ) + ( \Add0~35\ ))
-- \Add0~39\ = CARRY(( \Add0~38_sumout\ ) + ( GND ) + ( \Add0~35\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~38_sumout\,
	cin => \Add0~35\,
	sumout => \Add0~38_sumout\,
	cout => \Add0~39\);

-- Location: FF_X67_Y80_N28
\PCC|PC_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~38_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(11));

-- Location: LABCELL_X67_Y80_N30
\Add0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~42_sumout\ = SUM(( \Add0~42_sumout\ ) + ( GND ) + ( \Add0~39\ ))
-- \Add0~43\ = CARRY(( \Add0~42_sumout\ ) + ( GND ) + ( \Add0~39\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~42_sumout\,
	cin => \Add0~39\,
	sumout => \Add0~42_sumout\,
	cout => \Add0~43\);

-- Location: FF_X67_Y80_N31
\PCC|PC_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~42_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(12));

-- Location: LABCELL_X67_Y80_N33
\Add0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~46_sumout\ = SUM(( \Add0~46_sumout\ ) + ( GND ) + ( \Add0~43\ ))
-- \Add0~47\ = CARRY(( \Add0~46_sumout\ ) + ( GND ) + ( \Add0~43\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~46_sumout\,
	cin => \Add0~43\,
	sumout => \Add0~46_sumout\,
	cout => \Add0~47\);

-- Location: FF_X67_Y80_N34
\PCC|PC_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~46_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(13));

-- Location: LABCELL_X67_Y80_N36
\Add0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~50_sumout\ = SUM(( \Add0~50_sumout\ ) + ( GND ) + ( \Add0~47\ ))
-- \Add0~51\ = CARRY(( \Add0~50_sumout\ ) + ( GND ) + ( \Add0~47\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~50_sumout\,
	cin => \Add0~47\,
	sumout => \Add0~50_sumout\,
	cout => \Add0~51\);

-- Location: FF_X67_Y80_N37
\PCC|PC_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~50_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(14));

-- Location: LABCELL_X67_Y80_N39
\Add0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~54_sumout\ = SUM(( \Add0~54_sumout\ ) + ( GND ) + ( \Add0~51\ ))
-- \Add0~55\ = CARRY(( \Add0~54_sumout\ ) + ( GND ) + ( \Add0~51\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~54_sumout\,
	cin => \Add0~51\,
	sumout => \Add0~54_sumout\,
	cout => \Add0~55\);

-- Location: FF_X67_Y80_N40
\PCC|PC_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~54_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(15));

-- Location: LABCELL_X67_Y80_N42
\Add0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~58_sumout\ = SUM(( \Add0~58_sumout\ ) + ( GND ) + ( \Add0~55\ ))
-- \Add0~59\ = CARRY(( \Add0~58_sumout\ ) + ( GND ) + ( \Add0~55\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~58_sumout\,
	cin => \Add0~55\,
	sumout => \Add0~58_sumout\,
	cout => \Add0~59\);

-- Location: FF_X67_Y80_N43
\PCC|PC_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~58_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(16));

-- Location: LABCELL_X67_Y80_N45
\Add0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~62_sumout\ = SUM(( \Add0~62_sumout\ ) + ( GND ) + ( \Add0~59\ ))
-- \Add0~63\ = CARRY(( \Add0~62_sumout\ ) + ( GND ) + ( \Add0~59\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~62_sumout\,
	cin => \Add0~59\,
	sumout => \Add0~62_sumout\,
	cout => \Add0~63\);

-- Location: FF_X67_Y80_N47
\PCC|PC_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~62_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(17));

-- Location: LABCELL_X67_Y80_N48
\Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~66_sumout\ = SUM(( \Add0~66_sumout\ ) + ( GND ) + ( \Add0~63\ ))
-- \Add0~67\ = CARRY(( \Add0~66_sumout\ ) + ( GND ) + ( \Add0~63\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~66_sumout\,
	cin => \Add0~63\,
	sumout => \Add0~66_sumout\,
	cout => \Add0~67\);

-- Location: FF_X67_Y80_N50
\PCC|PC_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~66_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(18));

-- Location: LABCELL_X67_Y80_N51
\Add0~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~70_sumout\ = SUM(( \Add0~70_sumout\ ) + ( GND ) + ( \Add0~67\ ))
-- \Add0~71\ = CARRY(( \Add0~70_sumout\ ) + ( GND ) + ( \Add0~67\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~70_sumout\,
	cin => \Add0~67\,
	sumout => \Add0~70_sumout\,
	cout => \Add0~71\);

-- Location: FF_X67_Y80_N52
\PCC|PC_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~70_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(19));

-- Location: LABCELL_X67_Y80_N54
\Add0~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~74_sumout\ = SUM(( \Add0~74_sumout\ ) + ( GND ) + ( \Add0~71\ ))
-- \Add0~75\ = CARRY(( \Add0~74_sumout\ ) + ( GND ) + ( \Add0~71\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~74_sumout\,
	cin => \Add0~71\,
	sumout => \Add0~74_sumout\,
	cout => \Add0~75\);

-- Location: FF_X67_Y80_N56
\PCC|PC_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~74_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(20));

-- Location: LABCELL_X67_Y80_N57
\Add0~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~78_sumout\ = SUM(( \Add0~78_sumout\ ) + ( GND ) + ( \Add0~75\ ))
-- \Add0~79\ = CARRY(( \Add0~78_sumout\ ) + ( GND ) + ( \Add0~75\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~78_sumout\,
	cin => \Add0~75\,
	sumout => \Add0~78_sumout\,
	cout => \Add0~79\);

-- Location: FF_X67_Y80_N58
\PCC|PC_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~78_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(21));

-- Location: LABCELL_X67_Y79_N30
\Add0~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~82_sumout\ = SUM(( \Add0~82_sumout\ ) + ( GND ) + ( \Add0~79\ ))
-- \Add0~83\ = CARRY(( \Add0~82_sumout\ ) + ( GND ) + ( \Add0~79\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~82_sumout\,
	cin => \Add0~79\,
	sumout => \Add0~82_sumout\,
	cout => \Add0~83\);

-- Location: FF_X67_Y79_N31
\PCC|PC_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~82_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(22));

-- Location: LABCELL_X67_Y79_N33
\Add0~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~86_sumout\ = SUM(( \Add0~86_sumout\ ) + ( GND ) + ( \Add0~83\ ))
-- \Add0~87\ = CARRY(( \Add0~86_sumout\ ) + ( GND ) + ( \Add0~83\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~86_sumout\,
	cin => \Add0~83\,
	sumout => \Add0~86_sumout\,
	cout => \Add0~87\);

-- Location: FF_X67_Y79_N34
\PCC|PC_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~86_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(23));

-- Location: LABCELL_X67_Y79_N36
\Add0~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~90_sumout\ = SUM(( \Add0~90_sumout\ ) + ( GND ) + ( \Add0~87\ ))
-- \Add0~91\ = CARRY(( \Add0~90_sumout\ ) + ( GND ) + ( \Add0~87\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~90_sumout\,
	cin => \Add0~87\,
	sumout => \Add0~90_sumout\,
	cout => \Add0~91\);

-- Location: FF_X67_Y79_N37
\PCC|PC_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~90_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(24));

-- Location: LABCELL_X67_Y79_N39
\Add0~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~94_sumout\ = SUM(( \Add0~94_sumout\ ) + ( GND ) + ( \Add0~91\ ))
-- \Add0~95\ = CARRY(( \Add0~94_sumout\ ) + ( GND ) + ( \Add0~91\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~94_sumout\,
	cin => \Add0~91\,
	sumout => \Add0~94_sumout\,
	cout => \Add0~95\);

-- Location: FF_X67_Y79_N40
\PCC|PC_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~94_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(25));

-- Location: LABCELL_X67_Y79_N42
\Add0~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~98_sumout\ = SUM(( \Add0~98_sumout\ ) + ( GND ) + ( \Add0~95\ ))
-- \Add0~99\ = CARRY(( \Add0~98_sumout\ ) + ( GND ) + ( \Add0~95\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~98_sumout\,
	cin => \Add0~95\,
	sumout => \Add0~98_sumout\,
	cout => \Add0~99\);

-- Location: FF_X67_Y79_N43
\PCC|PC_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~98_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(26));

-- Location: LABCELL_X67_Y79_N45
\Add0~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~102_sumout\ = SUM(( \Add0~102_sumout\ ) + ( GND ) + ( \Add0~99\ ))
-- \Add0~103\ = CARRY(( \Add0~102_sumout\ ) + ( GND ) + ( \Add0~99\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~102_sumout\,
	cin => \Add0~99\,
	sumout => \Add0~102_sumout\,
	cout => \Add0~103\);

-- Location: FF_X67_Y79_N47
\PCC|PC_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~102_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(27));

-- Location: LABCELL_X67_Y79_N48
\Add0~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~106_sumout\ = SUM(( \Add0~106_sumout\ ) + ( GND ) + ( \Add0~103\ ))
-- \Add0~107\ = CARRY(( \Add0~106_sumout\ ) + ( GND ) + ( \Add0~103\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~106_sumout\,
	cin => \Add0~103\,
	sumout => \Add0~106_sumout\,
	cout => \Add0~107\);

-- Location: FF_X67_Y79_N49
\PCC|PC_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~106_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(28));

-- Location: LABCELL_X67_Y79_N51
\Add0~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~110_sumout\ = SUM(( \Add0~110_sumout\ ) + ( GND ) + ( \Add0~107\ ))
-- \Add0~111\ = CARRY(( \Add0~110_sumout\ ) + ( GND ) + ( \Add0~107\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~110_sumout\,
	cin => \Add0~107\,
	sumout => \Add0~110_sumout\,
	cout => \Add0~111\);

-- Location: FF_X67_Y79_N52
\PCC|PC_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~110_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(29));

-- Location: LABCELL_X67_Y79_N54
\Add0~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~114_sumout\ = SUM(( \Add0~114_sumout\ ) + ( GND ) + ( \Add0~111\ ))
-- \Add0~115\ = CARRY(( \Add0~114_sumout\ ) + ( GND ) + ( \Add0~111\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~114_sumout\,
	cin => \Add0~111\,
	sumout => \Add0~114_sumout\,
	cout => \Add0~115\);

-- Location: FF_X67_Y79_N55
\PCC|PC_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~114_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(30));

-- Location: LABCELL_X67_Y79_N57
\Add0~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~118_sumout\ = SUM(( \Add0~118_sumout\ ) + ( GND ) + ( \Add0~115\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~118_sumout\,
	cin => \Add0~115\,
	sumout => \Add0~118_sumout\);

-- Location: FF_X67_Y79_N58
\PCC|PC_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~118_sumout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCC|PC_OUT\(31));

-- Location: IOIBUF_X89_Y35_N44
\fast_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fast_clock,
	o => \fast_clock~input_o\);

-- Location: CLKCTRL_G11
\fast_clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \fast_clock~input_o\,
	outclk => \fast_clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X67_Y15_N24
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: M10K_X69_Y14_N0
\ROM_COMP|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001500FFFB000000000000000000000000000000000148502200000000000000000000000000000000012848200000000000000000000000000000000001014022000000000000000000000000000000002001000100000000000000000000000000000000000050200000000000000000000000000000000000004820000000000000000000000000000000002008000A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "init.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:ROM_COMP|altsyncram:altsyncram_component|altsyncram_pu14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fast_clock~inputCLKENA0_outclk\,
	portaaddr => \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X67_Y16_N0
\ALU|Equal73~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal73~0_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \ALU|Equal73~0_combout\);

-- Location: LABCELL_X67_Y16_N18
\ALU|Equal73~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal73~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(5)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1))))) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000010000000100000000000011100000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \ALU|Equal73~1_combout\);

-- Location: LABCELL_X67_Y16_N12
\ALU|ALU_Result[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[31]~0_combout\ = ( \ALU|Equal73~1_combout\ & ( !\ALU|Equal73~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	dataf => \ALU|ALT_INV_Equal73~1_combout\,
	combout => \ALU|ALU_Result[31]~0_combout\);

-- Location: LABCELL_X68_Y16_N48
\ALU|Equal73~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal73~5_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \ALU|Equal73~5_combout\);

-- Location: LABCELL_X68_Y16_N9
\ALU|ALU_Result[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[3]~5_combout\ = ( \ALU|Equal73~5_combout\ & ( \ALU|ALU_Result[31]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_Result[31]~0_combout\,
	dataf => \ALU|ALT_INV_Equal73~5_combout\,
	combout => \ALU|ALU_Result[3]~5_combout\);

-- Location: LABCELL_X67_Y16_N9
\ALU|ALU_Result[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[3]~4_combout\ = ( !\ALU|Equal73~1_combout\ & ( !\ALU|Equal73~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	dataf => \ALU|ALT_INV_Equal73~1_combout\,
	combout => \ALU|ALU_Result[3]~4_combout\);

-- Location: LABCELL_X75_Y17_N6
\REG|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~26_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Decoder0~26_combout\);

-- Location: FF_X72_Y19_N38
\REG|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][0]~q\);

-- Location: MLABCELL_X72_Y19_N42
\REG|registers[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][0]~feeder_combout\ = ( \ALU|ALU_Result[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[0]~8_combout\,
	combout => \REG|registers[4][0]~feeder_combout\);

-- Location: LABCELL_X68_Y10_N33
\REG|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~24_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Decoder0~24_combout\);

-- Location: FF_X72_Y19_N44
\REG|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][0]~q\);

-- Location: LABCELL_X73_Y14_N33
\REG|registers[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][0]~feeder_combout\ = ( \ALU|ALU_Result[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[0]~8_combout\,
	combout => \REG|registers[5][0]~feeder_combout\);

-- Location: LABCELL_X73_Y20_N21
\REG|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~25_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Decoder0~25_combout\);

-- Location: FF_X73_Y14_N35
\REG|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][0]~q\);

-- Location: LABCELL_X75_Y17_N9
\REG|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~27_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Decoder0~27_combout\);

-- Location: FF_X72_Y19_N2
\REG|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][0]~q\);

-- Location: MLABCELL_X72_Y19_N9
\REG|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][0]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][0]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][0]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[6][0]~q\,
	datab => \REG|ALT_INV_registers[4][0]~q\,
	datac => \REG|ALT_INV_registers[5][0]~q\,
	datad => \REG|ALT_INV_registers[7][0]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux31~7_combout\);

-- Location: LABCELL_X68_Y19_N21
\REG|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~19_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Decoder0~19_combout\);

-- Location: FF_X67_Y19_N2
\REG|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][0]~q\);

-- Location: LABCELL_X73_Y20_N15
\REG|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~17_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Decoder0~17_combout\);

-- Location: FF_X70_Y19_N53
\REG|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][0]~q\);

-- Location: LABCELL_X68_Y19_N36
\REG|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~18_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Decoder0~18_combout\);

-- Location: FF_X68_Y19_N43
\REG|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][0]~q\);

-- Location: LABCELL_X68_Y19_N18
\REG|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~16_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Decoder0~16_combout\);

-- Location: FF_X68_Y19_N17
\REG|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][0]~q\);

-- Location: LABCELL_X67_Y19_N3
\REG|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[11][0]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][0]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[9][0]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][0]~q\,
	datab => \REG|ALT_INV_registers[9][0]~q\,
	datac => \REG|ALT_INV_registers[10][0]~q\,
	datad => \REG|ALT_INV_registers[8][0]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux31~5_combout\);

-- Location: MLABCELL_X72_Y20_N15
\REG|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~29_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~29_combout\);

-- Location: FF_X70_Y16_N56
\REG|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][0]~q\);

-- Location: MLABCELL_X72_Y20_N12
\REG|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~30_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~30_combout\);

-- Location: FF_X70_Y16_N41
\REG|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][0]~q\);

-- Location: LABCELL_X71_Y16_N57
\REG|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~28_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Decoder0~28_combout\);

-- Location: FF_X70_Y16_N35
\REG|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][0]~q\);

-- Location: LABCELL_X71_Y19_N54
\REG|registers[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[3][0]~feeder_combout\ = ( \ALU|ALU_Result[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[0]~8_combout\,
	combout => \REG|registers[3][0]~feeder_combout\);

-- Location: MLABCELL_X72_Y20_N18
\REG|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~31_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~31_combout\);

-- Location: FF_X71_Y19_N56
\REG|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[3][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][0]~q\);

-- Location: LABCELL_X70_Y16_N15
\REG|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~8_combout\ = ( \REG|registers[3][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[2][0]~q\) ) ) ) # ( !\REG|registers[3][0]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[2][0]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REG|registers[3][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[0][0]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[1][0]~q\)) ) ) ) # ( !\REG|registers[3][0]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[0][0]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[1][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[1][0]~q\,
	datab => \REG|ALT_INV_registers[2][0]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[0][0]~q\,
	datae => \REG|ALT_INV_registers[3][0]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux31~8_combout\);

-- Location: LABCELL_X64_Y21_N54
\REG|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~22_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Decoder0~22_combout\);

-- Location: FF_X73_Y18_N2
\REG|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][0]~q\);

-- Location: LABCELL_X70_Y9_N57
\REG|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~23_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Decoder0~23_combout\);

-- Location: FF_X73_Y18_N32
\REG|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][0]~q\);

-- Location: MLABCELL_X59_Y17_N24
\REG|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~21_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Decoder0~21_combout\);

-- Location: FF_X73_Y18_N17
\REG|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][0]~q\);

-- Location: LABCELL_X73_Y17_N36
\REG|registers[12][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][0]~feeder_combout\ = ( \ALU|ALU_Result[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[0]~8_combout\,
	combout => \REG|registers[12][0]~feeder_combout\);

-- Location: LABCELL_X75_Y17_N3
\REG|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~20_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Decoder0~20_combout\);

-- Location: FF_X73_Y17_N38
\REG|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][0]~q\);

-- Location: LABCELL_X73_Y18_N33
\REG|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][0]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][0]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][0]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][0]~q\,
	datab => \REG|ALT_INV_registers[15][0]~q\,
	datac => \REG|ALT_INV_registers[13][0]~q\,
	datad => \REG|ALT_INV_registers[12][0]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux31~6_combout\);

-- Location: LABCELL_X67_Y19_N27
\REG|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~9_combout\ = ( \REG|Mux31~8_combout\ & ( \REG|Mux31~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((\REG|Mux31~7_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux31~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\REG|Mux31~8_combout\ & ( \REG|Mux31~6_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux31~7_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux31~5_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( \REG|Mux31~8_combout\ & ( !\REG|Mux31~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # 
-- ((\REG|Mux31~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux31~5_combout\)))) ) ) ) # ( !\REG|Mux31~8_combout\ & ( !\REG|Mux31~6_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux31~7_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux31~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_Mux31~7_combout\,
	datad => \REG|ALT_INV_Mux31~5_combout\,
	datae => \REG|ALT_INV_Mux31~8_combout\,
	dataf => \REG|ALT_INV_Mux31~6_combout\,
	combout => \REG|Mux31~9_combout\);

-- Location: LABCELL_X68_Y16_N39
\ALU|ALU_Result[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[0]~6_combout\ = ( \REG|Mux31~9_combout\ & ( \REG|Mux31~4_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\REG|Mux31~9_combout\ & ( \REG|Mux31~4_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( \REG|Mux31~9_combout\ & ( !\REG|Mux31~4_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( !\REG|Mux31~9_combout\ & ( !\REG|Mux31~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & 
-- \ALU|Equal73~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001100010011000100010011000100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \ALU|ALT_INV_Equal73~0_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux31~9_combout\,
	dataf => \REG|ALT_INV_Mux31~4_combout\,
	combout => \ALU|ALU_Result[0]~6_combout\);

-- Location: LABCELL_X66_Y16_N18
\ALU|Add0~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~130_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \ALU|Add0~130_cout\);

-- Location: LABCELL_X66_Y16_N21
\ALU|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~5_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux31~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux31~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) ) + ( \ALU|Add0~130_cout\ ))
-- \ALU|Add0~6\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux31~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux31~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) 
-- ) + ( \ALU|Add0~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \REG|ALT_INV_Mux31~4_combout\,
	datad => \REG|ALT_INV_Mux31~9_combout\,
	cin => \ALU|Add0~130_cout\,
	sumout => \ALU|Add0~5_sumout\,
	cout => \ALU|Add0~6\);

-- Location: LABCELL_X67_Y16_N30
\ALU|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~1_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux31~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux31~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) ) + ( !VCC ))
-- \ALU|Add1~2\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux31~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux31~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux31~4_combout\,
	datad => \REG|ALT_INV_Mux31~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	cin => GND,
	sumout => \ALU|Add1~1_sumout\,
	cout => \ALU|Add1~2\);

-- Location: LABCELL_X68_Y16_N57
\ALU|ALU_Result[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[0]~7_combout\ = ( \ALU|Add1~1_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & (!\ALU|ALU_Result[0]~6_combout\ & ((!\ALU|ALU_Result[3]~5_combout\) # (!\ALU|Add0~5_sumout\)))) ) ) # ( !\ALU|Add1~1_sumout\ & ( (!\ALU|ALU_Result[0]~6_combout\ & 
-- ((!\ALU|ALU_Result[3]~5_combout\) # (!\ALU|Add0~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[0]~6_combout\,
	datad => \ALU|ALT_INV_Add0~5_sumout\,
	dataf => \ALU|ALT_INV_Add1~1_sumout\,
	combout => \ALU|ALU_Result[0]~7_combout\);

-- Location: LABCELL_X68_Y16_N30
\ALU|ALU_Result[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[0]~3_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \ALU|ALU_Result[0]~3_combout\);

-- Location: LABCELL_X70_Y15_N24
\ALU|ALU_Result[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~1_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000001000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \ALU|ALU_Result[24]~1_combout\);

-- Location: LABCELL_X64_Y15_N57
\ALU|ALU_Result[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[3]~2_combout\ = ( !\ALU|Equal73~0_combout\ & ( \ALU|ALU_Result[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_Result[24]~1_combout\,
	dataf => \ALU|ALT_INV_Equal73~0_combout\,
	combout => \ALU|ALU_Result[3]~2_combout\);

-- Location: LABCELL_X68_Y14_N0
\ALU|Equal73~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal73~2_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \ALU|Equal73~2_combout\);

-- Location: LABCELL_X70_Y14_N45
\ALU|Equal68~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~6_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|Equal68~6_combout\);

-- Location: LABCELL_X70_Y12_N21
\ALU|Equal68~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|Equal68~7_combout\);

-- Location: LABCELL_X70_Y11_N6
\ALU|ALU_ResultSig~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~40_combout\ = ( \ALU|Equal68~7_combout\ & ( \ALU|Equal73~2_combout\ ) ) # ( !\ALU|Equal68~7_combout\ & ( (\ALU|Equal73~2_combout\ & (\ALU|Equal68~6_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000010000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ALU|ALT_INV_Equal68~6_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~40_combout\);

-- Location: LABCELL_X68_Y14_N15
\ALU|Equal68~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~8_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|Equal68~8_combout\);

-- Location: LABCELL_X68_Y14_N12
\ALU|ALU_ResultSig~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~53_combout\ = ( \ALU|Equal68~6_combout\ & ( (\ALU|Equal73~2_combout\ & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ALU|Equal68~8_combout\))) ) ) # ( 
-- !\ALU|Equal68~6_combout\ & ( (\ALU|Equal73~2_combout\ & \ALU|Equal68~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101000101000001010100010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~8_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~6_combout\,
	combout => \ALU|ALU_ResultSig~53_combout\);

-- Location: LABCELL_X68_Y11_N45
\ALU|Equal68~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~3_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|Equal68~3_combout\);

-- Location: LABCELL_X66_Y13_N45
\ALU|Equal68~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|Equal68~4_combout\);

-- Location: LABCELL_X70_Y11_N48
\ALU|ALU_ResultSig~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~47_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ALU|Equal68~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal68~3_combout\,
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~4_combout\,
	combout => \ALU|ALU_ResultSig~47_combout\);

-- Location: LABCELL_X75_Y15_N33
\ALU|ALU_Result[18]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[18]~76_combout\ = ( \REG|Mux13~10_combout\ & ( \ALU|Equal73~0_combout\ ) ) # ( !\REG|Mux13~10_combout\ & ( \ALU|Equal73~0_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \REG|ALT_INV_Mux13~10_combout\,
	dataf => \ALU|ALT_INV_Equal73~0_combout\,
	combout => \ALU|ALU_Result[18]~76_combout\);

-- Location: LABCELL_X71_Y13_N33
\ALU|ALU_ResultSig~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~62_combout\ = ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal68~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal68~6_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~62_combout\);

-- Location: LABCELL_X68_Y14_N42
\ALU|ALU_ResultSig~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~66_combout\ = ( \ALU|Equal68~8_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~8_combout\,
	combout => \ALU|ALU_ResultSig~66_combout\);

-- Location: LABCELL_X64_Y15_N33
\ALU|ALU_Result[25]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~99_combout\ = ( !\ALU|Equal73~0_combout\ & ( (!\ALU|ALU_Result[24]~1_combout\) # (!\ALU|ALU_ResultSig~66_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_Result[24]~1_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	dataf => \ALU|ALT_INV_Equal73~0_combout\,
	combout => \ALU|ALU_Result[25]~99_combout\);

-- Location: MLABCELL_X72_Y15_N9
\REG|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~5_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Decoder0~5_combout\);

-- Location: FF_X62_Y13_N29
\REG|registers[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][25]~q\);

-- Location: MLABCELL_X72_Y20_N33
\REG|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~6_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~6_combout\);

-- Location: FF_X62_Y10_N16
\REG|registers[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][25]~q\);

-- Location: LABCELL_X74_Y20_N27
\REG|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~4_combout\);

-- Location: FF_X62_Y13_N47
\REG|registers[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][25]~q\);

-- Location: MLABCELL_X72_Y15_N45
\REG|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Decoder0~7_combout\);

-- Location: FF_X62_Y13_N32
\REG|registers[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][25]~q\);

-- Location: LABCELL_X62_Y13_N33
\REG|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][25]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[25][25]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][25]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[17][25]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|registers[21][25]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[29][25]~q\ & ( (\REG|registers[25][25]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[29][25]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[17][25]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|registers[21][25]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][25]~q\,
	datab => \REG|ALT_INV_registers[25][25]~q\,
	datac => \REG|ALT_INV_registers[17][25]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REG|ALT_INV_registers[29][25]~q\,
	combout => \REG|Mux6~1_combout\);

-- Location: MLABCELL_X72_Y20_N9
\REG|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~15_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~15_combout\);

-- Location: FF_X61_Y13_N47
\REG|registers[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][25]~q\);

-- Location: LABCELL_X61_Y10_N39
\REG|registers[23][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[23][25]~feeder_combout\);

-- Location: MLABCELL_X72_Y20_N24
\REG|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~13_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~13_combout\);

-- Location: FF_X61_Y10_N40
\REG|registers[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][25]~q\);

-- Location: MLABCELL_X72_Y20_N57
\REG|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~14_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~14_combout\);

-- Location: FF_X61_Y13_N38
\REG|registers[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][25]~q\);

-- Location: LABCELL_X56_Y13_N9
\REG|registers[19][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[19][25]~feeder_combout\);

-- Location: LABCELL_X68_Y19_N48
\REG|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~12_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Decoder0~12_combout\);

-- Location: FF_X56_Y13_N11
\REG|registers[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][25]~q\);

-- Location: LABCELL_X61_Y13_N57
\REG|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~3_combout\ = ( \REG|registers[19][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[27][25]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[31][25]~q\)) ) ) ) # ( !\REG|registers[19][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[27][25]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[31][25]~q\)) ) ) ) # ( \REG|registers[19][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[23][25]~q\) ) ) ) # ( !\REG|registers[19][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- \REG|registers[23][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REG|ALT_INV_registers[31][25]~q\,
	datac => \REG|ALT_INV_registers[23][25]~q\,
	datad => \REG|ALT_INV_registers[27][25]~q\,
	datae => \REG|ALT_INV_registers[19][25]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux6~3_combout\);

-- Location: LABCELL_X57_Y13_N51
\REG|registers[16][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[16][25]~feeder_combout\);

-- Location: MLABCELL_X72_Y18_N33
\REG|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~0_combout\);

-- Location: FF_X57_Y13_N53
\REG|registers[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][25]~q\);

-- Location: LABCELL_X56_Y13_N48
\REG|registers[20][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[20][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[20][25]~feeder_combout\);

-- Location: MLABCELL_X72_Y20_N51
\REG|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~1_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~1_combout\);

-- Location: FF_X56_Y13_N50
\REG|registers[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[20][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][25]~q\);

-- Location: LABCELL_X74_Y20_N54
\REG|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~2_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~2_combout\);

-- Location: FF_X57_Y13_N47
\REG|registers[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][25]~q\);

-- Location: LABCELL_X57_Y13_N36
\REG|registers[28][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[28][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[28][25]~feeder_combout\);

-- Location: MLABCELL_X72_Y18_N12
\REG|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Decoder0~3_combout\);

-- Location: FF_X57_Y13_N38
\REG|registers[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[28][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][25]~q\);

-- Location: LABCELL_X57_Y13_N9
\REG|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][25]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][25]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][25]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][25]~q\,
	datab => \REG|ALT_INV_registers[20][25]~q\,
	datac => \REG|ALT_INV_registers[24][25]~q\,
	datad => \REG|ALT_INV_registers[28][25]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux6~0_combout\);

-- Location: MLABCELL_X72_Y20_N54
\REG|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Decoder0~10_combout\);

-- Location: FF_X63_Y15_N23
\REG|registers[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][25]~q\);

-- Location: LABCELL_X63_Y15_N39
\REG|registers[18][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[18][25]~feeder_combout\);

-- Location: LABCELL_X71_Y16_N54
\REG|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Decoder0~8_combout\);

-- Location: FF_X63_Y15_N41
\REG|registers[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][25]~q\);

-- Location: MLABCELL_X72_Y20_N6
\REG|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~11_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Decoder0~11_combout\);

-- Location: FF_X63_Y15_N14
\REG|registers[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][25]~q\);

-- Location: MLABCELL_X72_Y18_N36
\REG|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Decoder0~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Decoder0~9_combout\);

-- Location: FF_X59_Y13_N47
\REG|registers[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][25]~q\);

-- Location: LABCELL_X63_Y15_N33
\REG|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][25]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][25]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][25]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][25]~q\,
	datab => \REG|ALT_INV_registers[18][25]~q\,
	datac => \REG|ALT_INV_registers[30][25]~q\,
	datad => \REG|ALT_INV_registers[22][25]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux6~2_combout\);

-- Location: LABCELL_X62_Y13_N42
\REG|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~4_combout\ = ( \REG|Mux6~0_combout\ & ( \REG|Mux6~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux6~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux6~3_combout\)))) ) ) ) # ( !\REG|Mux6~0_combout\ & ( \REG|Mux6~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux6~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux6~3_combout\))))) ) ) ) # ( \REG|Mux6~0_combout\ & ( !\REG|Mux6~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux6~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux6~3_combout\))))) ) ) ) # ( !\REG|Mux6~0_combout\ & ( !\REG|Mux6~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux6~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux6~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux6~1_combout\,
	datab => \REG|ALT_INV_Mux6~3_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_Mux6~0_combout\,
	dataf => \REG|ALT_INV_Mux6~2_combout\,
	combout => \REG|Mux6~4_combout\);

-- Location: LABCELL_X62_Y13_N24
\REG|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~10_combout\ = ( \REG|Mux6~9_combout\ & ( \REG|Mux6~4_combout\ ) ) # ( !\REG|Mux6~9_combout\ & ( \REG|Mux6~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REG|Mux6~9_combout\ & ( !\REG|Mux6~4_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux6~9_combout\,
	dataf => \REG|ALT_INV_Mux6~4_combout\,
	combout => \REG|Mux6~10_combout\);

-- Location: LABCELL_X61_Y13_N15
\ALU|ALU_Result[25]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~112_combout\ = ( \REG|Mux6~10_combout\ & ( (!\ALU|ALU_Result[25]~99_combout\) # ((\ALU|Equal73~0_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\REG|Mux6~10_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~0_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALU|ALT_INV_ALU_Result[25]~99_combout\,
	dataf => \REG|ALT_INV_Mux6~10_combout\,
	combout => \ALU|ALU_Result[25]~112_combout\);

-- Location: LABCELL_X68_Y13_N42
\ALU|Equal73~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal73~4_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \ALU|Equal73~4_combout\);

-- Location: MLABCELL_X65_Y11_N24
\CTL|Equal17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CTL|Equal17~0_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \CTL|Equal17~0_combout\);

-- Location: MLABCELL_X65_Y11_N6
\ALU|ALU_ResultSig~560\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~560_combout\ = ( \CTL|Equal17~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) $ 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0))))) ) ) # ( !\CTL|Equal17~0_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000100100011001100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \CTL|ALT_INV_Equal17~0_combout\,
	combout => \ALU|ALU_ResultSig~560_combout\);

-- Location: LABCELL_X61_Y13_N6
\ALU|ALU_Result[25]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~104_combout\ = ( \ALU|ALU_ResultSig~560_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110011001100000000000000000000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux6~4_combout\,
	datac => \REG|ALT_INV_Mux6~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~560_combout\,
	combout => \ALU|ALU_Result[25]~104_combout\);

-- Location: MLABCELL_X65_Y11_N27
\ALU|ALU_ResultSig~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~5_combout\ = (\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(0))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000100000100000000010000010000000001000001000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \ALU|ALU_ResultSig~5_combout\);

-- Location: LABCELL_X68_Y13_N36
\ALU|ALU_ResultSig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~1_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \ALU|ALU_ResultSig~1_combout\);

-- Location: MLABCELL_X65_Y11_N57
\ALU|ALU_ResultSig~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~116_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) $ 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \ALU|ALU_ResultSig~116_combout\);

-- Location: MLABCELL_X65_Y11_N42
\ALU|ALU_ResultSig~623\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~623_combout\ = ( \ALU|ALU_ResultSig~116_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( \ALU|ALU_ResultSig~1_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~116_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( (\ALU|ALU_ResultSig~5_combout\ & \ALU|ALU_ResultSig~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~5_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~116_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \ALU|ALU_ResultSig~623_combout\);

-- Location: LABCELL_X68_Y14_N30
\ALU|Equal73~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal73~3_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \ALU|Equal73~3_combout\);

-- Location: LABCELL_X68_Y16_N54
\ALU|ALU_ResultSig~559\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~559_combout\ = ( \ALU|Equal73~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & !\ALU|ALU_ResultSig~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	dataf => \ALU|ALT_INV_Equal73~3_combout\,
	combout => \ALU|ALU_ResultSig~559_combout\);

-- Location: MLABCELL_X65_Y11_N12
\ALU|ALU_ResultSig~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) $ 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \ALU|ALU_ResultSig~6_combout\);

-- Location: LABCELL_X70_Y15_N45
\ALU|ALU_ResultSig~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3))) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \ALU|ALU_ResultSig~3_combout\);

-- Location: LABCELL_X71_Y12_N3
\ALU|ALU_ResultSig~654\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~654_combout\ = ( \ALU|ALU_ResultSig~6_combout\ & ( \ALU|ALU_ResultSig~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & \ALU|ALU_ResultSig~1_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~6_combout\ & ( 
-- \ALU|ALU_ResultSig~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & \ALU|ALU_ResultSig~1_combout\) ) ) ) # ( \ALU|ALU_ResultSig~6_combout\ & ( !\ALU|ALU_ResultSig~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & \ALU|ALU_ResultSig~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~6_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~3_combout\,
	combout => \ALU|ALU_ResultSig~654_combout\);

-- Location: LABCELL_X62_Y13_N54
\ALU|ALU_Result[25]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~105_combout\ = ( !\REG|Mux6~9_combout\ & ( \REG|Mux6~4_combout\ & ( (!\ALU|ALU_ResultSig~623_combout\ & (\ALU|ALU_ResultSig~559_combout\ & (!\ALU|ALU_ResultSig~654_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) 
-- ) ) # ( \REG|Mux6~9_combout\ & ( !\REG|Mux6~4_combout\ & ( (!\ALU|ALU_ResultSig~623_combout\ & (\ALU|ALU_ResultSig~559_combout\ & (!\ALU|ALU_ResultSig~654_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\REG|Mux6~9_combout\ 
-- & ( !\REG|Mux6~4_combout\ & ( (!\ALU|ALU_ResultSig~623_combout\ & (\ALU|ALU_ResultSig~559_combout\ & !\ALU|ALU_ResultSig~654_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000000010000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~623_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~559_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~654_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux6~9_combout\,
	dataf => \REG|ALT_INV_Mux6~4_combout\,
	combout => \ALU|ALU_Result[25]~105_combout\);

-- Location: LABCELL_X62_Y14_N24
\ALU|ALU_Result[21]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[21]~85_combout\ = ( \REG|Mux10~10_combout\ & ( \ALU|Equal73~0_combout\ ) ) # ( !\REG|Mux10~10_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & \ALU|Equal73~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011110000111100000011000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	datae => \REG|ALT_INV_Mux10~10_combout\,
	combout => \ALU|ALU_Result[21]~85_combout\);

-- Location: LABCELL_X63_Y18_N42
\REG|registers[26][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[26][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[26][21]~feeder_combout\);

-- Location: FF_X63_Y18_N44
\REG|registers[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[26][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][21]~q\);

-- Location: FF_X62_Y14_N14
\REG|registers[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][21]~q\);

-- Location: LABCELL_X63_Y18_N3
\REG|registers[30][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[30][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[30][21]~feeder_combout\);

-- Location: FF_X63_Y18_N5
\REG|registers[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[30][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][21]~q\);

-- Location: FF_X67_Y17_N29
\REG|registers[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][21]~q\);

-- Location: LABCELL_X62_Y14_N9
\REG|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][21]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][21]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][21]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][21]~q\,
	datab => \REG|ALT_INV_registers[22][21]~q\,
	datac => \REG|ALT_INV_registers[30][21]~q\,
	datad => \REG|ALT_INV_registers[18][21]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux10~2_combout\);

-- Location: FF_X64_Y12_N26
\REG|registers[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][21]~q\);

-- Location: MLABCELL_X59_Y16_N57
\REG|registers[25][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[25][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[25][21]~feeder_combout\);

-- Location: FF_X59_Y16_N59
\REG|registers[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[25][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][21]~q\);

-- Location: FF_X63_Y14_N14
\REG|registers[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][21]~q\);

-- Location: FF_X64_Y12_N8
\REG|registers[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][21]~q\);

-- Location: LABCELL_X64_Y12_N9
\REG|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[21][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[29][21]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[21][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[17][21]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|registers[25][21]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\REG|registers[21][21]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & \REG|registers[29][21]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\REG|registers[21][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[17][21]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|registers[25][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][21]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_registers[25][21]~q\,
	datad => \REG|ALT_INV_registers[29][21]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REG|ALT_INV_registers[21][21]~q\,
	combout => \REG|Mux10~1_combout\);

-- Location: FF_X57_Y15_N11
\REG|registers[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][21]~q\);

-- Location: MLABCELL_X59_Y15_N6
\REG|registers[20][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[20][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[20][21]~feeder_combout\);

-- Location: FF_X59_Y15_N8
\REG|registers[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[20][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][21]~q\);

-- Location: FF_X59_Y13_N41
\REG|registers[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][21]~q\);

-- Location: LABCELL_X62_Y18_N33
\REG|registers[16][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[16][21]~feeder_combout\);

-- Location: FF_X62_Y18_N34
\REG|registers[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][21]~q\);

-- Location: MLABCELL_X59_Y15_N39
\REG|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~0_combout\ = ( \REG|registers[16][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[20][21]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[28][21]~q\)) ) ) ) # ( !\REG|registers[16][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|registers[20][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[28][21]~q\)) ) ) ) # ( \REG|registers[16][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[24][21]~q\) ) ) ) # ( !\REG|registers[16][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- \REG|registers[24][21]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][21]~q\,
	datab => \REG|ALT_INV_registers[20][21]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_registers[24][21]~q\,
	datae => \REG|ALT_INV_registers[16][21]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux10~0_combout\);

-- Location: LABCELL_X63_Y21_N54
\REG|registers[27][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[27][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[27][21]~feeder_combout\);

-- Location: FF_X63_Y21_N56
\REG|registers[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[27][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][21]~q\);

-- Location: FF_X63_Y21_N28
\REG|registers[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][21]~q\);

-- Location: LABCELL_X63_Y21_N6
\REG|registers[23][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[23][21]~feeder_combout\);

-- Location: FF_X63_Y21_N8
\REG|registers[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][21]~q\);

-- Location: LABCELL_X63_Y19_N48
\REG|registers[19][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[19][21]~feeder_combout\);

-- Location: FF_X63_Y19_N49
\REG|registers[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][21]~q\);

-- Location: LABCELL_X63_Y21_N51
\REG|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][21]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][21]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][21]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[27][21]~q\,
	datab => \REG|ALT_INV_registers[31][21]~q\,
	datac => \REG|ALT_INV_registers[23][21]~q\,
	datad => \REG|ALT_INV_registers[19][21]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux10~3_combout\);

-- Location: LABCELL_X64_Y14_N21
\REG|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~4_combout\ = ( \REG|Mux10~0_combout\ & ( \REG|Mux10~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux10~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux10~2_combout\))) ) ) ) # ( !\REG|Mux10~0_combout\ & ( \REG|Mux10~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|Mux10~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux10~2_combout\))) ) ) ) # ( \REG|Mux10~0_combout\ & ( !\REG|Mux10~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux10~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux10~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( 
-- !\REG|Mux10~0_combout\ & ( !\REG|Mux10~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|Mux10~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux10~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux10~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_Mux10~1_combout\,
	datae => \REG|ALT_INV_Mux10~0_combout\,
	dataf => \REG|ALT_INV_Mux10~3_combout\,
	combout => \REG|Mux10~4_combout\);

-- Location: FF_X63_Y12_N20
\REG|registers[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][20]~q\);

-- Location: FF_X59_Y12_N8
\REG|registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][20]~q\);

-- Location: FF_X59_Y12_N13
\REG|registers[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][20]~q\);

-- Location: MLABCELL_X59_Y12_N0
\REG|registers[4][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][20]~feeder_combout\ = ( \ALU|ALU_Result[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[20]~83_combout\,
	combout => \REG|registers[4][20]~feeder_combout\);

-- Location: FF_X59_Y12_N2
\REG|registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][20]~q\);

-- Location: LABCELL_X63_Y12_N21
\REG|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[7][20]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][20]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][20]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][20]~q\,
	datab => \REG|ALT_INV_registers[5][20]~q\,
	datac => \REG|ALT_INV_registers[6][20]~q\,
	datad => \REG|ALT_INV_registers[4][20]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux11~7_combout\);

-- Location: FF_X62_Y14_N56
\REG|registers[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][20]~q\);

-- Location: FF_X63_Y11_N14
\REG|registers[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][20]~q\);

-- Location: FF_X70_Y11_N31
\REG|registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][20]~q\);

-- Location: FF_X63_Y11_N50
\REG|registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][20]~q\);

-- Location: LABCELL_X63_Y11_N3
\REG|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][20]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][20]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][20]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][20]~q\,
	datab => \REG|ALT_INV_registers[2][20]~q\,
	datac => \REG|ALT_INV_registers[0][20]~q\,
	datad => \REG|ALT_INV_registers[1][20]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux11~8_combout\);

-- Location: FF_X59_Y14_N40
\REG|registers[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][20]~q\);

-- Location: FF_X60_Y14_N41
\REG|registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][20]~q\);

-- Location: LABCELL_X60_Y12_N15
\REG|registers[12][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][20]~feeder_combout\ = ( \ALU|ALU_Result[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[20]~83_combout\,
	combout => \REG|registers[12][20]~feeder_combout\);

-- Location: FF_X60_Y12_N17
\REG|registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][20]~q\);

-- Location: FF_X59_Y14_N50
\REG|registers[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][20]~q\);

-- Location: LABCELL_X60_Y14_N21
\REG|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][20]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][20]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][20]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][20]~q\,
	datab => \REG|ALT_INV_registers[13][20]~q\,
	datac => \REG|ALT_INV_registers[12][20]~q\,
	datad => \REG|ALT_INV_registers[15][20]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux11~6_combout\);

-- Location: FF_X63_Y12_N50
\REG|registers[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][20]~q\);

-- Location: LABCELL_X61_Y10_N51
\REG|registers[8][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][20]~feeder_combout\ = ( \ALU|ALU_Result[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[20]~83_combout\,
	combout => \REG|registers[8][20]~feeder_combout\);

-- Location: FF_X61_Y10_N53
\REG|registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][20]~q\);

-- Location: LABCELL_X57_Y14_N39
\REG|registers[9][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][20]~feeder_combout\ = ( \ALU|ALU_Result[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[20]~83_combout\,
	combout => \REG|registers[9][20]~feeder_combout\);

-- Location: FF_X57_Y14_N41
\REG|registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][20]~q\);

-- Location: FF_X57_Y14_N58
\REG|registers[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][20]~q\);

-- Location: LABCELL_X63_Y12_N51
\REG|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[11][20]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REG|registers[9][20]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\REG|registers[10][20]~q\ & ( (\REG|registers[11][20]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\REG|registers[10][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REG|registers[9][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][20]~q\,
	datab => \REG|ALT_INV_registers[8][20]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[9][20]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REG|ALT_INV_registers[10][20]~q\,
	combout => \REG|Mux11~5_combout\);

-- Location: LABCELL_X63_Y12_N36
\REG|Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~9_combout\ = ( \REG|Mux11~6_combout\ & ( \REG|Mux11~5_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux11~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux11~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REG|Mux11~6_combout\ & ( \REG|Mux11~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|Mux11~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux11~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( 
-- \REG|Mux11~6_combout\ & ( !\REG|Mux11~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux11~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux11~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( !\REG|Mux11~6_combout\ & ( 
-- !\REG|Mux11~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux11~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|Mux11~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux11~7_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux11~8_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_Mux11~6_combout\,
	dataf => \REG|ALT_INV_Mux11~5_combout\,
	combout => \REG|Mux11~9_combout\);

-- Location: LABCELL_X63_Y13_N30
\REG|Mux11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~10_combout\ = ( \REG|Mux11~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux11~4_combout\) ) ) # ( !\REG|Mux11~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux11~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux11~4_combout\,
	dataf => \REG|ALT_INV_Mux11~9_combout\,
	combout => \REG|Mux11~10_combout\);

-- Location: LABCELL_X64_Y13_N9
\ALU|ALU_Result[20]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[20]~82_combout\ = ( \REG|Mux11~10_combout\ & ( \ALU|Equal73~0_combout\ ) ) # ( !\REG|Mux11~10_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & \ALU|Equal73~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	dataf => \REG|ALT_INV_Mux11~10_combout\,
	combout => \ALU|ALU_Result[20]~82_combout\);

-- Location: FF_X68_Y15_N26
\REG|registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][19]~q\);

-- Location: FF_X68_Y19_N35
\REG|registers[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][19]~q\);

-- Location: FF_X68_Y15_N56
\REG|registers[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][19]~q\);

-- Location: FF_X68_Y19_N41
\REG|registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][19]~q\);

-- Location: LABCELL_X68_Y15_N57
\REG|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~5_combout\ = ( \REG|registers[11][19]~q\ & ( \REG|registers[8][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|registers[9][19]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|registers[10][19]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REG|registers[11][19]~q\ & ( \REG|registers[8][19]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|registers[9][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|registers[10][19]~q\)))) ) ) ) # ( \REG|registers[11][19]~q\ & ( !\REG|registers[8][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[9][19]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|registers[10][19]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REG|registers[11][19]~q\ & ( 
-- !\REG|registers[8][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[9][19]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|registers[10][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][19]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[10][19]~q\,
	datae => \REG|ALT_INV_registers[11][19]~q\,
	dataf => \REG|ALT_INV_registers[8][19]~q\,
	combout => \REG|Mux12~5_combout\);

-- Location: FF_X73_Y13_N38
\REG|registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][19]~q\);

-- Location: FF_X70_Y13_N32
\REG|registers[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][19]~q\);

-- Location: FF_X71_Y14_N34
\REG|registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][19]~q\);

-- Location: FF_X68_Y20_N49
\REG|registers[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][19]~q\);

-- Location: LABCELL_X70_Y13_N33
\REG|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[5][19]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[7][19]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][19]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\REG|registers[4][19]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[6][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[5][19]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[7][19]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[6][19]~q\ & ( (\REG|registers[4][19]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][19]~q\,
	datab => \REG|ALT_INV_registers[7][19]~q\,
	datac => \REG|ALT_INV_registers[5][19]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[6][19]~q\,
	combout => \REG|Mux12~7_combout\);

-- Location: LABCELL_X68_Y18_N36
\REG|registers[0][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][19]~feeder_combout\ = ( \ALU|ALU_Result[19]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[19]~80_combout\,
	combout => \REG|registers[0][19]~feeder_combout\);

-- Location: FF_X68_Y18_N38
\REG|registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][19]~q\);

-- Location: FF_X68_Y18_N8
\REG|registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][19]~q\);

-- Location: LABCELL_X68_Y18_N48
\REG|registers[2][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[2][19]~feeder_combout\ = ( \ALU|ALU_Result[19]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[19]~80_combout\,
	combout => \REG|registers[2][19]~feeder_combout\);

-- Location: FF_X68_Y18_N50
\REG|registers[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[2][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][19]~q\);

-- Location: FF_X68_Y15_N32
\REG|registers[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][19]~q\);

-- Location: LABCELL_X68_Y18_N57
\REG|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][19]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][19]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][19]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][19]~q\,
	datab => \REG|ALT_INV_registers[1][19]~q\,
	datac => \REG|ALT_INV_registers[2][19]~q\,
	datad => \REG|ALT_INV_registers[3][19]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux12~8_combout\);

-- Location: FF_X67_Y12_N26
\REG|registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][19]~q\);

-- Location: FF_X67_Y12_N14
\REG|registers[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][19]~q\);

-- Location: MLABCELL_X72_Y12_N21
\REG|registers[12][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][19]~feeder_combout\ = ( \ALU|ALU_Result[19]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[19]~80_combout\,
	combout => \REG|registers[12][19]~feeder_combout\);

-- Location: FF_X72_Y12_N23
\REG|registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][19]~q\);

-- Location: FF_X67_Y12_N56
\REG|registers[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][19]~q\);

-- Location: LABCELL_X67_Y12_N15
\REG|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[15][19]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[14][19]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[13][19]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][19]~q\,
	datab => \REG|ALT_INV_registers[15][19]~q\,
	datac => \REG|ALT_INV_registers[12][19]~q\,
	datad => \REG|ALT_INV_registers[14][19]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux12~6_combout\);

-- Location: LABCELL_X70_Y15_N51
\REG|Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~9_combout\ = ( \REG|Mux12~8_combout\ & ( \REG|Mux12~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|Mux12~7_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|Mux12~5_combout\))) ) ) ) # ( !\REG|Mux12~8_combout\ & ( \REG|Mux12~6_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux12~7_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|Mux12~5_combout\))) ) ) ) # ( \REG|Mux12~8_combout\ & ( !\REG|Mux12~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|Mux12~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux12~5_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( 
-- !\REG|Mux12~8_combout\ & ( !\REG|Mux12~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux12~7_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux12~5_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REG|ALT_INV_Mux12~5_combout\,
	datac => \REG|ALT_INV_Mux12~7_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_Mux12~8_combout\,
	dataf => \REG|ALT_INV_Mux12~6_combout\,
	combout => \REG|Mux12~9_combout\);

-- Location: LABCELL_X70_Y15_N18
\REG|Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~10_combout\ = ( \REG|Mux12~4_combout\ & ( (\REG|Mux12~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux12~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux12~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux12~9_combout\,
	dataf => \REG|ALT_INV_Mux12~4_combout\,
	combout => \REG|Mux12~10_combout\);

-- Location: LABCELL_X68_Y15_N51
\ALU|ALU_Result[19]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[19]~79_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( \ALU|Equal73~0_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( (\REG|Mux12~10_combout\ & \ALU|Equal73~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux12~10_combout\,
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \ALU|ALU_Result[19]~79_combout\);

-- Location: LABCELL_X70_Y14_N42
\ALU|ALU_ResultSig~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~61_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal68~6_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal68~6_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~61_combout\);

-- Location: LABCELL_X68_Y17_N6
\ALU|ALU_ResultSig~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~270_combout\ = ( !\ALU|ALU_ResultSig~53_combout\ & ( !\ALU|ALU_ResultSig~61_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	combout => \ALU|ALU_ResultSig~270_combout\);

-- Location: LABCELL_X67_Y17_N0
\ALU|ALU_ResultSig~592\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~592_combout\ = ( \REG|Mux12~9_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux12~4_combout\))) ) ) # ( !\REG|Mux12~9_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux12~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux12~4_combout\,
	dataf => \REG|ALT_INV_Mux12~9_combout\,
	combout => \ALU|ALU_ResultSig~592_combout\);

-- Location: FF_X68_Y15_N20
\REG|registers[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][22]~q\);

-- Location: FF_X68_Y15_N11
\REG|registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][22]~q\);

-- Location: LABCELL_X71_Y10_N42
\REG|registers[10][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[10][22]~feeder_combout\ = ( \ALU|ALU_Result[22]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[22]~89_combout\,
	combout => \REG|registers[10][22]~feeder_combout\);

-- Location: FF_X71_Y10_N44
\REG|registers[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[10][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][22]~q\);

-- Location: FF_X70_Y13_N40
\REG|registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][22]~q\);

-- Location: LABCELL_X68_Y15_N21
\REG|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~5_combout\ = ( \REG|registers[10][22]~q\ & ( \REG|registers[8][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][22]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][22]~q\))) ) ) ) # ( !\REG|registers[10][22]~q\ & ( \REG|registers[8][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][22]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][22]~q\)))) ) ) ) # ( \REG|registers[10][22]~q\ & ( !\REG|registers[8][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][22]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][22]~q\)))) ) ) ) # ( !\REG|registers[10][22]~q\ & ( !\REG|registers[8][22]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][22]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][22]~q\,
	datab => \REG|ALT_INV_registers[9][22]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[10][22]~q\,
	dataf => \REG|ALT_INV_registers[8][22]~q\,
	combout => \REG|Mux9~5_combout\);

-- Location: FF_X72_Y14_N44
\REG|registers[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][22]~q\);

-- Location: FF_X72_Y14_N8
\REG|registers[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][22]~q\);

-- Location: FF_X72_Y13_N52
\REG|registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][22]~q\);

-- Location: FF_X72_Y13_N38
\REG|registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][22]~q\);

-- Location: MLABCELL_X72_Y14_N21
\REG|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~6_combout\ = ( \REG|registers[13][22]~q\ & ( \REG|registers[12][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][22]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][22]~q\)))) ) ) ) # ( !\REG|registers[13][22]~q\ & ( \REG|registers[12][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][22]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][22]~q\))))) ) ) ) # ( \REG|registers[13][22]~q\ & ( !\REG|registers[12][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][22]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][22]~q\))))) ) ) ) # ( !\REG|registers[13][22]~q\ & ( !\REG|registers[12][22]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][22]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_registers[14][22]~q\,
	datac => \REG|ALT_INV_registers[15][22]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[13][22]~q\,
	dataf => \REG|ALT_INV_registers[12][22]~q\,
	combout => \REG|Mux9~6_combout\);

-- Location: MLABCELL_X72_Y14_N33
\REG|registers[3][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[3][22]~feeder_combout\ = ( \ALU|ALU_Result[22]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[22]~89_combout\,
	combout => \REG|registers[3][22]~feeder_combout\);

-- Location: FF_X72_Y14_N35
\REG|registers[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[3][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][22]~q\);

-- Location: FF_X70_Y16_N11
\REG|registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][22]~q\);

-- Location: FF_X70_Y16_N44
\REG|registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][22]~q\);

-- Location: FF_X70_Y16_N38
\REG|registers[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][22]~q\);

-- Location: LABCELL_X70_Y16_N45
\REG|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][22]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][22]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][22]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][22]~q\,
	datab => \REG|ALT_INV_registers[0][22]~q\,
	datac => \REG|ALT_INV_registers[1][22]~q\,
	datad => \REG|ALT_INV_registers[2][22]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux9~8_combout\);

-- Location: FF_X77_Y15_N38
\REG|registers[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][22]~q\);

-- Location: LABCELL_X77_Y15_N12
\REG|registers[4][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][22]~feeder_combout\ = ( \ALU|ALU_Result[22]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[22]~89_combout\,
	combout => \REG|registers[4][22]~feeder_combout\);

-- Location: FF_X77_Y15_N14
\REG|registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][22]~q\);

-- Location: LABCELL_X73_Y14_N3
\REG|registers[5][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][22]~feeder_combout\ = ( \ALU|ALU_Result[22]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[22]~89_combout\,
	combout => \REG|registers[5][22]~feeder_combout\);

-- Location: FF_X73_Y14_N5
\REG|registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][22]~q\);

-- Location: FF_X77_Y15_N56
\REG|registers[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][22]~q\);

-- Location: LABCELL_X77_Y15_N45
\REG|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][22]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][22]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][22]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][22]~q\,
	datab => \REG|ALT_INV_registers[4][22]~q\,
	datac => \REG|ALT_INV_registers[5][22]~q\,
	datad => \REG|ALT_INV_registers[6][22]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux9~7_combout\);

-- Location: LABCELL_X68_Y15_N42
\REG|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~9_combout\ = ( \REG|Mux9~8_combout\ & ( \REG|Mux9~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux9~5_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux9~6_combout\)))) ) ) ) # ( !\REG|Mux9~8_combout\ & ( \REG|Mux9~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux9~5_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|Mux9~6_combout\)))) ) ) ) # ( \REG|Mux9~8_combout\ & ( 
-- !\REG|Mux9~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\REG|Mux9~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & \REG|Mux9~6_combout\)))) ) ) ) # ( !\REG|Mux9~8_combout\ & ( !\REG|Mux9~7_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux9~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux9~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux9~5_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_Mux9~6_combout\,
	datae => \REG|ALT_INV_Mux9~8_combout\,
	dataf => \REG|ALT_INV_Mux9~7_combout\,
	combout => \REG|Mux9~9_combout\);

-- Location: LABCELL_X68_Y15_N33
\REG|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~10_combout\ = ( \REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ ) ) # ( !\REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REG|Mux9~4_combout\ & ( !\REG|Mux9~9_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux9~4_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \REG|Mux9~10_combout\);

-- Location: LABCELL_X68_Y15_N39
\ALU|ALU_Result[22]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[22]~88_combout\ = ( \REG|Mux9~10_combout\ & ( \ALU|Equal73~0_combout\ ) ) # ( !\REG|Mux9~10_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & \ALU|Equal73~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	dataf => \REG|ALT_INV_Mux9~10_combout\,
	combout => \ALU|ALU_Result[22]~88_combout\);

-- Location: MLABCELL_X72_Y14_N3
\ALU|ALU_ResultSig~637\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~637_combout\ = ( \ALU|ALU_ResultSig~560_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux9~4_combout\)))) # 
-- (\ALU|ALU_ResultSig~559_combout\) ) ) # ( !\ALU|ALU_ResultSig~560_combout\ & ( (\ALU|ALU_ResultSig~559_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\REG|Mux9~9_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((!\REG|Mux9~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100000001000110010000001110011011111110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux9~9_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~559_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux9~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~560_combout\,
	combout => \ALU|ALU_ResultSig~637_combout\);

-- Location: LABCELL_X71_Y14_N0
\ALU|ALU_ResultSig~638\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~638_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ALU|Equal73~2_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ALU|Equal73~2_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ALU_ResultSig~638_combout\);

-- Location: LABCELL_X63_Y14_N24
\ALU|ALU_Result[28]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[28]~129_combout\ = ( \REG|Mux3~10_combout\ & ( \ALU|Equal73~0_combout\ ) ) # ( !\REG|Mux3~10_combout\ & ( (\ALU|Equal73~0_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal73~0_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \REG|ALT_INV_Mux3~10_combout\,
	combout => \ALU|ALU_Result[28]~129_combout\);

-- Location: LABCELL_X71_Y14_N18
\ALU|ALU_Result[26]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~120_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_Result[26]~120_combout\);

-- Location: LABCELL_X68_Y14_N39
\ALU|ALU_ResultSig~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~68_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~2_combout\ & (\ALU|Equal68~8_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ALU|ALT_INV_Equal68~8_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~68_combout\);

-- Location: FF_X66_Y13_N53
\REG|registers[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][29]~q\);

-- Location: FF_X66_Y14_N17
\REG|registers[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][29]~q\);

-- Location: FF_X66_Y14_N44
\REG|registers[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][29]~q\);

-- Location: FF_X66_Y14_N2
\REG|registers[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][29]~q\);

-- Location: LABCELL_X66_Y14_N45
\REG|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[29][29]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[21][29]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[25][29]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[17][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][29]~q\,
	datab => \REG|ALT_INV_registers[17][29]~q\,
	datac => \REG|ALT_INV_registers[29][29]~q\,
	datad => \REG|ALT_INV_registers[25][29]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux2~1_combout\);

-- Location: LABCELL_X73_Y11_N15
\REG|registers[19][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][29]~feeder_combout\ = ( \ALU|ALU_Result[29]~133_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[19][29]~feeder_combout\);

-- Location: FF_X73_Y11_N17
\REG|registers[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][29]~q\);

-- Location: LABCELL_X74_Y11_N42
\REG|registers[23][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][29]~feeder_combout\ = ( \ALU|ALU_Result[29]~133_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[23][29]~feeder_combout\);

-- Location: FF_X74_Y11_N44
\REG|registers[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][29]~q\);

-- Location: FF_X74_Y11_N50
\REG|registers[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][29]~q\);

-- Location: LABCELL_X74_Y11_N57
\REG|registers[31][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[31][29]~feeder_combout\ = ( \ALU|ALU_Result[29]~133_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[31][29]~feeder_combout\);

-- Location: FF_X74_Y11_N59
\REG|registers[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[31][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][29]~q\);

-- Location: LABCELL_X74_Y11_N24
\REG|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][29]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][29]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][29]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][29]~q\,
	datab => \REG|ALT_INV_registers[23][29]~q\,
	datac => \REG|ALT_INV_registers[27][29]~q\,
	datad => \REG|ALT_INV_registers[31][29]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux2~3_combout\);

-- Location: LABCELL_X66_Y9_N48
\REG|registers[16][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][29]~feeder_combout\ = ( \ALU|ALU_Result[29]~133_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[16][29]~feeder_combout\);

-- Location: FF_X66_Y9_N50
\REG|registers[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][29]~q\);

-- Location: FF_X66_Y9_N44
\REG|registers[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][29]~q\);

-- Location: FF_X68_Y10_N14
\REG|registers[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][29]~q\);

-- Location: LABCELL_X66_Y9_N6
\REG|registers[28][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[28][29]~feeder_combout\ = ( \ALU|ALU_Result[29]~133_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[28][29]~feeder_combout\);

-- Location: FF_X66_Y9_N8
\REG|registers[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[28][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][29]~q\);

-- Location: LABCELL_X66_Y9_N30
\REG|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[28][29]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[20][29]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[24][29]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[16][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][29]~q\,
	datab => \REG|ALT_INV_registers[24][29]~q\,
	datac => \REG|ALT_INV_registers[20][29]~q\,
	datad => \REG|ALT_INV_registers[28][29]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux2~0_combout\);

-- Location: FF_X68_Y16_N34
\REG|registers[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][29]~q\);

-- Location: FF_X68_Y17_N14
\REG|registers[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][29]~q\);

-- Location: FF_X68_Y17_N43
\REG|registers[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][29]~q\);

-- Location: FF_X68_Y17_N50
\REG|registers[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][29]~q\);

-- Location: LABCELL_X68_Y17_N21
\REG|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][29]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][29]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][29]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][29]~q\,
	datab => \REG|ALT_INV_registers[26][29]~q\,
	datac => \REG|ALT_INV_registers[22][29]~q\,
	datad => \REG|ALT_INV_registers[30][29]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux2~2_combout\);

-- Location: LABCELL_X67_Y12_N18
\REG|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~4_combout\ = ( \REG|Mux2~0_combout\ & ( \REG|Mux2~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux2~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux2~3_combout\)))) ) ) ) # ( !\REG|Mux2~0_combout\ & ( \REG|Mux2~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux2~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux2~3_combout\))))) ) ) ) # ( \REG|Mux2~0_combout\ & ( !\REG|Mux2~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux2~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux2~3_combout\))))) ) ) ) # ( !\REG|Mux2~0_combout\ & ( !\REG|Mux2~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux2~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux2~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux2~1_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux2~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_Mux2~0_combout\,
	dataf => \REG|ALT_INV_Mux2~2_combout\,
	combout => \REG|Mux2~4_combout\);

-- Location: LABCELL_X64_Y11_N24
\ALU|ALU_Result[29]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[29]~131_combout\ = ( \REG|Mux2~4_combout\ & ( \REG|Mux2~9_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\REG|Mux2~4_combout\ & ( \REG|Mux2~9_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( \REG|Mux2~4_combout\ & ( !\REG|Mux2~9_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\REG|Mux2~4_combout\ & ( !\REG|Mux2~9_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000101010001010101000101010001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~0_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \REG|ALT_INV_Mux2~4_combout\,
	dataf => \REG|ALT_INV_Mux2~9_combout\,
	combout => \ALU|ALU_Result[29]~131_combout\);

-- Location: LABCELL_X68_Y14_N45
\ALU|ALU_ResultSig~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~70_combout\ = ( \ALU|Equal68~8_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~8_combout\,
	combout => \ALU|ALU_ResultSig~70_combout\);

-- Location: FF_X64_Y12_N20
\REG|registers[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][31]~q\);

-- Location: FF_X66_Y12_N56
\REG|registers[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][31]~q\);

-- Location: FF_X63_Y20_N53
\REG|registers[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][31]~q\);

-- Location: FF_X64_Y12_N2
\REG|registers[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][31]~q\);

-- Location: LABCELL_X64_Y12_N21
\REG|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][31]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][31]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][31]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][31]~q\,
	datab => \REG|ALT_INV_registers[29][31]~q\,
	datac => \REG|ALT_INV_registers[25][31]~q\,
	datad => \REG|ALT_INV_registers[17][31]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux0~1_combout\);

-- Location: FF_X64_Y12_N35
\REG|registers[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][31]~q\);

-- Location: FF_X59_Y13_N17
\REG|registers[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][31]~q\);

-- Location: FF_X66_Y12_N49
\REG|registers[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][31]~q\);

-- Location: MLABCELL_X59_Y11_N18
\REG|registers[16][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][31]~feeder_combout\ = ( \ALU|ALU_Result[31]~139_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[31]~139_combout\,
	combout => \REG|registers[16][31]~feeder_combout\);

-- Location: FF_X59_Y11_N20
\REG|registers[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][31]~q\);

-- Location: LABCELL_X64_Y12_N30
\REG|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][31]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][31]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][31]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][31]~q\,
	datab => \REG|ALT_INV_registers[24][31]~q\,
	datac => \REG|ALT_INV_registers[28][31]~q\,
	datad => \REG|ALT_INV_registers[16][31]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux0~0_combout\);

-- Location: MLABCELL_X65_Y8_N36
\REG|registers[31][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[31][31]~feeder_combout\ = ( \ALU|ALU_Result[31]~139_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[31]~139_combout\,
	combout => \REG|registers[31][31]~feeder_combout\);

-- Location: FF_X65_Y8_N38
\REG|registers[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[31][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][31]~q\);

-- Location: MLABCELL_X65_Y8_N27
\REG|registers[23][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][31]~feeder_combout\ = ( \ALU|ALU_Result[31]~139_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[31]~139_combout\,
	combout => \REG|registers[23][31]~feeder_combout\);

-- Location: FF_X65_Y8_N28
\REG|registers[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][31]~q\);

-- Location: FF_X65_Y8_N43
\REG|registers[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][31]~q\);

-- Location: FF_X70_Y11_N25
\REG|registers[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][31]~q\);

-- Location: MLABCELL_X65_Y8_N33
\REG|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][31]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][31]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][31]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][31]~q\,
	datab => \REG|ALT_INV_registers[23][31]~q\,
	datac => \REG|ALT_INV_registers[27][31]~q\,
	datad => \REG|ALT_INV_registers[19][31]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux0~3_combout\);

-- Location: FF_X63_Y10_N2
\REG|registers[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][31]~q\);

-- Location: LABCELL_X60_Y10_N12
\REG|registers[22][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][31]~feeder_combout\ = ( \ALU|ALU_Result[31]~139_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[31]~139_combout\,
	combout => \REG|registers[22][31]~feeder_combout\);

-- Location: FF_X60_Y10_N14
\REG|registers[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][31]~q\);

-- Location: FF_X63_Y10_N55
\REG|registers[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][31]~q\);

-- Location: FF_X63_Y10_N23
\REG|registers[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][31]~q\);

-- Location: LABCELL_X63_Y10_N27
\REG|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][31]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][31]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][31]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][31]~q\,
	datab => \REG|ALT_INV_registers[22][31]~q\,
	datac => \REG|ALT_INV_registers[18][31]~q\,
	datad => \REG|ALT_INV_registers[30][31]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux0~2_combout\);

-- Location: LABCELL_X64_Y12_N36
\REG|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~4_combout\ = ( \REG|Mux0~3_combout\ & ( \REG|Mux0~2_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux0~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux0~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REG|Mux0~3_combout\ & ( \REG|Mux0~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REG|Mux0~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux0~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( 
-- \REG|Mux0~3_combout\ & ( !\REG|Mux0~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux0~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|Mux0~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( !\REG|Mux0~3_combout\ & ( !\REG|Mux0~2_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux0~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux0~1_combout\,
	datad => \REG|ALT_INV_Mux0~0_combout\,
	datae => \REG|ALT_INV_Mux0~3_combout\,
	dataf => \REG|ALT_INV_Mux0~2_combout\,
	combout => \REG|Mux0~4_combout\);

-- Location: FF_X73_Y14_N56
\REG|registers[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][30]~q\);

-- Location: FF_X73_Y14_N14
\REG|registers[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][30]~q\);

-- Location: LABCELL_X67_Y14_N54
\REG|registers[4][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][30]~feeder_combout\ = ( \ALU|ALU_Result[30]~136_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[30]~136_combout\,
	combout => \REG|registers[4][30]~feeder_combout\);

-- Location: FF_X67_Y14_N55
\REG|registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][30]~q\);

-- Location: FF_X73_Y14_N31
\REG|registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][30]~q\);

-- Location: LABCELL_X73_Y14_N57
\REG|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[7][30]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[4][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|registers[6][30]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[5][30]~q\ & ( (\REG|registers[7][30]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[5][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[4][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|registers[6][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][30]~q\,
	datab => \REG|ALT_INV_registers[6][30]~q\,
	datac => \REG|ALT_INV_registers[4][30]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[5][30]~q\,
	combout => \REG|Mux1~7_combout\);

-- Location: LABCELL_X67_Y14_N51
\REG|registers[0][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][30]~feeder_combout\ = ( \ALU|ALU_Result[30]~136_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[30]~136_combout\,
	combout => \REG|registers[0][30]~feeder_combout\);

-- Location: FF_X67_Y14_N53
\REG|registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][30]~q\);

-- Location: FF_X67_Y10_N44
\REG|registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][30]~q\);

-- Location: FF_X67_Y14_N38
\REG|registers[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][30]~q\);

-- Location: FF_X67_Y10_N38
\REG|registers[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][30]~q\);

-- Location: LABCELL_X67_Y10_N9
\REG|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][30]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][30]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][30]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][30]~q\,
	datab => \REG|ALT_INV_registers[1][30]~q\,
	datac => \REG|ALT_INV_registers[3][30]~q\,
	datad => \REG|ALT_INV_registers[2][30]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux1~8_combout\);

-- Location: FF_X70_Y18_N14
\REG|registers[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][30]~q\);

-- Location: FF_X70_Y18_N56
\REG|registers[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][30]~q\);

-- Location: FF_X70_Y18_N52
\REG|registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][30]~q\);

-- Location: LABCELL_X71_Y11_N54
\REG|registers[13][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[13][30]~feeder_combout\ = ( \ALU|ALU_Result[30]~136_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[30]~136_combout\,
	combout => \REG|registers[13][30]~feeder_combout\);

-- Location: FF_X71_Y11_N55
\REG|registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[13][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][30]~q\);

-- Location: LABCELL_X70_Y18_N57
\REG|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~6_combout\ = ( \REG|registers[12][30]~q\ & ( \REG|registers[13][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][30]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][30]~q\)))) ) ) ) # ( !\REG|registers[12][30]~q\ & ( \REG|registers[13][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][30]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[15][30]~q\)))) ) ) ) # ( \REG|registers[12][30]~q\ & ( 
-- !\REG|registers[13][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) # (\REG|registers[14][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|registers[15][30]~q\)))) ) ) ) # ( !\REG|registers[12][30]~q\ & ( !\REG|registers[13][30]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REG|ALT_INV_registers[14][30]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[15][30]~q\,
	datae => \REG|ALT_INV_registers[12][30]~q\,
	dataf => \REG|ALT_INV_registers[13][30]~q\,
	combout => \REG|Mux1~6_combout\);

-- Location: LABCELL_X68_Y20_N57
\REG|registers[9][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][30]~feeder_combout\ = ( \ALU|ALU_Result[30]~136_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[30]~136_combout\,
	combout => \REG|registers[9][30]~feeder_combout\);

-- Location: FF_X68_Y20_N58
\REG|registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][30]~q\);

-- Location: FF_X68_Y20_N25
\REG|registers[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][30]~q\);

-- Location: LABCELL_X67_Y20_N36
\REG|registers[11][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[11][30]~feeder_combout\ = ( \ALU|ALU_Result[30]~136_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[30]~136_combout\,
	combout => \REG|registers[11][30]~feeder_combout\);

-- Location: FF_X67_Y20_N38
\REG|registers[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[11][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][30]~q\);

-- Location: FF_X70_Y14_N49
\REG|registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][30]~q\);

-- Location: LABCELL_X67_Y20_N57
\REG|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[11][30]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][30]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[9][30]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][30]~q\,
	datab => \REG|ALT_INV_registers[10][30]~q\,
	datac => \REG|ALT_INV_registers[11][30]~q\,
	datad => \REG|ALT_INV_registers[8][30]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux1~5_combout\);

-- Location: LABCELL_X66_Y14_N24
\REG|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~9_combout\ = ( \REG|Mux1~6_combout\ & ( \REG|Mux1~5_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux1~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux1~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REG|Mux1~6_combout\ & ( \REG|Mux1~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|Mux1~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux1~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( 
-- \REG|Mux1~6_combout\ & ( !\REG|Mux1~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux1~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|Mux1~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( !\REG|Mux1~6_combout\ & ( !\REG|Mux1~5_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux1~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux1~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_Mux1~7_combout\,
	datad => \REG|ALT_INV_Mux1~8_combout\,
	datae => \REG|ALT_INV_Mux1~6_combout\,
	dataf => \REG|ALT_INV_Mux1~5_combout\,
	combout => \REG|Mux1~9_combout\);

-- Location: FF_X64_Y12_N50
\REG|registers[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][28]~q\);

-- Location: FF_X64_Y12_N55
\REG|registers[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][28]~q\);

-- Location: MLABCELL_X59_Y16_N6
\REG|registers[25][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[25][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[25][28]~feeder_combout\);

-- Location: FF_X59_Y16_N8
\REG|registers[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[25][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][28]~q\);

-- Location: FF_X59_Y16_N1
\REG|registers[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][28]~q\);

-- Location: LABCELL_X64_Y12_N51
\REG|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~1_combout\ = ( \REG|registers[29][28]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[25][28]~q\) ) ) ) # ( !\REG|registers[29][28]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[25][28]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \REG|registers[29][28]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[17][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[21][28]~q\)) ) ) ) # ( !\REG|registers[29][28]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[17][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[21][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][28]~q\,
	datab => \REG|ALT_INV_registers[17][28]~q\,
	datac => \REG|ALT_INV_registers[25][28]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[29][28]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux3~1_combout\);

-- Location: FF_X64_Y12_N14
\REG|registers[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][28]~q\);

-- Location: FF_X57_Y15_N19
\REG|registers[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][28]~q\);

-- Location: FF_X62_Y14_N47
\REG|registers[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][28]~q\);

-- Location: FF_X57_Y15_N26
\REG|registers[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][28]~q\);

-- Location: LABCELL_X64_Y12_N15
\REG|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~0_combout\ = ( \REG|registers[16][28]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[24][28]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][28]~q\)) ) ) ) # ( !\REG|registers[16][28]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[24][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][28]~q\)) ) ) ) # ( \REG|registers[16][28]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[20][28]~q\) ) ) ) # ( !\REG|registers[16][28]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- \REG|registers[20][28]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REG|ALT_INV_registers[20][28]~q\,
	datac => \REG|ALT_INV_registers[28][28]~q\,
	datad => \REG|ALT_INV_registers[24][28]~q\,
	datae => \REG|ALT_INV_registers[16][28]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux3~0_combout\);

-- Location: FF_X64_Y10_N29
\REG|registers[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][28]~q\);

-- Location: LABCELL_X61_Y10_N12
\REG|registers[23][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[23][28]~feeder_combout\);

-- Location: FF_X61_Y10_N13
\REG|registers[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][28]~q\);

-- Location: FF_X64_Y10_N14
\REG|registers[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][28]~q\);

-- Location: FF_X64_Y10_N35
\REG|registers[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][28]~q\);

-- Location: LABCELL_X64_Y10_N9
\REG|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][28]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][28]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][28]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][28]~q\,
	datab => \REG|ALT_INV_registers[23][28]~q\,
	datac => \REG|ALT_INV_registers[19][28]~q\,
	datad => \REG|ALT_INV_registers[27][28]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux3~3_combout\);

-- Location: LABCELL_X63_Y10_N6
\REG|registers[18][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[18][28]~feeder_combout\);

-- Location: FF_X63_Y10_N7
\REG|registers[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][28]~q\);

-- Location: LABCELL_X63_Y10_N42
\REG|registers[30][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[30][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[30][28]~feeder_combout\);

-- Location: FF_X63_Y10_N44
\REG|registers[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[30][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][28]~q\);

-- Location: FF_X63_Y10_N14
\REG|registers[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][28]~q\);

-- Location: FF_X62_Y14_N29
\REG|registers[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][28]~q\);

-- Location: LABCELL_X63_Y10_N51
\REG|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][28]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][28]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][28]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][28]~q\,
	datab => \REG|ALT_INV_registers[30][28]~q\,
	datac => \REG|ALT_INV_registers[26][28]~q\,
	datad => \REG|ALT_INV_registers[22][28]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux3~2_combout\);

-- Location: LABCELL_X64_Y12_N57
\REG|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~4_combout\ = ( \REG|Mux3~3_combout\ & ( \REG|Mux3~2_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux3~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux3~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REG|Mux3~3_combout\ & ( \REG|Mux3~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\REG|Mux3~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux3~1_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( \REG|Mux3~3_combout\ & ( !\REG|Mux3~2_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|Mux3~0_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) # (\REG|Mux3~1_combout\))) ) ) ) # ( !\REG|Mux3~3_combout\ & ( !\REG|Mux3~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux3~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux3~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux3~1_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux3~0_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_Mux3~3_combout\,
	dataf => \REG|ALT_INV_Mux3~2_combout\,
	combout => \REG|Mux3~4_combout\);

-- Location: FF_X75_Y12_N55
\REG|registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][27]~q\);

-- Location: FF_X72_Y12_N26
\REG|registers[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][27]~q\);

-- Location: FF_X70_Y16_N1
\REG|registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][27]~q\);

-- Location: FF_X72_Y12_N14
\REG|registers[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][27]~q\);

-- Location: MLABCELL_X72_Y12_N27
\REG|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~8_combout\ = ( \REG|registers[0][27]~q\ & ( \REG|registers[3][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|registers[2][27]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|registers[1][27]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( !\REG|registers[0][27]~q\ & ( \REG|registers[3][27]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[2][27]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|registers[1][27]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( \REG|registers[0][27]~q\ & ( !\REG|registers[3][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # 
-- ((\REG|registers[2][27]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[1][27]~q\))) ) ) ) # ( !\REG|registers[0][27]~q\ & ( !\REG|registers[3][27]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[2][27]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[1][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_registers[1][27]~q\,
	datad => \REG|ALT_INV_registers[2][27]~q\,
	datae => \REG|ALT_INV_registers[0][27]~q\,
	dataf => \REG|ALT_INV_registers[3][27]~q\,
	combout => \REG|Mux4~8_combout\);

-- Location: LABCELL_X73_Y14_N0
\REG|registers[5][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][27]~feeder_combout\ = ( \ALU|ALU_Result[27]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[27]~127_combout\,
	combout => \REG|registers[5][27]~feeder_combout\);

-- Location: FF_X73_Y14_N1
\REG|registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][27]~q\);

-- Location: FF_X73_Y14_N44
\REG|registers[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][27]~q\);

-- Location: FF_X73_Y14_N38
\REG|registers[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][27]~q\);

-- Location: FF_X73_Y13_N23
\REG|registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][27]~q\);

-- Location: LABCELL_X73_Y14_N39
\REG|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[5][27]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[7][27]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\REG|registers[6][27]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[4][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[5][27]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[7][27]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[4][27]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- \REG|registers[6][27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][27]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_registers[6][27]~q\,
	datad => \REG|ALT_INV_registers[7][27]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[4][27]~q\,
	combout => \REG|Mux4~7_combout\);

-- Location: FF_X70_Y13_N26
\REG|registers[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][27]~q\);

-- Location: LABCELL_X70_Y13_N39
\REG|registers[8][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][27]~feeder_combout\ = ( \ALU|ALU_Result[27]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[27]~127_combout\,
	combout => \REG|registers[8][27]~feeder_combout\);

-- Location: FF_X70_Y13_N41
\REG|registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][27]~q\);

-- Location: FF_X75_Y13_N50
\REG|registers[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][27]~q\);

-- Location: LABCELL_X73_Y16_N30
\REG|registers[9][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][27]~feeder_combout\ = ( \ALU|ALU_Result[27]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[27]~127_combout\,
	combout => \REG|registers[9][27]~feeder_combout\);

-- Location: FF_X73_Y16_N31
\REG|registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][27]~q\);

-- Location: LABCELL_X70_Y13_N27
\REG|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[11][27]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[8][27]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[10][27]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[9][27]~q\ & ( (\REG|registers[11][27]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[9][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[8][27]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[10][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][27]~q\,
	datab => \REG|ALT_INV_registers[8][27]~q\,
	datac => \REG|ALT_INV_registers[10][27]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[9][27]~q\,
	combout => \REG|Mux4~5_combout\);

-- Location: MLABCELL_X72_Y13_N54
\REG|registers[12][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][27]~feeder_combout\ = ( \ALU|ALU_Result[27]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[27]~127_combout\,
	combout => \REG|registers[12][27]~feeder_combout\);

-- Location: FF_X72_Y13_N56
\REG|registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][27]~q\);

-- Location: FF_X72_Y13_N29
\REG|registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][27]~q\);

-- Location: FF_X72_Y13_N44
\REG|registers[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][27]~q\);

-- Location: LABCELL_X67_Y10_N15
\REG|registers[14][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[14][27]~feeder_combout\ = ( \ALU|ALU_Result[27]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[27]~127_combout\,
	combout => \REG|registers[14][27]~feeder_combout\);

-- Location: FF_X67_Y10_N17
\REG|registers[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[14][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][27]~q\);

-- Location: MLABCELL_X72_Y13_N45
\REG|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[13][27]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[15][27]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][27]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\REG|registers[12][27]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[14][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[13][27]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[15][27]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[14][27]~q\ & ( (\REG|registers[12][27]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[12][27]~q\,
	datab => \REG|ALT_INV_registers[13][27]~q\,
	datac => \REG|ALT_INV_registers[15][27]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[14][27]~q\,
	combout => \REG|Mux4~6_combout\);

-- Location: LABCELL_X67_Y12_N42
\REG|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~9_combout\ = ( \REG|Mux4~5_combout\ & ( \REG|Mux4~6_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux4~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux4~7_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REG|Mux4~5_combout\ & ( \REG|Mux4~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REG|Mux4~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux4~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( \REG|Mux4~5_combout\ & ( !\REG|Mux4~6_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux4~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux4~7_combout\)))) ) ) ) # ( !\REG|Mux4~5_combout\ & ( !\REG|Mux4~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux4~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux4~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux4~8_combout\,
	datad => \REG|ALT_INV_Mux4~7_combout\,
	datae => \REG|ALT_INV_Mux4~5_combout\,
	dataf => \REG|ALT_INV_Mux4~6_combout\,
	combout => \REG|Mux4~9_combout\);

-- Location: LABCELL_X67_Y12_N0
\REG|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~10_combout\ = ( \REG|Mux4~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux4~4_combout\) ) ) # ( !\REG|Mux4~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux4~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux4~4_combout\,
	dataf => \REG|ALT_INV_Mux4~9_combout\,
	combout => \REG|Mux4~10_combout\);

-- Location: LABCELL_X70_Y14_N36
\ALU|ALU_ResultSig~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~159_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & (\ALU|Equal68~6_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ALU|ALT_INV_Equal68~6_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~159_combout\);

-- Location: LABCELL_X68_Y14_N6
\ALU|Equal68~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|Equal68~2_combout\);

-- Location: LABCELL_X68_Y14_N36
\ALU|ALU_ResultSig~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~158_combout\ = ( \ALU|Equal68~2_combout\ & ( (\ALU|Equal68~8_combout\ & \ALU|Equal73~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal68~8_combout\,
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~2_combout\,
	combout => \ALU|ALU_ResultSig~158_combout\);

-- Location: MLABCELL_X72_Y12_N48
\ALU|ALU_ResultSig~656\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~656_combout\ = ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~159_combout\ & (!\ALU|ALU_ResultSig~158_combout\ & ((\REG|Mux0~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux0~4_combout\ & ( 
-- (\ALU|ALU_ResultSig~159_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~158_combout\ & \REG|Mux0~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000010000010100000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datad => \REG|ALT_INV_Mux0~9_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_ResultSig~656_combout\);

-- Location: MLABCELL_X72_Y12_N57
\ALU|ALU_ResultSig~655\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~655_combout\ = ( \REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( \ALU|ALU_ResultSig~158_combout\ ) ) ) # ( !\REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~158_combout\) ) ) ) # ( \REG|Mux1~4_combout\ & ( !\REG|Mux1~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~158_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datae => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~655_combout\);

-- Location: MLABCELL_X72_Y12_N0
\ALU|ALU_ResultSig~657\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~657_combout\ = ( \ALU|ALU_ResultSig~655_combout\ & ( \ALU|ALU_ResultSig~68_combout\ & ( !\REG|Mux3~10_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~655_combout\ & ( \ALU|ALU_ResultSig~68_combout\ & ( !\REG|Mux3~10_combout\ ) ) ) # ( 
-- \ALU|ALU_ResultSig~655_combout\ & ( !\ALU|ALU_ResultSig~68_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & !\REG|Mux2~10_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~655_combout\ & ( !\ALU|ALU_ResultSig~68_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & 
-- (!\ALU|ALU_ResultSig~656_combout\)) # (\ALU|ALU_ResultSig~70_combout\ & ((!\REG|Mux2~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110001000001100110000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~656_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datac => \REG|ALT_INV_Mux3~10_combout\,
	datad => \REG|ALT_INV_Mux2~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~655_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	combout => \ALU|ALU_ResultSig~657_combout\);

-- Location: LABCELL_X68_Y16_N24
\ALU|ALU_ResultSig~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) $ (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000100000000010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \ALU|ALU_ResultSig~4_combout\);

-- Location: LABCELL_X71_Y12_N18
\ALU|ALU_ResultSig~660\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~660_combout\ = ( !\ALU|ALU_ResultSig~4_combout\ & ( (!\ALU|ALU_ResultSig~3_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \ALU|ALT_INV_ALU_ResultSig~4_combout\,
	combout => \ALU|ALU_ResultSig~660_combout\);

-- Location: MLABCELL_X65_Y11_N21
\ALU|ALU_ResultSig~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~377_combout\ = ( \ALU|ALU_ResultSig~6_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) ) ) # ( !\ALU|ALU_ResultSig~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & 
-- \ALU|ALU_ResultSig~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ALU|ALT_INV_ALU_ResultSig~5_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~6_combout\,
	combout => \ALU|ALU_ResultSig~377_combout\);

-- Location: LABCELL_X71_Y12_N48
\ALU|ALU_ResultSig~661\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~661_combout\ = ( !\ALU|Equal73~4_combout\ & ( \ALU|ALU_ResultSig~377_combout\ & ( !\ALU|ALU_ResultSig~1_combout\ ) ) ) # ( !\ALU|Equal73~4_combout\ & ( !\ALU|ALU_ResultSig~377_combout\ & ( (!\ALU|ALU_ResultSig~1_combout\) # 
-- (\ALU|ALU_ResultSig~660_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~660_combout\,
	datae => \ALU|ALT_INV_Equal73~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~377_combout\,
	combout => \ALU|ALU_ResultSig~661_combout\);

-- Location: LABCELL_X70_Y10_N48
\ALU|ALU_ResultSig~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~188_combout\ = ( \ALU|Equal68~8_combout\ & ( \ALU|Equal68~6_combout\ & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ALU|Equal68~8_combout\ & ( \ALU|Equal68~6_combout\ & ( (\ALU|Equal73~2_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( \ALU|Equal68~8_combout\ & ( !\ALU|Equal68~6_combout\ & ( (\ALU|Equal73~2_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011001100110000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal68~8_combout\,
	dataf => \ALU|ALT_INV_Equal68~6_combout\,
	combout => \ALU|ALU_ResultSig~188_combout\);

-- Location: LABCELL_X71_Y12_N54
\ALU|ALU_ResultSig~676\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~676_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101010101010101010100000000010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ALU_ResultSig~676_combout\);

-- Location: LABCELL_X71_Y11_N24
\ALU|ALU_ResultSig~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~452_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000100000010001000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ALU_ResultSig~452_combout\);

-- Location: LABCELL_X71_Y12_N12
\ALU|ALU_ResultSig~662\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~662_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( \ALU|ALU_ResultSig~452_combout\ & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) # ((\ALU|Equal68~6_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( \ALU|ALU_ResultSig~452_combout\ & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) # 
-- ((\ALU|Equal68~6_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\ALU|ALU_ResultSig~452_combout\ & ( (\ALU|Equal68~6_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal73~2_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\ALU|ALU_ResultSig~452_combout\ & ( (\ALU|Equal68~6_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal73~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000001000000010000001111000000010000111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal68~6_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ALU|ALT_INV_ALU_ResultSig~452_combout\,
	combout => \ALU|ALU_ResultSig~662_combout\);

-- Location: LABCELL_X73_Y12_N42
\ALU|ALU_ResultSig~659\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~659_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux4~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (!\REG|Mux4~4_combout\ & (\ALU|Equal73~3_combout\ & 
-- !\ALU|ALU_ResultSig~66_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\REG|Mux4~4_combout\ & (!\ALU|Equal73~3_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux4~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & !\ALU|Equal73~3_combout\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux4~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\REG|Mux4~4_combout\ & (\ALU|Equal73~3_combout\ & !\ALU|ALU_ResultSig~66_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\REG|Mux4~4_combout\ & (!\ALU|Equal73~3_combout\))) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux4~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\ALU|Equal73~3_combout\ & !\ALU|ALU_ResultSig~66_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000110000001000001010000010100000001100000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \REG|ALT_INV_Mux4~4_combout\,
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux4~9_combout\,
	combout => \ALU|ALU_ResultSig~659_combout\);

-- Location: FF_X60_Y16_N38
\REG|registers[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][23]~q\);

-- Location: MLABCELL_X59_Y15_N42
\REG|registers[20][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[20][23]~feeder_combout\ = ( \ALU|ALU_Result[23]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[23]~92_combout\,
	combout => \REG|registers[20][23]~feeder_combout\);

-- Location: FF_X59_Y15_N44
\REG|registers[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[20][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][23]~q\);

-- Location: FF_X62_Y18_N41
\REG|registers[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][23]~q\);

-- Location: FF_X62_Y18_N7
\REG|registers[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][23]~q\);

-- Location: MLABCELL_X59_Y15_N48
\REG|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~0_combout\ = ( \REG|registers[16][23]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[20][23]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[28][23]~q\)) ) ) ) # ( !\REG|registers[16][23]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|registers[20][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[28][23]~q\)) ) ) ) # ( \REG|registers[16][23]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[24][23]~q\) ) ) ) # ( !\REG|registers[16][23]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[24][23]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][23]~q\,
	datab => \REG|ALT_INV_registers[20][23]~q\,
	datac => \REG|ALT_INV_registers[24][23]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_registers[16][23]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux8~0_combout\);

-- Location: FF_X60_Y16_N59
\REG|registers[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][23]~q\);

-- Location: FF_X63_Y18_N11
\REG|registers[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][23]~q\);

-- Location: FF_X63_Y10_N37
\REG|registers[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][23]~q\);

-- Location: LABCELL_X61_Y18_N27
\REG|registers[18][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][23]~feeder_combout\ = ( \ALU|ALU_Result[23]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[23]~92_combout\,
	combout => \REG|registers[18][23]~feeder_combout\);

-- Location: FF_X61_Y18_N28
\REG|registers[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][23]~q\);

-- Location: LABCELL_X63_Y18_N6
\REG|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[30][23]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[22][23]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[26][23]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][23]~q\,
	datab => \REG|ALT_INV_registers[30][23]~q\,
	datac => \REG|ALT_INV_registers[26][23]~q\,
	datad => \REG|ALT_INV_registers[18][23]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux8~2_combout\);

-- Location: FF_X60_Y18_N26
\REG|registers[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][23]~q\);

-- Location: MLABCELL_X59_Y18_N54
\REG|registers[17][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[17][23]~feeder_combout\ = ( \ALU|ALU_Result[23]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[23]~92_combout\,
	combout => \REG|registers[17][23]~feeder_combout\);

-- Location: FF_X59_Y18_N56
\REG|registers[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[17][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][23]~q\);

-- Location: FF_X60_Y18_N50
\REG|registers[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][23]~q\);

-- Location: FF_X60_Y18_N23
\REG|registers[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][23]~q\);

-- Location: LABCELL_X60_Y18_N54
\REG|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~1_combout\ = ( \REG|registers[25][23]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[29][23]~q\) ) ) ) # ( !\REG|registers[25][23]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[29][23]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \REG|registers[25][23]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[17][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[21][23]~q\)) ) ) ) # ( !\REG|registers[25][23]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[17][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[21][23]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][23]~q\,
	datab => \REG|ALT_INV_registers[17][23]~q\,
	datac => \REG|ALT_INV_registers[29][23]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[25][23]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux8~1_combout\);

-- Location: LABCELL_X63_Y21_N0
\REG|registers[31][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[31][23]~feeder_combout\ = ( \ALU|ALU_Result[23]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[23]~92_combout\,
	combout => \REG|registers[31][23]~feeder_combout\);

-- Location: FF_X63_Y21_N2
\REG|registers[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[31][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][23]~q\);

-- Location: FF_X63_Y19_N52
\REG|registers[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][23]~q\);

-- Location: FF_X63_Y21_N41
\REG|registers[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][23]~q\);

-- Location: FF_X63_Y19_N10
\REG|registers[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][23]~q\);

-- Location: LABCELL_X63_Y21_N21
\REG|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][23]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][23]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][23]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][23]~q\,
	datab => \REG|ALT_INV_registers[19][23]~q\,
	datac => \REG|ALT_INV_registers[27][23]~q\,
	datad => \REG|ALT_INV_registers[23][23]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux8~3_combout\);

-- Location: LABCELL_X64_Y15_N6
\REG|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~4_combout\ = ( \REG|Mux8~1_combout\ & ( \REG|Mux8~3_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux8~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux8~2_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REG|Mux8~1_combout\ & ( \REG|Mux8~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|Mux8~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux8~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \REG|Mux8~1_combout\ & ( !\REG|Mux8~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux8~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux8~2_combout\)))) ) ) ) # ( !\REG|Mux8~1_combout\ & ( !\REG|Mux8~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux8~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux8~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux8~0_combout\,
	datad => \REG|ALT_INV_Mux8~2_combout\,
	datae => \REG|ALT_INV_Mux8~1_combout\,
	dataf => \REG|ALT_INV_Mux8~3_combout\,
	combout => \REG|Mux8~4_combout\);

-- Location: LABCELL_X64_Y13_N18
\REG|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~10_combout\ = ( \REG|Mux8~4_combout\ & ( (\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux8~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux8~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \REG|Mux8~10_combout\);

-- Location: LABCELL_X64_Y13_N33
\ALU|ALU_Result[23]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[23]~91_combout\ = ( \ALU|Equal73~0_combout\ & ( \REG|Mux8~10_combout\ ) ) # ( \ALU|Equal73~0_combout\ & ( !\REG|Mux8~10_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \ALU|ALT_INV_Equal73~0_combout\,
	dataf => \REG|ALT_INV_Mux8~10_combout\,
	combout => \ALU|ALU_Result[23]~91_combout\);

-- Location: LABCELL_X62_Y17_N39
\ALU|ALU_ResultSig~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~103_combout\ = ( !\ALU|ALU_ResultSig~66_combout\ & ( !\ALU|ALU_ResultSig~68_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	combout => \ALU|ALU_ResultSig~103_combout\);

-- Location: LABCELL_X64_Y15_N12
\ALU|ALU_ResultSig~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~236_combout\ = ( \ALU|Equal68~6_combout\ & ( (\ALU|Equal68~2_combout\ & \ALU|Equal73~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Equal68~2_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~6_combout\,
	combout => \ALU|ALU_ResultSig~236_combout\);

-- Location: LABCELL_X67_Y10_N3
\ALU|ALU_ResultSig~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~140_combout\ = ( \ALU|Equal68~8_combout\ & ( \ALU|Equal68~6_combout\ & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- !\ALU|Equal68~8_combout\ & ( \ALU|Equal68~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( \ALU|Equal68~8_combout\ & ( 
-- !\ALU|Equal68~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal73~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100001010000000000000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal68~8_combout\,
	dataf => \ALU|ALT_INV_Equal68~6_combout\,
	combout => \ALU|ALU_ResultSig~140_combout\);

-- Location: LABCELL_X63_Y17_N51
\ALU|ALU_ResultSig~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~138_combout\ = ( \ALU|Equal68~6_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) $ (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~6_combout\,
	combout => \ALU|ALU_ResultSig~138_combout\);

-- Location: LABCELL_X70_Y15_N42
\ALU|ALU_ResultSig~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~180_combout\ = ( \ALU|Equal68~7_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~180_combout\);

-- Location: LABCELL_X66_Y14_N12
\REG|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~10_combout\ = ( \REG|Mux1~4_combout\ & ( (\REG|Mux1~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux1~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux1~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux1~9_combout\,
	dataf => \REG|ALT_INV_Mux1~4_combout\,
	combout => \REG|Mux1~10_combout\);

-- Location: LABCELL_X63_Y17_N0
\ALU|ALU_ResultSig~647\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~647_combout\ = ( \REG|Mux0~10_combout\ & ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & (!\ALU|ALU_ResultSig~138_combout\ & ((\ALU|ALU_ResultSig~180_combout\) # (\ALU|ALU_ResultSig~236_combout\)))) ) ) ) # ( 
-- !\REG|Mux0~10_combout\ & ( \REG|Mux1~10_combout\ & ( (\ALU|ALU_ResultSig~236_combout\ & (!\ALU|ALU_ResultSig~140_combout\ & !\ALU|ALU_ResultSig~138_combout\)) ) ) ) # ( \REG|Mux0~10_combout\ & ( !\REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~236_combout\ 
-- & (!\ALU|ALU_ResultSig~140_combout\ & (!\ALU|ALU_ResultSig~138_combout\ & \ALU|ALU_ResultSig~180_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000001000000010000000100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~138_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datae => \REG|ALT_INV_Mux0~10_combout\,
	dataf => \REG|ALT_INV_Mux1~10_combout\,
	combout => \ALU|ALU_ResultSig~647_combout\);

-- Location: LABCELL_X60_Y12_N0
\ALU|ALU_ResultSig~645\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~645_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~2_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101000000010001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~645_combout\);

-- Location: LABCELL_X64_Y11_N12
\ALU|ALU_ResultSig~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~227_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(0) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(2)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(3))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \ALU|ALU_ResultSig~227_combout\);

-- Location: LABCELL_X64_Y11_N9
\ALU|ALU_ResultSig~644\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~644_combout\ = ( \ALU|ALU_ResultSig~377_combout\ & ( !\ALU|ALU_ResultSig~62_combout\ & ( (\ALU|ALU_ResultSig~227_combout\ & !\ALU|ALU_ResultSig~1_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~377_combout\ & ( !\ALU|ALU_ResultSig~62_combout\ & 
-- ( \ALU|ALU_ResultSig~227_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~227_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~377_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	combout => \ALU|ALU_ResultSig~644_combout\);

-- Location: MLABCELL_X72_Y12_N36
\ALU|ALU_ResultSig~642\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~642_combout\ = ( \ALU|Equal73~4_combout\ & ( \REG|Mux12~4_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & ((\REG|Mux12~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( \ALU|Equal73~4_combout\ & ( 
-- !\REG|Mux12~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~62_combout\ & \REG|Mux12~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100000000000000000000000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \REG|ALT_INV_Mux12~9_combout\,
	datae => \ALU|ALT_INV_Equal73~4_combout\,
	dataf => \REG|ALT_INV_Mux12~4_combout\,
	combout => \ALU|ALU_ResultSig~642_combout\);

-- Location: LABCELL_X64_Y11_N18
\ALU|ALU_ResultSig~641\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~641_combout\ = ( \REG|Mux2~4_combout\ & ( \REG|Mux2~9_combout\ & ( (!\ALU|Equal73~4_combout\ & \ALU|ALU_ResultSig~1_combout\) ) ) ) # ( !\REG|Mux2~4_combout\ & ( \REG|Mux2~9_combout\ & ( (!\ALU|Equal73~4_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~1_combout\)) ) ) ) # ( \REG|Mux2~4_combout\ & ( !\REG|Mux2~9_combout\ & ( (!\ALU|Equal73~4_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000001000000010000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \REG|ALT_INV_Mux2~4_combout\,
	dataf => \REG|ALT_INV_Mux2~9_combout\,
	combout => \ALU|ALU_ResultSig~641_combout\);

-- Location: LABCELL_X64_Y11_N0
\ALU|ALU_ResultSig~643\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~643_combout\ = ( \REG|Mux8~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & !\ALU|Equal73~3_combout\) ) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & \ALU|Equal73~3_combout\) ) ) ) # ( \REG|Mux8~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\ALU|Equal73~3_combout\ & !\REG|Mux8~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (!\ALU|Equal73~3_combout\ & \REG|Mux8~9_combout\)) ) ) ) # ( !\REG|Mux8~4_combout\ & 
-- ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\ALU|Equal73~3_combout\ & !\REG|Mux8~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\ALU|Equal73~3_combout\ & \REG|Mux8~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001010000000010100101000000001010000010100101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \REG|ALT_INV_Mux8~9_combout\,
	datae => \REG|ALT_INV_Mux8~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_ResultSig~643_combout\);

-- Location: LABCELL_X64_Y12_N42
\ALU|ALU_ResultSig~646\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~646_combout\ = ( \ALU|ALU_ResultSig~641_combout\ & ( \ALU|ALU_ResultSig~643_combout\ & ( (!\ALU|ALU_ResultSig~676_combout\ & !\ALU|ALU_ResultSig~645_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~641_combout\ & ( 
-- \ALU|ALU_ResultSig~643_combout\ & ( (!\ALU|ALU_ResultSig~676_combout\ & (!\ALU|ALU_ResultSig~645_combout\ & ((\ALU|ALU_ResultSig~642_combout\) # (\ALU|ALU_ResultSig~644_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~641_combout\ & ( 
-- !\ALU|ALU_ResultSig~643_combout\ & ( (!\ALU|ALU_ResultSig~676_combout\ & !\ALU|ALU_ResultSig~645_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~641_combout\ & ( !\ALU|ALU_ResultSig~643_combout\ & ( (!\ALU|ALU_ResultSig~676_combout\ & 
-- (!\ALU|ALU_ResultSig~645_combout\ & \ALU|ALU_ResultSig~642_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100010001000100000001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~676_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~645_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~644_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~642_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~641_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~643_combout\,
	combout => \ALU|ALU_ResultSig~646_combout\);

-- Location: MLABCELL_X59_Y13_N36
\ALU|ALU_ResultSig~648\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~648_combout\ = ( \REG|Mux6~4_combout\ & ( \REG|Mux6~9_combout\ & ( \ALU|ALU_ResultSig~70_combout\ ) ) ) # ( !\REG|Mux6~4_combout\ & ( \REG|Mux6~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux6~4_combout\ & ( !\REG|Mux6~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101010000010100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux6~4_combout\,
	dataf => \REG|ALT_INV_Mux6~9_combout\,
	combout => \ALU|ALU_ResultSig~648_combout\);

-- Location: LABCELL_X62_Y13_N39
\ALU|ALU_ResultSig~650\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~650_combout\ = ( !\ALU|ALU_ResultSig~140_combout\ & ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux3~4_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~140_combout\ & ( !\REG|Mux3~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux3~4_combout\ & \ALU|ALU_ResultSig~61_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000000000000000110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux3~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~650_combout\);

-- Location: LABCELL_X63_Y19_N3
\ALU|ALU_ResultSig~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~192_combout\ = ( \ALU|Equal68~6_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ALU|ALT_INV_Equal68~6_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~192_combout\);

-- Location: FF_X67_Y14_N56
\REG|registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][26]~q\);

-- Location: FF_X65_Y14_N14
\REG|registers[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][26]~q\);

-- Location: FF_X73_Y14_N26
\REG|registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][26]~q\);

-- Location: LABCELL_X67_Y20_N48
\REG|registers[6][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[6][26]~feeder_combout\ = ( \ALU|ALU_Result[26]~124_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[26]~124_combout\,
	combout => \REG|registers[6][26]~feeder_combout\);

-- Location: FF_X67_Y20_N50
\REG|registers[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[6][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][26]~q\);

-- Location: MLABCELL_X65_Y14_N15
\REG|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~7_combout\ = ( \REG|registers[6][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[5][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[7][26]~q\)) ) ) ) # ( !\REG|registers[6][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[5][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[7][26]~q\)) ) ) ) # ( \REG|registers[6][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[4][26]~q\) ) ) ) # ( !\REG|registers[6][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[4][26]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][26]~q\,
	datab => \REG|ALT_INV_registers[7][26]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[5][26]~q\,
	datae => \REG|ALT_INV_registers[6][26]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux5~7_combout\);

-- Location: LABCELL_X70_Y13_N48
\REG|registers[8][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][26]~feeder_combout\ = ( \ALU|ALU_Result[26]~124_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[26]~124_combout\,
	combout => \REG|registers[8][26]~feeder_combout\);

-- Location: FF_X70_Y13_N49
\REG|registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][26]~q\);

-- Location: FF_X65_Y14_N8
\REG|registers[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][26]~q\);

-- Location: FF_X61_Y14_N17
\REG|registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][26]~q\);

-- Location: FF_X67_Y19_N17
\REG|registers[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][26]~q\);

-- Location: MLABCELL_X65_Y14_N9
\REG|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~5_combout\ = ( \REG|registers[10][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[11][26]~q\) ) ) ) # ( !\REG|registers[10][26]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[11][26]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REG|registers[10][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][26]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[9][26]~q\))) ) ) ) # ( !\REG|registers[10][26]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][26]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[9][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][26]~q\,
	datab => \REG|ALT_INV_registers[11][26]~q\,
	datac => \REG|ALT_INV_registers[9][26]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[10][26]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux5~5_combout\);

-- Location: FF_X72_Y11_N44
\REG|registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][26]~q\);

-- Location: FF_X72_Y11_N31
\REG|registers[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][26]~q\);

-- Location: FF_X65_Y14_N2
\REG|registers[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][26]~q\);

-- Location: FF_X68_Y14_N5
\REG|registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][26]~q\);

-- Location: MLABCELL_X65_Y14_N21
\REG|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~6_combout\ = ( \REG|registers[12][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[13][26]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[15][26]~q\))) ) ) ) # ( !\REG|registers[12][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|registers[13][26]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[15][26]~q\))) ) ) ) # ( \REG|registers[12][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[14][26]~q\) ) ) ) # ( !\REG|registers[12][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[14][26]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][26]~q\,
	datab => \REG|ALT_INV_registers[14][26]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[15][26]~q\,
	datae => \REG|ALT_INV_registers[12][26]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux5~6_combout\);

-- Location: FF_X67_Y14_N44
\REG|registers[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][26]~q\);

-- Location: FF_X68_Y18_N14
\REG|registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][26]~q\);

-- Location: LABCELL_X68_Y18_N30
\REG|registers[2][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[2][26]~feeder_combout\ = ( \ALU|ALU_Result[26]~124_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[26]~124_combout\,
	combout => \REG|registers[2][26]~feeder_combout\);

-- Location: FF_X68_Y18_N32
\REG|registers[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[2][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][26]~q\);

-- Location: FF_X67_Y14_N50
\REG|registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][26]~q\);

-- Location: LABCELL_X68_Y18_N3
\REG|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][26]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][26]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][26]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][26]~q\,
	datab => \REG|ALT_INV_registers[1][26]~q\,
	datac => \REG|ALT_INV_registers[2][26]~q\,
	datad => \REG|ALT_INV_registers[0][26]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux5~8_combout\);

-- Location: MLABCELL_X65_Y14_N54
\REG|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~9_combout\ = ( \REG|Mux5~6_combout\ & ( \REG|Mux5~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|Mux5~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\REG|Mux5~7_combout\))) ) ) ) # ( !\REG|Mux5~6_combout\ & ( \REG|Mux5~8_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|Mux5~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux5~7_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( \REG|Mux5~6_combout\ & ( !\REG|Mux5~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- \REG|Mux5~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\REG|Mux5~7_combout\))) ) ) ) # ( !\REG|Mux5~6_combout\ & ( !\REG|Mux5~8_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & \REG|Mux5~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux5~7_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REG|ALT_INV_Mux5~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_Mux5~5_combout\,
	datae => \REG|ALT_INV_Mux5~6_combout\,
	dataf => \REG|ALT_INV_Mux5~8_combout\,
	combout => \REG|Mux5~9_combout\);

-- Location: MLABCELL_X65_Y14_N24
\REG|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~10_combout\ = ( \REG|Mux5~4_combout\ & ( (\REG|Mux5~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux5~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux5~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux5~9_combout\,
	dataf => \REG|ALT_INV_Mux5~4_combout\,
	combout => \REG|Mux5~10_combout\);

-- Location: LABCELL_X68_Y17_N33
\ALU|ALU_Result[26]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~123_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( \REG|Mux5~10_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( \REG|Mux5~10_combout\ & ( 
-- \ALU|Equal73~0_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( !\REG|Mux5~10_combout\ & ( \ALU|Equal73~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal73~0_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \REG|ALT_INV_Mux5~10_combout\,
	combout => \ALU|ALU_Result[26]~123_combout\);

-- Location: LABCELL_X56_Y14_N45
\REG|registers[21][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[21][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[21][24]~feeder_combout\);

-- Location: FF_X56_Y14_N47
\REG|registers[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[21][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][24]~q\);

-- Location: FF_X56_Y14_N1
\REG|registers[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][24]~q\);

-- Location: LABCELL_X56_Y14_N51
\REG|registers[17][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[17][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[17][24]~feeder_combout\);

-- Location: FF_X56_Y14_N53
\REG|registers[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[17][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][24]~q\);

-- Location: LABCELL_X57_Y14_N30
\REG|registers[29][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[29][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[29][24]~feeder_combout\);

-- Location: FF_X57_Y14_N32
\REG|registers[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[29][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][24]~q\);

-- Location: LABCELL_X57_Y14_N12
\REG|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][24]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][24]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][24]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][24]~q\,
	datab => \REG|ALT_INV_registers[25][24]~q\,
	datac => \REG|ALT_INV_registers[17][24]~q\,
	datad => \REG|ALT_INV_registers[29][24]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux7~1_combout\);

-- Location: FF_X61_Y15_N8
\REG|registers[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][24]~q\);

-- Location: FF_X61_Y15_N32
\REG|registers[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][24]~q\);

-- Location: FF_X63_Y19_N58
\REG|registers[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][24]~q\);

-- Location: LABCELL_X64_Y17_N48
\REG|registers[19][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[19][24]~feeder_combout\);

-- Location: FF_X64_Y17_N49
\REG|registers[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][24]~q\);

-- Location: LABCELL_X61_Y15_N9
\REG|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~3_combout\ = ( \REG|registers[19][24]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[27][24]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[31][24]~q\)) ) ) ) # ( !\REG|registers[19][24]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[27][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[31][24]~q\)) ) ) ) # ( \REG|registers[19][24]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[23][24]~q\) ) ) ) # ( !\REG|registers[19][24]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- \REG|registers[23][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REG|ALT_INV_registers[31][24]~q\,
	datac => \REG|ALT_INV_registers[27][24]~q\,
	datad => \REG|ALT_INV_registers[23][24]~q\,
	datae => \REG|ALT_INV_registers[19][24]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux7~3_combout\);

-- Location: FF_X57_Y15_N35
\REG|registers[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][24]~q\);

-- Location: FF_X57_Y15_N55
\REG|registers[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][24]~q\);

-- Location: FF_X61_Y15_N5
\REG|registers[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][24]~q\);

-- Location: LABCELL_X57_Y15_N39
\REG|registers[16][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[16][24]~feeder_combout\);

-- Location: FF_X57_Y15_N41
\REG|registers[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][24]~q\);

-- Location: LABCELL_X60_Y15_N48
\REG|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[28][24]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[20][24]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[24][24]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[16][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][24]~q\,
	datab => \REG|ALT_INV_registers[28][24]~q\,
	datac => \REG|ALT_INV_registers[20][24]~q\,
	datad => \REG|ALT_INV_registers[16][24]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux7~0_combout\);

-- Location: LABCELL_X60_Y11_N36
\REG|registers[30][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[30][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[30][24]~feeder_combout\);

-- Location: FF_X60_Y11_N38
\REG|registers[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[30][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][24]~q\);

-- Location: FF_X60_Y11_N8
\REG|registers[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][24]~q\);

-- Location: FF_X62_Y11_N11
\REG|registers[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][24]~q\);

-- Location: LABCELL_X60_Y11_N27
\REG|registers[22][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[22][24]~feeder_combout\);

-- Location: FF_X60_Y11_N29
\REG|registers[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][24]~q\);

-- Location: LABCELL_X60_Y11_N33
\REG|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[30][24]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[22][24]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[26][24]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[18][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][24]~q\,
	datab => \REG|ALT_INV_registers[26][24]~q\,
	datac => \REG|ALT_INV_registers[18][24]~q\,
	datad => \REG|ALT_INV_registers[22][24]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux7~2_combout\);

-- Location: LABCELL_X61_Y15_N12
\REG|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~4_combout\ = ( \REG|Mux7~0_combout\ & ( \REG|Mux7~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux7~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux7~3_combout\)))) ) ) ) # ( !\REG|Mux7~0_combout\ & ( \REG|Mux7~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux7~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux7~3_combout\)))) ) ) ) # ( 
-- \REG|Mux7~0_combout\ & ( !\REG|Mux7~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux7~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) 
-- & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux7~3_combout\)))) ) ) ) # ( !\REG|Mux7~0_combout\ & ( !\REG|Mux7~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux7~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux7~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux7~1_combout\,
	datad => \REG|ALT_INV_Mux7~3_combout\,
	datae => \REG|ALT_INV_Mux7~0_combout\,
	dataf => \REG|ALT_INV_Mux7~2_combout\,
	combout => \REG|Mux7~4_combout\);

-- Location: LABCELL_X67_Y14_N3
\ALU|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~85_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux10~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux10~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~82\ ))
-- \ALU|Add1~86\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux10~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux10~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux10~4_combout\,
	datad => \REG|ALT_INV_Mux10~9_combout\,
	cin => \ALU|Add1~82\,
	sumout => \ALU|Add1~85_sumout\,
	cout => \ALU|Add1~86\);

-- Location: LABCELL_X67_Y14_N6
\ALU|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~89_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux9~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~86\ ))
-- \ALU|Add1~90\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux9~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) 
-- + ( \ALU|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux9~4_combout\,
	datad => \REG|ALT_INV_Mux9~9_combout\,
	cin => \ALU|Add1~86\,
	sumout => \ALU|Add1~89_sumout\,
	cout => \ALU|Add1~90\);

-- Location: LABCELL_X67_Y14_N9
\ALU|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~93_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux8~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux8~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~90\ ))
-- \ALU|Add1~94\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux8~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux8~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) 
-- + ( \ALU|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux8~4_combout\,
	datad => \REG|ALT_INV_Mux8~9_combout\,
	cin => \ALU|Add1~90\,
	sumout => \ALU|Add1~93_sumout\,
	cout => \ALU|Add1~94\);

-- Location: LABCELL_X67_Y14_N12
\ALU|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~97_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux7~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~94\ ))
-- \ALU|Add1~98\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux7~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) 
-- + ( \ALU|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux7~4_combout\,
	datad => \REG|ALT_INV_Mux7~9_combout\,
	cin => \ALU|Add1~94\,
	sumout => \ALU|Add1~97_sumout\,
	cout => \ALU|Add1~98\);

-- Location: LABCELL_X67_Y14_N15
\ALU|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~101_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~98\ ))
-- \ALU|Add1~102\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux6~4_combout\,
	datad => \REG|ALT_INV_Mux6~9_combout\,
	cin => \ALU|Add1~98\,
	sumout => \ALU|Add1~101_sumout\,
	cout => \ALU|Add1~102\);

-- Location: LABCELL_X67_Y14_N18
\ALU|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~105_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux5~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux5~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~102\ ))
-- \ALU|Add1~106\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux5~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux5~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux5~4_combout\,
	datad => \REG|ALT_INV_Mux5~9_combout\,
	cin => \ALU|Add1~102\,
	sumout => \ALU|Add1~105_sumout\,
	cout => \ALU|Add1~106\);

-- Location: LABCELL_X61_Y14_N57
\ALU|ALU_Result[26]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~114_combout\ = ( \REG|Mux1~9_combout\ & ( (\ALU|ALU_ResultSig~159_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux1~4_combout\))) ) ) # ( !\REG|Mux1~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux1~4_combout\ & \ALU|ALU_ResultSig~159_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000010110000101100000001000000010000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux1~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datae => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_Result[26]~114_combout\);

-- Location: LABCELL_X61_Y14_N27
\ALU|ALU_Result[26]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~115_combout\ = ( !\ALU|ALU_ResultSig~159_combout\ & ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & ((\REG|Mux0~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~159_combout\ & ( !\REG|Mux0~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~61_combout\ & \REG|Mux0~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000000010011000100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datac => \REG|ALT_INV_Mux0~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_Result[26]~115_combout\);

-- Location: LABCELL_X61_Y14_N0
\ALU|ALU_Result[26]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~116_combout\ = ( \ALU|ALU_Result[26]~115_combout\ & ( \REG|Mux2~10_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & !\REG|Mux3~10_combout\) ) ) ) # ( !\ALU|ALU_Result[26]~115_combout\ & ( \REG|Mux2~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~70_combout\ & (((!\ALU|ALU_ResultSig~158_combout\ & !\ALU|ALU_Result[26]~114_combout\)))) # (\ALU|ALU_ResultSig~70_combout\ & (!\REG|Mux3~10_combout\)) ) ) ) # ( \ALU|ALU_Result[26]~115_combout\ & ( !\REG|Mux2~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~70_combout\ & ((\ALU|ALU_ResultSig~158_combout\))) # (\ALU|ALU_ResultSig~70_combout\ & (!\REG|Mux3~10_combout\)) ) ) ) # ( !\ALU|ALU_Result[26]~115_combout\ & ( !\REG|Mux2~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & 
-- (((!\ALU|ALU_Result[26]~114_combout\) # (\ALU|ALU_ResultSig~158_combout\)))) # (\ALU|ALU_ResultSig~70_combout\ & (!\REG|Mux3~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001001110010011100100111011100100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \REG|ALT_INV_Mux3~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datad => \ALU|ALT_INV_ALU_Result[26]~114_combout\,
	datae => \ALU|ALT_INV_ALU_Result[26]~115_combout\,
	dataf => \REG|ALT_INV_Mux2~10_combout\,
	combout => \ALU|ALU_Result[26]~116_combout\);

-- Location: LABCELL_X68_Y15_N36
\ALU|ALU_Result[26]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~117_combout\ = ( \REG|Mux9~4_combout\ & ( (\ALU|Equal73~4_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~9_combout\))) ) ) # ( !\REG|Mux9~4_combout\ & ( (\REG|Mux9~9_combout\ & 
-- (\ALU|Equal73~4_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux9~9_combout\,
	datac => \ALU|ALT_INV_Equal73~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux9~4_combout\,
	combout => \ALU|ALU_Result[26]~117_combout\);

-- Location: LABCELL_X62_Y17_N27
\ALU|ALU_Result[26]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~118_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( !\ALU|Equal73~4_combout\ & ( (!\ALU|ALU_ResultSig~1_combout\ & \ALU|Equal73~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \ALU|ALT_INV_Equal73~3_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \ALU|ALT_INV_Equal73~4_combout\,
	combout => \ALU|ALU_Result[26]~118_combout\);

-- Location: LABCELL_X71_Y14_N57
\ALU|ALU_Result[26]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~119_combout\ = ( \REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~560_combout\ & (!\ALU|Equal73~4_combout\ & ((\REG|Mux5~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux5~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~560_combout\ & (!\ALU|Equal73~4_combout\ & \REG|Mux5~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~560_combout\,
	datac => \ALU|ALT_INV_Equal73~4_combout\,
	datad => \REG|ALT_INV_Mux5~9_combout\,
	dataf => \REG|ALT_INV_Mux5~4_combout\,
	combout => \ALU|ALU_Result[26]~119_combout\);

-- Location: MLABCELL_X65_Y14_N42
\ALU|ALU_Result[26]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~121_combout\ = ( \ALU|ALU_Result[26]~118_combout\ & ( \ALU|ALU_Result[26]~119_combout\ & ( (\ALU|ALU_Result[26]~120_combout\ & ((!\REG|Mux5~10_combout\) # (!\ALU|ALU_ResultSig~66_combout\))) ) ) ) # ( !\ALU|ALU_Result[26]~118_combout\ 
-- & ( \ALU|ALU_Result[26]~119_combout\ & ( (\ALU|ALU_Result[26]~120_combout\ & ((!\REG|Mux5~10_combout\) # (!\ALU|ALU_ResultSig~66_combout\))) ) ) ) # ( \ALU|ALU_Result[26]~118_combout\ & ( !\ALU|ALU_Result[26]~119_combout\ & ( 
-- (!\ALU|ALU_ResultSig~66_combout\ & (((\REG|Mux5~10_combout\ & !\ALU|ALU_Result[26]~117_combout\)) # (\ALU|ALU_Result[26]~120_combout\))) # (\ALU|ALU_ResultSig~66_combout\ & (!\REG|Mux5~10_combout\)) ) ) ) # ( !\ALU|ALU_Result[26]~118_combout\ & ( 
-- !\ALU|ALU_Result[26]~119_combout\ & ( (!\ALU|ALU_ResultSig~66_combout\ & (((!\ALU|ALU_Result[26]~117_combout\) # (\ALU|ALU_Result[26]~120_combout\)))) # (\ALU|ALU_ResultSig~66_combout\ & (!\REG|Mux5~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001110101010011100111010101000110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux5~10_combout\,
	datab => \ALU|ALT_INV_ALU_Result[26]~120_combout\,
	datac => \ALU|ALT_INV_ALU_Result[26]~117_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datae => \ALU|ALT_INV_ALU_Result[26]~118_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[26]~119_combout\,
	combout => \ALU|ALU_Result[26]~121_combout\);

-- Location: LABCELL_X61_Y14_N18
\ALU|ALU_Result[26]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~122_combout\ = ( \ALU|ALU_Result[26]~116_combout\ & ( \ALU|ALU_Result[26]~121_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & (!\ALU|ALU_ResultSig~66_combout\ & (\ALU|ALU_ResultSig~68_combout\ & \REG|Mux4~10_combout\))) ) ) ) # ( 
-- !\ALU|ALU_Result[26]~116_combout\ & ( \ALU|ALU_Result[26]~121_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & (!\ALU|ALU_ResultSig~66_combout\ & ((!\ALU|ALU_ResultSig~68_combout\) # (\REG|Mux4~10_combout\)))) ) ) ) # ( \ALU|ALU_Result[26]~116_combout\ & ( 
-- !\ALU|ALU_Result[26]~121_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) ) ) # ( !\ALU|ALU_Result[26]~116_combout\ & ( !\ALU|ALU_Result[26]~121_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000000010001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux4~10_combout\,
	datae => \ALU|ALT_INV_ALU_Result[26]~116_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[26]~121_combout\,
	combout => \ALU|ALU_Result[26]~122_combout\);

-- Location: FF_X72_Y18_N52
\REG|registers[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][18]~q\);

-- Location: FF_X75_Y18_N40
\REG|registers[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][18]~q\);

-- Location: LABCELL_X75_Y18_N30
\REG|registers[20][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[20][18]~feeder_combout\ = ( \ALU|ALU_Result[18]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[18]~77_combout\,
	combout => \REG|registers[20][18]~feeder_combout\);

-- Location: FF_X75_Y18_N32
\REG|registers[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[20][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][18]~q\);

-- Location: FF_X72_Y18_N56
\REG|registers[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][18]~q\);

-- Location: LABCELL_X73_Y18_N48
\REG|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[28][18]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[20][18]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[24][18]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[16][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][18]~q\,
	datab => \REG|ALT_INV_registers[24][18]~q\,
	datac => \REG|ALT_INV_registers[20][18]~q\,
	datad => \REG|ALT_INV_registers[28][18]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux13~0_combout\);

-- Location: FF_X72_Y16_N29
\REG|registers[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][18]~q\);

-- Location: FF_X75_Y13_N31
\REG|registers[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][18]~q\);

-- Location: FF_X72_Y16_N32
\REG|registers[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][18]~q\);

-- Location: FF_X72_Y16_N56
\REG|registers[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][18]~q\);

-- Location: MLABCELL_X72_Y16_N33
\REG|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][18]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][18]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][18]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][18]~q\,
	datab => \REG|ALT_INV_registers[27][18]~q\,
	datac => \REG|ALT_INV_registers[19][18]~q\,
	datad => \REG|ALT_INV_registers[31][18]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux13~3_combout\);

-- Location: FF_X74_Y16_N29
\REG|registers[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][18]~q\);

-- Location: FF_X74_Y16_N19
\REG|registers[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][18]~q\);

-- Location: LABCELL_X74_Y18_N30
\REG|registers[18][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][18]~feeder_combout\ = ( \ALU|ALU_Result[18]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[18]~77_combout\,
	combout => \REG|registers[18][18]~feeder_combout\);

-- Location: FF_X74_Y18_N32
\REG|registers[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][18]~q\);

-- Location: FF_X74_Y16_N59
\REG|registers[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][18]~q\);

-- Location: LABCELL_X74_Y16_N24
\REG|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][18]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][18]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][18]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][18]~q\,
	datab => \REG|ALT_INV_registers[26][18]~q\,
	datac => \REG|ALT_INV_registers[18][18]~q\,
	datad => \REG|ALT_INV_registers[22][18]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux13~2_combout\);

-- Location: FF_X72_Y15_N28
\REG|registers[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][18]~q\);

-- Location: FF_X71_Y17_N44
\REG|registers[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][18]~q\);

-- Location: FF_X72_Y15_N10
\REG|registers[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][18]~q\);

-- Location: FF_X71_Y17_N26
\REG|registers[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][18]~q\);

-- Location: LABCELL_X71_Y17_N9
\REG|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][18]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][18]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][18]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][18]~q\,
	datab => \REG|ALT_INV_registers[25][18]~q\,
	datac => \REG|ALT_INV_registers[21][18]~q\,
	datad => \REG|ALT_INV_registers[29][18]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux13~1_combout\);

-- Location: MLABCELL_X72_Y16_N45
\REG|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~4_combout\ = ( \REG|Mux13~2_combout\ & ( \REG|Mux13~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|Mux13~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|Mux13~3_combout\)))) ) ) ) # ( !\REG|Mux13~2_combout\ & ( \REG|Mux13~1_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux13~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|Mux13~3_combout\)))) ) ) ) # ( \REG|Mux13~2_combout\ & ( !\REG|Mux13~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|Mux13~0_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux13~3_combout\)))) ) ) ) # ( !\REG|Mux13~2_combout\ & ( 
-- !\REG|Mux13~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux13~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux13~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_Mux13~0_combout\,
	datad => \REG|ALT_INV_Mux13~3_combout\,
	datae => \REG|ALT_INV_Mux13~2_combout\,
	dataf => \REG|ALT_INV_Mux13~1_combout\,
	combout => \REG|Mux13~4_combout\);

-- Location: MLABCELL_X72_Y17_N54
\ALU|ALU_Result[17]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~62_combout\ = ( \ALU|ALU_ResultSig~61_combout\ & ( \REG|Mux9~4_combout\ & ( (\REG|Mux9~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~61_combout\ & ( !\REG|Mux9~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux9~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux9~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	dataf => \REG|ALT_INV_Mux9~4_combout\,
	combout => \ALU|ALU_Result[17]~62_combout\);

-- Location: LABCELL_X67_Y19_N51
\ALU|ALU_ResultSig~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~63_combout\ = ( \ALU|Equal73~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal68~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal68~6_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~63_combout\);

-- Location: MLABCELL_X72_Y17_N45
\ALU|ALU_Result[17]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~64_combout\ = ( \REG|Mux7~4_combout\ & ( \REG|Mux7~9_combout\ & ( \ALU|ALU_ResultSig~63_combout\ ) ) ) # ( !\REG|Mux7~4_combout\ & ( \REG|Mux7~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~63_combout\) ) ) ) # ( \REG|Mux7~4_combout\ & ( !\REG|Mux7~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~63_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000101010100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datae => \REG|ALT_INV_Mux7~4_combout\,
	dataf => \REG|ALT_INV_Mux7~9_combout\,
	combout => \ALU|ALU_Result[17]~64_combout\);

-- Location: LABCELL_X71_Y13_N24
\ALU|ALU_ResultSig~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~56_combout\ = ( !\ALU|Equal68~6_combout\ & ( \ALU|Equal68~7_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal68~6_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~56_combout\);

-- Location: MLABCELL_X65_Y10_N12
\ALU|ALU_ResultSig~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~54_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~54_combout\);

-- Location: LABCELL_X62_Y13_N3
\ALU|ALU_Result[17]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~65_combout\ = ( \ALU|ALU_ResultSig~54_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux6~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux6~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	combout => \ALU|ALU_Result[17]~65_combout\);

-- Location: MLABCELL_X72_Y17_N24
\ALU|ALU_Result[17]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~63_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~62_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~62_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux8~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000001010101010100000000010100000000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux8~9_combout\,
	datae => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_Result[17]~63_combout\);

-- Location: MLABCELL_X72_Y17_N36
\ALU|ALU_Result[17]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~66_combout\ = ( !\ALU|ALU_Result[17]~65_combout\ & ( !\ALU|ALU_Result[17]~63_combout\ & ( (!\ALU|ALU_Result[17]~62_combout\ & (!\ALU|ALU_Result[17]~64_combout\ & ((!\REG|Mux5~10_combout\) # (!\ALU|ALU_ResultSig~56_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[17]~62_combout\,
	datab => \ALU|ALT_INV_ALU_Result[17]~64_combout\,
	datac => \REG|ALT_INV_Mux5~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	datae => \ALU|ALT_INV_ALU_Result[17]~65_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[17]~63_combout\,
	combout => \ALU|ALU_Result[17]~66_combout\);

-- Location: LABCELL_X68_Y14_N51
\ALU|ALU_ResultSig~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~72_combout\ = ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~8_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal68~8_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~72_combout\);

-- Location: LABCELL_X67_Y17_N9
\ALU|ALU_Result[17]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~69_combout\ = ( \REG|Mux11~9_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux11~4_combout\))) ) ) # ( !\REG|Mux11~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~4_combout\ & \ALU|ALU_ResultSig~72_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux11~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	dataf => \REG|ALT_INV_Mux11~9_combout\,
	combout => \ALU|ALU_Result[17]~69_combout\);

-- Location: LABCELL_X67_Y17_N42
\ALU|ALU_Result[17]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~68_combout\ = ( \REG|Mux12~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux12~4_combout\))) ) ) # ( !\REG|Mux12~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux12~4_combout\ & \ALU|ALU_ResultSig~70_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux12~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	dataf => \REG|ALT_INV_Mux12~9_combout\,
	combout => \ALU|ALU_Result[17]~68_combout\);

-- Location: FF_X75_Y17_N35
\REG|registers[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][17]~q\);

-- Location: FF_X75_Y17_N44
\REG|registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][17]~q\);

-- Location: FF_X75_Y17_N14
\REG|registers[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][17]~q\);

-- Location: LABCELL_X75_Y18_N24
\REG|registers[4][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][17]~feeder_combout\ = ( \ALU|ALU_Result[17]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[17]~74_combout\,
	combout => \REG|registers[4][17]~feeder_combout\);

-- Location: FF_X75_Y18_N26
\REG|registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][17]~q\);

-- Location: LABCELL_X75_Y17_N30
\REG|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~7_combout\ = ( \REG|registers[4][17]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[6][17]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[7][17]~q\)) ) ) ) # ( !\REG|registers[4][17]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REG|registers[6][17]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[7][17]~q\)) ) ) ) # ( \REG|registers[4][17]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[5][17]~q\) ) ) ) # ( !\REG|registers[4][17]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[5][17]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][17]~q\,
	datab => \REG|ALT_INV_registers[5][17]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[6][17]~q\,
	datae => \REG|ALT_INV_registers[4][17]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux14~7_combout\);

-- Location: FF_X74_Y17_N56
\REG|registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][17]~q\);

-- Location: FF_X74_Y17_N47
\REG|registers[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][17]~q\);

-- Location: FF_X74_Y17_N38
\REG|registers[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][17]~q\);

-- Location: LABCELL_X73_Y19_N18
\REG|registers[8][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][17]~feeder_combout\ = ( \ALU|ALU_Result[17]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[17]~74_combout\,
	combout => \REG|registers[8][17]~feeder_combout\);

-- Location: FF_X73_Y19_N20
\REG|registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][17]~q\);

-- Location: LABCELL_X74_Y17_N42
\REG|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[11][17]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][17]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[9][17]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][17]~q\,
	datab => \REG|ALT_INV_registers[11][17]~q\,
	datac => \REG|ALT_INV_registers[10][17]~q\,
	datad => \REG|ALT_INV_registers[8][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux14~5_combout\);

-- Location: FF_X73_Y18_N29
\REG|registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][17]~q\);

-- Location: FF_X70_Y18_N34
\REG|registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][17]~q\);

-- Location: FF_X73_Y18_N56
\REG|registers[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][17]~q\);

-- Location: FF_X73_Y18_N8
\REG|registers[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][17]~q\);

-- Location: LABCELL_X73_Y18_N42
\REG|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][17]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][17]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][17]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][17]~q\,
	datab => \REG|ALT_INV_registers[12][17]~q\,
	datac => \REG|ALT_INV_registers[14][17]~q\,
	datad => \REG|ALT_INV_registers[15][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux14~6_combout\);

-- Location: FF_X71_Y20_N53
\REG|registers[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][17]~q\);

-- Location: FF_X71_Y20_N55
\REG|registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][17]~q\);

-- Location: FF_X72_Y17_N2
\REG|registers[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][17]~q\);

-- Location: LABCELL_X71_Y20_N30
\REG|registers[0][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][17]~feeder_combout\ = ( \ALU|ALU_Result[17]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[17]~74_combout\,
	combout => \REG|registers[0][17]~feeder_combout\);

-- Location: FF_X71_Y20_N32
\REG|registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][17]~q\);

-- Location: LABCELL_X71_Y20_N42
\REG|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][17]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][17]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][17]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][17]~q\,
	datab => \REG|ALT_INV_registers[1][17]~q\,
	datac => \REG|ALT_INV_registers[3][17]~q\,
	datad => \REG|ALT_INV_registers[0][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux14~8_combout\);

-- Location: LABCELL_X74_Y17_N18
\REG|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~9_combout\ = ( \REG|Mux14~6_combout\ & ( \REG|Mux14~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|Mux14~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux14~5_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( !\REG|Mux14~6_combout\ & ( \REG|Mux14~8_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|Mux14~7_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & \REG|Mux14~5_combout\)))) ) ) ) # ( \REG|Mux14~6_combout\ & ( !\REG|Mux14~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux14~7_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux14~5_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( !\REG|Mux14~6_combout\ & ( 
-- !\REG|Mux14~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux14~7_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & \REG|Mux14~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux14~7_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_Mux14~5_combout\,
	datae => \REG|ALT_INV_Mux14~6_combout\,
	dataf => \REG|ALT_INV_Mux14~8_combout\,
	combout => \REG|Mux14~9_combout\);

-- Location: LABCELL_X67_Y17_N3
\ALU|ALU_Result[17]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~67_combout\ = ( \REG|Mux14~9_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux14~4_combout\))) ) ) # ( !\REG|Mux14~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~66_combout\ & \REG|Mux14~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100100011001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datac => \REG|ALT_INV_Mux14~4_combout\,
	dataf => \REG|ALT_INV_Mux14~9_combout\,
	combout => \ALU|ALU_Result[17]~67_combout\);

-- Location: LABCELL_X68_Y14_N54
\ALU|ALU_ResultSig~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~73_combout\ = ( !\ALU|Equal68~8_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal68~6_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~6_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~8_combout\,
	combout => \ALU|ALU_ResultSig~73_combout\);

-- Location: LABCELL_X67_Y17_N6
\ALU|ALU_Result[17]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~70_combout\ = ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((\REG|Mux10~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux10~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~73_combout\ & \REG|Mux10~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datad => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_Result[17]~70_combout\);

-- Location: LABCELL_X67_Y17_N24
\ALU|ALU_Result[17]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~71_combout\ = ( !\ALU|ALU_Result[17]~67_combout\ & ( !\ALU|ALU_Result[17]~70_combout\ & ( (!\ALU|ALU_Result[17]~69_combout\ & (!\ALU|ALU_Result[17]~68_combout\ & ((!\ALU|ALU_ResultSig~68_combout\) # (!\REG|Mux13~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datab => \ALU|ALT_INV_ALU_Result[17]~69_combout\,
	datac => \REG|ALT_INV_Mux13~10_combout\,
	datad => \ALU|ALT_INV_ALU_Result[17]~68_combout\,
	datae => \ALU|ALT_INV_ALU_Result[17]~67_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[17]~70_combout\,
	combout => \ALU|ALU_Result[17]~71_combout\);

-- Location: LABCELL_X71_Y14_N42
\ALU|ALU_ResultSig~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~307_combout\ = ( \ALU|Equal68~7_combout\ & ( (\ALU|Equal73~2_combout\ & ((\ALU|Equal68~3_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) ) # ( !\ALU|Equal68~7_combout\ & ( (\ALU|Equal73~2_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal68~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal68~3_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~307_combout\);

-- Location: LABCELL_X66_Y11_N45
\ALU|ALU_ResultSig~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~50_combout\ = ( \ALU|Equal68~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~50_combout\);

-- Location: LABCELL_X71_Y14_N48
\ALU|ALU_Result[17]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~57_combout\ = ( \ALU|ALU_ResultSig~50_combout\ & ( \REG|Mux0~4_combout\ & ( (!\ALU|ALU_ResultSig~307_combout\ & ((\REG|Mux0~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~50_combout\ & ( !\REG|Mux0~4_combout\ & ( (!\ALU|ALU_ResultSig~307_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux0~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100000000000000000000000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~307_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux0~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_Result[17]~57_combout\);

-- Location: LABCELL_X71_Y14_N45
\ALU|ALU_ResultSig~527\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~527_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ALU|Equal68~3_combout\ & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal68~3_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~527_combout\);

-- Location: LABCELL_X70_Y14_N39
\ALU|ALU_ResultSig~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~300_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & \ALU|Equal68~6_combout\) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & 
-- (((\ALU|Equal68~6_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) # (\ALU|Equal68~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010101000001010001010100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ALU|ALT_INV_Equal68~6_combout\,
	datac => \ALU|ALT_INV_Equal68~7_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~300_combout\);

-- Location: LABCELL_X70_Y10_N42
\ALU|ALU_ResultSig~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~150_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~150_combout\);

-- Location: MLABCELL_X65_Y13_N27
\ALU|ALU_ResultSig~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~48_combout\ = ( \ALU|Equal68~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~48_combout\);

-- Location: LABCELL_X68_Y14_N57
\ALU|ALU_ResultSig~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~142_combout\ = ( \ALU|Equal68~2_combout\ & ( (\ALU|Equal73~2_combout\ & \ALU|Equal68~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ALU|ALT_INV_Equal68~7_combout\,
	dataf => \ALU|ALT_INV_Equal68~2_combout\,
	combout => \ALU|ALU_ResultSig~142_combout\);

-- Location: LABCELL_X71_Y14_N6
\ALU|ALU_Result[17]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~60_combout\ = ( \REG|Mux2~10_combout\ & ( \REG|Mux3~10_combout\ & ( (!\ALU|ALU_ResultSig~150_combout\ & (((\ALU|ALU_ResultSig~142_combout\) # (\ALU|ALU_ResultSig~48_combout\)))) # (\ALU|ALU_ResultSig~150_combout\ & 
-- (\REG|Mux4~10_combout\)) ) ) ) # ( !\REG|Mux2~10_combout\ & ( \REG|Mux3~10_combout\ & ( (!\ALU|ALU_ResultSig~150_combout\ & ((\ALU|ALU_ResultSig~142_combout\))) # (\ALU|ALU_ResultSig~150_combout\ & (\REG|Mux4~10_combout\)) ) ) ) # ( \REG|Mux2~10_combout\ 
-- & ( !\REG|Mux3~10_combout\ & ( (!\ALU|ALU_ResultSig~150_combout\ & (((\ALU|ALU_ResultSig~48_combout\ & !\ALU|ALU_ResultSig~142_combout\)))) # (\ALU|ALU_ResultSig~150_combout\ & (\REG|Mux4~10_combout\)) ) ) ) # ( !\REG|Mux2~10_combout\ & ( 
-- !\REG|Mux3~10_combout\ & ( (\ALU|ALU_ResultSig~150_combout\ & \REG|Mux4~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001000100010001101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	datab => \REG|ALT_INV_Mux4~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datae => \REG|ALT_INV_Mux2~10_combout\,
	dataf => \REG|ALT_INV_Mux3~10_combout\,
	combout => \ALU|ALU_Result[17]~60_combout\);

-- Location: LABCELL_X71_Y14_N54
\ALU|ALU_Result[17]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~58_combout\ = ( \REG|Mux14~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~560_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((!\REG|Mux14~4_combout\ & 
-- ((\ALU|ALU_ResultSig~559_combout\))) # (\REG|Mux14~4_combout\ & (\ALU|ALU_ResultSig~560_combout\)))) ) ) # ( !\REG|Mux14~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (((\ALU|ALU_ResultSig~559_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((!\REG|Mux14~4_combout\ & ((\ALU|ALU_ResultSig~559_combout\))) # (\REG|Mux14~4_combout\ & (\ALU|ALU_ResultSig~560_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111011000000011111101100100011011100110010001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~560_combout\,
	datac => \REG|ALT_INV_Mux14~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~559_combout\,
	dataf => \REG|ALT_INV_Mux14~9_combout\,
	combout => \ALU|ALU_Result[17]~58_combout\);

-- Location: LABCELL_X71_Y14_N12
\ALU|ALU_Result[17]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~141_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010101000001010001010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ALU_Result[17]~141_combout\);

-- Location: LABCELL_X73_Y13_N12
\ALU|ALU_ResultSig~521\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~521_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|ALU_ResultSig~72_combout\ & \REG|Mux14~4_combout\) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|ALU_ResultSig~72_combout\ & 
-- \REG|Mux14~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000011001100000011000000110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datac => \REG|ALT_INV_Mux14~9_combout\,
	datad => \REG|ALT_INV_Mux14~4_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_ResultSig~521_combout\);

-- Location: MLABCELL_X72_Y11_N45
\ALU|ALU_ResultSig~523\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~523_combout\ = ( \ALU|Equal68~8_combout\ & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111101000000000000000000000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ALU|ALT_INV_Equal68~8_combout\,
	combout => \ALU|ALU_ResultSig~523_combout\);

-- Location: FF_X74_Y14_N14
\REG|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][15]~q\);

-- Location: FF_X74_Y14_N44
\REG|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][15]~q\);

-- Location: FF_X74_Y14_N29
\REG|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][15]~q\);

-- Location: LABCELL_X73_Y15_N3
\REG|registers[3][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[3][15]~feeder_combout\ = ( \ALU|ALU_Result[15]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[15]~53_combout\,
	combout => \REG|registers[3][15]~feeder_combout\);

-- Location: FF_X73_Y15_N5
\REG|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[3][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][15]~q\);

-- Location: LABCELL_X74_Y14_N15
\REG|Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~8_combout\ = ( \REG|registers[3][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[2][15]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REG|registers[3][15]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|registers[2][15]~q\) ) ) ) # ( \REG|registers[3][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[0][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[1][15]~q\)) ) ) ) # ( !\REG|registers[3][15]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[0][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[1][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REG|ALT_INV_registers[2][15]~q\,
	datac => \REG|ALT_INV_registers[1][15]~q\,
	datad => \REG|ALT_INV_registers[0][15]~q\,
	datae => \REG|ALT_INV_registers[3][15]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux16~8_combout\);

-- Location: FF_X74_Y17_N50
\REG|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][15]~q\);

-- Location: FF_X74_Y18_N56
\REG|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][15]~q\);

-- Location: FF_X74_Y17_N35
\REG|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][15]~q\);

-- Location: FF_X74_Y17_N23
\REG|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][15]~q\);

-- Location: LABCELL_X74_Y17_N57
\REG|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~5_combout\ = ( \REG|registers[11][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[10][15]~q\) ) ) ) # ( !\REG|registers[11][15]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[10][15]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REG|registers[11][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][15]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[9][15]~q\))) ) ) ) # ( !\REG|registers[11][15]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][15]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[9][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[10][15]~q\,
	datab => \REG|ALT_INV_registers[8][15]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[9][15]~q\,
	datae => \REG|ALT_INV_registers[11][15]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux16~5_combout\);

-- Location: FF_X72_Y19_N20
\REG|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][15]~q\);

-- Location: FF_X72_Y19_N49
\REG|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][15]~q\);

-- Location: LABCELL_X73_Y20_N39
\REG|registers[5][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][15]~feeder_combout\ = ( \ALU|ALU_Result[15]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[15]~53_combout\,
	combout => \REG|registers[5][15]~feeder_combout\);

-- Location: FF_X73_Y20_N41
\REG|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][15]~q\);

-- Location: FF_X72_Y19_N56
\REG|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][15]~q\);

-- Location: MLABCELL_X72_Y19_N57
\REG|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][15]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][15]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][15]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[6][15]~q\,
	datab => \REG|ALT_INV_registers[4][15]~q\,
	datac => \REG|ALT_INV_registers[5][15]~q\,
	datad => \REG|ALT_INV_registers[7][15]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux16~7_combout\);

-- Location: MLABCELL_X72_Y9_N54
\REG|registers[15][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[15][15]~feeder_combout\ = ( \ALU|ALU_Result[15]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[15]~53_combout\,
	combout => \REG|registers[15][15]~feeder_combout\);

-- Location: FF_X72_Y9_N56
\REG|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[15][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][15]~q\);

-- Location: FF_X72_Y9_N32
\REG|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][15]~q\);

-- Location: FF_X72_Y13_N55
\REG|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][15]~q\);

-- Location: FF_X73_Y18_N40
\REG|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][15]~q\);

-- Location: MLABCELL_X72_Y9_N12
\REG|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[15][15]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[12][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|registers[14][15]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[13][15]~q\ & ( (\REG|registers[15][15]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[13][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[12][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|registers[14][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][15]~q\,
	datab => \REG|ALT_INV_registers[14][15]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[12][15]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[13][15]~q\,
	combout => \REG|Mux16~6_combout\);

-- Location: LABCELL_X71_Y15_N12
\REG|Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~9_combout\ = ( \REG|Mux16~7_combout\ & ( \REG|Mux16~6_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux16~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux16~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REG|Mux16~7_combout\ & ( \REG|Mux16~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REG|Mux16~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux16~5_combout\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( 
-- \REG|Mux16~7_combout\ & ( !\REG|Mux16~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux16~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) 
-- & ((\REG|Mux16~5_combout\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( !\REG|Mux16~7_combout\ & ( !\REG|Mux16~6_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux16~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux16~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REG|ALT_INV_Mux16~8_combout\,
	datac => \REG|ALT_INV_Mux16~5_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_Mux16~7_combout\,
	dataf => \REG|ALT_INV_Mux16~6_combout\,
	combout => \REG|Mux16~9_combout\);

-- Location: LABCELL_X71_Y15_N24
\REG|Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~10_combout\ = ( \REG|Mux16~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux16~4_combout\) ) ) # ( !\REG|Mux16~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux16~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux16~4_combout\,
	dataf => \REG|ALT_INV_Mux16~9_combout\,
	combout => \REG|Mux16~10_combout\);

-- Location: LABCELL_X70_Y17_N24
\REG|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~10_combout\ = ( \REG|Mux14~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux14~4_combout\) ) ) # ( !\REG|Mux14~9_combout\ & ( (\REG|Mux14~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux14~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux14~9_combout\,
	combout => \REG|Mux14~10_combout\);

-- Location: LABCELL_X62_Y17_N36
\ALU|ALU_ResultSig~558\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~558_combout\ = ( \REG|Mux15~10_combout\ & ( ((\REG|Mux14~10_combout\ & \ALU|ALU_ResultSig~68_combout\)) # (\ALU|ALU_ResultSig~66_combout\) ) ) # ( !\REG|Mux15~10_combout\ & ( (\REG|Mux14~10_combout\ & \ALU|ALU_ResultSig~68_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datac => \REG|ALT_INV_Mux14~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	dataf => \REG|ALT_INV_Mux15~10_combout\,
	combout => \ALU|ALU_ResultSig~558_combout\);

-- Location: LABCELL_X68_Y14_N9
\ALU|ALU_ResultSig~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~155_combout\ = ( \ALU|Equal68~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (!\ALU|Equal68~8_combout\ & \ALU|Equal73~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~8_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~6_combout\,
	combout => \ALU|ALU_ResultSig~155_combout\);

-- Location: MLABCELL_X65_Y15_N18
\ALU|ALU_ResultSig~555\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~555_combout\ = ( \REG|Mux7~4_combout\ & ( \ALU|ALU_ResultSig~54_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & ((\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\REG|Mux7~4_combout\ & ( 
-- \ALU|ALU_ResultSig~54_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~9_combout\ & !\ALU|ALU_ResultSig~140_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux7~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datae => \REG|ALT_INV_Mux7~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	combout => \ALU|ALU_ResultSig~555_combout\);

-- Location: LABCELL_X63_Y16_N54
\ALU|ALU_ResultSig~554\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~554_combout\ = ( \REG|Mux8~9_combout\ & ( !\ALU|ALU_ResultSig~140_combout\ & ( (\ALU|ALU_ResultSig~63_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux8~4_combout\))) ) ) ) # ( !\REG|Mux8~9_combout\ & ( 
-- !\ALU|ALU_ResultSig~140_combout\ & ( (\REG|Mux8~4_combout\ & (\ALU|ALU_ResultSig~63_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001100010011000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux8~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	combout => \ALU|ALU_ResultSig~554_combout\);

-- Location: LABCELL_X63_Y15_N45
\ALU|ALU_ResultSig~556\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~556_combout\ = ( \REG|Mux11~10_combout\ & ( \REG|Mux13~10_combout\ & ( ((!\ALU|ALU_ResultSig~158_combout\ & (\ALU|ALU_ResultSig~159_combout\)) # (\ALU|ALU_ResultSig~158_combout\ & ((\REG|Mux12~10_combout\)))) # 
-- (\ALU|ALU_ResultSig~70_combout\) ) ) ) # ( !\REG|Mux11~10_combout\ & ( \REG|Mux13~10_combout\ & ( ((\ALU|ALU_ResultSig~158_combout\ & \REG|Mux12~10_combout\)) # (\ALU|ALU_ResultSig~70_combout\) ) ) ) # ( \REG|Mux11~10_combout\ & ( !\REG|Mux13~10_combout\ 
-- & ( (!\ALU|ALU_ResultSig~70_combout\ & ((!\ALU|ALU_ResultSig~158_combout\ & (\ALU|ALU_ResultSig~159_combout\)) # (\ALU|ALU_ResultSig~158_combout\ & ((\REG|Mux12~10_combout\))))) ) ) ) # ( !\REG|Mux11~10_combout\ & ( !\REG|Mux13~10_combout\ & ( 
-- (\ALU|ALU_ResultSig~158_combout\ & (\REG|Mux12~10_combout\ & !\ALU|ALU_ResultSig~70_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000001001110000000000000101111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datac => \REG|ALT_INV_Mux12~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datae => \REG|ALT_INV_Mux11~10_combout\,
	dataf => \REG|ALT_INV_Mux13~10_combout\,
	combout => \ALU|ALU_ResultSig~556_combout\);

-- Location: MLABCELL_X72_Y17_N6
\ALU|ALU_ResultSig~553\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~553_combout\ = ( \REG|Mux10~4_combout\ & ( \REG|Mux10~9_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & !\ALU|ALU_ResultSig~140_combout\) ) ) ) # ( !\REG|Mux10~4_combout\ & ( \REG|Mux10~9_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ALU|ALU_ResultSig~140_combout\)) ) ) ) # ( \REG|Mux10~4_combout\ & ( !\REG|Mux10~9_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- !\ALU|ALU_ResultSig~140_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000001000000010000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datae => \REG|ALT_INV_Mux10~4_combout\,
	dataf => \REG|ALT_INV_Mux10~9_combout\,
	combout => \ALU|ALU_ResultSig~553_combout\);

-- Location: LABCELL_X62_Y17_N18
\ALU|ALU_ResultSig~557\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~557_combout\ = ( !\ALU|ALU_ResultSig~556_combout\ & ( !\ALU|ALU_ResultSig~553_combout\ & ( (!\ALU|ALU_ResultSig~555_combout\ & (!\ALU|ALU_ResultSig~554_combout\ & ((!\REG|Mux9~10_combout\) # (!\ALU|ALU_ResultSig~155_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux9~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~155_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~555_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~554_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~556_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~553_combout\,
	combout => \ALU|ALU_ResultSig~557_combout\);

-- Location: LABCELL_X61_Y17_N18
\ALU|ALU_ResultSig~550\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~550_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & 
-- \ALU|Equal73~2_combout\) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & \ALU|Equal73~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|ALU_ResultSig~550_combout\);

-- Location: FF_X75_Y14_N2
\REG|registers[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][13]~q\);

-- Location: FF_X75_Y14_N44
\REG|registers[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][13]~q\);

-- Location: FF_X75_Y14_N49
\REG|registers[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][13]~q\);

-- Location: FF_X70_Y12_N20
\REG|registers[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][13]~q\);

-- Location: LABCELL_X75_Y14_N3
\REG|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~1_combout\ = ( \REG|registers[21][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[29][13]~q\) ) ) ) # ( !\REG|registers[21][13]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[29][13]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REG|registers[21][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[17][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[25][13]~q\)) ) ) ) # ( !\REG|registers[21][13]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[17][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[25][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][13]~q\,
	datab => \REG|ALT_INV_registers[25][13]~q\,
	datac => \REG|ALT_INV_registers[17][13]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_registers[21][13]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux18~1_combout\);

-- Location: FF_X74_Y12_N53
\REG|registers[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][13]~q\);

-- Location: FF_X74_Y12_N44
\REG|registers[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][13]~q\);

-- Location: LABCELL_X74_Y11_N15
\REG|registers[23][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][13]~feeder_combout\ = ( \ALU|ALU_Result[13]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[13]~47_combout\,
	combout => \REG|registers[23][13]~feeder_combout\);

-- Location: FF_X74_Y11_N17
\REG|registers[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][13]~q\);

-- Location: FF_X74_Y12_N29
\REG|registers[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][13]~q\);

-- Location: LABCELL_X74_Y12_N57
\REG|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][13]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][13]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][13]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][13]~q\,
	datab => \REG|ALT_INV_registers[27][13]~q\,
	datac => \REG|ALT_INV_registers[23][13]~q\,
	datad => \REG|ALT_INV_registers[31][13]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux18~3_combout\);

-- Location: FF_X71_Y13_N29
\REG|registers[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][13]~q\);

-- Location: FF_X74_Y13_N37
\REG|registers[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][13]~q\);

-- Location: LABCELL_X74_Y13_N30
\REG|registers[30][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[30][13]~feeder_combout\ = ( \ALU|ALU_Result[13]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[13]~47_combout\,
	combout => \REG|registers[30][13]~feeder_combout\);

-- Location: FF_X74_Y13_N32
\REG|registers[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[30][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][13]~q\);

-- Location: LABCELL_X71_Y13_N3
\REG|registers[22][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][13]~feeder_combout\ = ( \ALU|ALU_Result[13]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[13]~47_combout\,
	combout => \REG|registers[22][13]~feeder_combout\);

-- Location: FF_X71_Y13_N5
\REG|registers[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][13]~q\);

-- Location: LABCELL_X74_Y13_N15
\REG|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][13]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][13]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][13]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][13]~q\,
	datab => \REG|ALT_INV_registers[26][13]~q\,
	datac => \REG|ALT_INV_registers[30][13]~q\,
	datad => \REG|ALT_INV_registers[22][13]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux18~2_combout\);

-- Location: FF_X68_Y10_N29
\REG|registers[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][13]~q\);

-- Location: FF_X73_Y10_N43
\REG|registers[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][13]~q\);

-- Location: LABCELL_X68_Y10_N3
\REG|registers[28][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[28][13]~feeder_combout\ = ( \ALU|ALU_Result[13]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[13]~47_combout\,
	combout => \REG|registers[28][13]~feeder_combout\);

-- Location: FF_X68_Y10_N5
\REG|registers[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[28][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][13]~q\);

-- Location: FF_X68_Y10_N53
\REG|registers[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][13]~q\);

-- Location: LABCELL_X68_Y10_N39
\REG|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][13]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][13]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][13]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][13]~q\,
	datab => \REG|ALT_INV_registers[24][13]~q\,
	datac => \REG|ALT_INV_registers[28][13]~q\,
	datad => \REG|ALT_INV_registers[16][13]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux18~0_combout\);

-- Location: LABCELL_X70_Y14_N57
\REG|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~4_combout\ = ( \REG|Mux18~2_combout\ & ( \REG|Mux18~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux18~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux18~3_combout\)))) ) ) ) # ( !\REG|Mux18~2_combout\ & ( \REG|Mux18~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux18~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux18~3_combout\)))) ) ) ) # ( 
-- \REG|Mux18~2_combout\ & ( !\REG|Mux18~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux18~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux18~3_combout\)))) ) ) ) # ( !\REG|Mux18~2_combout\ & ( !\REG|Mux18~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux18~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux18~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux18~1_combout\,
	datad => \REG|ALT_INV_Mux18~3_combout\,
	datae => \REG|ALT_INV_Mux18~2_combout\,
	dataf => \REG|ALT_INV_Mux18~0_combout\,
	combout => \REG|Mux18~4_combout\);

-- Location: LABCELL_X73_Y16_N27
\ALU|ALU_ResultSig~481\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~481_combout\ = ( \ALU|ALU_ResultSig~68_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux18~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux18~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux18~4_combout\,
	datad => \REG|ALT_INV_Mux18~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	combout => \ALU|ALU_ResultSig~481_combout\);

-- Location: LABCELL_X74_Y16_N54
\ALU|ALU_ResultSig~483\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~483_combout\ = ( \REG|Mux16~9_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux16~4_combout\))) ) ) # ( !\REG|Mux16~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~72_combout\ & \REG|Mux16~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datad => \REG|ALT_INV_Mux16~4_combout\,
	dataf => \REG|ALT_INV_Mux16~9_combout\,
	combout => \ALU|ALU_ResultSig~483_combout\);

-- Location: FF_X71_Y16_N38
\REG|registers[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][12]~q\);

-- Location: FF_X71_Y16_N44
\REG|registers[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][12]~q\);

-- Location: FF_X72_Y15_N8
\REG|registers[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][12]~q\);

-- Location: FF_X72_Y15_N56
\REG|registers[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][12]~q\);

-- Location: LABCELL_X71_Y16_N45
\REG|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~1_combout\ = ( \REG|registers[17][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[25][12]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[29][12]~q\))) ) ) ) # ( !\REG|registers[17][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|registers[25][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[29][12]~q\))) ) ) ) # ( \REG|registers[17][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[21][12]~q\) ) ) ) # ( !\REG|registers[17][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- \REG|registers[21][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[25][12]~q\,
	datab => \REG|ALT_INV_registers[29][12]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[21][12]~q\,
	datae => \REG|ALT_INV_registers[17][12]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux19~1_combout\);

-- Location: FF_X72_Y16_N5
\REG|registers[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][12]~q\);

-- Location: FF_X71_Y16_N50
\REG|registers[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][12]~q\);

-- Location: FF_X72_Y16_N17
\REG|registers[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][12]~q\);

-- Location: FF_X72_Y16_N50
\REG|registers[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][12]~q\);

-- Location: MLABCELL_X72_Y16_N51
\REG|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][12]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][12]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][12]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][12]~q\,
	datab => \REG|ALT_INV_registers[27][12]~q\,
	datac => \REG|ALT_INV_registers[23][12]~q\,
	datad => \REG|ALT_INV_registers[31][12]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux19~3_combout\);

-- Location: FF_X74_Y16_N38
\REG|registers[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][12]~q\);

-- Location: FF_X74_Y16_N32
\REG|registers[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][12]~q\);

-- Location: FF_X74_Y16_N50
\REG|registers[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][12]~q\);

-- Location: FF_X74_Y19_N53
\REG|registers[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][12]~q\);

-- Location: LABCELL_X74_Y16_N33
\REG|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~2_combout\ = ( \REG|registers[18][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[26][12]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[30][12]~q\))) ) ) ) # ( !\REG|registers[18][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|registers[26][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[30][12]~q\))) ) ) ) # ( \REG|registers[18][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[22][12]~q\) ) ) ) # ( !\REG|registers[18][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- \REG|registers[22][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][12]~q\,
	datab => \REG|ALT_INV_registers[30][12]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[22][12]~q\,
	datae => \REG|ALT_INV_registers[18][12]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux19~2_combout\);

-- Location: FF_X72_Y18_N38
\REG|registers[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][12]~q\);

-- Location: MLABCELL_X72_Y18_N42
\REG|registers[16][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][12]~feeder_combout\ = ( \ALU|ALU_Result[12]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[12]~44_combout\,
	combout => \REG|registers[16][12]~feeder_combout\);

-- Location: FF_X72_Y18_N44
\REG|registers[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][12]~q\);

-- Location: MLABCELL_X72_Y20_N36
\REG|registers[24][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[24][12]~feeder_combout\ = ( \ALU|ALU_Result[12]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[12]~44_combout\,
	combout => \REG|registers[24][12]~feeder_combout\);

-- Location: FF_X72_Y20_N38
\REG|registers[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[24][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][12]~q\);

-- Location: FF_X72_Y18_N20
\REG|registers[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][12]~q\);

-- Location: MLABCELL_X72_Y18_N0
\REG|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[28][12]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[20][12]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[24][12]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][12]~q\,
	datab => \REG|ALT_INV_registers[16][12]~q\,
	datac => \REG|ALT_INV_registers[24][12]~q\,
	datad => \REG|ALT_INV_registers[28][12]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux19~0_combout\);

-- Location: LABCELL_X71_Y16_N18
\REG|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~4_combout\ = ( \REG|Mux19~2_combout\ & ( \REG|Mux19~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux19~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux19~3_combout\)))) ) ) ) # ( !\REG|Mux19~2_combout\ & ( \REG|Mux19~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux19~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux19~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- \REG|Mux19~2_combout\ & ( !\REG|Mux19~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux19~1_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) 
-- & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux19~3_combout\)))) ) ) ) # ( !\REG|Mux19~2_combout\ & ( !\REG|Mux19~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux19~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux19~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_Mux19~1_combout\,
	datac => \REG|ALT_INV_Mux19~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_Mux19~2_combout\,
	dataf => \REG|ALT_INV_Mux19~0_combout\,
	combout => \REG|Mux19~4_combout\);

-- Location: LABCELL_X71_Y16_N27
\ALU|ALU_ResultSig~480\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~480_combout\ = ( \REG|Mux19~4_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & ((\REG|Mux19~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux19~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~66_combout\ & \REG|Mux19~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datad => \REG|ALT_INV_Mux19~9_combout\,
	dataf => \REG|ALT_INV_Mux19~4_combout\,
	combout => \ALU|ALU_ResultSig~480_combout\);

-- Location: LABCELL_X74_Y11_N33
\REG|registers[23][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[23][14]~feeder_combout\);

-- Location: FF_X74_Y11_N35
\REG|registers[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][14]~q\);

-- Location: FF_X74_Y12_N14
\REG|registers[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][14]~q\);

-- Location: FF_X74_Y12_N41
\REG|registers[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][14]~q\);

-- Location: FF_X74_Y12_N7
\REG|registers[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][14]~q\);

-- Location: LABCELL_X74_Y12_N21
\REG|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][14]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][14]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][14]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][14]~q\,
	datab => \REG|ALT_INV_registers[31][14]~q\,
	datac => \REG|ALT_INV_registers[19][14]~q\,
	datad => \REG|ALT_INV_registers[27][14]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux17~3_combout\);

-- Location: FF_X75_Y14_N20
\REG|registers[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][14]~q\);

-- Location: FF_X75_Y14_N32
\REG|registers[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][14]~q\);

-- Location: FF_X75_Y14_N14
\REG|registers[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][14]~q\);

-- Location: LABCELL_X77_Y14_N27
\REG|registers[21][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[21][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[21][14]~feeder_combout\);

-- Location: FF_X77_Y14_N29
\REG|registers[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[21][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][14]~q\);

-- Location: LABCELL_X75_Y14_N27
\REG|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[29][14]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[21][14]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[25][14]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][14]~q\,
	datab => \REG|ALT_INV_registers[29][14]~q\,
	datac => \REG|ALT_INV_registers[25][14]~q\,
	datad => \REG|ALT_INV_registers[21][14]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux17~1_combout\);

-- Location: LABCELL_X73_Y10_N24
\REG|registers[28][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[28][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[28][14]~feeder_combout\);

-- Location: FF_X73_Y10_N26
\REG|registers[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[28][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][14]~q\);

-- Location: FF_X73_Y10_N49
\REG|registers[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][14]~q\);

-- Location: FF_X70_Y12_N41
\REG|registers[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][14]~q\);

-- Location: MLABCELL_X72_Y11_N0
\REG|registers[20][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[20][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[20][14]~feeder_combout\);

-- Location: FF_X72_Y11_N2
\REG|registers[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[20][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][14]~q\);

-- Location: LABCELL_X73_Y10_N15
\REG|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][14]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][14]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][14]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][14]~q\,
	datab => \REG|ALT_INV_registers[24][14]~q\,
	datac => \REG|ALT_INV_registers[16][14]~q\,
	datad => \REG|ALT_INV_registers[20][14]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux17~0_combout\);

-- Location: FF_X74_Y13_N50
\REG|registers[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][14]~q\);

-- Location: LABCELL_X74_Y13_N6
\REG|registers[22][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[22][14]~feeder_combout\);

-- Location: FF_X74_Y13_N8
\REG|registers[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][14]~q\);

-- Location: LABCELL_X74_Y13_N33
\REG|registers[30][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[30][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[30][14]~feeder_combout\);

-- Location: FF_X74_Y13_N35
\REG|registers[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[30][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][14]~q\);

-- Location: LABCELL_X74_Y18_N24
\REG|registers[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[18][14]~feeder_combout\);

-- Location: FF_X74_Y18_N26
\REG|registers[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][14]~q\);

-- Location: LABCELL_X74_Y13_N18
\REG|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][14]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][14]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][14]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][14]~q\,
	datab => \REG|ALT_INV_registers[22][14]~q\,
	datac => \REG|ALT_INV_registers[30][14]~q\,
	datad => \REG|ALT_INV_registers[18][14]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux17~2_combout\);

-- Location: MLABCELL_X72_Y11_N15
\REG|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~4_combout\ = ( \REG|Mux17~0_combout\ & ( \REG|Mux17~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux17~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux17~3_combout\))) ) ) ) # ( !\REG|Mux17~0_combout\ & ( \REG|Mux17~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux17~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux17~3_combout\)))) ) ) ) # ( 
-- \REG|Mux17~0_combout\ & ( !\REG|Mux17~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux17~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux17~3_combout\))) ) ) ) # ( !\REG|Mux17~0_combout\ & ( !\REG|Mux17~2_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux17~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux17~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux17~3_combout\,
	datad => \REG|ALT_INV_Mux17~1_combout\,
	datae => \REG|ALT_INV_Mux17~0_combout\,
	dataf => \REG|ALT_INV_Mux17~2_combout\,
	combout => \REG|Mux17~4_combout\);

-- Location: LABCELL_X73_Y13_N33
\ALU|ALU_ResultSig~482\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~482_combout\ = ( \REG|Mux17~4_combout\ & ( \REG|Mux17~9_combout\ & ( \ALU|ALU_ResultSig~70_combout\ ) ) ) # ( !\REG|Mux17~4_combout\ & ( \REG|Mux17~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~70_combout\) ) ) ) # ( \REG|Mux17~4_combout\ & ( !\REG|Mux17~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~70_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datae => \REG|ALT_INV_Mux17~4_combout\,
	dataf => \REG|ALT_INV_Mux17~9_combout\,
	combout => \ALU|ALU_ResultSig~482_combout\);

-- Location: LABCELL_X74_Y16_N9
\ALU|ALU_ResultSig~485\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~485_combout\ = ( \ALU|ALU_ResultSig~61_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux14~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000100110000000000000000000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datac => \REG|ALT_INV_Mux14~9_combout\,
	datad => \REG|ALT_INV_Mux14~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	combout => \ALU|ALU_ResultSig~485_combout\);

-- Location: FF_X63_Y15_N2
\REG|registers[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][16]~q\);

-- Location: FF_X63_Y15_N32
\REG|registers[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][16]~q\);

-- Location: FF_X63_Y15_N8
\REG|registers[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][16]~q\);

-- Location: LABCELL_X56_Y15_N39
\REG|registers[22][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][16]~feeder_combout\ = ( \ALU|ALU_Result[16]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[16]~56_combout\,
	combout => \REG|registers[22][16]~feeder_combout\);

-- Location: FF_X56_Y15_N41
\REG|registers[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][16]~q\);

-- Location: LABCELL_X63_Y15_N9
\REG|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][16]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][16]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][16]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][16]~q\,
	datab => \REG|ALT_INV_registers[18][16]~q\,
	datac => \REG|ALT_INV_registers[30][16]~q\,
	datad => \REG|ALT_INV_registers[22][16]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux15~2_combout\);

-- Location: FF_X62_Y15_N10
\REG|registers[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][16]~q\);

-- Location: FF_X61_Y15_N56
\REG|registers[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][16]~q\);

-- Location: FF_X61_Y17_N25
\REG|registers[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][16]~q\);

-- Location: FF_X61_Y15_N25
\REG|registers[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][16]~q\);

-- Location: LABCELL_X62_Y15_N18
\REG|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][16]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][16]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][16]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][16]~q\,
	datab => \REG|ALT_INV_registers[31][16]~q\,
	datac => \REG|ALT_INV_registers[19][16]~q\,
	datad => \REG|ALT_INV_registers[27][16]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux15~3_combout\);

-- Location: LABCELL_X57_Y15_N0
\REG|registers[16][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][16]~feeder_combout\ = ( \ALU|ALU_Result[16]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[16]~56_combout\,
	combout => \REG|registers[16][16]~feeder_combout\);

-- Location: FF_X57_Y15_N2
\REG|registers[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][16]~q\);

-- Location: FF_X57_Y15_N14
\REG|registers[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][16]~q\);

-- Location: MLABCELL_X59_Y15_N3
\REG|registers[20][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[20][16]~feeder_combout\ = ( \ALU|ALU_Result[16]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[16]~56_combout\,
	combout => \REG|registers[20][16]~feeder_combout\);

-- Location: FF_X59_Y15_N5
\REG|registers[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[20][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][16]~q\);

-- Location: FF_X57_Y15_N32
\REG|registers[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][16]~q\);

-- Location: LABCELL_X57_Y15_N42
\REG|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[28][16]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[20][16]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[24][16]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][16]~q\,
	datab => \REG|ALT_INV_registers[28][16]~q\,
	datac => \REG|ALT_INV_registers[20][16]~q\,
	datad => \REG|ALT_INV_registers[24][16]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux15~0_combout\);

-- Location: LABCELL_X62_Y10_N51
\REG|registers[29][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[29][16]~feeder_combout\ = ( \ALU|ALU_Result[16]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[16]~56_combout\,
	combout => \REG|registers[29][16]~feeder_combout\);

-- Location: FF_X62_Y10_N53
\REG|registers[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[29][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][16]~q\);

-- Location: FF_X62_Y10_N44
\REG|registers[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][16]~q\);

-- Location: FF_X62_Y13_N50
\REG|registers[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][16]~q\);

-- Location: FF_X62_Y13_N59
\REG|registers[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][16]~q\);

-- Location: LABCELL_X62_Y10_N30
\REG|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][16]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][16]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][16]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][16]~q\,
	datab => \REG|ALT_INV_registers[25][16]~q\,
	datac => \REG|ALT_INV_registers[17][16]~q\,
	datad => \REG|ALT_INV_registers[21][16]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux15~1_combout\);

-- Location: LABCELL_X63_Y15_N3
\REG|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~4_combout\ = ( \REG|Mux15~0_combout\ & ( \REG|Mux15~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux15~2_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux15~3_combout\)))) ) ) ) # ( !\REG|Mux15~0_combout\ & ( \REG|Mux15~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux15~2_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux15~3_combout\))))) ) ) ) # ( \REG|Mux15~0_combout\ & ( !\REG|Mux15~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux15~2_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux15~3_combout\))))) ) ) ) # ( !\REG|Mux15~0_combout\ & ( !\REG|Mux15~1_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux15~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux15~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_Mux15~2_combout\,
	datac => \REG|ALT_INV_Mux15~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_Mux15~0_combout\,
	dataf => \REG|ALT_INV_Mux15~1_combout\,
	combout => \REG|Mux15~4_combout\);

-- Location: LABCELL_X75_Y16_N51
\ALU|ALU_ResultSig~484\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~484_combout\ = ( \REG|Mux15~4_combout\ & ( \REG|Mux15~9_combout\ & ( \ALU|ALU_ResultSig~73_combout\ ) ) ) # ( !\REG|Mux15~4_combout\ & ( \REG|Mux15~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~73_combout\) ) ) ) # ( \REG|Mux15~4_combout\ & ( !\REG|Mux15~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~73_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datae => \REG|ALT_INV_Mux15~4_combout\,
	dataf => \REG|ALT_INV_Mux15~9_combout\,
	combout => \ALU|ALU_ResultSig~484_combout\);

-- Location: LABCELL_X73_Y16_N0
\ALU|ALU_ResultSig~486\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~486_combout\ = ( !\ALU|ALU_ResultSig~485_combout\ & ( !\ALU|ALU_ResultSig~484_combout\ & ( (!\ALU|ALU_ResultSig~481_combout\ & (!\ALU|ALU_ResultSig~483_combout\ & (!\ALU|ALU_ResultSig~480_combout\ & !\ALU|ALU_ResultSig~482_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~481_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~483_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~480_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~482_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~485_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~484_combout\,
	combout => \ALU|ALU_ResultSig~486_combout\);

-- Location: MLABCELL_X72_Y13_N12
\ALU|ALU_ResultSig~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~231_combout\ = ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~7_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal68~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~231_combout\);

-- Location: LABCELL_X77_Y16_N51
\ALU|ALU_ResultSig~475\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~475_combout\ = ( !\ALU|ALU_ResultSig~62_combout\ & ( \REG|Mux9~4_combout\ & ( (\ALU|ALU_ResultSig~231_combout\ & ((\REG|Mux9~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~62_combout\ & ( !\REG|Mux9~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~9_combout\ & \ALU|ALU_ResultSig~231_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000000000000000001111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux9~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~231_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	dataf => \REG|ALT_INV_Mux9~4_combout\,
	combout => \ALU|ALU_ResultSig~475_combout\);

-- Location: LABCELL_X71_Y12_N36
\ALU|ALU_ResultSig~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~139_combout\ = ( \ALU|Equal68~7_combout\ & ( \ALU|Equal68~6_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) $ (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- !\ALU|Equal68~7_combout\ & ( \ALU|Equal68~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( \ALU|Equal68~7_combout\ & ( 
-- !\ALU|Equal68~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000000000000000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal68~7_combout\,
	dataf => \ALU|ALT_INV_Equal68~6_combout\,
	combout => \ALU|ALU_ResultSig~139_combout\);

-- Location: LABCELL_X68_Y12_N45
\ALU|ALU_ResultSig~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~134_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~134_combout\);

-- Location: LABCELL_X73_Y16_N15
\ALU|ALU_ResultSig~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~271_combout\ = ( \ALU|ALU_ResultSig~134_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & !\ALU|ALU_ResultSig~139_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~139_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	combout => \ALU|ALU_ResultSig~271_combout\);

-- Location: LABCELL_X74_Y11_N18
\ALU|ALU_ResultSig~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~232_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~232_combout\);

-- Location: LABCELL_X73_Y16_N24
\ALU|ALU_ResultSig~477\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~477_combout\ = ( \REG|Mux7~4_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (\ALU|ALU_ResultSig~232_combout\ & ((\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux7~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~62_combout\ & (\ALU|ALU_ResultSig~232_combout\ & \REG|Mux7~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~232_combout\,
	datad => \REG|ALT_INV_Mux7~9_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~477_combout\);

-- Location: LABCELL_X73_Y16_N36
\ALU|ALU_ResultSig~478\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~478_combout\ = ( \ALU|ALU_ResultSig~236_combout\ & ( \REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (\REG|Mux12~10_combout\)) # (\ALU|ALU_ResultSig~62_combout\ & ((\REG|Mux13~10_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~236_combout\ & ( \REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (\ALU|ALU_ResultSig~180_combout\)) # (\ALU|ALU_ResultSig~62_combout\ & ((\REG|Mux13~10_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~236_combout\ & ( 
-- !\REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (\REG|Mux12~10_combout\)) # (\ALU|ALU_ResultSig~62_combout\ & ((\REG|Mux13~10_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~236_combout\ & ( !\REG|Mux11~10_combout\ & ( (\REG|Mux13~10_combout\ & 
-- \ALU|ALU_ResultSig~62_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110000111101010101000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datab => \REG|ALT_INV_Mux12~10_combout\,
	datac => \REG|ALT_INV_Mux13~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	dataf => \REG|ALT_INV_Mux11~10_combout\,
	combout => \ALU|ALU_ResultSig~478_combout\);

-- Location: LABCELL_X70_Y17_N27
\ALU|ALU_ResultSig~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~60_combout\ = ( \ALU|Equal68~7_combout\ & ( (!\ALU|Equal68~6_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal73~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal68~6_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~60_combout\);

-- Location: LABCELL_X73_Y16_N12
\ALU|ALU_ResultSig~476\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~476_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~60_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux8~9_combout\))) ) ) # ( !\REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~60_combout\ & 
-- (\REG|Mux8~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	datac => \REG|ALT_INV_Mux8~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~476_combout\);

-- Location: LABCELL_X73_Y16_N18
\ALU|ALU_ResultSig~479\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~479_combout\ = ( !\ALU|ALU_ResultSig~478_combout\ & ( !\ALU|ALU_ResultSig~476_combout\ & ( (!\ALU|ALU_ResultSig~475_combout\ & (!\ALU|ALU_ResultSig~477_combout\ & ((!\ALU|ALU_ResultSig~271_combout\) # (!\REG|Mux10~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~475_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~271_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~477_combout\,
	datad => \REG|ALT_INV_Mux10~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~478_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~476_combout\,
	combout => \ALU|ALU_ResultSig~479_combout\);

-- Location: LABCELL_X67_Y9_N18
\ALU|ALU_ResultSig~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~201_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) # 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000101010100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~201_combout\);

-- Location: MLABCELL_X72_Y11_N48
\ALU|ALU_ResultSig~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~244_combout\ = ( !\ALU|ALU_ResultSig~201_combout\ & ( !\ALU|ALU_ResultSig~62_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~201_combout\,
	combout => \ALU|ALU_ResultSig~244_combout\);

-- Location: MLABCELL_X72_Y10_N48
\ALU|ALU_ResultSig~472\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~472_combout\ = ( \ALU|Equal73~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( \ALU|Equal73~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|ALU_ResultSig~472_combout\);

-- Location: LABCELL_X71_Y16_N24
\ALU|ALU_ResultSig~471\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~471_combout\ = ( \ALU|Equal73~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(12) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((!\REG|Mux19~9_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\REG|Mux19~4_combout\)))) ) ) # ( !\ALU|Equal73~3_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(12) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux19~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux19~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110111100000001000001110000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux19~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \REG|ALT_INV_Mux19~9_combout\,
	dataf => \ALU|ALT_INV_Equal73~3_combout\,
	combout => \ALU|ALU_ResultSig~471_combout\);

-- Location: LABCELL_X62_Y14_N30
\ALU|Equal68~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|Equal68~5_combout\);

-- Location: LABCELL_X66_Y11_N42
\ALU|ALU_ResultSig~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~167_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ALU|Equal68~5_combout\ & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal68~5_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~167_combout\);

-- Location: LABCELL_X68_Y11_N12
\ALU|ALU_ResultSig~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~212_combout\ = ( \ALU|Equal68~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~5_combout\,
	combout => \ALU|ALU_ResultSig~212_combout\);

-- Location: LABCELL_X62_Y11_N54
\ALU|ALU_ResultSig~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~359_combout\ = ( \REG|Mux1~4_combout\ & ( (\ALU|ALU_ResultSig~167_combout\ & (!\ALU|ALU_ResultSig~212_combout\ & ((\REG|Mux1~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux1~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~167_combout\ & (!\ALU|ALU_ResultSig~212_combout\ & \REG|Mux1~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~167_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~212_combout\,
	datad => \REG|ALT_INV_Mux1~9_combout\,
	dataf => \REG|ALT_INV_Mux1~4_combout\,
	combout => \ALU|ALU_ResultSig~359_combout\);

-- Location: LABCELL_X66_Y13_N15
\ALU|ALU_ResultSig~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~21_combout\ = ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~2_combout\ & \ALU|Equal68~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Equal68~2_combout\,
	datad => \ALU|ALT_INV_Equal68~4_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~21_combout\);

-- Location: LABCELL_X66_Y10_N6
\ALU|ALU_ResultSig~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~318_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (((!\ALU|Equal73~2_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( 
-- (!\ALU|Equal73~2_combout\) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( ((!\ALU|Equal73~2_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (!\ALU|Equal73~2_combout\) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100000111111110101111111111111101000001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~318_combout\);

-- Location: LABCELL_X68_Y11_N21
\ALU|ALU_ResultSig~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~210_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal73~2_combout\ & \ALU|Equal68~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ALU|ALT_INV_Equal68~5_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~210_combout\);

-- Location: LABCELL_X62_Y11_N57
\ALU|ALU_ResultSig~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~360_combout\ = ( !\ALU|ALU_ResultSig~210_combout\ & ( (!\ALU|ALU_ResultSig~21_combout\ & \ALU|ALU_ResultSig~318_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~318_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~210_combout\,
	combout => \ALU|ALU_ResultSig~360_combout\);

-- Location: LABCELL_X68_Y12_N54
\ALU|ALU_ResultSig~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~49_combout\ = ( \ALU|Equal68~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~49_combout\);

-- Location: LABCELL_X62_Y11_N0
\ALU|ALU_ResultSig~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~357_combout\ = ( \ALU|ALU_ResultSig~50_combout\ & ( \REG|Mux9~9_combout\ & ( (!\ALU|ALU_ResultSig~49_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~4_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~50_combout\ & ( !\REG|Mux9~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\ & !\ALU|ALU_ResultSig~49_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010000000000000000000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux9~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~357_combout\);

-- Location: LABCELL_X62_Y11_N39
\ALU|ALU_ResultSig~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~355_combout\ = ( !\ALU|ALU_ResultSig~48_combout\ & ( !\ALU|ALU_ResultSig~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	combout => \ALU|ALU_ResultSig~355_combout\);

-- Location: LABCELL_X62_Y11_N21
\ALU|ALU_ResultSig~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~358_combout\ = ( \REG|Mux2~4_combout\ & ( (\ALU|ALU_ResultSig~212_combout\ & ((\REG|Mux2~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux2~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~9_combout\ & \ALU|ALU_ResultSig~212_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux2~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~212_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~358_combout\);

-- Location: LABCELL_X62_Y11_N30
\ALU|ALU_ResultSig~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~356_combout\ = ( \ALU|ALU_ResultSig~49_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux10~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux10~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux10~9_combout\,
	datad => \REG|ALT_INV_Mux10~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	combout => \ALU|ALU_ResultSig~356_combout\);

-- Location: LABCELL_X62_Y11_N24
\ALU|ALU_ResultSig~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~361_combout\ = ( \ALU|ALU_ResultSig~358_combout\ & ( \ALU|ALU_ResultSig~356_combout\ & ( (!\ALU|ALU_ResultSig~360_combout\ & !\ALU|ALU_ResultSig~355_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~358_combout\ & ( 
-- \ALU|ALU_ResultSig~356_combout\ & ( (!\ALU|ALU_ResultSig~355_combout\ & ((!\ALU|ALU_ResultSig~359_combout\) # (!\ALU|ALU_ResultSig~360_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~358_combout\ & ( !\ALU|ALU_ResultSig~356_combout\ & ( 
-- (!\ALU|ALU_ResultSig~360_combout\ & ((!\ALU|ALU_ResultSig~357_combout\) # (!\ALU|ALU_ResultSig~355_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~358_combout\ & ( !\ALU|ALU_ResultSig~356_combout\ & ( (!\ALU|ALU_ResultSig~359_combout\ & 
-- (((!\ALU|ALU_ResultSig~357_combout\) # (!\ALU|ALU_ResultSig~355_combout\)))) # (\ALU|ALU_ResultSig~359_combout\ & (!\ALU|ALU_ResultSig~360_combout\ & ((!\ALU|ALU_ResultSig~357_combout\) # (!\ALU|ALU_ResultSig~355_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000110011001100000011101110000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~359_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~360_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~357_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~355_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~358_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~356_combout\,
	combout => \ALU|ALU_ResultSig~361_combout\);

-- Location: FF_X66_Y18_N35
\REG|registers[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][8]~q\);

-- Location: FF_X66_Y18_N41
\REG|registers[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][8]~q\);

-- Location: FF_X66_Y18_N20
\REG|registers[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][8]~q\);

-- Location: FF_X66_Y21_N49
\REG|registers[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][8]~q\);

-- Location: LABCELL_X66_Y18_N21
\REG|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[25][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[21][8]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[29][8]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[25][8]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # 
-- (\REG|registers[17][8]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\REG|registers[25][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[21][8]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[29][8]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\REG|registers[25][8]~q\ & ( (\REG|registers[17][8]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][8]~q\,
	datab => \REG|ALT_INV_registers[21][8]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_registers[29][8]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REG|ALT_INV_registers[25][8]~q\,
	combout => \REG|Mux23~1_combout\);

-- Location: FF_X66_Y19_N50
\REG|registers[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][8]~q\);

-- Location: FF_X66_Y19_N59
\REG|registers[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][8]~q\);

-- Location: LABCELL_X63_Y19_N42
\REG|registers[23][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][8]~feeder_combout\ = ( \ALU|ALU_Result[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[8]~32_combout\,
	combout => \REG|registers[23][8]~feeder_combout\);

-- Location: FF_X63_Y19_N44
\REG|registers[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][8]~q\);

-- Location: FF_X66_Y19_N20
\REG|registers[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][8]~q\);

-- Location: LABCELL_X66_Y19_N21
\REG|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][8]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][8]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][8]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][8]~q\,
	datab => \REG|ALT_INV_registers[27][8]~q\,
	datac => \REG|ALT_INV_registers[23][8]~q\,
	datad => \REG|ALT_INV_registers[31][8]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux23~3_combout\);

-- Location: FF_X70_Y15_N5
\REG|registers[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][8]~q\);

-- Location: FF_X70_Y15_N32
\REG|registers[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][8]~q\);

-- Location: FF_X67_Y17_N50
\REG|registers[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][8]~q\);

-- Location: FF_X66_Y21_N37
\REG|registers[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][8]~q\);

-- Location: LABCELL_X70_Y15_N39
\REG|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[30][8]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[18][8]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[22][8]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[26][8]~q\ & ( (\REG|registers[30][8]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[26][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[18][8]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[22][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][8]~q\,
	datab => \REG|ALT_INV_registers[30][8]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[22][8]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REG|ALT_INV_registers[26][8]~q\,
	combout => \REG|Mux23~2_combout\);

-- Location: FF_X65_Y11_N35
\REG|registers[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][8]~q\);

-- Location: FF_X66_Y9_N25
\REG|registers[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][8]~q\);

-- Location: FF_X65_Y17_N47
\REG|registers[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][8]~q\);

-- Location: FF_X65_Y17_N26
\REG|registers[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][8]~q\);

-- Location: MLABCELL_X65_Y11_N30
\REG|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~0_combout\ = ( \REG|registers[16][8]~q\ & ( \REG|registers[20][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[24][8]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][8]~q\))) ) ) ) # ( !\REG|registers[16][8]~q\ & ( \REG|registers[20][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[24][8]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][8]~q\)))) ) ) ) # ( \REG|registers[16][8]~q\ & ( !\REG|registers[20][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[24][8]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][8]~q\)))) ) ) ) # ( !\REG|registers[16][8]~q\ & ( !\REG|registers[20][8]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[24][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][8]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[24][8]~q\,
	datae => \REG|ALT_INV_registers[16][8]~q\,
	dataf => \REG|ALT_INV_registers[20][8]~q\,
	combout => \REG|Mux23~0_combout\);

-- Location: LABCELL_X66_Y18_N15
\REG|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~4_combout\ = ( \REG|Mux23~2_combout\ & ( \REG|Mux23~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux23~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux23~3_combout\)))) ) ) ) # ( !\REG|Mux23~2_combout\ & ( \REG|Mux23~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux23~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux23~3_combout\))))) ) ) ) # ( \REG|Mux23~2_combout\ & ( !\REG|Mux23~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux23~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux23~3_combout\))))) ) ) ) # ( !\REG|Mux23~2_combout\ & ( !\REG|Mux23~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux23~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux23~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux23~1_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_Mux23~3_combout\,
	datae => \REG|ALT_INV_Mux23~2_combout\,
	dataf => \REG|ALT_INV_Mux23~0_combout\,
	combout => \REG|Mux23~4_combout\);

-- Location: MLABCELL_X65_Y17_N9
\ALU|ALU_ResultSig~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~388_combout\ = ( \REG|Mux23~4_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & ((\REG|Mux23~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux23~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~66_combout\ & \REG|Mux23~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datad => \REG|ALT_INV_Mux23~9_combout\,
	dataf => \REG|ALT_INV_Mux23~4_combout\,
	combout => \ALU|ALU_ResultSig~388_combout\);

-- Location: LABCELL_X73_Y17_N18
\ALU|ALU_ResultSig~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~229_combout\ = ( !\ALU|ALU_ResultSig~53_combout\ & ( !\ALU|ALU_ResultSig~138_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~138_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	combout => \ALU|ALU_ResultSig~229_combout\);

-- Location: LABCELL_X73_Y17_N24
\ALU|ALU_ResultSig~462\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~462_combout\ = ( \REG|Mux14~4_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & (\ALU|ALU_ResultSig~62_combout\ & ((\REG|Mux14~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux14~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~53_combout\ & (\ALU|ALU_ResultSig~62_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux14~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000100010001000000000001000000000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux14~9_combout\,
	datae => \REG|ALT_INV_Mux14~4_combout\,
	combout => \ALU|ALU_ResultSig~462_combout\);

-- Location: FF_X73_Y20_N55
\REG|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][11]~q\);

-- Location: FF_X73_Y18_N14
\REG|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][11]~q\);

-- Location: FF_X70_Y17_N41
\REG|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][11]~q\);

-- Location: FF_X73_Y17_N29
\REG|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][11]~q\);

-- Location: LABCELL_X70_Y17_N36
\REG|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~6_combout\ = ( \REG|registers[12][11]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][11]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][11]~q\))) ) ) ) # ( !\REG|registers[12][11]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[14][11]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][11]~q\))) ) ) ) # ( \REG|registers[12][11]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[13][11]~q\) ) ) ) # ( !\REG|registers[12][11]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- \REG|registers[13][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][11]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_registers[13][11]~q\,
	datad => \REG|ALT_INV_registers[15][11]~q\,
	datae => \REG|ALT_INV_registers[12][11]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux20~6_combout\);

-- Location: LABCELL_X73_Y19_N30
\REG|registers[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][11]~feeder_combout\ = ( \ALU|ALU_Result[11]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[11]~41_combout\,
	combout => \REG|registers[8][11]~feeder_combout\);

-- Location: FF_X73_Y19_N32
\REG|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][11]~q\);

-- Location: FF_X70_Y17_N32
\REG|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][11]~q\);

-- Location: FF_X74_Y17_N14
\REG|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][11]~q\);

-- Location: FF_X73_Y20_N49
\REG|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][11]~q\);

-- Location: LABCELL_X70_Y17_N33
\REG|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~5_combout\ = ( \REG|registers[10][11]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[11][11]~q\) ) ) ) # ( !\REG|registers[10][11]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[11][11]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REG|registers[10][11]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][11]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[9][11]~q\))) ) ) ) # ( !\REG|registers[10][11]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][11]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[9][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][11]~q\,
	datab => \REG|ALT_INV_registers[11][11]~q\,
	datac => \REG|ALT_INV_registers[9][11]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[10][11]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux20~5_combout\);

-- Location: FF_X70_Y17_N20
\REG|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][11]~q\);

-- Location: MLABCELL_X78_Y17_N3
\REG|registers[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][11]~feeder_combout\ = ( \ALU|ALU_Result[11]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[11]~41_combout\,
	combout => \REG|registers[0][11]~feeder_combout\);

-- Location: FF_X78_Y17_N5
\REG|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][11]~q\);

-- Location: LABCELL_X73_Y17_N54
\REG|registers[3][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[3][11]~feeder_combout\ = ( \ALU|ALU_Result[11]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[11]~41_combout\,
	combout => \REG|registers[3][11]~feeder_combout\);

-- Location: FF_X73_Y17_N56
\REG|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[3][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][11]~q\);

-- Location: FF_X73_Y17_N14
\REG|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][11]~q\);

-- Location: LABCELL_X70_Y17_N21
\REG|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~8_combout\ = ( \REG|registers[1][11]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[3][11]~q\) ) ) ) # ( !\REG|registers[1][11]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[3][11]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REG|registers[1][11]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[0][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[2][11]~q\)) ) ) ) # ( !\REG|registers[1][11]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[0][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[2][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][11]~q\,
	datab => \REG|ALT_INV_registers[0][11]~q\,
	datac => \REG|ALT_INV_registers[3][11]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[1][11]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux20~8_combout\);

-- Location: FF_X72_Y19_N23
\REG|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][11]~q\);

-- Location: FF_X72_Y19_N14
\REG|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][11]~q\);

-- Location: FF_X72_Y19_N46
\REG|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][11]~q\);

-- Location: FF_X75_Y17_N2
\REG|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][11]~q\);

-- Location: MLABCELL_X72_Y19_N15
\REG|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][11]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][11]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][11]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[6][11]~q\,
	datab => \REG|ALT_INV_registers[7][11]~q\,
	datac => \REG|ALT_INV_registers[4][11]~q\,
	datad => \REG|ALT_INV_registers[5][11]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux20~7_combout\);

-- Location: LABCELL_X70_Y17_N12
\REG|Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~9_combout\ = ( \REG|Mux20~8_combout\ & ( \REG|Mux20~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux20~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux20~6_combout\))) ) ) ) # ( !\REG|Mux20~8_combout\ & ( \REG|Mux20~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux20~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux20~6_combout\)))) ) ) ) # ( \REG|Mux20~8_combout\ & ( !\REG|Mux20~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux20~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux20~6_combout\)))) ) ) ) # ( !\REG|Mux20~8_combout\ & ( !\REG|Mux20~7_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux20~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux20~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux20~6_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux20~5_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_Mux20~8_combout\,
	dataf => \REG|ALT_INV_Mux20~7_combout\,
	combout => \REG|Mux20~9_combout\);

-- Location: LABCELL_X70_Y17_N3
\REG|Mux20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~10_combout\ = ( \REG|Mux20~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux20~4_combout\) ) ) # ( !\REG|Mux20~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux20~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux20~4_combout\,
	dataf => \REG|ALT_INV_Mux20~9_combout\,
	combout => \REG|Mux20~10_combout\);

-- Location: LABCELL_X73_Y17_N30
\ALU|ALU_ResultSig~463\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~463_combout\ = ( \REG|Mux18~10_combout\ & ( \REG|Mux20~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & (!\ALU|ALU_ResultSig~66_combout\ & ((!\ALU|ALU_ResultSig~68_combout\) # (!\REG|Mux19~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux18~10_combout\ & ( \REG|Mux20~10_combout\ & ( (!\ALU|ALU_ResultSig~66_combout\ & ((!\ALU|ALU_ResultSig~68_combout\) # (!\REG|Mux19~10_combout\))) ) ) ) # ( \REG|Mux18~10_combout\ & ( !\REG|Mux20~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & 
-- ((!\ALU|ALU_ResultSig~68_combout\) # (!\REG|Mux19~10_combout\))) ) ) ) # ( !\REG|Mux18~10_combout\ & ( !\REG|Mux20~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\) # (!\REG|Mux19~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100101010001010100011111100000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datac => \REG|ALT_INV_Mux19~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datae => \REG|ALT_INV_Mux18~10_combout\,
	dataf => \REG|ALT_INV_Mux20~10_combout\,
	combout => \ALU|ALU_ResultSig~463_combout\);

-- Location: LABCELL_X73_Y17_N3
\ALU|ALU_ResultSig~460\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~460_combout\ = ( \REG|Mux16~9_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux16~4_combout\))) ) ) # ( !\REG|Mux16~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~73_combout\ & \REG|Mux16~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datad => \REG|ALT_INV_Mux16~4_combout\,
	dataf => \REG|ALT_INV_Mux16~9_combout\,
	combout => \ALU|ALU_ResultSig~460_combout\);

-- Location: LABCELL_X71_Y15_N0
\REG|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~10_combout\ = ( \REG|Mux17~4_combout\ & ( (\REG|Mux17~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux17~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux17~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux17~9_combout\,
	dataf => \REG|ALT_INV_Mux17~4_combout\,
	combout => \REG|Mux17~10_combout\);

-- Location: LABCELL_X75_Y15_N12
\ALU|ALU_ResultSig~461\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~461_combout\ = ( \REG|Mux15~4_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & (\ALU|ALU_ResultSig~61_combout\ & ((\REG|Mux15~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux15~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~53_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~61_combout\ & \REG|Mux15~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000010000010100000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datad => \REG|ALT_INV_Mux15~9_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~461_combout\);

-- Location: LABCELL_X73_Y17_N48
\ALU|ALU_ResultSig~464\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~464_combout\ = ( \REG|Mux17~10_combout\ & ( !\ALU|ALU_ResultSig~461_combout\ & ( (!\ALU|ALU_ResultSig~462_combout\ & (\ALU|ALU_ResultSig~463_combout\ & (!\ALU|ALU_ResultSig~460_combout\ & !\ALU|ALU_ResultSig~72_combout\))) ) ) ) # ( 
-- !\REG|Mux17~10_combout\ & ( !\ALU|ALU_ResultSig~461_combout\ & ( (!\ALU|ALU_ResultSig~462_combout\ & (\ALU|ALU_ResultSig~463_combout\ & !\ALU|ALU_ResultSig~460_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~462_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~463_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~460_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datae => \REG|ALT_INV_Mux17~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~461_combout\,
	combout => \ALU|ALU_ResultSig~464_combout\);

-- Location: LABCELL_X74_Y17_N39
\ALU|ALU_ResultSig~455\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~455_combout\ = ( \REG|Mux9~9_combout\ & ( \ALU|ALU_ResultSig~60_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~4_combout\) ) ) ) # ( !\REG|Mux9~9_combout\ & ( \ALU|ALU_ResultSig~60_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux9~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux9~4_combout\,
	datae => \REG|ALT_INV_Mux9~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	combout => \ALU|ALU_ResultSig~455_combout\);

-- Location: LABCELL_X66_Y13_N6
\ALU|ALU_ResultSig~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~234_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~234_combout\);

-- Location: MLABCELL_X72_Y15_N30
\ALU|ALU_ResultSig~457\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~457_combout\ = ( \REG|Mux7~4_combout\ & ( (\ALU|ALU_ResultSig~234_combout\ & ((\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux7~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~9_combout\ & \ALU|ALU_ResultSig~234_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux7~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~234_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~457_combout\);

-- Location: LABCELL_X73_Y17_N0
\ALU|ALU_ResultSig~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~456_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~232_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~232_combout\ & \REG|Mux8~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~232_combout\,
	datad => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~456_combout\);

-- Location: LABCELL_X73_Y16_N42
\ALU|ALU_ResultSig~458\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~458_combout\ = ( \ALU|ALU_ResultSig~236_combout\ & ( \REG|Mux11~10_combout\ & ( \REG|Mux13~10_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~236_combout\ & ( \REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~180_combout\ & 
-- (\ALU|ALU_ResultSig~134_combout\)) # (\ALU|ALU_ResultSig~180_combout\ & ((\REG|Mux12~10_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~236_combout\ & ( !\REG|Mux11~10_combout\ & ( \REG|Mux13~10_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~236_combout\ & ( 
-- !\REG|Mux11~10_combout\ & ( (\ALU|ALU_ResultSig~180_combout\ & \REG|Mux12~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110011001101010000010111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	datab => \REG|ALT_INV_Mux13~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datad => \REG|ALT_INV_Mux12~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	dataf => \REG|ALT_INV_Mux11~10_combout\,
	combout => \ALU|ALU_ResultSig~458_combout\);

-- Location: LABCELL_X73_Y17_N45
\ALU|ALU_ResultSig~459\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~459_combout\ = ( !\ALU|ALU_ResultSig~456_combout\ & ( !\ALU|ALU_ResultSig~458_combout\ & ( (!\ALU|ALU_ResultSig~455_combout\ & (!\ALU|ALU_ResultSig~457_combout\ & ((!\REG|Mux10~10_combout\) # (!\ALU|ALU_ResultSig~231_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~455_combout\,
	datab => \REG|ALT_INV_Mux10~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~457_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~231_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~456_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~458_combout\,
	combout => \ALU|ALU_ResultSig~459_combout\);

-- Location: LABCELL_X68_Y18_N21
\ALU|ALU_Result[11]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[11]~39_combout\ = ( \REG|Mux20~9_combout\ & ( \REG|Mux20~4_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\REG|Mux20~9_combout\ & ( \REG|Mux20~4_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(11)))) ) ) ) # ( \REG|Mux20~9_combout\ & ( !\REG|Mux20~4_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(11)))) ) ) ) # ( !\REG|Mux20~9_combout\ & ( !\REG|Mux20~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(11) & 
-- \ALU|Equal73~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001111010100000000010111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	datae => \REG|ALT_INV_Mux20~9_combout\,
	dataf => \REG|ALT_INV_Mux20~4_combout\,
	combout => \ALU|ALU_Result[11]~39_combout\);

-- Location: FF_X59_Y17_N7
\REG|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][10]~q\);

-- Location: LABCELL_X60_Y17_N57
\REG|registers[7][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[7][10]~feeder_combout\ = ( \ALU|ALU_Result[10]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[10]~38_combout\,
	combout => \REG|registers[7][10]~feeder_combout\);

-- Location: FF_X60_Y17_N59
\REG|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[7][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][10]~q\);

-- Location: FF_X61_Y14_N26
\REG|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][10]~q\);

-- Location: FF_X59_Y17_N53
\REG|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][10]~q\);

-- Location: LABCELL_X60_Y17_N12
\REG|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][10]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][10]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][10]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[6][10]~q\,
	datab => \REG|ALT_INV_registers[7][10]~q\,
	datac => \REG|ALT_INV_registers[4][10]~q\,
	datad => \REG|ALT_INV_registers[5][10]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux21~7_combout\);

-- Location: FF_X59_Y14_N56
\REG|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][10]~q\);

-- Location: FF_X59_Y14_N14
\REG|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][10]~q\);

-- Location: FF_X59_Y14_N44
\REG|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][10]~q\);

-- Location: LABCELL_X60_Y12_N24
\REG|registers[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][10]~feeder_combout\ = ( \ALU|ALU_Result[10]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[10]~38_combout\,
	combout => \REG|registers[12][10]~feeder_combout\);

-- Location: FF_X60_Y12_N26
\REG|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][10]~q\);

-- Location: MLABCELL_X59_Y14_N33
\REG|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][10]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][10]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][10]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][10]~q\,
	datab => \REG|ALT_INV_registers[14][10]~q\,
	datac => \REG|ALT_INV_registers[13][10]~q\,
	datad => \REG|ALT_INV_registers[12][10]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux21~6_combout\);

-- Location: FF_X61_Y12_N2
\REG|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][10]~q\);

-- Location: FF_X61_Y12_N32
\REG|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][10]~q\);

-- Location: FF_X61_Y12_N8
\REG|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][10]~q\);

-- Location: LABCELL_X61_Y11_N3
\REG|registers[8][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][10]~feeder_combout\ = ( \ALU|ALU_Result[10]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[10]~38_combout\,
	combout => \REG|registers[8][10]~feeder_combout\);

-- Location: FF_X61_Y11_N5
\REG|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][10]~q\);

-- Location: LABCELL_X61_Y12_N39
\REG|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[11][10]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][10]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[10][10]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[10][10]~q\,
	datab => \REG|ALT_INV_registers[11][10]~q\,
	datac => \REG|ALT_INV_registers[9][10]~q\,
	datad => \REG|ALT_INV_registers[8][10]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux21~5_combout\);

-- Location: FF_X63_Y11_N29
\REG|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][10]~q\);

-- Location: FF_X62_Y11_N49
\REG|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][10]~q\);

-- Location: FF_X63_Y11_N44
\REG|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][10]~q\);

-- Location: LABCELL_X62_Y15_N3
\REG|registers[3][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[3][10]~feeder_combout\ = ( \ALU|ALU_Result[10]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[10]~38_combout\,
	combout => \REG|registers[3][10]~feeder_combout\);

-- Location: FF_X62_Y15_N5
\REG|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[3][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][10]~q\);

-- Location: LABCELL_X63_Y11_N39
\REG|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][10]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][10]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][10]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][10]~q\,
	datab => \REG|ALT_INV_registers[0][10]~q\,
	datac => \REG|ALT_INV_registers[1][10]~q\,
	datad => \REG|ALT_INV_registers[3][10]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux21~8_combout\);

-- Location: LABCELL_X60_Y17_N6
\REG|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~9_combout\ = ( \REG|Mux21~5_combout\ & ( \REG|Mux21~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux21~7_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux21~6_combout\)))) ) ) ) # ( !\REG|Mux21~5_combout\ & ( \REG|Mux21~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|Mux21~7_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & \REG|Mux21~6_combout\)))) ) ) ) # ( 
-- \REG|Mux21~5_combout\ & ( !\REG|Mux21~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux21~7_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|Mux21~6_combout\)))) ) ) ) # ( !\REG|Mux21~5_combout\ & ( !\REG|Mux21~8_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux21~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux21~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REG|ALT_INV_Mux21~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_Mux21~6_combout\,
	datae => \REG|ALT_INV_Mux21~5_combout\,
	dataf => \REG|ALT_INV_Mux21~8_combout\,
	combout => \REG|Mux21~9_combout\);

-- Location: LABCELL_X63_Y13_N3
\REG|Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~10_combout\ = ( \REG|Mux21~4_combout\ & ( \REG|Mux21~9_combout\ ) ) # ( !\REG|Mux21~4_combout\ & ( \REG|Mux21~9_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REG|Mux21~4_combout\ & ( !\REG|Mux21~9_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux21~4_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \REG|Mux21~10_combout\);

-- Location: LABCELL_X75_Y15_N9
\ALU|ALU_ResultSig~434\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~434_combout\ = ( \REG|Mux16~9_combout\ & ( \REG|Mux16~4_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & !\ALU|ALU_ResultSig~188_combout\) ) ) ) # ( !\REG|Mux16~9_combout\ & ( \REG|Mux16~4_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ALU|ALU_ResultSig~188_combout\)) ) ) ) # ( \REG|Mux16~9_combout\ & ( !\REG|Mux16~4_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- !\ALU|ALU_ResultSig~188_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000000000101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	datae => \REG|ALT_INV_Mux16~9_combout\,
	dataf => \REG|ALT_INV_Mux16~4_combout\,
	combout => \ALU|ALU_ResultSig~434_combout\);

-- Location: LABCELL_X62_Y15_N6
\ALU|ALU_ResultSig~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~436_combout\ = ( \REG|Mux18~10_combout\ & ( \REG|Mux20~10_combout\ & ( ((!\ALU|ALU_ResultSig~70_combout\ & (\ALU|ALU_ResultSig~158_combout\)) # (\ALU|ALU_ResultSig~70_combout\ & ((\REG|Mux19~10_combout\)))) # 
-- (\ALU|ALU_ResultSig~68_combout\) ) ) ) # ( !\REG|Mux18~10_combout\ & ( \REG|Mux20~10_combout\ & ( ((\ALU|ALU_ResultSig~70_combout\ & \REG|Mux19~10_combout\)) # (\ALU|ALU_ResultSig~68_combout\) ) ) ) # ( \REG|Mux18~10_combout\ & ( !\REG|Mux20~10_combout\ & 
-- ( (!\ALU|ALU_ResultSig~68_combout\ & ((!\ALU|ALU_ResultSig~70_combout\ & (\ALU|ALU_ResultSig~158_combout\)) # (\ALU|ALU_ResultSig~70_combout\ & ((\REG|Mux19~10_combout\))))) ) ) ) # ( !\REG|Mux18~10_combout\ & ( !\REG|Mux20~10_combout\ & ( 
-- (\ALU|ALU_ResultSig~70_combout\ & (\REG|Mux19~10_combout\ & !\ALU|ALU_ResultSig~68_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000001001110000000000000101111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datac => \REG|ALT_INV_Mux19~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datae => \REG|ALT_INV_Mux18~10_combout\,
	dataf => \REG|ALT_INV_Mux20~10_combout\,
	combout => \ALU|ALU_ResultSig~436_combout\);

-- Location: LABCELL_X63_Y19_N24
\ALU|ALU_ResultSig~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~193_combout\ = ( \ALU|ALU_ResultSig~192_combout\ & ( !\ALU|ALU_ResultSig~68_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALU|ALT_INV_ALU_ResultSig~192_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	combout => \ALU|ALU_ResultSig~193_combout\);

-- Location: LABCELL_X75_Y15_N27
\ALU|ALU_ResultSig~435\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~435_combout\ = ( \REG|Mux15~9_combout\ & ( \REG|Mux15~4_combout\ & ( (!\ALU|ALU_ResultSig~188_combout\ & \ALU|ALU_ResultSig~62_combout\) ) ) ) # ( !\REG|Mux15~9_combout\ & ( \REG|Mux15~4_combout\ & ( (!\ALU|ALU_ResultSig~188_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~62_combout\)) ) ) ) # ( \REG|Mux15~9_combout\ & ( !\REG|Mux15~4_combout\ & ( (!\ALU|ALU_ResultSig~188_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~62_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000100000000000001000100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datae => \REG|ALT_INV_Mux15~9_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~435_combout\);

-- Location: LABCELL_X62_Y15_N42
\ALU|ALU_ResultSig~441\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~441_combout\ = ( \REG|Mux13~4_combout\ & ( \ALU|ALU_ResultSig~54_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (!\ALU|ALU_ResultSig~140_combout\ & ((\REG|Mux13~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) 
-- ) ) ) # ( !\REG|Mux13~4_combout\ & ( \ALU|ALU_ResultSig~54_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~68_combout\ & (\REG|Mux13~9_combout\ & !\ALU|ALU_ResultSig~140_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datac => \REG|ALT_INV_Mux13~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datae => \REG|ALT_INV_Mux13~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	combout => \ALU|ALU_ResultSig~441_combout\);

-- Location: LABCELL_X61_Y15_N18
\ALU|ALU_ResultSig~437\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~437_combout\ = ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~60_combout\ & (!\ALU|ALU_ResultSig~188_combout\ & ((\REG|Mux10~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux10~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux10~9_combout\ & (\ALU|ALU_ResultSig~60_combout\ & !\ALU|ALU_ResultSig~188_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000111000000000000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux10~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~437_combout\);

-- Location: LABCELL_X60_Y14_N24
\ALU|ALU_ResultSig~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~440_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal68~6_combout\ & ( (!\ALU|Equal68~8_combout\ & (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal68~8_combout\,
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~6_combout\,
	combout => \ALU|ALU_ResultSig~440_combout\);

-- Location: LABCELL_X71_Y11_N45
\ALU|ALU_ResultSig~439\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~439_combout\ = ( \REG|Mux12~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (!\ALU|ALU_ResultSig~188_combout\ & \ALU|ALU_ResultSig~56_combout\) ) ) ) # ( \REG|Mux12~4_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (!\ALU|ALU_ResultSig~188_combout\ & (\ALU|ALU_ResultSig~56_combout\ & \REG|Mux12~9_combout\)) ) ) ) # ( !\REG|Mux12~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( 
-- (!\ALU|ALU_ResultSig~188_combout\ & (\ALU|ALU_ResultSig~56_combout\ & \REG|Mux12~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	datac => \REG|ALT_INV_Mux12~9_combout\,
	datae => \REG|ALT_INV_Mux12~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_ResultSig~439_combout\);

-- Location: LABCELL_X70_Y17_N0
\ALU|ALU_ResultSig~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~58_combout\ = ( \ALU|Equal68~7_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (!\ALU|Equal68~6_combout\ & \ALU|Equal73~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~6_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~58_combout\);

-- Location: LABCELL_X75_Y15_N18
\ALU|ALU_ResultSig~438\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~438_combout\ = ( \REG|Mux11~4_combout\ & ( \REG|Mux11~9_combout\ & ( (!\ALU|ALU_ResultSig~188_combout\ & \ALU|ALU_ResultSig~58_combout\) ) ) ) # ( !\REG|Mux11~4_combout\ & ( \REG|Mux11~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~188_combout\ & \ALU|ALU_ResultSig~58_combout\)) ) ) ) # ( \REG|Mux11~4_combout\ & ( !\REG|Mux11~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\ALU|ALU_ResultSig~188_combout\ & \ALU|ALU_ResultSig~58_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000000000000110000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~58_combout\,
	datae => \REG|ALT_INV_Mux11~4_combout\,
	dataf => \REG|ALT_INV_Mux11~9_combout\,
	combout => \ALU|ALU_ResultSig~438_combout\);

-- Location: LABCELL_X62_Y15_N30
\ALU|ALU_ResultSig~442\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~442_combout\ = ( !\ALU|ALU_ResultSig~439_combout\ & ( !\ALU|ALU_ResultSig~438_combout\ & ( (!\ALU|ALU_ResultSig~441_combout\ & (!\ALU|ALU_ResultSig~437_combout\ & ((!\REG|Mux14~10_combout\) # (!\ALU|ALU_ResultSig~440_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux14~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~441_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~437_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~440_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~439_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~438_combout\,
	combout => \ALU|ALU_ResultSig~442_combout\);

-- Location: LABCELL_X62_Y15_N24
\ALU|ALU_ResultSig~443\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~443_combout\ = ( \REG|Mux17~10_combout\ & ( \ALU|ALU_ResultSig~442_combout\ & ( (!\ALU|ALU_ResultSig~434_combout\ & (!\ALU|ALU_ResultSig~436_combout\ & (!\ALU|ALU_ResultSig~193_combout\ & !\ALU|ALU_ResultSig~435_combout\))) ) ) ) # ( 
-- !\REG|Mux17~10_combout\ & ( \ALU|ALU_ResultSig~442_combout\ & ( (!\ALU|ALU_ResultSig~434_combout\ & (!\ALU|ALU_ResultSig~436_combout\ & !\ALU|ALU_ResultSig~435_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~434_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~436_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~193_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~435_combout\,
	datae => \REG|ALT_INV_Mux17~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~442_combout\,
	combout => \ALU|ALU_ResultSig~443_combout\);

-- Location: LABCELL_X70_Y12_N36
\ALU|ALU_ResultSig~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~432_combout\ = ( !\ALU|ALU_ResultSig~40_combout\ & ( !\ALU|ALU_ResultSig~188_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	combout => \ALU|ALU_ResultSig~432_combout\);

-- Location: LABCELL_X62_Y11_N48
\ALU|ALU_ResultSig~423\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~423_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)))) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|ALU_ResultSig~423_combout\);

-- Location: MLABCELL_X65_Y15_N54
\ALU|ALU_ResultSig~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~45_combout\ = ( \ALU|Equal68~4_combout\ & ( !\ALU|Equal68~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ALU|ALT_INV_Equal68~4_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~45_combout\);

-- Location: LABCELL_X70_Y11_N9
\ALU|ALU_ResultSig~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~43_combout\ = ( \ALU|Equal68~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal73~2_combout\ & (!\ALU|Equal68~3_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ALU|ALT_INV_Equal68~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~4_combout\,
	combout => \ALU|ALU_ResultSig~43_combout\);

-- Location: LABCELL_X66_Y12_N15
\ALU|ALU_ResultSig~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~20_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~3_combout\ ) ) # ( \ALU|Equal73~2_combout\ & ( !\ALU|Equal68~3_combout\ & ( (\ALU|Equal68~4_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal68~4_combout\,
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~20_combout\);

-- Location: LABCELL_X60_Y14_N48
\ALU|ALU_ResultSig~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~25_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal73~2_combout\ & \ALU|Equal68~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000000000000000000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ALU|ALT_INV_Equal68~5_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~25_combout\);

-- Location: MLABCELL_X65_Y12_N3
\ALU|ALU_ResultSig~429\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~429_combout\ = ( \ALU|ALU_ResultSig~25_combout\ & ( (!\ALU|ALU_ResultSig~20_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux0~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux0~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110101000000000011010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux0~4_combout\,
	datab => \REG|ALT_INV_Mux0~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~20_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~25_combout\,
	combout => \ALU|ALU_ResultSig~429_combout\);

-- Location: LABCELL_X61_Y14_N33
\ALU|ALU_ResultSig~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~23_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~5_combout\,
	combout => \ALU|ALU_ResultSig~23_combout\);

-- Location: LABCELL_X64_Y12_N27
\ALU|ALU_ResultSig~430\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~430_combout\ = ( \REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( (!\ALU|ALU_ResultSig~20_combout\ & \ALU|ALU_ResultSig~23_combout\) ) ) ) # ( !\REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~20_combout\ & \ALU|ALU_ResultSig~23_combout\)) ) ) ) # ( \REG|Mux1~4_combout\ & ( !\REG|Mux1~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\ALU|ALU_ResultSig~20_combout\ & \ALU|ALU_ResultSig~23_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100010000000000100010000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~20_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	datae => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~430_combout\);

-- Location: LABCELL_X62_Y12_N18
\ALU|ALU_ResultSig~431\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~431_combout\ = ( \REG|Mux5~10_combout\ & ( !\ALU|ALU_ResultSig~430_combout\ & ( (!\ALU|ALU_ResultSig~43_combout\ & (!\ALU|ALU_ResultSig~429_combout\ & ((!\ALU|ALU_ResultSig~45_combout\) # (!\REG|Mux4~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux5~10_combout\ & ( !\ALU|ALU_ResultSig~430_combout\ & ( (!\ALU|ALU_ResultSig~429_combout\ & ((!\ALU|ALU_ResultSig~45_combout\) # (!\REG|Mux4~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000110000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~45_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~43_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~429_combout\,
	datad => \REG|ALT_INV_Mux4~10_combout\,
	datae => \REG|ALT_INV_Mux5~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~430_combout\,
	combout => \ALU|ALU_ResultSig~431_combout\);

-- Location: MLABCELL_X65_Y15_N0
\ALU|ALU_ResultSig~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~260_combout\ = ( \ALU|Equal68~4_combout\ & ( \ALU|Equal68~3_combout\ & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ALU|Equal68~4_combout\ & ( \ALU|Equal68~3_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- \ALU|Equal73~2_combout\) ) ) ) # ( \ALU|Equal68~4_combout\ & ( !\ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100000111000000101000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ALU|ALT_INV_Equal68~4_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~260_combout\);

-- Location: LABCELL_X62_Y16_N33
\ALU|ALU_ResultSig~418\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~418_combout\ = ( \ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~418_combout\);

-- Location: LABCELL_X62_Y16_N6
\ALU|ALU_ResultSig~419\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~419_combout\ = ( \REG|Mux2~4_combout\ & ( \REG|Mux2~9_combout\ & ( (!\ALU|ALU_ResultSig~260_combout\ & (!\ALU|ALU_ResultSig~418_combout\ & \ALU|ALU_ResultSig~21_combout\)) ) ) ) # ( !\REG|Mux2~4_combout\ & ( \REG|Mux2~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~260_combout\ & (!\ALU|ALU_ResultSig~418_combout\ & \ALU|ALU_ResultSig~21_combout\))) ) ) ) # ( \REG|Mux2~4_combout\ & ( !\REG|Mux2~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~260_combout\ & (!\ALU|ALU_ResultSig~418_combout\ & \ALU|ALU_ResultSig~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000100000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~260_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~418_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datae => \REG|ALT_INV_Mux2~4_combout\,
	dataf => \REG|ALT_INV_Mux2~9_combout\,
	combout => \ALU|ALU_ResultSig~419_combout\);

-- Location: MLABCELL_X65_Y11_N15
\ALU|ALU_ResultSig~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~420_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( (\ALU|Equal73~4_combout\ & ((\ALU|ALU_ResultSig~116_combout\) # (\ALU|ALU_ResultSig~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~5_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~116_combout\,
	datad => \ALU|ALT_INV_Equal73~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \ALU|ALU_ResultSig~420_combout\);

-- Location: LABCELL_X66_Y19_N30
\ALU|ALU_ResultSig~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~29_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~5_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ALU|Equal68~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal68~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~5_combout\,
	combout => \ALU|ALU_ResultSig~29_combout\);

-- Location: LABCELL_X66_Y13_N0
\ALU|ALU_ResultSig~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~289_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~4_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal68~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~289_combout\);

-- Location: LABCELL_X60_Y12_N42
\ALU|ALU_ResultSig~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~35_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~35_combout\);

-- Location: LABCELL_X66_Y10_N21
\ALU|Equal68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|Equal68~0_combout\);

-- Location: LABCELL_X67_Y10_N30
\ALU|ALU_ResultSig~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~31_combout\ = ( \ALU|Equal68~0_combout\ & ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal68~0_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~31_combout\);

-- Location: LABCELL_X60_Y14_N42
\ALU|ALU_ResultSig~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~32_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal68~4_combout\ & ( (!\ALU|Equal73~2_combout\) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & !\ALU|Equal68~5_combout\)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal68~4_combout\ & ( (!\ALU|Equal73~2_combout\) # (!\ALU|Equal68~5_combout\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ALU|Equal68~4_combout\ & ( 
-- (!\ALU|Equal73~2_combout\) # (!\ALU|Equal68~5_combout\) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ALU|Equal68~4_combout\ & ( (!\ALU|Equal73~2_combout\) # (!\ALU|Equal68~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111100001111110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ALU|ALT_INV_Equal68~5_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~4_combout\,
	combout => \ALU|ALU_ResultSig~32_combout\);

-- Location: LABCELL_X63_Y17_N39
\ALU|ALU_ResultSig~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~295_combout\ = ( \REG|Mux1~9_combout\ & ( \REG|Mux1~4_combout\ & ( (\ALU|ALU_ResultSig~31_combout\ & (\ALU|ALU_ResultSig~32_combout\ & !\ALU|ALU_ResultSig~289_combout\)) ) ) ) # ( !\REG|Mux1~9_combout\ & ( \REG|Mux1~4_combout\ & ( 
-- (\ALU|ALU_ResultSig~31_combout\ & (\ALU|ALU_ResultSig~32_combout\ & (!\ALU|ALU_ResultSig~289_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( \REG|Mux1~9_combout\ & ( !\REG|Mux1~4_combout\ & ( (\ALU|ALU_ResultSig~31_combout\ 
-- & (\ALU|ALU_ResultSig~32_combout\ & (!\ALU|ALU_ResultSig~289_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~32_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~289_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux1~9_combout\,
	dataf => \REG|ALT_INV_Mux1~4_combout\,
	combout => \ALU|ALU_ResultSig~295_combout\);

-- Location: LABCELL_X64_Y17_N24
\ALU|ALU_ResultSig~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~296_combout\ = ( \ALU|ALU_ResultSig~35_combout\ & ( !\ALU|ALU_ResultSig~295_combout\ & ( ((!\REG|Mux0~10_combout\ & ((!\ALU|ALU_ResultSig~29_combout\) # (!\REG|Mux2~10_combout\)))) # (\ALU|ALU_ResultSig~289_combout\) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~35_combout\ & ( !\ALU|ALU_ResultSig~295_combout\ & ( (!\ALU|ALU_ResultSig~29_combout\) # ((!\REG|Mux2~10_combout\) # (\ALU|ALU_ResultSig~289_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~29_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~289_combout\,
	datac => \REG|ALT_INV_Mux2~10_combout\,
	datad => \REG|ALT_INV_Mux0~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~35_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~295_combout\,
	combout => \ALU|ALU_ResultSig~296_combout\);

-- Location: LABCELL_X64_Y17_N45
\ALU|ALU_ResultSig~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~291_combout\ = ( \REG|Mux4~4_combout\ & ( (!\ALU|ALU_ResultSig~289_combout\ & (\ALU|ALU_ResultSig~25_combout\ & ((\REG|Mux4~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux4~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~289_combout\ & (\ALU|ALU_ResultSig~25_combout\ & \REG|Mux4~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~289_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~25_combout\,
	datad => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \REG|ALT_INV_Mux4~4_combout\,
	combout => \ALU|ALU_ResultSig~291_combout\);

-- Location: MLABCELL_X59_Y18_N33
\ALU|ALU_ResultSig~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~284_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~2_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~2_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100000000100110000000000000011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~284_combout\);

-- Location: LABCELL_X62_Y13_N0
\ALU|ALU_ResultSig~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~27_combout\ = ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal68~5_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~5_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~27_combout\);

-- Location: LABCELL_X64_Y17_N42
\ALU|ALU_ResultSig~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~290_combout\ = ( \REG|Mux3~9_combout\ & ( (!\ALU|ALU_ResultSig~289_combout\ & (\ALU|ALU_ResultSig~27_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux3~4_combout\)))) ) ) # ( !\REG|Mux3~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~289_combout\ & (\ALU|ALU_ResultSig~27_combout\ & \REG|Mux3~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000001000000011000000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~289_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~27_combout\,
	datad => \REG|ALT_INV_Mux3~4_combout\,
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~290_combout\);

-- Location: LABCELL_X60_Y12_N57
\ALU|ALU_ResultSig~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~287_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & \ALU|Equal73~2_combout\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & \ALU|Equal73~2_combout\) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & \ALU|Equal73~2_combout\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (\ALU|Equal73~2_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~287_combout\);

-- Location: FF_X60_Y19_N50
\REG|registers[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][6]~q\);

-- Location: FF_X62_Y18_N2
\REG|registers[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][6]~q\);

-- Location: FF_X61_Y18_N17
\REG|registers[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][6]~q\);

-- Location: FF_X61_Y18_N38
\REG|registers[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][6]~q\);

-- Location: LABCELL_X61_Y18_N3
\REG|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][6]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][6]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][6]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][6]~q\,
	datab => \REG|ALT_INV_registers[26][6]~q\,
	datac => \REG|ALT_INV_registers[18][6]~q\,
	datad => \REG|ALT_INV_registers[30][6]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux25~2_combout\);

-- Location: FF_X62_Y18_N29
\REG|registers[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][6]~q\);

-- Location: FF_X62_Y18_N44
\REG|registers[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][6]~q\);

-- Location: FF_X61_Y18_N32
\REG|registers[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][6]~q\);

-- Location: FF_X61_Y17_N53
\REG|registers[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][6]~q\);

-- Location: LABCELL_X61_Y18_N57
\REG|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][6]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][6]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][6]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][6]~q\,
	datab => \REG|ALT_INV_registers[24][6]~q\,
	datac => \REG|ALT_INV_registers[28][6]~q\,
	datad => \REG|ALT_INV_registers[20][6]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux25~0_combout\);

-- Location: FF_X60_Y18_N59
\REG|registers[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][6]~q\);

-- Location: FF_X60_Y18_N14
\REG|registers[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][6]~q\);

-- Location: FF_X60_Y18_N32
\REG|registers[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][6]~q\);

-- Location: MLABCELL_X59_Y18_N12
\REG|registers[17][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[17][6]~feeder_combout\ = ( \ALU|ALU_Result[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[6]~26_combout\,
	combout => \REG|registers[17][6]~feeder_combout\);

-- Location: FF_X59_Y18_N14
\REG|registers[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[17][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][6]~q\);

-- Location: LABCELL_X60_Y18_N33
\REG|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][6]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][6]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][6]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][6]~q\,
	datab => \REG|ALT_INV_registers[25][6]~q\,
	datac => \REG|ALT_INV_registers[29][6]~q\,
	datad => \REG|ALT_INV_registers[17][6]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux25~1_combout\);

-- Location: FF_X61_Y19_N53
\REG|registers[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][6]~q\);

-- Location: FF_X61_Y19_N22
\REG|registers[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][6]~q\);

-- Location: FF_X64_Y17_N53
\REG|registers[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][6]~q\);

-- Location: FF_X61_Y19_N59
\REG|registers[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][6]~q\);

-- Location: LABCELL_X61_Y19_N6
\REG|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][6]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][6]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][6]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][6]~q\,
	datab => \REG|ALT_INV_registers[27][6]~q\,
	datac => \REG|ALT_INV_registers[19][6]~q\,
	datad => \REG|ALT_INV_registers[31][6]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux25~3_combout\);

-- Location: LABCELL_X61_Y18_N6
\REG|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~4_combout\ = ( \REG|Mux25~1_combout\ & ( \REG|Mux25~3_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux25~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux25~2_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REG|Mux25~1_combout\ & ( \REG|Mux25~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REG|Mux25~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux25~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \REG|Mux25~1_combout\ & ( !\REG|Mux25~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux25~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux25~2_combout\))) ) ) ) # ( !\REG|Mux25~1_combout\ & ( !\REG|Mux25~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux25~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux25~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux25~2_combout\,
	datad => \REG|ALT_INV_Mux25~0_combout\,
	datae => \REG|ALT_INV_Mux25~1_combout\,
	dataf => \REG|ALT_INV_Mux25~3_combout\,
	combout => \REG|Mux25~4_combout\);

-- Location: LABCELL_X60_Y17_N27
\ALU|ALU_ResultSig~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~286_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( \REG|Mux25~4_combout\ & ( (!\ALU|Equal73~3_combout\ & ((\REG|Mux25~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( \REG|Mux25~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|Equal73~3_combout\ & !\REG|Mux25~9_combout\)) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\REG|Mux25~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|Equal73~3_combout\ & \REG|Mux25~9_combout\)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\REG|Mux25~4_combout\ & ( (\ALU|Equal73~3_combout\ & ((!\REG|Mux25~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001000010000000100000100000001000000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_Equal73~3_combout\,
	datac => \REG|ALT_INV_Mux25~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \REG|ALT_INV_Mux25~4_combout\,
	combout => \ALU|ALU_ResultSig~286_combout\);

-- Location: FF_X65_Y18_N5
\REG|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][2]~q\);

-- Location: FF_X65_Y18_N32
\REG|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][2]~q\);

-- Location: FF_X65_Y18_N14
\REG|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][2]~q\);

-- Location: FF_X62_Y20_N7
\REG|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][2]~q\);

-- Location: MLABCELL_X65_Y18_N9
\REG|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[11][2]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][2]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[9][2]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][2]~q\,
	datab => \REG|ALT_INV_registers[11][2]~q\,
	datac => \REG|ALT_INV_registers[9][2]~q\,
	datad => \REG|ALT_INV_registers[10][2]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux29~5_combout\);

-- Location: MLABCELL_X65_Y16_N54
\REG|registers[5][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][2]~feeder_combout\ = ( \ALU|ALU_Result[2]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[2]~14_combout\,
	combout => \REG|registers[5][2]~feeder_combout\);

-- Location: FF_X65_Y16_N56
\REG|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][2]~q\);

-- Location: FF_X65_Y16_N32
\REG|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][2]~q\);

-- Location: FF_X62_Y20_N1
\REG|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][2]~q\);

-- Location: FF_X65_Y16_N26
\REG|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][2]~q\);

-- Location: MLABCELL_X65_Y16_N33
\REG|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[7][2]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][2]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][2]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][2]~q\,
	datab => \REG|ALT_INV_registers[7][2]~q\,
	datac => \REG|ALT_INV_registers[6][2]~q\,
	datad => \REG|ALT_INV_registers[4][2]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux29~7_combout\);

-- Location: FF_X64_Y18_N38
\REG|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][2]~q\);

-- Location: FF_X62_Y20_N37
\REG|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][2]~q\);

-- Location: FF_X64_Y18_N8
\REG|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][2]~q\);

-- Location: FF_X64_Y18_N47
\REG|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][2]~q\);

-- Location: MLABCELL_X65_Y18_N0
\REG|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[15][2]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[14][2]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[13][2]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][2]~q\,
	datab => \REG|ALT_INV_registers[14][2]~q\,
	datac => \REG|ALT_INV_registers[12][2]~q\,
	datad => \REG|ALT_INV_registers[13][2]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux29~6_combout\);

-- Location: FF_X64_Y19_N2
\REG|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][2]~q\);

-- Location: FF_X64_Y19_N44
\REG|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][2]~q\);

-- Location: MLABCELL_X65_Y20_N42
\REG|registers[3][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[3][2]~feeder_combout\ = ( \ALU|ALU_Result[2]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[2]~14_combout\,
	combout => \REG|registers[3][2]~feeder_combout\);

-- Location: FF_X65_Y20_N44
\REG|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[3][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][2]~q\);

-- Location: FF_X64_Y19_N38
\REG|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][2]~q\);

-- Location: LABCELL_X64_Y19_N45
\REG|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][2]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][2]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][2]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[1][2]~q\,
	datab => \REG|ALT_INV_registers[2][2]~q\,
	datac => \REG|ALT_INV_registers[3][2]~q\,
	datad => \REG|ALT_INV_registers[0][2]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux29~8_combout\);

-- Location: MLABCELL_X65_Y18_N27
\REG|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~9_combout\ = ( \REG|Mux29~6_combout\ & ( \REG|Mux29~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((\REG|Mux29~7_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux29~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\REG|Mux29~6_combout\ & ( \REG|Mux29~8_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((\REG|Mux29~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux29~5_combout\))) ) ) ) # ( \REG|Mux29~6_combout\ & ( !\REG|Mux29~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux29~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux29~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( 
-- !\REG|Mux29~6_combout\ & ( !\REG|Mux29~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux29~7_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux29~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_Mux29~5_combout\,
	datad => \REG|ALT_INV_Mux29~7_combout\,
	datae => \REG|ALT_INV_Mux29~6_combout\,
	dataf => \REG|ALT_INV_Mux29~8_combout\,
	combout => \REG|Mux29~9_combout\);

-- Location: LABCELL_X68_Y16_N3
\ALU|ALU_Result[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[2]~12_combout\ = ( \REG|Mux29~9_combout\ & ( \REG|Mux29~4_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\REG|Mux29~9_combout\ & ( \REG|Mux29~4_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(2)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( \REG|Mux29~9_combout\ & ( !\REG|Mux29~4_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2)))) ) ) ) # ( !\REG|Mux29~9_combout\ & ( !\REG|Mux29~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & 
-- \ALU|Equal73~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000010110000101100000111000001110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	datae => \REG|ALT_INV_Mux29~9_combout\,
	dataf => \REG|ALT_INV_Mux29~4_combout\,
	combout => \ALU|ALU_Result[2]~12_combout\);

-- Location: LABCELL_X75_Y15_N57
\ALU|ALU_ResultSig~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~274_combout\ = ( \REG|Mux14~9_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (\ALU|ALU_ResultSig~232_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux14~4_combout\)))) ) ) # ( !\REG|Mux14~9_combout\ & ( 
-- (!\ALU|ALU_ResultSig~62_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~232_combout\ & \REG|Mux14~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~232_combout\,
	datad => \REG|ALT_INV_Mux14~4_combout\,
	dataf => \REG|ALT_INV_Mux14~9_combout\,
	combout => \ALU|ALU_ResultSig~274_combout\);

-- Location: LABCELL_X75_Y15_N3
\ALU|ALU_ResultSig~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~272_combout\ = ( \ALU|ALU_ResultSig~231_combout\ & ( !\ALU|ALU_ResultSig~62_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux16~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux16~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux16~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux16~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~231_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	combout => \ALU|ALU_ResultSig~272_combout\);

-- Location: LABCELL_X71_Y15_N30
\ALU|ALU_ResultSig~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~275_combout\ = ( \REG|Mux19~10_combout\ & ( \REG|Mux20~10_combout\ & ( (((\ALU|ALU_ResultSig~180_combout\ & \REG|Mux18~10_combout\)) # (\ALU|ALU_ResultSig~236_combout\)) # (\ALU|ALU_ResultSig~62_combout\) ) ) ) # ( 
-- !\REG|Mux19~10_combout\ & ( \REG|Mux20~10_combout\ & ( ((\ALU|ALU_ResultSig~180_combout\ & (\REG|Mux18~10_combout\ & !\ALU|ALU_ResultSig~236_combout\))) # (\ALU|ALU_ResultSig~62_combout\) ) ) ) # ( \REG|Mux19~10_combout\ & ( !\REG|Mux20~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~62_combout\ & (((\ALU|ALU_ResultSig~180_combout\ & \REG|Mux18~10_combout\)) # (\ALU|ALU_ResultSig~236_combout\))) ) ) ) # ( !\REG|Mux19~10_combout\ & ( !\REG|Mux20~10_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & 
-- (\ALU|ALU_ResultSig~180_combout\ & (\REG|Mux18~10_combout\ & !\ALU|ALU_ResultSig~236_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000101010101001010111010101010101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datac => \REG|ALT_INV_Mux18~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	datae => \REG|ALT_INV_Mux19~10_combout\,
	dataf => \REG|ALT_INV_Mux20~10_combout\,
	combout => \ALU|ALU_ResultSig~275_combout\);

-- Location: LABCELL_X75_Y15_N42
\ALU|ALU_ResultSig~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~273_combout\ = ( \REG|Mux15~9_combout\ & ( \REG|Mux15~4_combout\ & ( \ALU|ALU_ResultSig~60_combout\ ) ) ) # ( !\REG|Mux15~9_combout\ & ( \REG|Mux15~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~60_combout\) ) ) ) # ( \REG|Mux15~9_combout\ & ( !\REG|Mux15~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~60_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	datae => \REG|ALT_INV_Mux15~9_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~273_combout\);

-- Location: LABCELL_X75_Y15_N48
\ALU|ALU_ResultSig~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~276_combout\ = ( !\ALU|ALU_ResultSig~275_combout\ & ( !\ALU|ALU_ResultSig~273_combout\ & ( (!\ALU|ALU_ResultSig~274_combout\ & (!\ALU|ALU_ResultSig~272_combout\ & ((!\ALU|ALU_ResultSig~271_combout\) # (!\REG|Mux17~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~271_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~274_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~272_combout\,
	datad => \REG|ALT_INV_Mux17~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~275_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~273_combout\,
	combout => \ALU|ALU_ResultSig~276_combout\);

-- Location: MLABCELL_X65_Y17_N36
\ALU|ALU_ResultSig~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~278_combout\ = ( \REG|Mux25~4_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((\REG|Mux25~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux25~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~68_combout\ & \REG|Mux25~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux25~9_combout\,
	dataf => \REG|ALT_INV_Mux25~4_combout\,
	combout => \ALU|ALU_ResultSig~278_combout\);

-- Location: MLABCELL_X65_Y17_N57
\ALU|ALU_ResultSig~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~280_combout\ = ( \REG|Mux23~4_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & ((\REG|Mux23~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux23~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~72_combout\ & \REG|Mux23~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datad => \REG|ALT_INV_Mux23~9_combout\,
	dataf => \REG|ALT_INV_Mux23~4_combout\,
	combout => \ALU|ALU_ResultSig~280_combout\);

-- Location: FF_X65_Y16_N19
\REG|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][7]~q\);

-- Location: FF_X65_Y16_N55
\REG|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][7]~q\);

-- Location: FF_X62_Y20_N25
\REG|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][7]~q\);

-- Location: FF_X65_Y16_N38
\REG|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][7]~q\);

-- Location: MLABCELL_X65_Y16_N39
\REG|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[7][7]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][7]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][7]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][7]~q\,
	datab => \REG|ALT_INV_registers[5][7]~q\,
	datac => \REG|ALT_INV_registers[6][7]~q\,
	datad => \REG|ALT_INV_registers[7][7]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux24~7_combout\);

-- Location: FF_X64_Y14_N8
\REG|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][7]~q\);

-- Location: FF_X63_Y16_N11
\REG|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][7]~q\);

-- Location: FF_X63_Y16_N5
\REG|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][7]~q\);

-- Location: LABCELL_X64_Y19_N27
\REG|registers[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][7]~feeder_combout\ = ( \ALU|ALU_Result[7]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[7]~29_combout\,
	combout => \REG|registers[0][7]~feeder_combout\);

-- Location: FF_X64_Y19_N29
\REG|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][7]~q\);

-- Location: LABCELL_X64_Y14_N9
\REG|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~8_combout\ = ( \REG|registers[3][7]~q\ & ( \REG|registers[0][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) # (\REG|registers[2][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|registers[1][7]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REG|registers[3][7]~q\ & ( \REG|registers[0][7]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) # (\REG|registers[2][7]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|registers[1][7]~q\)))) ) ) ) # ( \REG|registers[3][7]~q\ & ( !\REG|registers[0][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[2][7]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|registers[1][7]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REG|registers[3][7]~q\ & ( 
-- !\REG|registers[0][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[2][7]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|registers[1][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REG|ALT_INV_registers[2][7]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[1][7]~q\,
	datae => \REG|ALT_INV_registers[3][7]~q\,
	dataf => \REG|ALT_INV_registers[0][7]~q\,
	combout => \REG|Mux24~8_combout\);

-- Location: FF_X62_Y20_N19
\REG|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][7]~q\);

-- Location: LABCELL_X64_Y18_N0
\REG|registers[12][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][7]~feeder_combout\ = ( \ALU|ALU_Result[7]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[7]~29_combout\,
	combout => \REG|registers[12][7]~feeder_combout\);

-- Location: FF_X64_Y18_N1
\REG|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][7]~q\);

-- Location: FF_X64_Y18_N17
\REG|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][7]~q\);

-- Location: FF_X64_Y18_N44
\REG|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][7]~q\);

-- Location: LABCELL_X64_Y18_N42
\REG|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~6_combout\ = ( \REG|registers[13][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][7]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][7]~q\))) ) ) ) # ( !\REG|registers[13][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[14][7]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][7]~q\))) ) ) ) # ( \REG|registers[13][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[12][7]~q\) ) ) ) # ( !\REG|registers[13][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[12][7]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][7]~q\,
	datab => \REG|ALT_INV_registers[12][7]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[15][7]~q\,
	datae => \REG|ALT_INV_registers[13][7]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux24~6_combout\);

-- Location: FF_X65_Y18_N56
\REG|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][7]~q\);

-- Location: FF_X64_Y14_N38
\REG|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][7]~q\);

-- Location: FF_X65_Y18_N17
\REG|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][7]~q\);

-- Location: FF_X62_Y19_N47
\REG|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][7]~q\);

-- Location: LABCELL_X64_Y14_N39
\REG|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~5_combout\ = ( \REG|registers[9][7]~q\ & ( \REG|registers[10][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|registers[8][7]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|registers[11][7]~q\)))) ) ) ) # ( !\REG|registers[9][7]~q\ & ( \REG|registers[10][7]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|registers[8][7]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[11][7]~q\)))) ) ) ) # ( \REG|registers[9][7]~q\ & ( !\REG|registers[10][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[8][7]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|registers[11][7]~q\)))) ) ) ) # ( 
-- !\REG|registers[9][7]~q\ & ( !\REG|registers[10][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[8][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[11][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_registers[8][7]~q\,
	datad => \REG|ALT_INV_registers[11][7]~q\,
	datae => \REG|ALT_INV_registers[9][7]~q\,
	dataf => \REG|ALT_INV_registers[10][7]~q\,
	combout => \REG|Mux24~5_combout\);

-- Location: MLABCELL_X65_Y16_N3
\REG|Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~9_combout\ = ( \REG|Mux24~6_combout\ & ( \REG|Mux24~5_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux24~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux24~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REG|Mux24~6_combout\ & ( \REG|Mux24~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|Mux24~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux24~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( 
-- \REG|Mux24~6_combout\ & ( !\REG|Mux24~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux24~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux24~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( !\REG|Mux24~6_combout\ & ( 
-- !\REG|Mux24~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux24~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|Mux24~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REG|ALT_INV_Mux24~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_Mux24~8_combout\,
	datae => \REG|ALT_INV_Mux24~6_combout\,
	dataf => \REG|ALT_INV_Mux24~5_combout\,
	combout => \REG|Mux24~9_combout\);

-- Location: LABCELL_X64_Y20_N24
\ALU|ALU_ResultSig~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~350_combout\ = ( \REG|Mux24~9_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux24~4_combout\))) ) ) # ( !\REG|Mux24~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~66_combout\ & \REG|Mux24~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datad => \REG|ALT_INV_Mux24~4_combout\,
	dataf => \REG|ALT_INV_Mux24~9_combout\,
	combout => \ALU|ALU_ResultSig~350_combout\);

-- Location: FF_X63_Y18_N38
\REG|registers[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][9]~q\);

-- Location: FF_X62_Y18_N38
\REG|registers[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][9]~q\);

-- Location: LABCELL_X62_Y18_N30
\REG|registers[16][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[16][9]~feeder_combout\);

-- Location: FF_X62_Y18_N32
\REG|registers[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][9]~q\);

-- Location: FF_X63_Y20_N41
\REG|registers[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][9]~q\);

-- Location: LABCELL_X63_Y18_N39
\REG|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[28][9]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[20][9]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[24][9]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][9]~q\,
	datab => \REG|ALT_INV_registers[24][9]~q\,
	datac => \REG|ALT_INV_registers[16][9]~q\,
	datad => \REG|ALT_INV_registers[20][9]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux22~0_combout\);

-- Location: FF_X64_Y16_N50
\REG|registers[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][9]~q\);

-- Location: FF_X64_Y16_N41
\REG|registers[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][9]~q\);

-- Location: LABCELL_X60_Y16_N48
\REG|registers[19][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[19][9]~feeder_combout\);

-- Location: FF_X60_Y16_N50
\REG|registers[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][9]~q\);

-- Location: FF_X64_Y11_N17
\REG|registers[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][9]~q\);

-- Location: LABCELL_X64_Y16_N33
\REG|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[31][9]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[19][9]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REG|registers[27][9]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\REG|registers[23][9]~q\ & ( (\REG|registers[31][9]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\REG|registers[23][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[19][9]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REG|registers[27][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[27][9]~q\,
	datab => \REG|ALT_INV_registers[31][9]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_registers[19][9]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REG|ALT_INV_registers[23][9]~q\,
	combout => \REG|Mux22~3_combout\);

-- Location: FF_X63_Y18_N56
\REG|registers[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][9]~q\);

-- Location: FF_X63_Y18_N26
\REG|registers[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][9]~q\);

-- Location: LABCELL_X63_Y15_N36
\REG|registers[18][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[18][9]~feeder_combout\);

-- Location: FF_X63_Y15_N37
\REG|registers[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][9]~q\);

-- Location: LABCELL_X60_Y16_N15
\REG|registers[22][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[22][9]~feeder_combout\);

-- Location: FF_X60_Y16_N17
\REG|registers[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][9]~q\);

-- Location: LABCELL_X63_Y18_N27
\REG|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~2_combout\ = ( \REG|registers[22][9]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[26][9]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[30][9]~q\))) ) ) ) # ( !\REG|registers[22][9]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|registers[26][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[30][9]~q\))) ) ) ) # ( \REG|registers[22][9]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[18][9]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REG|registers[22][9]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & \REG|registers[18][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][9]~q\,
	datab => \REG|ALT_INV_registers[30][9]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[18][9]~q\,
	datae => \REG|ALT_INV_registers[22][9]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux22~2_combout\);

-- Location: FF_X63_Y20_N26
\REG|registers[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][9]~q\);

-- Location: LABCELL_X63_Y20_N57
\REG|registers[29][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[29][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[29][9]~feeder_combout\);

-- Location: FF_X63_Y20_N59
\REG|registers[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[29][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][9]~q\);

-- Location: LABCELL_X61_Y20_N51
\REG|registers[21][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[21][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[21][9]~feeder_combout\);

-- Location: FF_X61_Y20_N53
\REG|registers[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[21][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][9]~q\);

-- Location: LABCELL_X61_Y20_N33
\REG|registers[17][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[17][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[17][9]~feeder_combout\);

-- Location: FF_X61_Y20_N35
\REG|registers[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[17][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][9]~q\);

-- Location: LABCELL_X63_Y20_N3
\REG|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][9]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][9]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][9]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[25][9]~q\,
	datab => \REG|ALT_INV_registers[29][9]~q\,
	datac => \REG|ALT_INV_registers[21][9]~q\,
	datad => \REG|ALT_INV_registers[17][9]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux22~1_combout\);

-- Location: LABCELL_X64_Y18_N57
\REG|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~4_combout\ = ( \REG|Mux22~2_combout\ & ( \REG|Mux22~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) # (\REG|Mux22~0_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|Mux22~3_combout\)))) ) ) ) # ( !\REG|Mux22~2_combout\ & ( \REG|Mux22~1_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux22~0_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|Mux22~3_combout\)))) ) ) ) # ( \REG|Mux22~2_combout\ & ( !\REG|Mux22~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) # (\REG|Mux22~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|Mux22~3_combout\)))) ) ) ) # ( 
-- !\REG|Mux22~2_combout\ & ( !\REG|Mux22~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux22~0_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|Mux22~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux22~0_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_Mux22~3_combout\,
	datae => \REG|ALT_INV_Mux22~2_combout\,
	dataf => \REG|ALT_INV_Mux22~1_combout\,
	combout => \REG|Mux22~4_combout\);

-- Location: MLABCELL_X65_Y19_N6
\REG|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~10_combout\ = ( \REG|Mux22~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux22~4_combout\) ) ) # ( !\REG|Mux22~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux22~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux22~4_combout\,
	dataf => \REG|ALT_INV_Mux22~9_combout\,
	combout => \REG|Mux22~10_combout\);

-- Location: LABCELL_X64_Y16_N42
\ALU|ALU_ResultSig~417\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~417_combout\ = ( \REG|Mux22~10_combout\ & ( \REG|Mux21~10_combout\ & ( (\ALU|ALU_ResultSig~68_combout\) # (\ALU|ALU_ResultSig~66_combout\) ) ) ) # ( !\REG|Mux22~10_combout\ & ( \REG|Mux21~10_combout\ & ( \ALU|ALU_ResultSig~68_combout\ ) 
-- ) ) # ( \REG|Mux22~10_combout\ & ( !\REG|Mux21~10_combout\ & ( \ALU|ALU_ResultSig~66_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datae => \REG|ALT_INV_Mux22~10_combout\,
	dataf => \REG|ALT_INV_Mux21~10_combout\,
	combout => \ALU|ALU_ResultSig~417_combout\);

-- Location: LABCELL_X64_Y16_N36
\ALU|ALU_Result[9]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[9]~33_combout\ = ( \ALU|Equal73~0_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux22~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux22~4_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110011111100000000000000000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux22~9_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \REG|ALT_INV_Mux22~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_Equal73~0_combout\,
	combout => \ALU|ALU_Result[9]~33_combout\);

-- Location: FF_X67_Y13_N50
\REG|registers[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][5]~q\);

-- Location: FF_X67_Y11_N31
\REG|registers[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][5]~q\);

-- Location: FF_X66_Y13_N26
\REG|registers[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][5]~q\);

-- Location: FF_X66_Y13_N20
\REG|registers[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][5]~q\);

-- Location: LABCELL_X67_Y13_N51
\REG|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[29][5]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[21][5]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[25][5]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][5]~q\,
	datab => \REG|ALT_INV_registers[25][5]~q\,
	datac => \REG|ALT_INV_registers[17][5]~q\,
	datad => \REG|ALT_INV_registers[21][5]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux26~1_combout\);

-- Location: FF_X67_Y11_N55
\REG|registers[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][5]~q\);

-- Location: FF_X67_Y13_N44
\REG|registers[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][5]~q\);

-- Location: FF_X70_Y11_N17
\REG|registers[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][5]~q\);

-- Location: FF_X68_Y11_N50
\REG|registers[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][5]~q\);

-- Location: LABCELL_X67_Y13_N45
\REG|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][5]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][5]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][5]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[27][5]~q\,
	datab => \REG|ALT_INV_registers[31][5]~q\,
	datac => \REG|ALT_INV_registers[19][5]~q\,
	datad => \REG|ALT_INV_registers[23][5]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux26~3_combout\);

-- Location: FF_X67_Y13_N2
\REG|registers[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][5]~q\);

-- Location: FF_X66_Y10_N41
\REG|registers[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][5]~q\);

-- Location: FF_X70_Y9_N37
\REG|registers[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][5]~q\);

-- Location: LABCELL_X70_Y9_N9
\REG|registers[18][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][5]~feeder_combout\ = ( \ALU|ALU_Result[5]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[5]~23_combout\,
	combout => \REG|registers[18][5]~feeder_combout\);

-- Location: FF_X70_Y9_N11
\REG|registers[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][5]~q\);

-- Location: LABCELL_X67_Y13_N3
\REG|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~2_combout\ = ( \REG|registers[18][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[26][5]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[30][5]~q\)) ) ) ) # ( !\REG|registers[18][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[26][5]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[30][5]~q\)) ) ) ) # ( \REG|registers[18][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[22][5]~q\) ) ) ) # ( !\REG|registers[18][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[22][5]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][5]~q\,
	datab => \REG|ALT_INV_registers[22][5]~q\,
	datac => \REG|ALT_INV_registers[26][5]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[18][5]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux26~2_combout\);

-- Location: FF_X66_Y10_N56
\REG|registers[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][5]~q\);

-- Location: FF_X68_Y10_N44
\REG|registers[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][5]~q\);

-- Location: FF_X66_Y10_N5
\REG|registers[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][5]~q\);

-- Location: FF_X68_Y10_N38
\REG|registers[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][5]~q\);

-- Location: LABCELL_X68_Y10_N15
\REG|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][5]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][5]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][5]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][5]~q\,
	datab => \REG|ALT_INV_registers[16][5]~q\,
	datac => \REG|ALT_INV_registers[20][5]~q\,
	datad => \REG|ALT_INV_registers[28][5]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux26~0_combout\);

-- Location: LABCELL_X67_Y13_N30
\REG|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~4_combout\ = ( \REG|Mux26~2_combout\ & ( \REG|Mux26~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux26~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux26~3_combout\)))) ) ) ) # ( !\REG|Mux26~2_combout\ & ( \REG|Mux26~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux26~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|Mux26~3_combout\)))) ) ) ) # ( 
-- \REG|Mux26~2_combout\ & ( !\REG|Mux26~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux26~1_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux26~3_combout\)))) ) ) ) # ( !\REG|Mux26~2_combout\ & ( !\REG|Mux26~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux26~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux26~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux26~1_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_Mux26~3_combout\,
	datae => \REG|ALT_INV_Mux26~2_combout\,
	dataf => \REG|ALT_INV_Mux26~0_combout\,
	combout => \REG|Mux26~4_combout\);

-- Location: LABCELL_X67_Y9_N27
\ALU|ALU_ResultSig~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~202_combout\ = ( !\ALU|ALU_ResultSig~201_combout\ & ( !\ALU|ALU_ResultSig~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~201_combout\,
	combout => \ALU|ALU_ResultSig~202_combout\);

-- Location: LABCELL_X66_Y11_N27
\ALU|ALU_ResultSig~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~214_combout\ = ( \REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~167_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux5~9_combout\))) ) ) # ( !\REG|Mux5~4_combout\ & ( (\REG|Mux5~9_combout\ & 
-- (\ALU|ALU_ResultSig~167_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux5~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~167_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux5~4_combout\,
	combout => \ALU|ALU_ResultSig~214_combout\);

-- Location: LABCELL_X66_Y11_N6
\ALU|ALU_ResultSig~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~216_combout\ = ( \ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (\ALU|Equal68~4_combout\))) ) ) # ( !\ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & 
-- \ALU|Equal68~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ALU|ALT_INV_Equal68~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~216_combout\);

-- Location: LABCELL_X68_Y11_N24
\ALU|ALU_ResultSig~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~213_combout\ = ( \REG|Mux6~9_combout\ & ( (\ALU|ALU_ResultSig~212_combout\ & (!\ALU|ALU_ResultSig~210_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux6~4_combout\)))) ) ) # ( !\REG|Mux6~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~212_combout\ & (!\ALU|ALU_ResultSig~210_combout\ & \REG|Mux6~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000100000001100000010000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~212_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~210_combout\,
	datad => \REG|ALT_INV_Mux6~4_combout\,
	dataf => \REG|ALT_INV_Mux6~9_combout\,
	combout => \ALU|ALU_ResultSig~213_combout\);

-- Location: LABCELL_X60_Y11_N42
\ALU|ALU_ResultSig~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~217_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010101010000010100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~217_combout\);

-- Location: LABCELL_X67_Y11_N0
\ALU|ALU_ResultSig~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~211_combout\ = ( \REG|Mux7~4_combout\ & ( \REG|Mux7~9_combout\ & ( \ALU|ALU_ResultSig~210_combout\ ) ) ) # ( !\REG|Mux7~4_combout\ & ( \REG|Mux7~9_combout\ & ( (\ALU|ALU_ResultSig~210_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux7~4_combout\ & ( !\REG|Mux7~9_combout\ & ( (\ALU|ALU_ResultSig~210_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000101000100010001000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~210_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux7~4_combout\,
	dataf => \REG|ALT_INV_Mux7~9_combout\,
	combout => \ALU|ALU_ResultSig~211_combout\);

-- Location: LABCELL_X68_Y11_N27
\ALU|ALU_ResultSig~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~104_combout\ = ( \ALU|Equal68~5_combout\ & ( (\ALU|Equal73~2_combout\ & \ALU|Equal68~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ALU|ALT_INV_Equal68~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~5_combout\,
	combout => \ALU|ALU_ResultSig~104_combout\);

-- Location: LABCELL_X62_Y11_N18
\ALU|ALU_ResultSig~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~215_combout\ = ( !\ALU|ALU_ResultSig~167_combout\ & ( (\ALU|ALU_ResultSig~104_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux4~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011000000010000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux4~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	datad => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~167_combout\,
	combout => \ALU|ALU_ResultSig~215_combout\);

-- Location: LABCELL_X66_Y11_N12
\ALU|ALU_ResultSig~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~218_combout\ = ( \ALU|ALU_ResultSig~211_combout\ & ( \ALU|ALU_ResultSig~215_combout\ & ( (\ALU|ALU_ResultSig~216_combout\ & \ALU|ALU_ResultSig~217_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~211_combout\ & ( \ALU|ALU_ResultSig~215_combout\ 
-- & ( (\ALU|ALU_ResultSig~217_combout\ & ((!\ALU|ALU_ResultSig~213_combout\) # (\ALU|ALU_ResultSig~216_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~211_combout\ & ( !\ALU|ALU_ResultSig~215_combout\ & ( (\ALU|ALU_ResultSig~216_combout\ & 
-- ((!\ALU|ALU_ResultSig~214_combout\) # (\ALU|ALU_ResultSig~217_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~211_combout\ & ( !\ALU|ALU_ResultSig~215_combout\ & ( (!\ALU|ALU_ResultSig~214_combout\ & (((!\ALU|ALU_ResultSig~213_combout\)) # 
-- (\ALU|ALU_ResultSig~216_combout\))) # (\ALU|ALU_ResultSig~214_combout\ & (\ALU|ALU_ResultSig~217_combout\ & ((!\ALU|ALU_ResultSig~213_combout\) # (\ALU|ALU_ResultSig~216_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001011110011001000100011001100000000111100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~214_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~216_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~213_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~217_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~211_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~215_combout\,
	combout => \ALU|ALU_ResultSig~218_combout\);

-- Location: LABCELL_X62_Y10_N18
\ALU|ALU_ResultSig~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~199_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\ALU|Equal73~2_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (!\ALU|Equal73~2_combout\) # 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101111111010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~199_combout\);

-- Location: LABCELL_X67_Y11_N51
\ALU|ALU_ResultSig~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~135_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~3_combout\ & ( \ALU|Equal68~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Equal68~2_combout\,
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~135_combout\);

-- Location: FF_X70_Y14_N38
\REG|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][4]~q\);

-- Location: FF_X70_Y14_N17
\REG|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][4]~q\);

-- Location: FF_X70_Y14_N2
\REG|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][4]~q\);

-- Location: FF_X71_Y11_N41
\REG|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][4]~q\);

-- Location: LABCELL_X70_Y14_N24
\REG|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~5_combout\ = ( \REG|registers[11][4]~q\ & ( \REG|registers[10][4]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[8][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[9][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REG|registers[11][4]~q\ & ( \REG|registers[10][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[8][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[9][4]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REG|registers[11][4]~q\ & ( !\REG|registers[10][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REG|registers[8][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[9][4]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- !\REG|registers[11][4]~q\ & ( !\REG|registers[10][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[8][4]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[9][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][4]~q\,
	datab => \REG|ALT_INV_registers[8][4]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[11][4]~q\,
	dataf => \REG|ALT_INV_registers[10][4]~q\,
	combout => \REG|Mux27~5_combout\);

-- Location: FF_X65_Y9_N38
\REG|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][4]~q\);

-- Location: FF_X70_Y9_N49
\REG|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][4]~q\);

-- Location: LABCELL_X71_Y9_N45
\REG|registers[5][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][4]~feeder_combout\ = ( \ALU|ALU_Result[4]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[4]~20_combout\,
	combout => \REG|registers[5][4]~feeder_combout\);

-- Location: FF_X71_Y9_N47
\REG|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][4]~q\);

-- Location: LABCELL_X71_Y9_N15
\REG|registers[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][4]~feeder_combout\ = ( \ALU|ALU_Result[4]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[4]~20_combout\,
	combout => \REG|registers[4][4]~feeder_combout\);

-- Location: FF_X71_Y9_N17
\REG|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][4]~q\);

-- Location: LABCELL_X66_Y9_N54
\REG|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[7][4]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][4]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][4]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][4]~q\,
	datab => \REG|ALT_INV_registers[6][4]~q\,
	datac => \REG|ALT_INV_registers[5][4]~q\,
	datad => \REG|ALT_INV_registers[4][4]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux27~7_combout\);

-- Location: LABCELL_X64_Y9_N39
\REG|registers[13][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[13][4]~feeder_combout\ = ( \ALU|ALU_Result[4]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[4]~20_combout\,
	combout => \REG|registers[13][4]~feeder_combout\);

-- Location: FF_X64_Y9_N41
\REG|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[13][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][4]~q\);

-- Location: FF_X65_Y9_N32
\REG|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][4]~q\);

-- Location: FF_X65_Y9_N14
\REG|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][4]~q\);

-- Location: FF_X65_Y11_N47
\REG|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][4]~q\);

-- Location: MLABCELL_X65_Y9_N33
\REG|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][4]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][4]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][4]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][4]~q\,
	datab => \REG|ALT_INV_registers[15][4]~q\,
	datac => \REG|ALT_INV_registers[14][4]~q\,
	datad => \REG|ALT_INV_registers[12][4]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux27~6_combout\);

-- Location: FF_X68_Y9_N20
\REG|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][4]~q\);

-- Location: FF_X68_Y9_N37
\REG|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][4]~q\);

-- Location: LABCELL_X68_Y9_N54
\REG|registers[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[2][4]~feeder_combout\ = ( \ALU|ALU_Result[4]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[4]~20_combout\,
	combout => \REG|registers[2][4]~feeder_combout\);

-- Location: FF_X68_Y9_N56
\REG|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[2][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][4]~q\);

-- Location: FF_X67_Y11_N29
\REG|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][4]~q\);

-- Location: LABCELL_X68_Y9_N0
\REG|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][4]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][4]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][4]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][4]~q\,
	datab => \REG|ALT_INV_registers[1][4]~q\,
	datac => \REG|ALT_INV_registers[2][4]~q\,
	datad => \REG|ALT_INV_registers[3][4]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux27~8_combout\);

-- Location: LABCELL_X66_Y9_N39
\REG|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~9_combout\ = ( \REG|Mux27~6_combout\ & ( \REG|Mux27~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((\REG|Mux27~7_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux27~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\REG|Mux27~6_combout\ & ( \REG|Mux27~8_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((\REG|Mux27~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux27~5_combout\))) ) ) ) # ( \REG|Mux27~6_combout\ & ( !\REG|Mux27~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux27~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux27~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( 
-- !\REG|Mux27~6_combout\ & ( !\REG|Mux27~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux27~7_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux27~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_Mux27~5_combout\,
	datad => \REG|ALT_INV_Mux27~7_combout\,
	datae => \REG|ALT_INV_Mux27~6_combout\,
	dataf => \REG|ALT_INV_Mux27~8_combout\,
	combout => \REG|Mux27~9_combout\);

-- Location: MLABCELL_X65_Y9_N39
\ALU|ALU_ResultSig~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~226_combout\ = ( \ALU|Equal73~3_combout\ & ( \REG|Mux27~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) $ (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux27~9_combout\))) ) ) ) # ( 
-- !\ALU|Equal73~3_combout\ & ( \REG|Mux27~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux27~9_combout\))) ) ) ) # ( \ALU|Equal73~3_combout\ & ( 
-- !\REG|Mux27~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) $ (((\REG|Mux27~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\ALU|Equal73~3_combout\ & ( !\REG|Mux27~4_combout\ & ( 
-- (\REG|Mux27~9_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000101001011111000000000101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux27~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_Equal73~3_combout\,
	dataf => \REG|ALT_INV_Mux27~4_combout\,
	combout => \ALU|ALU_ResultSig~226_combout\);

-- Location: LABCELL_X66_Y11_N0
\ALU|ALU_ResultSig~689\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~689_combout\ = ( !\ALU|ALU_ResultSig~50_combout\ & ( (!\REG|Mux12~10_combout\ & (\ALU|ALU_ResultSig~199_combout\ & (\ALU|ALU_ResultSig~227_combout\ & ((\ALU|ALU_ResultSig~226_combout\))))) # (\REG|Mux12~10_combout\ & 
-- (((\ALU|ALU_ResultSig~199_combout\ & (\ALU|ALU_ResultSig~227_combout\ & \ALU|ALU_ResultSig~226_combout\))) # (\ALU|ALU_ResultSig~135_combout\))) ) ) # ( \ALU|ALU_ResultSig~50_combout\ & ( ((\ALU|ALU_ResultSig~199_combout\ & 
-- (\ALU|ALU_ResultSig~227_combout\ & ((\ALU|ALU_ResultSig~226_combout\))))) # (\REG|Mux13~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100010001000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~199_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~227_combout\,
	datac => \REG|ALT_INV_Mux13~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~226_combout\,
	datag => \REG|ALT_INV_Mux12~10_combout\,
	combout => \ALU|ALU_ResultSig~689_combout\);

-- Location: LABCELL_X66_Y13_N30
\ALU|ALU_ResultSig~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~131_combout\ = ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal68~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALU|ALT_INV_Equal68~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~131_combout\);

-- Location: MLABCELL_X65_Y11_N18
\ALU|ALU_ResultSig~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~223_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~21_combout\ & (!\ALU|ALU_ResultSig~131_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux8~9_combout\)))) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- (\REG|Mux8~9_combout\ & (\ALU|ALU_ResultSig~21_combout\ & (!\ALU|ALU_ResultSig~131_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux8~9_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~223_combout\);

-- Location: LABCELL_X66_Y13_N24
\ALU|ALU_ResultSig~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~224_combout\ = ( \ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (\ALU|Equal68~4_combout\))) ) ) # ( !\ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & 
-- (\ALU|Equal68~4_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ALU|ALT_INV_Equal68~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~224_combout\);

-- Location: MLABCELL_X65_Y11_N54
\ALU|ALU_ResultSig~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~222_combout\ = ( \REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~131_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~4_combout\))) ) ) # ( !\REG|Mux9~9_combout\ & ( (\REG|Mux9~4_combout\ & 
-- (\ALU|ALU_ResultSig~131_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux9~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~222_combout\);

-- Location: MLABCELL_X65_Y11_N36
\ALU|ALU_ResultSig~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~219_combout\ = ( \ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~219_combout\);

-- Location: LABCELL_X66_Y13_N42
\ALU|ALU_ResultSig~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~129_combout\ = ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal68~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal68~4_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~129_combout\);

-- Location: MLABCELL_X65_Y13_N48
\ALU|ALU_ResultSig~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~220_combout\ = ( \REG|Mux11~4_combout\ & ( (\ALU|ALU_ResultSig~129_combout\ & ((\REG|Mux11~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux11~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~9_combout\ & \ALU|ALU_ResultSig~129_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux11~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	dataf => \REG|ALT_INV_Mux11~4_combout\,
	combout => \ALU|ALU_ResultSig~220_combout\);

-- Location: LABCELL_X66_Y13_N33
\ALU|ALU_ResultSig~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~130_combout\ = ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~4_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal68~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~130_combout\);

-- Location: MLABCELL_X65_Y11_N39
\ALU|ALU_ResultSig~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~221_combout\ = ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~130_combout\ & (!\ALU|ALU_ResultSig~129_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux10~9_combout\)))) ) ) # ( !\REG|Mux10~4_combout\ & ( 
-- (\ALU|ALU_ResultSig~130_combout\ & (\REG|Mux10~9_combout\ & (!\ALU|ALU_ResultSig~129_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000010100000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	datab => \REG|ALT_INV_Mux10~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~221_combout\);

-- Location: MLABCELL_X65_Y11_N0
\ALU|ALU_ResultSig~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~225_combout\ = ( \ALU|ALU_ResultSig~220_combout\ & ( \ALU|ALU_ResultSig~221_combout\ & ( (\ALU|ALU_ResultSig~219_combout\ & (((!\ALU|ALU_ResultSig~223_combout\ & !\ALU|ALU_ResultSig~222_combout\)) # (\ALU|ALU_ResultSig~224_combout\))) ) 
-- ) ) # ( !\ALU|ALU_ResultSig~220_combout\ & ( \ALU|ALU_ResultSig~221_combout\ & ( (\ALU|ALU_ResultSig~219_combout\ & (((!\ALU|ALU_ResultSig~223_combout\ & !\ALU|ALU_ResultSig~222_combout\)) # (\ALU|ALU_ResultSig~224_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~220_combout\ & ( !\ALU|ALU_ResultSig~221_combout\ & ( (\ALU|ALU_ResultSig~219_combout\ & (((!\ALU|ALU_ResultSig~223_combout\ & !\ALU|ALU_ResultSig~222_combout\)) # (\ALU|ALU_ResultSig~224_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~220_combout\ & ( !\ALU|ALU_ResultSig~221_combout\ & ( ((!\ALU|ALU_ResultSig~223_combout\ & !\ALU|ALU_ResultSig~222_combout\)) # (\ALU|ALU_ResultSig~224_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001110110011000000001011001100000000101100110000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~223_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~224_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~222_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~219_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~220_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~221_combout\,
	combout => \ALU|ALU_ResultSig~225_combout\);

-- Location: LABCELL_X66_Y11_N24
\ALU|ALU_ResultSig~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~110_combout\ = ( \ALU|Equal68~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~0_combout\,
	combout => \ALU|ALU_ResultSig~110_combout\);

-- Location: LABCELL_X66_Y11_N18
\ALU|ALU_ResultSig~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~204_combout\ = ( \REG|Mux2~9_combout\ & ( (\ALU|ALU_ResultSig~110_combout\ & (!\ALU|ALU_ResultSig~31_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux2~4_combout\)))) ) ) # ( !\REG|Mux2~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~4_combout\ & (\ALU|ALU_ResultSig~110_combout\ & !\ALU|ALU_ResultSig~31_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000001011000000000000101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux2~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~110_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	dataf => \REG|ALT_INV_Mux2~9_combout\,
	combout => \ALU|ALU_ResultSig~204_combout\);

-- Location: LABCELL_X62_Y11_N51
\ALU|ALU_ResultSig~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~207_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10))))) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( 
-- (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000001010100000000000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~207_combout\);

-- Location: LABCELL_X67_Y10_N54
\ALU|ALU_ResultSig~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~10_combout\ = ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~0_combout\ & \ALU|Equal68~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Equal68~0_combout\,
	datad => \ALU|ALT_INV_Equal68~2_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~10_combout\);

-- Location: LABCELL_X66_Y10_N45
\ALU|ALU_ResultSig~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~36_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal68~0_combout\ & (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal68~0_combout\,
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~36_combout\);

-- Location: MLABCELL_X65_Y12_N0
\ALU|ALU_ResultSig~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~206_combout\ = ( !\ALU|ALU_ResultSig~36_combout\ & ( (\ALU|ALU_ResultSig~10_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux0~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux0~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux0~4_combout\,
	datab => \REG|ALT_INV_Mux0~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~10_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \ALU|ALT_INV_ALU_ResultSig~36_combout\,
	combout => \ALU|ALU_ResultSig~206_combout\);

-- Location: LABCELL_X66_Y10_N36
\ALU|ALU_ResultSig~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~208_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000111111111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~208_combout\);

-- Location: LABCELL_X66_Y11_N21
\ALU|ALU_ResultSig~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~205_combout\ = ( \REG|Mux1~9_combout\ & ( (\ALU|ALU_ResultSig~36_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux1~4_combout\))) ) ) # ( !\REG|Mux1~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~36_combout\ & \REG|Mux1~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~36_combout\,
	datad => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~205_combout\);

-- Location: LABCELL_X67_Y10_N21
\ALU|ALU_ResultSig~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~203_combout\ = ( \REG|Mux3~9_combout\ & ( \REG|Mux3~4_combout\ & ( \ALU|ALU_ResultSig~31_combout\ ) ) ) # ( !\REG|Mux3~9_combout\ & ( \REG|Mux3~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~31_combout\) ) ) ) # ( \REG|Mux3~9_combout\ & ( !\REG|Mux3~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000101000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	datae => \REG|ALT_INV_Mux3~9_combout\,
	dataf => \REG|ALT_INV_Mux3~4_combout\,
	combout => \ALU|ALU_ResultSig~203_combout\);

-- Location: LABCELL_X66_Y11_N36
\ALU|ALU_ResultSig~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~209_combout\ = ( \ALU|ALU_ResultSig~205_combout\ & ( \ALU|ALU_ResultSig~203_combout\ & ( (\ALU|ALU_ResultSig~207_combout\ & \ALU|ALU_ResultSig~208_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~205_combout\ & ( \ALU|ALU_ResultSig~203_combout\ 
-- & ( (\ALU|ALU_ResultSig~207_combout\ & ((!\ALU|ALU_ResultSig~206_combout\) # (\ALU|ALU_ResultSig~208_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~205_combout\ & ( !\ALU|ALU_ResultSig~203_combout\ & ( (\ALU|ALU_ResultSig~208_combout\ & 
-- ((!\ALU|ALU_ResultSig~204_combout\) # (\ALU|ALU_ResultSig~207_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~205_combout\ & ( !\ALU|ALU_ResultSig~203_combout\ & ( (!\ALU|ALU_ResultSig~204_combout\ & (((!\ALU|ALU_ResultSig~206_combout\) # 
-- (\ALU|ALU_ResultSig~208_combout\)))) # (\ALU|ALU_ResultSig~204_combout\ & (\ALU|ALU_ResultSig~207_combout\ & ((!\ALU|ALU_ResultSig~206_combout\) # (\ALU|ALU_ResultSig~208_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010111011000000001011101100110000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~204_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~207_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~206_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~208_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~205_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~203_combout\,
	combout => \ALU|ALU_ResultSig~209_combout\);

-- Location: LABCELL_X66_Y11_N48
\ALU|ALU_ResultSig~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~200_combout\ = ( \REG|Mux31~10_combout\ & ( \REG|Mux21~10_combout\ & ( (\ALU|ALU_ResultSig~199_combout\ & ((\ALU|Equal73~4_combout\) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( !\REG|Mux31~10_combout\ & ( \REG|Mux21~10_combout\ & ( 
-- (\ALU|ALU_ResultSig~199_combout\ & (\ALU|ALU_ResultSig~1_combout\ & !\ALU|Equal73~4_combout\)) ) ) ) # ( \REG|Mux31~10_combout\ & ( !\REG|Mux21~10_combout\ & ( (\ALU|ALU_ResultSig~199_combout\ & \ALU|Equal73~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100010001000000000001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~199_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \ALU|ALT_INV_Equal73~4_combout\,
	datae => \REG|ALT_INV_Mux31~10_combout\,
	dataf => \REG|ALT_INV_Mux21~10_combout\,
	combout => \ALU|ALU_ResultSig~200_combout\);

-- Location: LABCELL_X66_Y11_N54
\ALU|ALU_ResultSig~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~228_combout\ = ( \ALU|ALU_ResultSig~209_combout\ & ( \ALU|ALU_ResultSig~200_combout\ & ( \ALU|ALU_ResultSig~202_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~209_combout\ & ( \ALU|ALU_ResultSig~200_combout\ & ( \ALU|ALU_ResultSig~202_combout\ 
-- ) ) ) # ( \ALU|ALU_ResultSig~209_combout\ & ( !\ALU|ALU_ResultSig~200_combout\ & ( (\ALU|ALU_ResultSig~202_combout\ & ((!\ALU|ALU_ResultSig~218_combout\) # ((!\ALU|ALU_ResultSig~225_combout\) # (\ALU|ALU_ResultSig~689_combout\)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~209_combout\ & ( !\ALU|ALU_ResultSig~200_combout\ & ( \ALU|ALU_ResultSig~202_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010100010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~202_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~218_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~689_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~225_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~209_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~200_combout\,
	combout => \ALU|ALU_ResultSig~228_combout\);

-- Location: LABCELL_X63_Y18_N21
\ALU|ALU_ResultSig~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~241_combout\ = ( \REG|Mux21~4_combout\ & ( \REG|Mux21~9_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & \ALU|ALU_ResultSig~62_combout\) ) ) ) # ( !\REG|Mux21~4_combout\ & ( \REG|Mux21~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~53_combout\ & \ALU|ALU_ResultSig~62_combout\)) ) ) ) # ( \REG|Mux21~4_combout\ & ( !\REG|Mux21~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\ALU|ALU_ResultSig~53_combout\ & \ALU|ALU_ResultSig~62_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000000000000101000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datae => \REG|ALT_INV_Mux21~4_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_ResultSig~241_combout\);

-- Location: LABCELL_X64_Y18_N33
\ALU|ALU_ResultSig~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~240_combout\ = ( \REG|Mux22~9_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & (!\ALU|ALU_ResultSig~53_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux22~4_combout\)))) ) ) # ( !\REG|Mux22~9_combout\ & ( 
-- (\ALU|ALU_ResultSig~61_combout\ & (\REG|Mux22~4_combout\ & (!\ALU|ALU_ResultSig~53_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010100000001000000000000000100000101000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datab => \REG|ALT_INV_Mux22~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux22~9_combout\,
	combout => \ALU|ALU_ResultSig~240_combout\);

-- Location: LABCELL_X66_Y18_N45
\ALU|ALU_ResultSig~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~239_combout\ = ( \ALU|ALU_ResultSig~73_combout\ & ( \REG|Mux23~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux23~4_combout\) ) ) ) # ( \ALU|ALU_ResultSig~73_combout\ & ( !\REG|Mux23~9_combout\ & ( 
-- (\REG|Mux23~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux23~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	dataf => \REG|ALT_INV_Mux23~9_combout\,
	combout => \ALU|ALU_ResultSig~239_combout\);

-- Location: LABCELL_X66_Y20_N27
\REG|Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~10_combout\ = ( \REG|Mux24~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux24~4_combout\) ) ) # ( !\REG|Mux24~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux24~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux24~4_combout\,
	dataf => \REG|ALT_INV_Mux24~9_combout\,
	combout => \REG|Mux24~10_combout\);

-- Location: LABCELL_X67_Y18_N3
\REG|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~10_combout\ = ( \REG|Mux27~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux27~4_combout\) ) ) # ( !\REG|Mux27~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux27~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux27~4_combout\,
	dataf => \REG|ALT_INV_Mux27~9_combout\,
	combout => \REG|Mux27~10_combout\);

-- Location: LABCELL_X62_Y16_N39
\REG|Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~10_combout\ = ( \REG|Mux26~9_combout\ & ( \REG|Mux26~4_combout\ ) ) # ( !\REG|Mux26~9_combout\ & ( \REG|Mux26~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REG|Mux26~9_combout\ & ( !\REG|Mux26~4_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux26~9_combout\,
	dataf => \REG|ALT_INV_Mux26~4_combout\,
	combout => \REG|Mux26~10_combout\);

-- Location: LABCELL_X67_Y18_N18
\ALU|ALU_ResultSig~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~242_combout\ = ( \REG|Mux27~10_combout\ & ( \REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~66_combout\ & (!\ALU|ALU_ResultSig~68_combout\ & ((!\ALU|ALU_ResultSig~70_combout\) # (!\REG|Mux25~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux27~10_combout\ & ( \REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & ((!\ALU|ALU_ResultSig~70_combout\) # (!\REG|Mux25~10_combout\))) ) ) ) # ( \REG|Mux27~10_combout\ & ( !\REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~66_combout\ & 
-- ((!\ALU|ALU_ResultSig~70_combout\) # (!\REG|Mux25~10_combout\))) ) ) ) # ( !\REG|Mux27~10_combout\ & ( !\REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\) # (!\REG|Mux25~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux25~10_combout\,
	datae => \REG|ALT_INV_Mux27~10_combout\,
	dataf => \REG|ALT_INV_Mux26~10_combout\,
	combout => \ALU|ALU_ResultSig~242_combout\);

-- Location: LABCELL_X67_Y18_N6
\ALU|ALU_ResultSig~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~243_combout\ = ( \REG|Mux24~10_combout\ & ( \ALU|ALU_ResultSig~242_combout\ & ( (!\ALU|ALU_ResultSig~241_combout\ & (!\ALU|ALU_ResultSig~72_combout\ & (!\ALU|ALU_ResultSig~240_combout\ & !\ALU|ALU_ResultSig~239_combout\))) ) ) ) # ( 
-- !\REG|Mux24~10_combout\ & ( \ALU|ALU_ResultSig~242_combout\ & ( (!\ALU|ALU_ResultSig~241_combout\ & (!\ALU|ALU_ResultSig~240_combout\ & !\ALU|ALU_ResultSig~239_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~241_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~240_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~239_combout\,
	datae => \REG|ALT_INV_Mux24~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~242_combout\,
	combout => \ALU|ALU_ResultSig~243_combout\);

-- Location: LABCELL_X70_Y14_N9
\ALU|ALU_ResultSig~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~230_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\ALU|ALU_ResultSig~139_combout\ & ( (\REG|Mux18~4_combout\ & \ALU|ALU_ResultSig~134_combout\) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) 
-- & ( !\ALU|ALU_ResultSig~139_combout\ & ( (\REG|Mux18~9_combout\ & \ALU|ALU_ResultSig~134_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux18~9_combout\,
	datac => \REG|ALT_INV_Mux18~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \ALU|ALT_INV_ALU_ResultSig~139_combout\,
	combout => \ALU|ALU_ResultSig~230_combout\);

-- Location: LABCELL_X73_Y11_N3
\ALU|ALU_ResultSig~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~235_combout\ = ( \ALU|ALU_ResultSig~234_combout\ & ( \REG|Mux14~4_combout\ & ( (\REG|Mux14~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~234_combout\ & ( !\REG|Mux14~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux14~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux14~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~234_combout\,
	dataf => \REG|ALT_INV_Mux14~4_combout\,
	combout => \ALU|ALU_ResultSig~235_combout\);

-- Location: LABCELL_X73_Y11_N30
\ALU|ALU_ResultSig~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~233_combout\ = ( \REG|Mux15~9_combout\ & ( \REG|Mux15~4_combout\ & ( \ALU|ALU_ResultSig~232_combout\ ) ) ) # ( !\REG|Mux15~9_combout\ & ( \REG|Mux15~4_combout\ & ( (\ALU|ALU_ResultSig~232_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux15~9_combout\ & ( !\REG|Mux15~4_combout\ & ( (\ALU|ALU_ResultSig~232_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~232_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux15~9_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~233_combout\);

-- Location: MLABCELL_X72_Y13_N57
\ALU|ALU_ResultSig~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~143_combout\ = ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~7_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) $ (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000110000001100000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~7_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~143_combout\);

-- Location: MLABCELL_X72_Y13_N15
\ALU|ALU_ResultSig~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~185_combout\ = ( \REG|Mux16~9_combout\ & ( (!\ALU|ALU_ResultSig~143_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux16~4_combout\))) ) ) # ( !\REG|Mux16~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux16~4_combout\ & !\ALU|ALU_ResultSig~143_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux16~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~143_combout\,
	dataf => \REG|ALT_INV_Mux16~9_combout\,
	combout => \ALU|ALU_ResultSig~185_combout\);

-- Location: LABCELL_X73_Y11_N21
\ALU|ALU_ResultSig~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~237_combout\ = ( \REG|Mux20~10_combout\ & ( \REG|Mux19~10_combout\ & ( (((\ALU|ALU_ResultSig~142_combout\ & \ALU|ALU_ResultSig~185_combout\)) # (\ALU|ALU_ResultSig~236_combout\)) # (\ALU|ALU_ResultSig~180_combout\) ) ) ) # ( 
-- !\REG|Mux20~10_combout\ & ( \REG|Mux19~10_combout\ & ( (!\ALU|ALU_ResultSig~236_combout\ & (((\ALU|ALU_ResultSig~142_combout\ & \ALU|ALU_ResultSig~185_combout\)) # (\ALU|ALU_ResultSig~180_combout\))) ) ) ) # ( \REG|Mux20~10_combout\ & ( 
-- !\REG|Mux19~10_combout\ & ( ((!\ALU|ALU_ResultSig~180_combout\ & (\ALU|ALU_ResultSig~142_combout\ & \ALU|ALU_ResultSig~185_combout\))) # (\ALU|ALU_ResultSig~236_combout\) ) ) ) # ( !\REG|Mux20~10_combout\ & ( !\REG|Mux19~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~180_combout\ & (\ALU|ALU_ResultSig~142_combout\ & (!\ALU|ALU_ResultSig~236_combout\ & \ALU|ALU_ResultSig~185_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000011110010111101010000011100000101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~185_combout\,
	datae => \REG|ALT_INV_Mux20~10_combout\,
	dataf => \REG|ALT_INV_Mux19~10_combout\,
	combout => \ALU|ALU_ResultSig~237_combout\);

-- Location: LABCELL_X73_Y11_N24
\ALU|ALU_ResultSig~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~238_combout\ = ( !\ALU|ALU_ResultSig~237_combout\ & ( \REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~231_combout\ & (!\ALU|ALU_ResultSig~230_combout\ & (!\ALU|ALU_ResultSig~235_combout\ & !\ALU|ALU_ResultSig~233_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~237_combout\ & ( !\REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~230_combout\ & (!\ALU|ALU_ResultSig~235_combout\ & !\ALU|ALU_ResultSig~233_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~231_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~230_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~235_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~233_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~237_combout\,
	dataf => \REG|ALT_INV_Mux17~10_combout\,
	combout => \ALU|ALU_ResultSig~238_combout\);

-- Location: LABCELL_X68_Y16_N15
\ALU|ALU_Result[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[4]~18_combout\ = ( \REG|Mux27~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((\REG|Mux27~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(4))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( 
-- !\REG|Mux27~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux27~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100011000000110010001100010011001100110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_Equal73~0_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \REG|ALT_INV_Mux27~9_combout\,
	dataf => \REG|ALT_INV_Mux27~4_combout\,
	combout => \ALU|ALU_Result[4]~18_combout\);

-- Location: FF_X62_Y19_N19
\REG|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][3]~q\);

-- Location: FF_X65_Y18_N44
\REG|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][3]~q\);

-- Location: FF_X65_Y18_N8
\REG|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][3]~q\);

-- Location: FF_X65_Y18_N26
\REG|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][3]~q\);

-- Location: MLABCELL_X65_Y18_N45
\REG|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[11][3]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][3]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[9][3]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[10][3]~q\,
	datab => \REG|ALT_INV_registers[11][3]~q\,
	datac => \REG|ALT_INV_registers[9][3]~q\,
	datad => \REG|ALT_INV_registers[8][3]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux28~5_combout\);

-- Location: FF_X65_Y16_N2
\REG|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][3]~q\);

-- Location: FF_X65_Y16_N59
\REG|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][3]~q\);

-- Location: FF_X65_Y16_N14
\REG|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][3]~q\);

-- Location: FF_X62_Y19_N49
\REG|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][3]~q\);

-- Location: MLABCELL_X65_Y16_N15
\REG|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~7_combout\ = ( \REG|registers[6][3]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[5][3]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[7][3]~q\))) ) ) ) # ( !\REG|registers[6][3]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|registers[5][3]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[7][3]~q\))) ) ) ) # ( \REG|registers[6][3]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[4][3]~q\) ) ) ) # ( !\REG|registers[6][3]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[4][3]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][3]~q\,
	datab => \REG|ALT_INV_registers[5][3]~q\,
	datac => \REG|ALT_INV_registers[7][3]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[6][3]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux28~7_combout\);

-- Location: FF_X64_Y18_N2
\REG|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][3]~q\);

-- Location: FF_X64_Y18_N20
\REG|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][3]~q\);

-- Location: FF_X62_Y19_N7
\REG|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][3]~q\);

-- Location: FF_X64_Y18_N26
\REG|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][3]~q\);

-- Location: LABCELL_X63_Y18_N48
\REG|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[15][3]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[14][3]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[13][3]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[12][3]~q\,
	datab => \REG|ALT_INV_registers[15][3]~q\,
	datac => \REG|ALT_INV_registers[14][3]~q\,
	datad => \REG|ALT_INV_registers[13][3]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux28~6_combout\);

-- Location: FF_X64_Y19_N56
\REG|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][3]~q\);

-- Location: FF_X65_Y19_N38
\REG|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][3]~q\);

-- Location: FF_X64_Y19_N8
\REG|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][3]~q\);

-- Location: FF_X64_Y19_N20
\REG|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][3]~q\);

-- Location: LABCELL_X64_Y19_N9
\REG|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][3]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][3]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][3]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][3]~q\,
	datab => \REG|ALT_INV_registers[3][3]~q\,
	datac => \REG|ALT_INV_registers[2][3]~q\,
	datad => \REG|ALT_INV_registers[1][3]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux28~8_combout\);

-- Location: LABCELL_X66_Y17_N6
\REG|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~9_combout\ = ( \REG|Mux28~6_combout\ & ( \REG|Mux28~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux28~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux28~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\REG|Mux28~6_combout\ & ( \REG|Mux28~8_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux28~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux28~7_combout\)))) ) ) ) # ( \REG|Mux28~6_combout\ & ( !\REG|Mux28~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux28~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux28~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( 
-- !\REG|Mux28~6_combout\ & ( !\REG|Mux28~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux28~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) 
-- & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux28~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux28~5_combout\,
	datad => \REG|ALT_INV_Mux28~7_combout\,
	datae => \REG|ALT_INV_Mux28~6_combout\,
	dataf => \REG|ALT_INV_Mux28~8_combout\,
	combout => \REG|Mux28~9_combout\);

-- Location: LABCELL_X66_Y17_N51
\REG|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~10_combout\ = ( \REG|Mux28~4_combout\ & ( \REG|Mux28~9_combout\ ) ) # ( !\REG|Mux28~4_combout\ & ( \REG|Mux28~9_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REG|Mux28~4_combout\ & ( !\REG|Mux28~9_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux28~4_combout\,
	dataf => \REG|ALT_INV_Mux28~9_combout\,
	combout => \REG|Mux28~10_combout\);

-- Location: LABCELL_X67_Y19_N36
\ALU|ALU_ResultSig~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~195_combout\ = ( !\ALU|ALU_ResultSig~188_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|ALU_ResultSig~62_combout\ & \REG|Mux22~4_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~188_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|ALU_ResultSig~62_combout\ & \REG|Mux22~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datac => \REG|ALT_INV_Mux22~4_combout\,
	datad => \REG|ALT_INV_Mux22~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_ResultSig~195_combout\);

-- Location: LABCELL_X67_Y19_N45
\ALU|ALU_ResultSig~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~194_combout\ = ( !\ALU|ALU_ResultSig~188_combout\ & ( \REG|Mux23~4_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux23~9_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~188_combout\ & ( !\REG|Mux23~4_combout\ & ( (\REG|Mux23~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~61_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000000000000000000010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux23~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	dataf => \REG|ALT_INV_Mux23~4_combout\,
	combout => \ALU|ALU_ResultSig~194_combout\);

-- Location: LABCELL_X67_Y18_N54
\ALU|ALU_ResultSig~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~197_combout\ = ( \REG|Mux27~10_combout\ & ( \REG|Mux26~10_combout\ & ( (((\ALU|ALU_ResultSig~158_combout\ & \REG|Mux25~10_combout\)) # (\ALU|ALU_ResultSig~68_combout\)) # (\ALU|ALU_ResultSig~70_combout\) ) ) ) # ( 
-- !\REG|Mux27~10_combout\ & ( \REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (((\ALU|ALU_ResultSig~158_combout\ & \REG|Mux25~10_combout\)) # (\ALU|ALU_ResultSig~70_combout\))) ) ) ) # ( \REG|Mux27~10_combout\ & ( !\REG|Mux26~10_combout\ & ( 
-- ((!\ALU|ALU_ResultSig~70_combout\ & (\ALU|ALU_ResultSig~158_combout\ & \REG|Mux25~10_combout\))) # (\ALU|ALU_ResultSig~68_combout\) ) ) ) # ( !\REG|Mux27~10_combout\ & ( !\REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & 
-- (\ALU|ALU_ResultSig~158_combout\ & (!\ALU|ALU_ResultSig~68_combout\ & \REG|Mux25~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000011110010111101010000011100000101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux25~10_combout\,
	datae => \REG|ALT_INV_Mux27~10_combout\,
	dataf => \REG|ALT_INV_Mux26~10_combout\,
	combout => \ALU|ALU_ResultSig~197_combout\);

-- Location: LABCELL_X67_Y19_N12
\ALU|ALU_ResultSig~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~196_combout\ = ( !\ALU|ALU_ResultSig~188_combout\ & ( (\ALU|ALU_ResultSig~63_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux21~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux21~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111000000000000000000000100000001110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux21~9_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datad => \REG|ALT_INV_Mux21~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	combout => \ALU|ALU_ResultSig~196_combout\);

-- Location: LABCELL_X67_Y19_N6
\ALU|ALU_ResultSig~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~198_combout\ = ( !\ALU|ALU_ResultSig~197_combout\ & ( !\ALU|ALU_ResultSig~196_combout\ & ( (!\ALU|ALU_ResultSig~195_combout\ & (!\ALU|ALU_ResultSig~194_combout\ & ((!\ALU|ALU_ResultSig~193_combout\) # (!\REG|Mux24~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~195_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~194_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~193_combout\,
	datad => \REG|ALT_INV_Mux24~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~197_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~196_combout\,
	combout => \ALU|ALU_ResultSig~198_combout\);

-- Location: MLABCELL_X65_Y12_N24
\ALU|ALU_ResultSig~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~178_combout\ = ( \ALU|Equal68~7_combout\ & ( (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~178_combout\);

-- Location: MLABCELL_X65_Y10_N36
\ALU|ALU_ResultSig~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~136_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~7_combout\ & ( (\ALU|Equal68~3_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( \ALU|Equal73~2_combout\ & ( !\ALU|Equal68~7_combout\ & ( 
-- (\ALU|Equal68~3_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111110000000000000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal68~3_combout\,
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~136_combout\);

-- Location: LABCELL_X66_Y12_N21
\ALU|ALU_ResultSig~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~179_combout\ = ( !\ALU|ALU_ResultSig~136_combout\ & ( !\ALU|ALU_ResultSig~178_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~178_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~136_combout\,
	combout => \ALU|ALU_ResultSig~179_combout\);

-- Location: LABCELL_X60_Y11_N12
\ALU|ALU_ResultSig~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~168_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000101010000010100000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~168_combout\);

-- Location: MLABCELL_X65_Y19_N9
\ALU|ALU_ResultSig~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~169_combout\ = (!\ALU|ALU_ResultSig~167_combout\ & (!\ALU|ALU_ResultSig~168_combout\ & !\ALU|ALU_ResultSig~104_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~167_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~168_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	combout => \ALU|ALU_ResultSig~169_combout\);

-- Location: LABCELL_X63_Y17_N48
\ALU|ALU_ResultSig~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~173_combout\ = ( \ALU|Equal68~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~4_combout\,
	combout => \ALU|ALU_ResultSig~173_combout\);

-- Location: LABCELL_X70_Y11_N54
\ALU|ALU_ResultSig~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~170_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~3_combout\ & ( ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ALU|Equal68~4_combout\) ) ) ) # ( 
-- \ALU|Equal73~2_combout\ & ( !\ALU|Equal68~3_combout\ & ( (\ALU|Equal68~4_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111101000000000000000000000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal68~4_combout\,
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~170_combout\);

-- Location: LABCELL_X64_Y19_N30
\ALU|ALU_ResultSig~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~171_combout\ = ( \REG|Mux8~9_combout\ & ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~23_combout\ & !\ALU|ALU_ResultSig~170_combout\) ) ) ) # ( !\REG|Mux8~9_combout\ & ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~23_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ALU|ALU_ResultSig~170_combout\)) ) ) ) # ( \REG|Mux8~9_combout\ & ( !\REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~23_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- !\ALU|ALU_ResultSig~170_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000000000101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~170_combout\,
	datae => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~171_combout\);

-- Location: LABCELL_X64_Y19_N39
\ALU|ALU_ResultSig~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~172_combout\ = ( \REG|Mux9~4_combout\ & ( (\ALU|ALU_ResultSig~21_combout\ & (!\ALU|ALU_ResultSig~170_combout\ & ((\REG|Mux9~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux9~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~21_combout\ & (\REG|Mux9~9_combout\ & !\ALU|ALU_ResultSig~170_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000010011000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datac => \REG|ALT_INV_Mux9~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~170_combout\,
	dataf => \REG|ALT_INV_Mux9~4_combout\,
	combout => \ALU|ALU_ResultSig~172_combout\);

-- Location: LABCELL_X60_Y15_N42
\ALU|ALU_ResultSig~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~175_combout\ = ( \REG|Mux7~4_combout\ & ( !\ALU|ALU_ResultSig~170_combout\ & ( (\ALU|ALU_ResultSig~25_combout\ & ((\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\REG|Mux7~4_combout\ & ( 
-- !\ALU|ALU_ResultSig~170_combout\ & ( (\ALU|ALU_ResultSig~25_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux7~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~25_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux7~9_combout\,
	datae => \REG|ALT_INV_Mux7~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~170_combout\,
	combout => \ALU|ALU_ResultSig~175_combout\);

-- Location: MLABCELL_X65_Y19_N0
\ALU|ALU_ResultSig~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~176_combout\ = ( \REG|Mux5~10_combout\ & ( !\ALU|ALU_ResultSig~175_combout\ & ( ((!\ALU|ALU_ResultSig~167_combout\ & (!\ALU|ALU_ResultSig~104_combout\)) # (\ALU|ALU_ResultSig~167_combout\ & ((!\REG|Mux6~10_combout\)))) # 
-- (\ALU|ALU_ResultSig~168_combout\) ) ) ) # ( !\REG|Mux5~10_combout\ & ( !\ALU|ALU_ResultSig~175_combout\ & ( ((!\REG|Mux6~10_combout\) # (!\ALU|ALU_ResultSig~167_combout\)) # (\ALU|ALU_ResultSig~168_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011101110111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~168_combout\,
	datac => \REG|ALT_INV_Mux6~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~167_combout\,
	datae => \REG|ALT_INV_Mux5~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~175_combout\,
	combout => \ALU|ALU_ResultSig~176_combout\);

-- Location: LABCELL_X66_Y13_N48
\ALU|ALU_ResultSig~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~174_combout\ = ( \REG|Mux12~10_combout\ & ( \REG|Mux13~10_combout\ & ( (((\ALU|ALU_ResultSig~130_combout\ & \REG|Mux11~10_combout\)) # (\ALU|ALU_ResultSig~135_combout\)) # (\ALU|ALU_ResultSig~129_combout\) ) ) ) # ( 
-- !\REG|Mux12~10_combout\ & ( \REG|Mux13~10_combout\ & ( ((\ALU|ALU_ResultSig~130_combout\ & (!\ALU|ALU_ResultSig~129_combout\ & \REG|Mux11~10_combout\))) # (\ALU|ALU_ResultSig~135_combout\) ) ) ) # ( \REG|Mux12~10_combout\ & ( !\REG|Mux13~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~135_combout\ & (((\ALU|ALU_ResultSig~130_combout\ & \REG|Mux11~10_combout\)) # (\ALU|ALU_ResultSig~129_combout\))) ) ) ) # ( !\REG|Mux12~10_combout\ & ( !\REG|Mux13~10_combout\ & ( (\ALU|ALU_ResultSig~130_combout\ & 
-- (!\ALU|ALU_ResultSig~129_combout\ & (\REG|Mux11~10_combout\ & !\ALU|ALU_ResultSig~135_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000001101110000000000000100111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	datac => \REG|ALT_INV_Mux11~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	datae => \REG|ALT_INV_Mux12~10_combout\,
	dataf => \REG|ALT_INV_Mux13~10_combout\,
	combout => \ALU|ALU_ResultSig~174_combout\);

-- Location: MLABCELL_X65_Y19_N42
\ALU|ALU_ResultSig~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~177_combout\ = ( \ALU|ALU_ResultSig~176_combout\ & ( !\ALU|ALU_ResultSig~174_combout\ & ( (!\ALU|ALU_ResultSig~171_combout\ & (!\ALU|ALU_ResultSig~172_combout\ & ((!\ALU|ALU_ResultSig~173_combout\) # (!\REG|Mux10~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~173_combout\,
	datab => \REG|ALT_INV_Mux10~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~171_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~172_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~176_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~174_combout\,
	combout => \ALU|ALU_ResultSig~177_combout\);

-- Location: LABCELL_X71_Y13_N54
\ALU|ALU_ResultSig~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~189_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~2_combout\ & \ALU|Equal68~6_combout\) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ALU|Equal73~2_combout\ & \ALU|Equal68~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ALU|ALT_INV_Equal68~6_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~189_combout\);

-- Location: LABCELL_X70_Y16_N48
\ALU|ALU_ResultSig~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~190_combout\ = ( !\ALU|ALU_ResultSig~189_combout\ & ( !\ALU|ALU_ResultSig~188_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~189_combout\,
	combout => \ALU|ALU_ResultSig~190_combout\);

-- Location: LABCELL_X66_Y10_N24
\ALU|Equal68~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal68~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|Equal68~1_combout\);

-- Location: LABCELL_X66_Y19_N51
\ALU|ALU_ResultSig~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~107_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & !\ALU|Equal68~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal68~0_combout\,
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~1_combout\,
	combout => \ALU|ALU_ResultSig~107_combout\);

-- Location: MLABCELL_X65_Y12_N33
\ALU|ALU_ResultSig~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~105_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal68~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal68~0_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~105_combout\);

-- Location: MLABCELL_X65_Y12_N30
\ALU|ALU_ResultSig~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~163_combout\ = ( !\ALU|Equal73~4_combout\ & ( (!\ALU|Equal73~2_combout\) # ((!\ALU|Equal68~0_combout\ & !\ALU|Equal68~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011101100111011001110110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal68~0_combout\,
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ALU|ALT_INV_Equal68~1_combout\,
	dataf => \ALU|ALT_INV_Equal73~4_combout\,
	combout => \ALU|ALU_ResultSig~163_combout\);

-- Location: MLABCELL_X65_Y19_N12
\ALU|ALU_ResultSig~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~164_combout\ = ( \ALU|Equal73~3_combout\ & ( \REG|Mux22~10_combout\ & ( (\ALU|ALU_ResultSig~163_combout\ & ((!\REG|Mux28~10_combout\ $ (\ROM_COMP|altsyncram_component|auto_generated|q_a\(3))) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # 
-- ( !\ALU|Equal73~3_combout\ & ( \REG|Mux22~10_combout\ & ( (\ALU|ALU_ResultSig~163_combout\ & (((\REG|Mux28~10_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(3))) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( \ALU|Equal73~3_combout\ & ( 
-- !\REG|Mux22~10_combout\ & ( (!\ALU|ALU_ResultSig~1_combout\ & (\ALU|ALU_ResultSig~163_combout\ & (!\REG|Mux28~10_combout\ $ (\ROM_COMP|altsyncram_component|auto_generated|q_a\(3))))) ) ) ) # ( !\ALU|Equal73~3_combout\ & ( !\REG|Mux22~10_combout\ & ( 
-- (\REG|Mux28~10_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & (!\ALU|ALU_ResultSig~1_combout\ & \ALU|ALU_ResultSig~163_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000001001000000000000000111110000000010011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux28~10_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~163_combout\,
	datae => \ALU|ALT_INV_Equal73~3_combout\,
	dataf => \REG|ALT_INV_Mux22~10_combout\,
	combout => \ALU|ALU_ResultSig~164_combout\);

-- Location: LABCELL_X66_Y11_N30
\ALU|ALU_ResultSig~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~165_combout\ = ( \REG|Mux3~10_combout\ & ( \REG|Mux2~10_combout\ & ( (!\ALU|ALU_ResultSig~31_combout\ & (((\ALU|ALU_ResultSig~110_combout\)) # (\ALU|ALU_ResultSig~36_combout\))) # (\ALU|ALU_ResultSig~31_combout\ & 
-- (((\REG|Mux4~10_combout\)))) ) ) ) # ( !\REG|Mux3~10_combout\ & ( \REG|Mux2~10_combout\ & ( (!\ALU|ALU_ResultSig~31_combout\ & (\ALU|ALU_ResultSig~36_combout\ & (!\ALU|ALU_ResultSig~110_combout\))) # (\ALU|ALU_ResultSig~31_combout\ & 
-- (((\REG|Mux4~10_combout\)))) ) ) ) # ( \REG|Mux3~10_combout\ & ( !\REG|Mux2~10_combout\ & ( (!\ALU|ALU_ResultSig~31_combout\ & (\ALU|ALU_ResultSig~110_combout\)) # (\ALU|ALU_ResultSig~31_combout\ & ((\REG|Mux4~10_combout\))) ) ) ) # ( 
-- !\REG|Mux3~10_combout\ & ( !\REG|Mux2~10_combout\ & ( (\ALU|ALU_ResultSig~31_combout\ & \REG|Mux4~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000010100101111100100000011101010010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~36_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~110_combout\,
	datad => \REG|ALT_INV_Mux4~10_combout\,
	datae => \REG|ALT_INV_Mux3~10_combout\,
	dataf => \REG|ALT_INV_Mux2~10_combout\,
	combout => \ALU|ALU_ResultSig~165_combout\);

-- Location: MLABCELL_X65_Y19_N54
\ALU|ALU_ResultSig~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~166_combout\ = ( \REG|Mux0~10_combout\ & ( !\ALU|ALU_ResultSig~165_combout\ & ( (!\ALU|ALU_ResultSig~107_combout\ & (!\ALU|ALU_ResultSig~164_combout\ & ((!\ALU|ALU_ResultSig~105_combout\) # (!\REG|Mux1~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux0~10_combout\ & ( !\ALU|ALU_ResultSig~165_combout\ & ( (!\ALU|ALU_ResultSig~164_combout\ & ((!\ALU|ALU_ResultSig~105_combout\) # (!\REG|Mux1~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000101010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~107_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~105_combout\,
	datac => \REG|ALT_INV_Mux1~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~164_combout\,
	datae => \REG|ALT_INV_Mux0~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~165_combout\,
	combout => \ALU|ALU_ResultSig~166_combout\);

-- Location: LABCELL_X70_Y16_N21
\ALU|ALU_ResultSig~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~181_combout\ = ( \ALU|ALU_ResultSig~134_combout\ & ( (!\ALU|ALU_ResultSig~180_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux19~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux19~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100111000000000010011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux19~9_combout\,
	datac => \REG|ALT_INV_Mux19~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	combout => \ALU|ALU_ResultSig~181_combout\);

-- Location: LABCELL_X71_Y14_N15
\ALU|ALU_ResultSig~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~145_combout\ = ( !\ALU|Equal68~7_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ALU|Equal68~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal68~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~145_combout\);

-- Location: LABCELL_X68_Y13_N48
\ALU|ALU_ResultSig~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~182_combout\ = ( \REG|Mux15~4_combout\ & ( (!\ALU|ALU_ResultSig~180_combout\ & (\ALU|ALU_ResultSig~145_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux15~9_combout\)))) ) ) # ( !\REG|Mux15~4_combout\ & ( 
-- (\REG|Mux15~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~180_combout\ & \ALU|ALU_ResultSig~145_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux15~9_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~145_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~182_combout\);

-- Location: MLABCELL_X72_Y13_N39
\ALU|ALU_ResultSig~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~147_combout\ = ( !\ALU|Equal68~7_combout\ & ( \ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal68~7_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~147_combout\);

-- Location: LABCELL_X71_Y18_N51
\ALU|ALU_ResultSig~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~183_combout\ = ( \ALU|ALU_ResultSig~147_combout\ & ( \REG|Mux14~9_combout\ & ( (!\ALU|ALU_ResultSig~180_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux14~4_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~147_combout\ & ( !\REG|Mux14~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~180_combout\ & \REG|Mux14~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000000000000000000001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datad => \REG|ALT_INV_Mux14~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~147_combout\,
	dataf => \REG|ALT_INV_Mux14~9_combout\,
	combout => \ALU|ALU_ResultSig~183_combout\);

-- Location: MLABCELL_X72_Y13_N30
\ALU|ALU_ResultSig~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~184_combout\ = ( \REG|Mux17~4_combout\ & ( (!\ALU|ALU_ResultSig~143_combout\ & ((\REG|Mux17~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux17~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~9_combout\ & !\ALU|ALU_ResultSig~143_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux17~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~143_combout\,
	dataf => \REG|ALT_INV_Mux17~4_combout\,
	combout => \ALU|ALU_ResultSig~184_combout\);

-- Location: MLABCELL_X72_Y13_N0
\ALU|ALU_ResultSig~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~186_combout\ = ( \REG|Mux20~10_combout\ & ( \ALU|ALU_ResultSig~185_combout\ & ( ((!\ALU|ALU_ResultSig~142_combout\ & (\ALU|ALU_ResultSig~48_combout\)) # (\ALU|ALU_ResultSig~142_combout\ & ((\ALU|ALU_ResultSig~184_combout\)))) # 
-- (\ALU|ALU_ResultSig~180_combout\) ) ) ) # ( !\REG|Mux20~10_combout\ & ( \ALU|ALU_ResultSig~185_combout\ & ( (!\ALU|ALU_ResultSig~180_combout\ & ((!\ALU|ALU_ResultSig~142_combout\ & (\ALU|ALU_ResultSig~48_combout\)) # (\ALU|ALU_ResultSig~142_combout\ & 
-- ((\ALU|ALU_ResultSig~184_combout\))))) ) ) ) # ( \REG|Mux20~10_combout\ & ( !\ALU|ALU_ResultSig~185_combout\ & ( ((\ALU|ALU_ResultSig~142_combout\ & \ALU|ALU_ResultSig~184_combout\)) # (\ALU|ALU_ResultSig~180_combout\) ) ) ) # ( !\REG|Mux20~10_combout\ & 
-- ( !\ALU|ALU_ResultSig~185_combout\ & ( (\ALU|ALU_ResultSig~142_combout\ & (!\ALU|ALU_ResultSig~180_combout\ & \ALU|ALU_ResultSig~184_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100001100110111011100001000010011000011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~184_combout\,
	datae => \REG|ALT_INV_Mux20~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~185_combout\,
	combout => \ALU|ALU_ResultSig~186_combout\);

-- Location: MLABCELL_X65_Y19_N24
\ALU|ALU_ResultSig~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~187_combout\ = ( !\ALU|ALU_ResultSig~183_combout\ & ( !\ALU|ALU_ResultSig~186_combout\ & ( (!\ALU|ALU_ResultSig~181_combout\ & (!\ALU|ALU_ResultSig~182_combout\ & ((!\ALU|ALU_ResultSig~150_combout\) # (!\REG|Mux18~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~181_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	datac => \REG|ALT_INV_Mux18~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~182_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~183_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~186_combout\,
	combout => \ALU|ALU_ResultSig~187_combout\);

-- Location: MLABCELL_X65_Y19_N21
\ALU|ALU_ResultSig~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~191_combout\ = ( \ALU|ALU_ResultSig~166_combout\ & ( \ALU|ALU_ResultSig~187_combout\ & ( (\ALU|ALU_ResultSig~179_combout\ & (!\ALU|ALU_ResultSig~177_combout\ & \ALU|ALU_ResultSig~190_combout\)) ) ) ) # ( !\ALU|ALU_ResultSig~166_combout\ 
-- & ( \ALU|ALU_ResultSig~187_combout\ & ( (\ALU|ALU_ResultSig~179_combout\ & (\ALU|ALU_ResultSig~190_combout\ & ((!\ALU|ALU_ResultSig~177_combout\) # (\ALU|ALU_ResultSig~169_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~166_combout\ & ( 
-- !\ALU|ALU_ResultSig~187_combout\ & ( \ALU|ALU_ResultSig~190_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~166_combout\ & ( !\ALU|ALU_ResultSig~187_combout\ & ( \ALU|ALU_ResultSig~190_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000010100010000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~179_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~169_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~177_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~190_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~166_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~187_combout\,
	combout => \ALU|ALU_ResultSig~191_combout\);

-- Location: LABCELL_X66_Y17_N36
\ALU|ALU_Result[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[3]~15_combout\ = ( \REG|Mux28~4_combout\ & ( \REG|Mux28~9_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\REG|Mux28~4_combout\ & ( \REG|Mux28~9_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(3)))) ) ) ) # ( \REG|Mux28~4_combout\ & ( !\REG|Mux28~9_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(3)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\REG|Mux28~4_combout\ & ( !\REG|Mux28~9_combout\ & ( (\ALU|Equal73~0_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000110000111100001100000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \REG|ALT_INV_Mux28~4_combout\,
	dataf => \REG|ALT_INV_Mux28~9_combout\,
	combout => \ALU|ALU_Result[3]~15_combout\);

-- Location: FF_X67_Y20_N2
\REG|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][1]~q\);

-- Location: LABCELL_X70_Y19_N21
\REG|registers[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[4][1]~feeder_combout\);

-- Location: FF_X70_Y19_N23
\REG|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][1]~q\);

-- Location: FF_X67_Y20_N17
\REG|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][1]~q\);

-- Location: LABCELL_X70_Y20_N39
\REG|registers[7][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[7][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[7][1]~feeder_combout\);

-- Location: FF_X70_Y20_N41
\REG|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[7][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][1]~q\);

-- Location: LABCELL_X67_Y20_N21
\REG|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][1]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][1]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][1]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[6][1]~q\,
	datab => \REG|ALT_INV_registers[4][1]~q\,
	datac => \REG|ALT_INV_registers[5][1]~q\,
	datad => \REG|ALT_INV_registers[7][1]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux30~7_combout\);

-- Location: FF_X67_Y18_N52
\REG|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][1]~q\);

-- Location: FF_X71_Y20_N26
\REG|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][1]~q\);

-- Location: FF_X67_Y18_N14
\REG|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][1]~q\);

-- Location: FF_X70_Y20_N46
\REG|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][1]~q\);

-- Location: LABCELL_X67_Y20_N42
\REG|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][1]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][1]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][1]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][1]~q\,
	datab => \REG|ALT_INV_registers[2][1]~q\,
	datac => \REG|ALT_INV_registers[3][1]~q\,
	datad => \REG|ALT_INV_registers[1][1]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux30~8_combout\);

-- Location: FF_X68_Y20_N41
\REG|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][1]~q\);

-- Location: FF_X67_Y20_N32
\REG|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][1]~q\);

-- Location: FF_X68_Y19_N2
\REG|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][1]~q\);

-- Location: FF_X68_Y20_N32
\REG|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][1]~q\);

-- Location: LABCELL_X67_Y20_N27
\REG|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[11][1]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][1]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[9][1]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][1]~q\,
	datab => \REG|ALT_INV_registers[11][1]~q\,
	datac => \REG|ALT_INV_registers[8][1]~q\,
	datad => \REG|ALT_INV_registers[10][1]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux30~5_combout\);

-- Location: FF_X70_Y18_N38
\REG|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][1]~q\);

-- Location: FF_X70_Y18_N2
\REG|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][1]~q\);

-- Location: FF_X73_Y18_N37
\REG|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][1]~q\);

-- Location: FF_X70_Y18_N29
\REG|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][1]~q\);

-- Location: LABCELL_X70_Y18_N39
\REG|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[15][1]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[14][1]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[13][1]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][1]~q\,
	datab => \REG|ALT_INV_registers[12][1]~q\,
	datac => \REG|ALT_INV_registers[13][1]~q\,
	datad => \REG|ALT_INV_registers[14][1]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux30~6_combout\);

-- Location: LABCELL_X67_Y20_N6
\REG|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~9_combout\ = ( \REG|Mux30~5_combout\ & ( \REG|Mux30~6_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux30~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux30~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REG|Mux30~5_combout\ & ( \REG|Mux30~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|Mux30~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux30~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( \REG|Mux30~5_combout\ & ( !\REG|Mux30~6_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux30~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux30~7_combout\))) ) ) ) # ( !\REG|Mux30~5_combout\ & ( !\REG|Mux30~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux30~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux30~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux30~7_combout\,
	datad => \REG|ALT_INV_Mux30~8_combout\,
	datae => \REG|ALT_INV_Mux30~5_combout\,
	dataf => \REG|ALT_INV_Mux30~6_combout\,
	combout => \REG|Mux30~9_combout\);

-- Location: LABCELL_X67_Y16_N33
\ALU|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~5_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux30~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux30~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(1) ) + ( \ALU|Add1~2\ ))
-- \ALU|Add1~6\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux30~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux30~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(1) ) 
-- + ( \ALU|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux30~4_combout\,
	datad => \REG|ALT_INV_Mux30~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	cin => \ALU|Add1~2\,
	sumout => \ALU|Add1~5_sumout\,
	cout => \ALU|Add1~6\);

-- Location: LABCELL_X67_Y16_N36
\ALU|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~9_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux29~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux29~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(2) ) + ( \ALU|Add1~6\ ))
-- \ALU|Add1~10\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux29~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux29~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(2) 
-- ) + ( \ALU|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux29~4_combout\,
	datad => \REG|ALT_INV_Mux29~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	cin => \ALU|Add1~6\,
	sumout => \ALU|Add1~9_sumout\,
	cout => \ALU|Add1~10\);

-- Location: LABCELL_X67_Y16_N39
\ALU|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~13_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux28~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux28~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(3) ) + ( \ALU|Add1~10\ ))
-- \ALU|Add1~14\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux28~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux28~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(3) 
-- ) + ( \ALU|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux28~4_combout\,
	datac => \REG|ALT_INV_Mux28~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	cin => \ALU|Add1~10\,
	sumout => \ALU|Add1~13_sumout\,
	cout => \ALU|Add1~14\);

-- Location: LABCELL_X66_Y16_N27
\ALU|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~13_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux29~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux29~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) ) + ( \ALU|Add0~10\ ))
-- \ALU|Add0~14\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux29~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux29~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) 
-- ) + ( \ALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux29~4_combout\,
	datad => \REG|ALT_INV_Mux29~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	cin => \ALU|Add0~10\,
	sumout => \ALU|Add0~13_sumout\,
	cout => \ALU|Add0~14\);

-- Location: LABCELL_X66_Y16_N30
\ALU|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~17_sumout\ = SUM(( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux28~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux28~4_combout\)) ) + ( \ALU|Add0~14\ ))
-- \ALU|Add0~18\ = CARRY(( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux28~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux28~4_combout\)) 
-- ) + ( \ALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001110010000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux28~4_combout\,
	datac => \REG|ALT_INV_Mux28~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	cin => \ALU|Add0~14\,
	sumout => \ALU|Add0~17_sumout\,
	cout => \ALU|Add0~18\);

-- Location: LABCELL_X66_Y17_N24
\ALU|ALU_Result[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[3]~16_combout\ = ( !\ALU|ALU_Result[3]~5_combout\ & ( \ALU|Add0~17_sumout\ & ( (!\ALU|ALU_Result[3]~15_combout\ & ((!\ALU|Add1~13_sumout\) # (!\ALU|ALU_Result[3]~4_combout\))) ) ) ) # ( \ALU|ALU_Result[3]~5_combout\ & ( 
-- !\ALU|Add0~17_sumout\ & ( (!\ALU|ALU_Result[3]~15_combout\ & ((!\ALU|Add1~13_sumout\) # (!\ALU|ALU_Result[3]~4_combout\))) ) ) ) # ( !\ALU|ALU_Result[3]~5_combout\ & ( !\ALU|Add0~17_sumout\ & ( (!\ALU|ALU_Result[3]~15_combout\ & ((!\ALU|Add1~13_sumout\) # 
-- (!\ALU|ALU_Result[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010101010101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~15_combout\,
	datac => \ALU|ALT_INV_Add1~13_sumout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datae => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	dataf => \ALU|ALT_INV_Add0~17_sumout\,
	combout => \ALU|ALU_Result[3]~16_combout\);

-- Location: MLABCELL_X65_Y19_N39
\ALU|ALU_Result[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[3]~17_combout\ = ( \ALU|ALU_ResultSig~191_combout\ & ( \ALU|ALU_Result[3]~16_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (\REG|Mux28~10_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~191_combout\ & ( 
-- \ALU|ALU_Result[3]~16_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~66_combout\ & ((!\ALU|ALU_ResultSig~198_combout\))) # (\ALU|ALU_ResultSig~66_combout\ & (\REG|Mux28~10_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~191_combout\ & ( 
-- !\ALU|ALU_Result[3]~16_combout\ ) ) # ( !\ALU|ALU_ResultSig~191_combout\ & ( !\ALU|ALU_Result[3]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000101100010000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \REG|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~198_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~191_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[3]~16_combout\,
	combout => \ALU|ALU_Result[3]~17_combout\);

-- Location: FF_X66_Y17_N50
\REG|registers[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][3]~q\);

-- Location: FF_X66_Y21_N26
\REG|registers[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][3]~q\);

-- Location: FF_X66_Y17_N56
\REG|registers[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][3]~q\);

-- Location: MLABCELL_X65_Y19_N48
\REG|registers[16][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][3]~feeder_combout\ = ( \ALU|ALU_Result[3]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[3]~17_combout\,
	combout => \REG|registers[16][3]~feeder_combout\);

-- Location: FF_X65_Y19_N50
\REG|registers[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][3]~q\);

-- Location: LABCELL_X66_Y17_N57
\REG|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~0_combout\ = ( \REG|registers[16][3]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[20][3]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[28][3]~q\))) ) ) ) # ( !\REG|registers[16][3]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REG|registers[20][3]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[28][3]~q\))) ) ) ) # ( \REG|registers[16][3]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[24][3]~q\) ) ) ) # ( !\REG|registers[16][3]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[24][3]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][3]~q\,
	datab => \REG|ALT_INV_registers[24][3]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_registers[28][3]~q\,
	datae => \REG|ALT_INV_registers[16][3]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux28~0_combout\);

-- Location: FF_X63_Y19_N29
\REG|registers[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][3]~q\);

-- Location: FF_X66_Y17_N14
\REG|registers[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][3]~q\);

-- Location: FF_X63_Y19_N31
\REG|registers[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][3]~q\);

-- Location: MLABCELL_X65_Y19_N33
\REG|registers[23][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][3]~feeder_combout\ = ( \ALU|ALU_Result[3]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[3]~17_combout\,
	combout => \REG|registers[23][3]~feeder_combout\);

-- Location: FF_X65_Y19_N35
\REG|registers[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][3]~q\);

-- Location: LABCELL_X66_Y17_N15
\REG|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~3_combout\ = ( \REG|registers[23][3]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[31][3]~q\) ) ) ) # ( !\REG|registers[23][3]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[31][3]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REG|registers[23][3]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[19][3]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[27][3]~q\))) ) ) ) # ( !\REG|registers[23][3]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[19][3]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[27][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][3]~q\,
	datab => \REG|ALT_INV_registers[31][3]~q\,
	datac => \REG|ALT_INV_registers[27][3]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_registers[23][3]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux28~3_combout\);

-- Location: FF_X67_Y17_N38
\REG|registers[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][3]~q\);

-- Location: FF_X67_Y17_N14
\REG|registers[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][3]~q\);

-- Location: FF_X67_Y17_N20
\REG|registers[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][3]~q\);

-- Location: FF_X66_Y21_N13
\REG|registers[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][3]~q\);

-- Location: LABCELL_X67_Y17_N15
\REG|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[30][3]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[22][3]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[26][3]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[18][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][3]~q\,
	datab => \REG|ALT_INV_registers[30][3]~q\,
	datac => \REG|ALT_INV_registers[22][3]~q\,
	datad => \REG|ALT_INV_registers[26][3]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux28~2_combout\);

-- Location: FF_X66_Y18_N50
\REG|registers[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][3]~q\);

-- Location: FF_X66_Y21_N19
\REG|registers[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][3]~q\);

-- Location: FF_X66_Y18_N44
\REG|registers[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][3]~q\);

-- Location: FF_X66_Y18_N2
\REG|registers[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[3]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][3]~q\);

-- Location: LABCELL_X66_Y18_N3
\REG|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][3]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][3]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][3]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][3]~q\,
	datab => \REG|ALT_INV_registers[25][3]~q\,
	datac => \REG|ALT_INV_registers[21][3]~q\,
	datad => \REG|ALT_INV_registers[29][3]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux28~1_combout\);

-- Location: LABCELL_X66_Y17_N21
\REG|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux28~4_combout\ = ( \REG|Mux28~2_combout\ & ( \REG|Mux28~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux28~0_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux28~3_combout\)))) ) ) ) # ( !\REG|Mux28~2_combout\ & ( \REG|Mux28~1_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux28~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux28~3_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REG|Mux28~2_combout\ & ( !\REG|Mux28~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux28~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux28~3_combout\)))) ) ) ) # ( !\REG|Mux28~2_combout\ & ( 
-- !\REG|Mux28~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux28~0_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\REG|Mux28~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_Mux28~0_combout\,
	datac => \REG|ALT_INV_Mux28~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_Mux28~2_combout\,
	dataf => \REG|ALT_INV_Mux28~1_combout\,
	combout => \REG|Mux28~4_combout\);

-- Location: LABCELL_X67_Y16_N42
\ALU|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~17_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux27~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux27~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(4) ) + ( \ALU|Add1~14\ ))
-- \ALU|Add1~18\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux27~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux27~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(4) 
-- ) + ( \ALU|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux27~4_combout\,
	datad => \REG|ALT_INV_Mux27~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	cin => \ALU|Add1~14\,
	sumout => \ALU|Add1~17_sumout\,
	cout => \ALU|Add1~18\);

-- Location: LABCELL_X66_Y16_N33
\ALU|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~21_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux27~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux27~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) ) + ( \ALU|Add0~18\ ))
-- \ALU|Add0~22\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux27~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux27~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) 
-- ) + ( \ALU|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux27~4_combout\,
	datad => \REG|ALT_INV_Mux27~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	cin => \ALU|Add0~18\,
	sumout => \ALU|Add0~21_sumout\,
	cout => \ALU|Add0~22\);

-- Location: LABCELL_X68_Y16_N21
\ALU|ALU_Result[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[4]~19_combout\ = ( \ALU|Add1~17_sumout\ & ( \ALU|Add0~21_sumout\ & ( (!\ALU|ALU_Result[3]~5_combout\ & (!\ALU|ALU_Result[4]~18_combout\ & !\ALU|ALU_Result[3]~4_combout\)) ) ) ) # ( !\ALU|Add1~17_sumout\ & ( \ALU|Add0~21_sumout\ & ( 
-- (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[4]~18_combout\) ) ) ) # ( \ALU|Add1~17_sumout\ & ( !\ALU|Add0~21_sumout\ & ( (!\ALU|ALU_Result[4]~18_combout\ & !\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( !\ALU|Add1~17_sumout\ & ( !\ALU|Add0~21_sumout\ & 
-- ( !\ALU|ALU_Result[4]~18_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110000001100000010001000100010001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datab => \ALU|ALT_INV_ALU_Result[4]~18_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datae => \ALU|ALT_INV_Add1~17_sumout\,
	dataf => \ALU|ALT_INV_Add0~21_sumout\,
	combout => \ALU|ALU_Result[4]~19_combout\);

-- Location: LABCELL_X67_Y11_N36
\ALU|ALU_Result[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[4]~20_combout\ = ( \ALU|ALU_ResultSig~238_combout\ & ( \ALU|ALU_Result[4]~19_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~243_combout\) # ((\ALU|ALU_ResultSig~229_combout\ & \ALU|ALU_ResultSig~228_combout\)))) ) ) ) 
-- # ( !\ALU|ALU_ResultSig~238_combout\ & ( \ALU|ALU_Result[4]~19_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~243_combout\) # (\ALU|ALU_ResultSig~229_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~238_combout\ & ( 
-- !\ALU|ALU_Result[4]~19_combout\ ) ) # ( !\ALU|ALU_ResultSig~238_combout\ & ( !\ALU|ALU_Result[4]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101000100010101010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~229_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~228_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~243_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~238_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[4]~19_combout\,
	combout => \ALU|ALU_Result[4]~20_combout\);

-- Location: FF_X66_Y13_N5
\REG|registers[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][4]~q\);

-- Location: FF_X66_Y13_N11
\REG|registers[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][4]~q\);

-- Location: FF_X67_Y13_N8
\REG|registers[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][4]~q\);

-- Location: FF_X67_Y11_N7
\REG|registers[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][4]~q\);

-- Location: LABCELL_X67_Y13_N9
\REG|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[29][4]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[21][4]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[25][4]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][4]~q\,
	datab => \REG|ALT_INV_registers[21][4]~q\,
	datac => \REG|ALT_INV_registers[29][4]~q\,
	datad => \REG|ALT_INV_registers[25][4]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux27~1_combout\);

-- Location: FF_X67_Y13_N56
\REG|registers[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][4]~q\);

-- Location: FF_X70_Y11_N53
\REG|registers[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][4]~q\);

-- Location: LABCELL_X70_Y9_N12
\REG|registers[18][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][4]~feeder_combout\ = ( \ALU|ALU_Result[4]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[4]~20_combout\,
	combout => \REG|registers[18][4]~feeder_combout\);

-- Location: FF_X70_Y9_N14
\REG|registers[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][4]~q\);

-- Location: FF_X70_Y9_N31
\REG|registers[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][4]~q\);

-- Location: LABCELL_X67_Y13_N57
\REG|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[30][4]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[22][4]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[26][4]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][4]~q\,
	datab => \REG|ALT_INV_registers[22][4]~q\,
	datac => \REG|ALT_INV_registers[18][4]~q\,
	datad => \REG|ALT_INV_registers[26][4]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux27~2_combout\);

-- Location: FF_X67_Y13_N26
\REG|registers[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][4]~q\);

-- Location: FF_X70_Y11_N59
\REG|registers[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][4]~q\);

-- Location: FF_X67_Y11_N14
\REG|registers[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][4]~q\);

-- Location: FF_X63_Y11_N23
\REG|registers[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][4]~q\);

-- Location: LABCELL_X67_Y13_N27
\REG|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~3_combout\ = ( \REG|registers[23][4]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[27][4]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[31][4]~q\)) ) ) ) # ( !\REG|registers[23][4]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[27][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[31][4]~q\)) ) ) ) # ( \REG|registers[23][4]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[19][4]~q\) ) ) ) # ( !\REG|registers[23][4]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[19][4]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][4]~q\,
	datab => \REG|ALT_INV_registers[19][4]~q\,
	datac => \REG|ALT_INV_registers[27][4]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[23][4]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux27~3_combout\);

-- Location: FF_X68_Y10_N23
\REG|registers[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][4]~q\);

-- Location: FF_X68_Y10_N32
\REG|registers[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][4]~q\);

-- Location: FF_X62_Y10_N38
\REG|registers[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][4]~q\);

-- Location: FF_X68_Y10_N56
\REG|registers[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[4]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][4]~q\);

-- Location: LABCELL_X68_Y10_N45
\REG|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][4]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][4]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][4]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][4]~q\,
	datab => \REG|ALT_INV_registers[28][4]~q\,
	datac => \REG|ALT_INV_registers[24][4]~q\,
	datad => \REG|ALT_INV_registers[16][4]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux27~0_combout\);

-- Location: LABCELL_X67_Y13_N12
\REG|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux27~4_combout\ = ( \REG|Mux27~3_combout\ & ( \REG|Mux27~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux27~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux27~2_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REG|Mux27~3_combout\ & ( \REG|Mux27~0_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux27~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|Mux27~2_combout\)))) ) ) ) # ( \REG|Mux27~3_combout\ & ( !\REG|Mux27~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux27~1_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux27~2_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REG|Mux27~3_combout\ & ( 
-- !\REG|Mux27~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux27~1_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|Mux27~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_Mux27~1_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_Mux27~2_combout\,
	datae => \REG|ALT_INV_Mux27~3_combout\,
	dataf => \REG|ALT_INV_Mux27~0_combout\,
	combout => \REG|Mux27~4_combout\);

-- Location: LABCELL_X66_Y16_N36
\ALU|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~25_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux26~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux26~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) ) + ( \ALU|Add0~22\ ))
-- \ALU|Add0~26\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux26~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux26~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) 
-- ) + ( \ALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux26~4_combout\,
	datad => \REG|ALT_INV_Mux26~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	cin => \ALU|Add0~22\,
	sumout => \ALU|Add0~25_sumout\,
	cout => \ALU|Add0~26\);

-- Location: LABCELL_X66_Y16_N39
\ALU|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~29_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux25~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux25~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) ) + ( \ALU|Add0~26\ ))
-- \ALU|Add0~30\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux25~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux25~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) 
-- ) + ( \ALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux25~4_combout\,
	datad => \REG|ALT_INV_Mux25~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	cin => \ALU|Add0~26\,
	sumout => \ALU|Add0~29_sumout\,
	cout => \ALU|Add0~30\);

-- Location: LABCELL_X66_Y16_N42
\ALU|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~33_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux24~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux24~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) ) + ( \ALU|Add0~30\ ))
-- \ALU|Add0~34\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux24~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux24~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) 
-- ) + ( \ALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux24~4_combout\,
	datad => \REG|ALT_INV_Mux24~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	cin => \ALU|Add0~30\,
	sumout => \ALU|Add0~33_sumout\,
	cout => \ALU|Add0~34\);

-- Location: LABCELL_X66_Y16_N45
\ALU|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~37_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux23~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux23~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) ) + ( \ALU|Add0~34\ ))
-- \ALU|Add0~38\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux23~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux23~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) 
-- ) + ( \ALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \REG|ALT_INV_Mux23~4_combout\,
	datad => \REG|ALT_INV_Mux23~9_combout\,
	cin => \ALU|Add0~34\,
	sumout => \ALU|Add0~37_sumout\,
	cout => \ALU|Add0~38\);

-- Location: LABCELL_X66_Y16_N48
\ALU|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~41_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux22~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux22~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) ) + ( \ALU|Add0~38\ ))
-- \ALU|Add0~42\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux22~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux22~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) 
-- ) + ( \ALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux22~4_combout\,
	datad => \REG|ALT_INV_Mux22~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	cin => \ALU|Add0~38\,
	sumout => \ALU|Add0~41_sumout\,
	cout => \ALU|Add0~42\);

-- Location: LABCELL_X67_Y16_N45
\ALU|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~21_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux26~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux26~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(5) ) + ( \ALU|Add1~18\ ))
-- \ALU|Add1~22\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux26~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux26~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(5) 
-- ) + ( \ALU|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux26~4_combout\,
	datad => \REG|ALT_INV_Mux26~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	cin => \ALU|Add1~18\,
	sumout => \ALU|Add1~21_sumout\,
	cout => \ALU|Add1~22\);

-- Location: LABCELL_X67_Y16_N48
\ALU|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~25_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux25~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux25~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) ) + ( \ALU|Add1~22\ ))
-- \ALU|Add1~26\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux25~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux25~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) 
-- ) + ( \ALU|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux25~4_combout\,
	datad => \REG|ALT_INV_Mux25~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	cin => \ALU|Add1~22\,
	sumout => \ALU|Add1~25_sumout\,
	cout => \ALU|Add1~26\);

-- Location: LABCELL_X67_Y16_N51
\ALU|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~29_sumout\ = SUM(( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux24~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux24~4_combout\)) ) + ( \ALU|Add1~26\ ))
-- \ALU|Add1~30\ = CARRY(( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux24~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux24~4_combout\)) 
-- ) + ( \ALU|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \REG|ALT_INV_Mux24~4_combout\,
	dataf => \REG|ALT_INV_Mux24~9_combout\,
	cin => \ALU|Add1~26\,
	sumout => \ALU|Add1~29_sumout\,
	cout => \ALU|Add1~30\);

-- Location: LABCELL_X67_Y16_N54
\ALU|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~33_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux23~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux23~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) ) + ( \ALU|Add1~30\ ))
-- \ALU|Add1~34\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux23~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux23~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) 
-- ) + ( \ALU|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux23~4_combout\,
	datad => \REG|ALT_INV_Mux23~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	cin => \ALU|Add1~30\,
	sumout => \ALU|Add1~33_sumout\,
	cout => \ALU|Add1~34\);

-- Location: LABCELL_X67_Y16_N57
\ALU|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~37_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux22~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux22~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) ) + ( \ALU|Add1~34\ ))
-- \ALU|Add1~38\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux22~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux22~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) 
-- ) + ( \ALU|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \REG|ALT_INV_Mux22~4_combout\,
	datad => \REG|ALT_INV_Mux22~9_combout\,
	cin => \ALU|Add1~34\,
	sumout => \ALU|Add1~37_sumout\,
	cout => \ALU|Add1~38\);

-- Location: LABCELL_X64_Y16_N12
\ALU|ALU_Result[9]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[9]~34_combout\ = ( \ALU|Add0~41_sumout\ & ( \ALU|Add1~37_sumout\ & ( (!\ALU|ALU_Result[3]~5_combout\ & (!\ALU|ALU_Result[9]~33_combout\ & !\ALU|ALU_Result[3]~4_combout\)) ) ) ) # ( !\ALU|Add0~41_sumout\ & ( \ALU|Add1~37_sumout\ & ( 
-- (!\ALU|ALU_Result[9]~33_combout\ & !\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( \ALU|Add0~41_sumout\ & ( !\ALU|Add1~37_sumout\ & ( (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[9]~33_combout\) ) ) ) # ( !\ALU|Add0~41_sumout\ & ( !\ALU|Add1~37_sumout\ & 
-- ( !\ALU|ALU_Result[9]~33_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101000001010000011110000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[9]~33_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datae => \ALU|ALT_INV_Add0~41_sumout\,
	dataf => \ALU|ALT_INV_Add1~37_sumout\,
	combout => \ALU|ALU_Result[9]~34_combout\);

-- Location: MLABCELL_X59_Y13_N18
\ALU|ALU_ResultSig~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~252_combout\ = ( \ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & (((\ALU|Equal68~4_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) ) # ( 
-- !\ALU|Equal68~3_combout\ & ( (\ALU|Equal68~4_combout\ & (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110000000000000111000000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal68~4_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~252_combout\);

-- Location: LABCELL_X70_Y11_N12
\ALU|ALU_ResultSig~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~41_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~3_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~41_combout\);

-- Location: LABCELL_X61_Y16_N18
\ALU|ALU_ResultSig~401\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~401_combout\ = ( \ALU|ALU_ResultSig~41_combout\ & ( \REG|Mux7~4_combout\ & ( (\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~41_combout\ & ( !\REG|Mux7~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux7~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux7~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~41_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~401_combout\);

-- Location: LABCELL_X66_Y11_N9
\ALU|ALU_ResultSig~402\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~402_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~2_combout\ & (\ALU|Equal68~4_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ALU|ALT_INV_Equal68~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~402_combout\);

-- Location: LABCELL_X62_Y16_N24
\ALU|ALU_ResultSig~403\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~403_combout\ = ( \ALU|ALU_ResultSig~402_combout\ & ( \REG|Mux6~4_combout\ & ( (\REG|Mux6~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~402_combout\ & ( !\REG|Mux6~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux6~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux6~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~402_combout\,
	dataf => \REG|ALT_INV_Mux6~4_combout\,
	combout => \ALU|ALU_ResultSig~403_combout\);

-- Location: LABCELL_X62_Y16_N57
\ALU|ALU_ResultSig~399\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~399_combout\ = ( \ALU|ALU_ResultSig~49_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux9~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux9~4_combout\,
	datad => \REG|ALT_INV_Mux9~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	combout => \ALU|ALU_ResultSig~399_combout\);

-- Location: LABCELL_X62_Y16_N18
\ALU|ALU_ResultSig~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~400_combout\ = ( \ALU|ALU_ResultSig~50_combout\ & ( \REG|Mux8~4_combout\ & ( (!\ALU|ALU_ResultSig~49_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~50_combout\ & ( !\REG|Mux8~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~49_combout\ & \REG|Mux8~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010000000000000000000000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datad => \REG|ALT_INV_Mux8~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~400_combout\);

-- Location: LABCELL_X62_Y16_N42
\ALU|ALU_ResultSig~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~404_combout\ = ( \ALU|ALU_ResultSig~47_combout\ & ( !\ALU|ALU_ResultSig~400_combout\ & ( (!\REG|Mux4~10_combout\ & (!\ALU|ALU_ResultSig~401_combout\ & (!\ALU|ALU_ResultSig~403_combout\ & !\ALU|ALU_ResultSig~399_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~47_combout\ & ( !\ALU|ALU_ResultSig~400_combout\ & ( (!\ALU|ALU_ResultSig~401_combout\ & (!\ALU|ALU_ResultSig~403_combout\ & !\ALU|ALU_ResultSig~399_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux4~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~401_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~403_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~399_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~47_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~400_combout\,
	combout => \ALU|ALU_ResultSig~404_combout\);

-- Location: LABCELL_X64_Y13_N6
\ALU|ALU_ResultSig~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~245_combout\ = ( \ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (\ALU|Equal68~4_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) ) # ( 
-- !\ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal68~4_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000010101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~245_combout\);

-- Location: LABCELL_X61_Y15_N45
\ALU|ALU_ResultSig~398\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~398_combout\ = ( \REG|Mux5~9_combout\ & ( (!\ALU|ALU_ResultSig~245_combout\ & (\ALU|ALU_ResultSig~130_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux5~4_combout\)))) ) ) # ( !\REG|Mux5~9_combout\ & ( 
-- (!\ALU|ALU_ResultSig~245_combout\ & (\ALU|ALU_ResultSig~130_combout\ & (\REG|Mux5~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010001000100000001000000000000000100010001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~245_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	datac => \REG|ALT_INV_Mux5~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux5~9_combout\,
	combout => \ALU|ALU_ResultSig~398_combout\);

-- Location: LABCELL_X70_Y12_N24
\ALU|ALU_ResultSig~405\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~405_combout\ = ( !\ALU|ALU_ResultSig~40_combout\ & ( !\ALU|ALU_ResultSig~140_combout\ & ( !\ALU|ALU_ResultSig~48_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	combout => \ALU|ALU_ResultSig~405_combout\);

-- Location: LABCELL_X63_Y16_N0
\ALU|ALU_ResultSig~682\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~682_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~682_combout\);

-- Location: LABCELL_X62_Y16_N30
\ALU|ALU_ResultSig~393\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~393_combout\ = ( \REG|Mux22~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (!\REG|Mux22~4_combout\ & (\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (!\ALU|Equal73~3_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux22~4_combout\)))) ) ) # ( !\REG|Mux22~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (\ALU|Equal73~3_combout\ & ((!\REG|Mux22~4_combout\) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (\REG|Mux22~4_combout\ 
-- & (!\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011000000011000001100000110000000110000011000000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux22~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux22~9_combout\,
	combout => \ALU|ALU_ResultSig~393_combout\);

-- Location: LABCELL_X62_Y16_N0
\ALU|ALU_ResultSig~394\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~394_combout\ = ( \REG|Mux16~10_combout\ & ( \REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~682_combout\ & (((\ALU|ALU_ResultSig~393_combout\) # (\ALU|Equal73~4_combout\)) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( 
-- !\REG|Mux16~10_combout\ & ( \REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~682_combout\ & (((!\ALU|ALU_ResultSig~1_combout\ & \ALU|ALU_ResultSig~393_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( \REG|Mux16~10_combout\ & ( !\REG|Mux26~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~682_combout\ & (!\ALU|Equal73~4_combout\ & ((\ALU|ALU_ResultSig~393_combout\) # (\ALU|ALU_ResultSig~1_combout\)))) ) ) ) # ( !\REG|Mux16~10_combout\ & ( !\REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~1_combout\ & 
-- (!\ALU|ALU_ResultSig~682_combout\ & (!\ALU|Equal73~4_combout\ & \ALU|ALU_ResultSig~393_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000010000001100000000001100100011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~682_combout\,
	datac => \ALU|ALT_INV_Equal73~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~393_combout\,
	datae => \REG|ALT_INV_Mux16~10_combout\,
	dataf => \REG|ALT_INV_Mux26~10_combout\,
	combout => \ALU|ALU_ResultSig~394_combout\);

-- Location: LABCELL_X63_Y13_N12
\ALU|ALU_ResultSig~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~396_combout\ = ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~27_combout\ & ((\REG|Mux0~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux0~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux0~9_combout\ & \ALU|ALU_ResultSig~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux0~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~27_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_ResultSig~396_combout\);

-- Location: LABCELL_X62_Y16_N54
\ALU|ALU_ResultSig~395\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~395_combout\ = ( \REG|Mux2~9_combout\ & ( (\ALU|ALU_ResultSig~23_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux2~4_combout\))) ) ) # ( !\REG|Mux2~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~23_combout\ & \REG|Mux2~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	datad => \REG|ALT_INV_Mux2~4_combout\,
	dataf => \REG|ALT_INV_Mux2~9_combout\,
	combout => \ALU|ALU_ResultSig~395_combout\);

-- Location: LABCELL_X62_Y16_N12
\ALU|ALU_ResultSig~397\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~397_combout\ = ( !\ALU|ALU_ResultSig~395_combout\ & ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~25_combout\ & (!\ALU|ALU_ResultSig~396_combout\ & ((!\ALU|ALU_ResultSig~21_combout\) # (!\REG|Mux3~10_combout\)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~395_combout\ & ( !\REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~396_combout\ & ((!\ALU|ALU_ResultSig~21_combout\) # (!\REG|Mux3~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000000000000000000010101000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~25_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datac => \REG|ALT_INV_Mux3~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~396_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~395_combout\,
	dataf => \REG|ALT_INV_Mux1~10_combout\,
	combout => \ALU|ALU_ResultSig~397_combout\);

-- Location: LABCELL_X62_Y16_N48
\ALU|ALU_ResultSig~406\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~406_combout\ = ( \ALU|ALU_ResultSig~394_combout\ & ( \ALU|ALU_ResultSig~397_combout\ & ( (\ALU|ALU_ResultSig~405_combout\ & ((!\ALU|ALU_ResultSig~252_combout\) # ((!\ALU|ALU_ResultSig~404_combout\) # (\ALU|ALU_ResultSig~398_combout\)))) 
-- ) ) ) # ( !\ALU|ALU_ResultSig~394_combout\ & ( \ALU|ALU_ResultSig~397_combout\ & ( (\ALU|ALU_ResultSig~405_combout\ & ((!\ALU|ALU_ResultSig~404_combout\) # (\ALU|ALU_ResultSig~398_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~394_combout\ & ( 
-- !\ALU|ALU_ResultSig~397_combout\ & ( (\ALU|ALU_ResultSig~405_combout\ & ((!\ALU|ALU_ResultSig~252_combout\) # ((!\ALU|ALU_ResultSig~404_combout\) # (\ALU|ALU_ResultSig~398_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~394_combout\ & ( 
-- !\ALU|ALU_ResultSig~397_combout\ & ( (\ALU|ALU_ResultSig~405_combout\ & ((!\ALU|ALU_ResultSig~252_combout\) # ((!\ALU|ALU_ResultSig~404_combout\) # (\ALU|ALU_ResultSig~398_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001110111100000000110011110000000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~252_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~404_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~398_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~405_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~394_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~397_combout\,
	combout => \ALU|ALU_ResultSig~406_combout\);

-- Location: MLABCELL_X72_Y11_N39
\ALU|ALU_ResultSig~407\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~407_combout\ = ( \REG|Mux17~9_combout\ & ( !\ALU|ALU_ResultSig~140_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux17~4_combout\))) ) ) ) # ( !\REG|Mux17~9_combout\ & 
-- ( !\ALU|ALU_ResultSig~140_combout\ & ( (\REG|Mux17~4_combout\ & (\ALU|ALU_ResultSig~61_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux17~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux17~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	combout => \ALU|ALU_ResultSig~407_combout\);

-- Location: LABCELL_X70_Y11_N3
\ALU|ALU_ResultSig~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~309_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal68~3_combout\ & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~3_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~309_combout\);

-- Location: MLABCELL_X65_Y10_N9
\ALU|ALU_ResultSig~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~408_combout\ = ( \REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & (!\ALU|ALU_ResultSig~300_combout\ & \ALU|ALU_ResultSig~309_combout\)) ) ) ) # ( !\REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & 
-- ( (!\ALU|ALU_ResultSig~140_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~300_combout\ & \ALU|ALU_ResultSig~309_combout\))) ) ) ) # ( \REG|Mux10~9_combout\ & ( !\REG|Mux10~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~140_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~300_combout\ & \ALU|ALU_ResultSig~309_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000001000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~300_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~309_combout\,
	datae => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~408_combout\);

-- Location: MLABCELL_X65_Y9_N51
\ALU|ALU_ResultSig~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~412_combout\ = ( !\ALU|ALU_ResultSig~140_combout\ & ( \REG|Mux11~4_combout\ & ( (\ALU|ALU_ResultSig~60_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux11~9_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~140_combout\ & ( !\REG|Mux11~4_combout\ & ( (\REG|Mux11~9_combout\ & (\ALU|ALU_ResultSig~60_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000000000000000000000101000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux11~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	dataf => \REG|ALT_INV_Mux11~4_combout\,
	combout => \ALU|ALU_ResultSig~412_combout\);

-- Location: MLABCELL_X65_Y9_N18
\ALU|ALU_ResultSig~413\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~413_combout\ = ( \REG|Mux12~4_combout\ & ( \REG|Mux12~9_combout\ & ( (\ALU|ALU_ResultSig~58_combout\ & !\ALU|ALU_ResultSig~140_combout\) ) ) ) # ( !\REG|Mux12~4_combout\ & ( \REG|Mux12~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~58_combout\ & !\ALU|ALU_ResultSig~140_combout\)) ) ) ) # ( \REG|Mux12~4_combout\ & ( !\REG|Mux12~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\ALU|ALU_ResultSig~58_combout\ & !\ALU|ALU_ResultSig~140_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000000001010000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~58_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datae => \REG|ALT_INV_Mux12~4_combout\,
	dataf => \REG|ALT_INV_Mux12~9_combout\,
	combout => \ALU|ALU_ResultSig~413_combout\);

-- Location: MLABCELL_X65_Y9_N9
\ALU|ALU_ResultSig~410\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~410_combout\ = ( \REG|Mux15~4_combout\ & ( \REG|Mux15~9_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & \ALU|ALU_ResultSig~63_combout\) ) ) ) # ( !\REG|Mux15~4_combout\ & ( \REG|Mux15~9_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & 
-- (\ALU|ALU_ResultSig~63_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( \REG|Mux15~4_combout\ & ( !\REG|Mux15~9_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & (\ALU|ALU_ResultSig~63_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110000001100000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux15~4_combout\,
	dataf => \REG|ALT_INV_Mux15~9_combout\,
	combout => \ALU|ALU_ResultSig~410_combout\);

-- Location: MLABCELL_X65_Y9_N3
\ALU|ALU_ResultSig~414\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~414_combout\ = ( \REG|Mux13~4_combout\ & ( \REG|Mux13~9_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & \ALU|ALU_ResultSig~56_combout\) ) ) ) # ( !\REG|Mux13~4_combout\ & ( \REG|Mux13~9_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & 
-- (\ALU|ALU_ResultSig~56_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( \REG|Mux13~4_combout\ & ( !\REG|Mux13~9_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & (\ALU|ALU_ResultSig~56_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110000001100000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux13~4_combout\,
	dataf => \REG|ALT_INV_Mux13~9_combout\,
	combout => \ALU|ALU_ResultSig~414_combout\);

-- Location: MLABCELL_X65_Y9_N24
\ALU|ALU_ResultSig~411\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~411_combout\ = ( \ALU|ALU_ResultSig~54_combout\ & ( \REG|Mux14~9_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux14~4_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~54_combout\ & ( !\REG|Mux14~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~4_combout\ & !\ALU|ALU_ResultSig~140_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000000000000000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux14~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	dataf => \REG|ALT_INV_Mux14~9_combout\,
	combout => \ALU|ALU_ResultSig~411_combout\);

-- Location: MLABCELL_X65_Y9_N54
\ALU|ALU_ResultSig~415\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~415_combout\ = ( !\ALU|ALU_ResultSig~414_combout\ & ( !\ALU|ALU_ResultSig~411_combout\ & ( (!\ALU|ALU_ResultSig~412_combout\ & (!\ALU|ALU_ResultSig~413_combout\ & !\ALU|ALU_ResultSig~410_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~412_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~413_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~410_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~414_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~411_combout\,
	combout => \ALU|ALU_ResultSig~415_combout\);

-- Location: MLABCELL_X65_Y15_N24
\ALU|ALU_ResultSig~409\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~409_combout\ = ( \REG|Mux19~10_combout\ & ( \REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & (((\ALU|ALU_ResultSig~159_combout\)) # (\ALU|ALU_ResultSig~158_combout\))) # (\ALU|ALU_ResultSig~70_combout\ & 
-- (((\REG|Mux20~10_combout\)))) ) ) ) # ( !\REG|Mux19~10_combout\ & ( \REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & (!\ALU|ALU_ResultSig~158_combout\ & (\ALU|ALU_ResultSig~159_combout\))) # (\ALU|ALU_ResultSig~70_combout\ & 
-- (((\REG|Mux20~10_combout\)))) ) ) ) # ( \REG|Mux19~10_combout\ & ( !\REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & (\ALU|ALU_ResultSig~158_combout\)) # (\ALU|ALU_ResultSig~70_combout\ & ((\REG|Mux20~10_combout\))) ) ) ) # ( 
-- !\REG|Mux19~10_combout\ & ( !\REG|Mux18~10_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & \REG|Mux20~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100000101111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux20~10_combout\,
	datae => \REG|ALT_INV_Mux19~10_combout\,
	dataf => \REG|ALT_INV_Mux18~10_combout\,
	combout => \ALU|ALU_ResultSig~409_combout\);

-- Location: MLABCELL_X65_Y9_N42
\ALU|ALU_ResultSig~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~416_combout\ = ( \ALU|ALU_ResultSig~415_combout\ & ( !\ALU|ALU_ResultSig~409_combout\ & ( (!\ALU|ALU_ResultSig~407_combout\ & (!\ALU|ALU_ResultSig~408_combout\ & ((!\ALU|ALU_ResultSig~155_combout\) # (!\REG|Mux16~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~407_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~155_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~408_combout\,
	datad => \REG|ALT_INV_Mux16~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~415_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~409_combout\,
	combout => \ALU|ALU_ResultSig~416_combout\);

-- Location: LABCELL_X64_Y16_N21
\ALU|ALU_Result[9]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[9]~35_combout\ = ( \ALU|ALU_ResultSig~406_combout\ & ( \ALU|ALU_ResultSig~416_combout\ & ( (!\ALU|ALU_Result[9]~34_combout\) # ((\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~103_combout\) # (\ALU|ALU_ResultSig~417_combout\)))) ) ) 
-- ) # ( !\ALU|ALU_ResultSig~406_combout\ & ( \ALU|ALU_ResultSig~416_combout\ & ( (!\ALU|ALU_Result[9]~34_combout\) # ((\ALU|ALU_Result[3]~2_combout\ & \ALU|ALU_ResultSig~417_combout\)) ) ) ) # ( \ALU|ALU_ResultSig~406_combout\ & ( 
-- !\ALU|ALU_ResultSig~416_combout\ & ( (!\ALU|ALU_Result[9]~34_combout\) # ((\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~103_combout\) # (\ALU|ALU_ResultSig~417_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~406_combout\ & ( 
-- !\ALU|ALU_ResultSig~416_combout\ & ( (!\ALU|ALU_Result[9]~34_combout\) # ((\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~103_combout\) # (\ALU|ALU_ResultSig~417_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110101111100011111010111110001111100011111000111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~417_combout\,
	datac => \ALU|ALT_INV_ALU_Result[9]~34_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~103_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~406_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~416_combout\,
	combout => \ALU|ALU_Result[9]~35_combout\);

-- Location: FF_X64_Y15_N26
\REG|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][9]~q\);

-- Location: FF_X64_Y15_N34
\REG|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][9]~q\);

-- Location: FF_X64_Y15_N44
\REG|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][9]~q\);

-- Location: FF_X64_Y18_N55
\REG|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][9]~q\);

-- Location: LABCELL_X64_Y15_N27
\REG|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[13][9]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[15][9]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\REG|registers[14][9]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[12][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[13][9]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[15][9]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[12][9]~q\ & ( (\REG|registers[14][9]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][9]~q\,
	datab => \REG|ALT_INV_registers[13][9]~q\,
	datac => \REG|ALT_INV_registers[14][9]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[12][9]~q\,
	combout => \REG|Mux22~6_combout\);

-- Location: FF_X65_Y12_N50
\REG|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][9]~q\);

-- Location: MLABCELL_X65_Y16_N57
\REG|registers[5][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[5][9]~feeder_combout\);

-- Location: FF_X65_Y16_N58
\REG|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][9]~q\);

-- Location: MLABCELL_X65_Y16_N18
\REG|registers[4][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[4][9]~feeder_combout\);

-- Location: FF_X65_Y16_N20
\REG|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][9]~q\);

-- Location: FF_X65_Y12_N38
\REG|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][9]~q\);

-- Location: MLABCELL_X65_Y12_N39
\REG|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][9]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][9]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][9]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[6][9]~q\,
	datab => \REG|ALT_INV_registers[5][9]~q\,
	datac => \REG|ALT_INV_registers[4][9]~q\,
	datad => \REG|ALT_INV_registers[7][9]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux22~7_combout\);

-- Location: FF_X64_Y14_N26
\REG|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][9]~q\);

-- Location: FF_X64_Y16_N8
\REG|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][9]~q\);

-- Location: FF_X65_Y12_N19
\REG|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][9]~q\);

-- Location: LABCELL_X64_Y19_N24
\REG|registers[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[0][9]~feeder_combout\);

-- Location: FF_X64_Y19_N25
\REG|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][9]~q\);

-- Location: LABCELL_X64_Y14_N57
\REG|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[1][9]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[3][9]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\REG|registers[2][9]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[0][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[1][9]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[3][9]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[0][9]~q\ & ( (\REG|registers[2][9]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][9]~q\,
	datab => \REG|ALT_INV_registers[3][9]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[1][9]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[0][9]~q\,
	combout => \REG|Mux22~8_combout\);

-- Location: FF_X64_Y14_N32
\REG|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][9]~q\);

-- Location: FF_X65_Y18_N53
\REG|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][9]~q\);

-- Location: FF_X65_Y18_N59
\REG|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[9]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][9]~q\);

-- Location: LABCELL_X67_Y19_N57
\REG|registers[10][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[10][9]~feeder_combout\ = ( \ALU|ALU_Result[9]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[9]~35_combout\,
	combout => \REG|registers[10][9]~feeder_combout\);

-- Location: FF_X67_Y19_N59
\REG|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[10][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][9]~q\);

-- Location: LABCELL_X64_Y14_N33
\REG|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~5_combout\ = ( \REG|registers[8][9]~q\ & ( \REG|registers[10][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][9]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][9]~q\))) ) ) ) # ( !\REG|registers[8][9]~q\ & ( \REG|registers[10][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][9]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][9]~q\)))) ) ) ) # ( \REG|registers[8][9]~q\ & ( !\REG|registers[10][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][9]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][9]~q\)))) ) ) ) # ( !\REG|registers[8][9]~q\ & ( !\REG|registers[10][9]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][9]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REG|ALT_INV_registers[11][9]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[9][9]~q\,
	datae => \REG|ALT_INV_registers[8][9]~q\,
	dataf => \REG|ALT_INV_registers[10][9]~q\,
	combout => \REG|Mux22~5_combout\);

-- Location: MLABCELL_X65_Y12_N12
\REG|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux22~9_combout\ = ( \REG|Mux22~8_combout\ & ( \REG|Mux22~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux22~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux22~6_combout\))) ) ) ) # ( !\REG|Mux22~8_combout\ & ( \REG|Mux22~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux22~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux22~6_combout\)))) ) ) ) # ( \REG|Mux22~8_combout\ & ( !\REG|Mux22~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux22~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux22~6_combout\)))) ) ) ) # ( !\REG|Mux22~8_combout\ & ( !\REG|Mux22~5_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux22~7_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux22~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux22~6_combout\,
	datad => \REG|ALT_INV_Mux22~7_combout\,
	datae => \REG|ALT_INV_Mux22~8_combout\,
	dataf => \REG|ALT_INV_Mux22~5_combout\,
	combout => \REG|Mux22~9_combout\);

-- Location: LABCELL_X64_Y20_N9
\ALU|ALU_ResultSig~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~352_combout\ = ( \ALU|ALU_ResultSig~70_combout\ & ( \REG|Mux22~4_combout\ & ( (\REG|Mux22~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~70_combout\ & ( !\REG|Mux22~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux22~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001000000000000000000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux22~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	dataf => \REG|ALT_INV_Mux22~4_combout\,
	combout => \ALU|ALU_ResultSig~352_combout\);

-- Location: LABCELL_X64_Y20_N27
\ALU|ALU_ResultSig~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~351_combout\ = ( \REG|Mux23~9_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux23~4_combout\))) ) ) # ( !\REG|Mux23~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~68_combout\ & \REG|Mux23~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux23~4_combout\,
	dataf => \REG|ALT_INV_Mux23~9_combout\,
	combout => \ALU|ALU_ResultSig~351_combout\);

-- Location: LABCELL_X64_Y20_N18
\ALU|ALU_ResultSig~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~353_combout\ = ( \REG|Mux21~4_combout\ & ( \REG|Mux21~9_combout\ & ( \ALU|ALU_ResultSig~72_combout\ ) ) ) # ( !\REG|Mux21~4_combout\ & ( \REG|Mux21~9_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux21~4_combout\ & ( !\REG|Mux21~9_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101010000010100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux21~4_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_ResultSig~353_combout\);

-- Location: LABCELL_X64_Y20_N0
\ALU|ALU_ResultSig~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~354_combout\ = ( !\ALU|ALU_ResultSig~351_combout\ & ( !\ALU|ALU_ResultSig~353_combout\ & ( (!\ALU|ALU_ResultSig~350_combout\ & (!\ALU|ALU_ResultSig~352_combout\ & ((!\REG|Mux20~10_combout\) # (!\ALU|ALU_ResultSig~73_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux20~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~350_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~352_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~351_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~353_combout\,
	combout => \ALU|ALU_ResultSig~354_combout\);

-- Location: LABCELL_X67_Y16_N27
\ALU|ALU_Result[7]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[7]~27_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~0_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux24~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux24~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~0_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux24~9_combout\,
	datad => \REG|ALT_INV_Mux24~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_Result[7]~27_combout\);

-- Location: LABCELL_X67_Y16_N6
\ALU|ALU_Result[7]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[7]~28_combout\ = ( \ALU|Add1~29_sumout\ & ( (!\ALU|ALU_Result[7]~27_combout\ & (!\ALU|ALU_Result[3]~4_combout\ & ((!\ALU|ALU_Result[3]~5_combout\) # (!\ALU|Add0~33_sumout\)))) ) ) # ( !\ALU|Add1~29_sumout\ & ( 
-- (!\ALU|ALU_Result[7]~27_combout\ & ((!\ALU|ALU_Result[3]~5_combout\) # (!\ALU|Add0~33_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[7]~27_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_Add0~33_sumout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	dataf => \ALU|ALT_INV_Add1~29_sumout\,
	combout => \ALU|ALU_Result[7]~28_combout\);

-- Location: LABCELL_X63_Y16_N12
\ALU|ALU_ResultSig~687\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~687_combout\ = ( \ALU|Equal73~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\ALU|Equal73~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) ) ) # ( \ALU|Equal73~2_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) ) ) # ( !\ALU|Equal73~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|ALU_ResultSig~687_combout\);

-- Location: LABCELL_X64_Y13_N15
\ALU|ALU_ResultSig~683\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~683_combout\ = ( !\ALU|ALU_ResultSig~31_combout\ & ( (\ALU|Equal73~4_combout\ & (\ALU|ALU_ResultSig~318_combout\ & (\REG|Mux28~10_combout\ & (\ALU|ALU_ResultSig~32_combout\ & \ALU|ALU_ResultSig~687_combout\)))) ) ) # ( 
-- \ALU|ALU_ResultSig~31_combout\ & ( ((\ALU|ALU_ResultSig~318_combout\ & (\REG|Mux0~10_combout\ & (\ALU|ALU_ResultSig~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000001100000000000000010000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~318_combout\,
	datac => \REG|ALT_INV_Mux0~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~32_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~687_combout\,
	datag => \REG|ALT_INV_Mux28~10_combout\,
	combout => \ALU|ALU_ResultSig~683_combout\);

-- Location: LABCELL_X61_Y17_N48
\ALU|ALU_ResultSig~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~340_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(8))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( 
-- (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110001001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|ALU_ResultSig~340_combout\);

-- Location: LABCELL_X63_Y16_N21
\ALU|ALU_ResultSig~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~341_combout\ = ( \ALU|ALU_ResultSig~31_combout\ & ( !\ALU|ALU_ResultSig~62_combout\ ) ) # ( !\ALU|ALU_ResultSig~31_combout\ & ( !\ALU|ALU_ResultSig~62_combout\ & ( (!\ALU|ALU_ResultSig~1_combout\) # (((!\ALU|ALU_ResultSig~687_combout\) 
-- # (\ALU|ALU_ResultSig~340_combout\)) # (\ALU|Equal73~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datab => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~687_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~340_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	combout => \ALU|ALU_ResultSig~341_combout\);

-- Location: LABCELL_X63_Y16_N51
\ALU|ALU_ResultSig~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~342_combout\ = ( \ALU|ALU_ResultSig~341_combout\ & ( \REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~63_combout\ & ((!\REG|Mux19~10_combout\) # (!\ALU|ALU_ResultSig~61_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~341_combout\ & ( 
-- \REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~63_combout\ & ((!\ALU|ALU_ResultSig~61_combout\ & ((!\REG|Mux18~10_combout\))) # (\ALU|ALU_ResultSig~61_combout\ & (!\REG|Mux19~10_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~341_combout\ & ( 
-- !\REG|Mux17~10_combout\ & ( (!\REG|Mux19~10_combout\) # (!\ALU|ALU_ResultSig~61_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~341_combout\ & ( !\REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & ((!\REG|Mux18~10_combout\))) # 
-- (\ALU|ALU_ResultSig~61_combout\ & (!\REG|Mux19~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010101010111111111010101011000000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux19~10_combout\,
	datab => \REG|ALT_INV_Mux18~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~341_combout\,
	dataf => \REG|ALT_INV_Mux17~10_combout\,
	combout => \ALU|ALU_ResultSig~342_combout\);

-- Location: LABCELL_X66_Y20_N24
\ALU|ALU_ResultSig~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~338_combout\ = ( \ALU|Equal73~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\REG|Mux24~9_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((!\REG|Mux24~4_combout\))))) ) ) # ( !\ALU|Equal73~3_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux24~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux24~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011111010000100000001101000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux24~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \REG|ALT_INV_Mux24~4_combout\,
	dataf => \ALU|ALT_INV_Equal73~3_combout\,
	combout => \ALU|ALU_ResultSig~338_combout\);

-- Location: LABCELL_X66_Y20_N48
\ALU|ALU_ResultSig~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~339_combout\ = ( \ALU|ALU_ResultSig~318_combout\ & ( \ALU|ALU_ResultSig~338_combout\ & ( (\ALU|ALU_ResultSig~227_combout\ & (\ALU|ALU_ResultSig~687_combout\ & (!\ALU|ALU_ResultSig~31_combout\ & \ALU|ALU_ResultSig~32_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~227_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~687_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~32_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~318_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~338_combout\,
	combout => \ALU|ALU_ResultSig~339_combout\);

-- Location: LABCELL_X60_Y13_N54
\ALU|ALU_ResultSig~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~324_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & \ALU|Equal73~2_combout\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (\ALU|Equal73~2_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( 
-- (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001010000000000010101000000000010010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~324_combout\);

-- Location: LABCELL_X60_Y13_N6
\ALU|ALU_ResultSig~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~321_combout\ = ( \REG|Mux6~9_combout\ & ( (\ALU|ALU_ResultSig~131_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux6~4_combout\))) ) ) # ( !\REG|Mux6~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~131_combout\ & \REG|Mux6~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	datad => \REG|ALT_INV_Mux6~4_combout\,
	dataf => \REG|ALT_INV_Mux6~9_combout\,
	combout => \ALU|ALU_ResultSig~321_combout\);

-- Location: LABCELL_X60_Y13_N18
\ALU|ALU_ResultSig~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~323_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|ALU_ResultSig~323_combout\);

-- Location: LABCELL_X60_Y13_N9
\ALU|ALU_ResultSig~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~320_combout\ = ( \ALU|ALU_ResultSig~130_combout\ & ( (!\ALU|ALU_ResultSig~129_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux7~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000011100000010000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux7~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	datad => \REG|ALT_INV_Mux7~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	combout => \ALU|ALU_ResultSig~320_combout\);

-- Location: LABCELL_X60_Y13_N36
\ALU|ALU_ResultSig~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~322_combout\ = ( \REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~21_combout\ & (!\ALU|ALU_ResultSig~131_combout\ & ((\REG|Mux5~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux5~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux5~9_combout\ & (\ALU|ALU_ResultSig~21_combout\ & !\ALU|ALU_ResultSig~131_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000111000000000000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux5~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	dataf => \REG|ALT_INV_Mux5~4_combout\,
	combout => \ALU|ALU_ResultSig~322_combout\);

-- Location: LABCELL_X60_Y13_N15
\ALU|ALU_ResultSig~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~319_combout\ = ( \REG|Mux8~9_combout\ & ( (\ALU|ALU_ResultSig~129_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux8~4_combout\))) ) ) # ( !\REG|Mux8~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~129_combout\ & \REG|Mux8~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	datad => \REG|ALT_INV_Mux8~4_combout\,
	dataf => \REG|ALT_INV_Mux8~9_combout\,
	combout => \ALU|ALU_ResultSig~319_combout\);

-- Location: LABCELL_X60_Y13_N42
\ALU|ALU_ResultSig~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~325_combout\ = ( \ALU|ALU_ResultSig~322_combout\ & ( \ALU|ALU_ResultSig~319_combout\ & ( (\ALU|ALU_ResultSig~324_combout\ & \ALU|ALU_ResultSig~323_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~322_combout\ & ( \ALU|ALU_ResultSig~319_combout\ 
-- & ( (\ALU|ALU_ResultSig~323_combout\ & ((!\ALU|ALU_ResultSig~321_combout\) # (\ALU|ALU_ResultSig~324_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~322_combout\ & ( !\ALU|ALU_ResultSig~319_combout\ & ( (\ALU|ALU_ResultSig~324_combout\ & 
-- ((!\ALU|ALU_ResultSig~320_combout\) # (\ALU|ALU_ResultSig~323_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~322_combout\ & ( !\ALU|ALU_ResultSig~319_combout\ & ( (!\ALU|ALU_ResultSig~324_combout\ & (!\ALU|ALU_ResultSig~321_combout\ & 
-- ((!\ALU|ALU_ResultSig~320_combout\) # (\ALU|ALU_ResultSig~323_combout\)))) # (\ALU|ALU_ResultSig~324_combout\ & (((!\ALU|ALU_ResultSig~320_combout\) # (\ALU|ALU_ResultSig~323_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101010101010000010100001101000011010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~324_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~321_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~323_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~320_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~322_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~319_combout\,
	combout => \ALU|ALU_ResultSig~325_combout\);

-- Location: LABCELL_X71_Y15_N3
\ALU|ALU_ResultSig~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~326_combout\ = ( \REG|Mux16~4_combout\ & ( (\ALU|ALU_ResultSig~180_combout\ & ((\REG|Mux16~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux16~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux16~9_combout\ & \ALU|ALU_ResultSig~180_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux16~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	dataf => \REG|ALT_INV_Mux16~4_combout\,
	combout => \ALU|ALU_ResultSig~326_combout\);

-- Location: MLABCELL_X72_Y16_N57
\ALU|ALU_ResultSig~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~328_combout\ = (\ALU|ALU_ResultSig~150_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux14~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000100000101010000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux14~9_combout\,
	datad => \REG|ALT_INV_Mux14~4_combout\,
	combout => \ALU|ALU_ResultSig~328_combout\);

-- Location: MLABCELL_X72_Y16_N54
\ALU|ALU_ResultSig~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~329_combout\ = ( \REG|Mux13~9_combout\ & ( (!\ALU|ALU_ResultSig~150_combout\ & (\ALU|ALU_ResultSig~142_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux13~4_combout\)))) ) ) # ( !\REG|Mux13~9_combout\ & ( 
-- (!\ALU|ALU_ResultSig~150_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~142_combout\ & \REG|Mux13~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datad => \REG|ALT_INV_Mux13~4_combout\,
	dataf => \REG|ALT_INV_Mux13~9_combout\,
	combout => \ALU|ALU_ResultSig~329_combout\);

-- Location: MLABCELL_X65_Y15_N48
\ALU|ALU_ResultSig~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~327_combout\ = ( \ALU|ALU_ResultSig~134_combout\ & ( \REG|Mux15~9_combout\ & ( (!\ALU|ALU_ResultSig~180_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux15~4_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~134_combout\ & ( !\REG|Mux15~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~180_combout\ & \REG|Mux15~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000000000000000000001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datad => \REG|ALT_INV_Mux15~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	dataf => \REG|ALT_INV_Mux15~9_combout\,
	combout => \ALU|ALU_ResultSig~327_combout\);

-- Location: MLABCELL_X72_Y16_N24
\ALU|ALU_ResultSig~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~330_combout\ = ( \ALU|ALU_ResultSig~329_combout\ & ( \ALU|ALU_ResultSig~327_combout\ & ( (\ALU|ALU_ResultSig~189_combout\ & \ALU|ALU_ResultSig~300_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~329_combout\ & ( \ALU|ALU_ResultSig~327_combout\ 
-- & ( (\ALU|ALU_ResultSig~189_combout\ & ((!\ALU|ALU_ResultSig~328_combout\) # (\ALU|ALU_ResultSig~300_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~329_combout\ & ( !\ALU|ALU_ResultSig~327_combout\ & ( (\ALU|ALU_ResultSig~300_combout\ & 
-- ((!\ALU|ALU_ResultSig~326_combout\) # (\ALU|ALU_ResultSig~189_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~329_combout\ & ( !\ALU|ALU_ResultSig~327_combout\ & ( (!\ALU|ALU_ResultSig~189_combout\ & (!\ALU|ALU_ResultSig~326_combout\ & 
-- ((!\ALU|ALU_ResultSig~328_combout\) # (\ALU|ALU_ResultSig~300_combout\)))) # (\ALU|ALU_ResultSig~189_combout\ & (((!\ALU|ALU_ResultSig~328_combout\) # (\ALU|ALU_ResultSig~300_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101000011010000110101010101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~189_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~326_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~300_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~328_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~329_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~327_combout\,
	combout => \ALU|ALU_ResultSig~330_combout\);

-- Location: MLABCELL_X65_Y10_N27
\ALU|ALU_ResultSig~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~335_combout\ = ( \ALU|Equal73~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( 
-- \ALU|Equal73~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110111111100000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~335_combout\);

-- Location: LABCELL_X62_Y11_N6
\ALU|ALU_ResultSig~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~336_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ALU|Equal73~2_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & \ALU|Equal73~2_combout\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( 
-- (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000111000001110000011100001010000010100000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~336_combout\);

-- Location: LABCELL_X68_Y11_N33
\ALU|ALU_ResultSig~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~331_combout\ = ( \REG|Mux4~9_combout\ & ( \REG|Mux4~4_combout\ & ( \ALU|ALU_ResultSig~210_combout\ ) ) ) # ( !\REG|Mux4~9_combout\ & ( \REG|Mux4~4_combout\ & ( (\ALU|ALU_ResultSig~210_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux4~9_combout\ & ( !\REG|Mux4~4_combout\ & ( (\ALU|ALU_ResultSig~210_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~210_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \REG|ALT_INV_Mux4~4_combout\,
	combout => \ALU|ALU_ResultSig~331_combout\);

-- Location: LABCELL_X62_Y11_N15
\ALU|ALU_ResultSig~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~332_combout\ = ( \REG|Mux3~4_combout\ & ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~212_combout\ & !\ALU|ALU_ResultSig~210_combout\) ) ) ) # ( !\REG|Mux3~4_combout\ & ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~212_combout\ & 
-- (!\ALU|ALU_ResultSig~210_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( \REG|Mux3~4_combout\ & ( !\REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~212_combout\ & (!\ALU|ALU_ResultSig~210_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100010001000100000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~212_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~210_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux3~4_combout\,
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~332_combout\);

-- Location: LABCELL_X62_Y11_N36
\ALU|ALU_ResultSig~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~334_combout\ = ( \REG|Mux1~4_combout\ & ( (\ALU|ALU_ResultSig~104_combout\ & (!\ALU|ALU_ResultSig~167_combout\ & ((\REG|Mux1~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux1~4_combout\ & ( 
-- (\ALU|ALU_ResultSig~104_combout\ & (!\ALU|ALU_ResultSig~167_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux1~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000100010001000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~167_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux1~9_combout\,
	dataf => \REG|ALT_INV_Mux1~4_combout\,
	combout => \ALU|ALU_ResultSig~334_combout\);

-- Location: LABCELL_X62_Y11_N33
\ALU|ALU_ResultSig~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~333_combout\ = ( \REG|Mux2~4_combout\ & ( (\ALU|ALU_ResultSig~167_combout\ & ((\REG|Mux2~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux2~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~167_combout\ & \REG|Mux2~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~167_combout\,
	datac => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~333_combout\);

-- Location: LABCELL_X62_Y11_N42
\ALU|ALU_ResultSig~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~337_combout\ = ( \ALU|ALU_ResultSig~334_combout\ & ( \ALU|ALU_ResultSig~333_combout\ & ( (\ALU|ALU_ResultSig~336_combout\ & (((!\ALU|ALU_ResultSig~331_combout\ & !\ALU|ALU_ResultSig~332_combout\)) # (\ALU|ALU_ResultSig~335_combout\))) ) 
-- ) ) # ( !\ALU|ALU_ResultSig~334_combout\ & ( \ALU|ALU_ResultSig~333_combout\ & ( (\ALU|ALU_ResultSig~336_combout\ & (((!\ALU|ALU_ResultSig~331_combout\ & !\ALU|ALU_ResultSig~332_combout\)) # (\ALU|ALU_ResultSig~335_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~334_combout\ & ( !\ALU|ALU_ResultSig~333_combout\ & ( (\ALU|ALU_ResultSig~336_combout\ & (((!\ALU|ALU_ResultSig~331_combout\ & !\ALU|ALU_ResultSig~332_combout\)) # (\ALU|ALU_ResultSig~335_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~334_combout\ & ( !\ALU|ALU_ResultSig~333_combout\ & ( ((!\ALU|ALU_ResultSig~331_combout\ & !\ALU|ALU_ResultSig~332_combout\)) # (\ALU|ALU_ResultSig~335_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010101001100010001000100110001000100010011000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~335_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~336_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~331_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~332_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~334_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~333_combout\,
	combout => \ALU|ALU_ResultSig~337_combout\);

-- Location: LABCELL_X63_Y13_N15
\ALU|ALU_ResultSig~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~345_combout\ = ( \REG|Mux11~9_combout\ & ( (!\ALU|ALU_ResultSig~48_combout\ & (\ALU|ALU_ResultSig~49_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux11~4_combout\)))) ) ) # ( !\REG|Mux11~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~4_combout\ & (!\ALU|ALU_ResultSig~48_combout\ & \ALU|ALU_ResultSig~49_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000101100000000000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux11~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	dataf => \REG|ALT_INV_Mux11~9_combout\,
	combout => \ALU|ALU_ResultSig~345_combout\);

-- Location: LABCELL_X63_Y16_N42
\ALU|ALU_ResultSig~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~346_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux10~4_combout\ & ( \ALU|ALU_ResultSig~50_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux10~4_combout\ & ( 
-- (\ALU|ALU_ResultSig~50_combout\ & \REG|Mux10~9_combout\) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~50_combout\ & \REG|Mux10~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000000000000000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datad => \REG|ALT_INV_Mux10~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~346_combout\);

-- Location: LABCELL_X64_Y13_N36
\ALU|ALU_ResultSig~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~344_combout\ = ( \REG|Mux12~4_combout\ & ( \REG|Mux12~9_combout\ & ( \ALU|ALU_ResultSig~48_combout\ ) ) ) # ( !\REG|Mux12~4_combout\ & ( \REG|Mux12~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~48_combout\) ) ) ) # ( \REG|Mux12~4_combout\ & ( !\REG|Mux12~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~48_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100001100000011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datae => \REG|ALT_INV_Mux12~4_combout\,
	dataf => \REG|ALT_INV_Mux12~9_combout\,
	combout => \ALU|ALU_ResultSig~344_combout\);

-- Location: LABCELL_X63_Y16_N6
\ALU|ALU_ResultSig~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~343_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))))) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000001110000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~343_combout\);

-- Location: LABCELL_X71_Y11_N48
\ALU|ALU_ResultSig~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~347_combout\ = ( \REG|Mux9~4_combout\ & ( (\ALU|ALU_ResultSig~41_combout\ & ((\REG|Mux9~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux9~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~41_combout\ & \REG|Mux9~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~41_combout\,
	datac => \REG|ALT_INV_Mux9~9_combout\,
	dataf => \REG|ALT_INV_Mux9~4_combout\,
	combout => \ALU|ALU_ResultSig~347_combout\);

-- Location: LABCELL_X63_Y16_N24
\ALU|ALU_ResultSig~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~348_combout\ = ( \ALU|ALU_ResultSig~40_combout\ & ( \ALU|ALU_ResultSig~347_combout\ & ( \ALU|ALU_ResultSig~343_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~40_combout\ & ( \ALU|ALU_ResultSig~347_combout\ & ( (!\ALU|ALU_ResultSig~345_combout\ 
-- & (!\ALU|ALU_ResultSig~344_combout\ & \ALU|ALU_ResultSig~343_combout\)) ) ) ) # ( \ALU|ALU_ResultSig~40_combout\ & ( !\ALU|ALU_ResultSig~347_combout\ & ( (!\ALU|ALU_ResultSig~346_combout\) # (\ALU|ALU_ResultSig~343_combout\) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~40_combout\ & ( !\ALU|ALU_ResultSig~347_combout\ & ( (!\ALU|ALU_ResultSig~345_combout\ & (!\ALU|ALU_ResultSig~344_combout\ & ((!\ALU|ALU_ResultSig~346_combout\) # (\ALU|ALU_ResultSig~343_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000110011001111111100000000101000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~345_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~346_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~344_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~343_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~347_combout\,
	combout => \ALU|ALU_ResultSig~348_combout\);

-- Location: LABCELL_X63_Y16_N30
\ALU|ALU_ResultSig~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~349_combout\ = ( \ALU|ALU_ResultSig~337_combout\ & ( \ALU|ALU_ResultSig~348_combout\ & ( (\ALU|ALU_ResultSig~342_combout\ & (!\ALU|ALU_ResultSig~339_combout\ & (\ALU|ALU_ResultSig~325_combout\ & \ALU|ALU_ResultSig~330_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~342_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~339_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~325_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~330_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~337_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~348_combout\,
	combout => \ALU|ALU_ResultSig~349_combout\);

-- Location: LABCELL_X63_Y16_N39
\ALU|ALU_Result[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[7]~29_combout\ = ( \ALU|ALU_Result[3]~2_combout\ & ( \ALU|ALU_ResultSig~349_combout\ & ( (!\ALU|ALU_ResultSig~354_combout\) # ((!\ALU|ALU_Result[7]~28_combout\) # ((\ALU|ALU_ResultSig~683_combout\ & !\ALU|ALU_ResultSig~53_combout\))) ) ) ) 
-- # ( !\ALU|ALU_Result[3]~2_combout\ & ( \ALU|ALU_ResultSig~349_combout\ & ( !\ALU|ALU_Result[7]~28_combout\ ) ) ) # ( \ALU|ALU_Result[3]~2_combout\ & ( !\ALU|ALU_ResultSig~349_combout\ & ( (!\ALU|ALU_ResultSig~354_combout\) # 
-- ((!\ALU|ALU_Result[7]~28_combout\) # (!\ALU|ALU_ResultSig~53_combout\)) ) ) ) # ( !\ALU|ALU_Result[3]~2_combout\ & ( !\ALU|ALU_ResultSig~349_combout\ & ( !\ALU|ALU_Result[7]~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111110111011001100110011001110111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~354_combout\,
	datab => \ALU|ALT_INV_ALU_Result[7]~28_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~683_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datae => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~349_combout\,
	combout => \ALU|ALU_Result[7]~29_combout\);

-- Location: FF_X66_Y20_N35
\REG|registers[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][7]~q\);

-- Location: FF_X61_Y20_N40
\REG|registers[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][7]~q\);

-- Location: LABCELL_X60_Y16_N33
\REG|registers[22][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][7]~feeder_combout\ = ( \ALU|ALU_Result[7]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[7]~29_combout\,
	combout => \REG|registers[22][7]~feeder_combout\);

-- Location: FF_X60_Y16_N35
\REG|registers[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][7]~q\);

-- Location: FF_X66_Y20_N56
\REG|registers[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][7]~q\);

-- Location: LABCELL_X66_Y20_N57
\REG|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~2_combout\ = ( \REG|registers[30][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[22][7]~q\) ) ) ) # ( !\REG|registers[30][7]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[22][7]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REG|registers[30][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[18][7]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[26][7]~q\))) ) ) ) # ( !\REG|registers[30][7]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[18][7]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[26][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][7]~q\,
	datab => \REG|ALT_INV_registers[26][7]~q\,
	datac => \REG|ALT_INV_registers[22][7]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_registers[30][7]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux24~2_combout\);

-- Location: FF_X66_Y20_N20
\REG|registers[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][7]~q\);

-- Location: FF_X66_Y19_N14
\REG|registers[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][7]~q\);

-- Location: FF_X66_Y19_N44
\REG|registers[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][7]~q\);

-- Location: FF_X63_Y19_N2
\REG|registers[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][7]~q\);

-- Location: LABCELL_X66_Y20_N21
\REG|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~3_combout\ = ( \REG|registers[23][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[31][7]~q\) ) ) ) # ( !\REG|registers[23][7]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[31][7]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REG|registers[23][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[19][7]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[27][7]~q\))) ) ) ) # ( !\REG|registers[23][7]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[19][7]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[27][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][7]~q\,
	datab => \REG|ALT_INV_registers[19][7]~q\,
	datac => \REG|ALT_INV_registers[27][7]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_registers[23][7]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux24~3_combout\);

-- Location: FF_X63_Y20_N56
\REG|registers[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][7]~q\);

-- Location: FF_X63_Y20_N8
\REG|registers[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][7]~q\);

-- Location: FF_X63_Y16_N17
\REG|registers[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][7]~q\);

-- Location: LABCELL_X60_Y18_N3
\REG|registers[21][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[21][7]~feeder_combout\ = ( \ALU|ALU_Result[7]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[7]~29_combout\,
	combout => \REG|registers[21][7]~feeder_combout\);

-- Location: FF_X60_Y18_N5
\REG|registers[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[21][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][7]~q\);

-- Location: LABCELL_X63_Y20_N36
\REG|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][7]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][7]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][7]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][7]~q\,
	datab => \REG|ALT_INV_registers[25][7]~q\,
	datac => \REG|ALT_INV_registers[17][7]~q\,
	datad => \REG|ALT_INV_registers[21][7]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux24~1_combout\);

-- Location: FF_X63_Y18_N35
\REG|registers[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][7]~q\);

-- Location: FF_X62_Y18_N49
\REG|registers[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][7]~q\);

-- Location: FF_X63_Y20_N14
\REG|registers[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][7]~q\);

-- Location: FF_X62_Y18_N56
\REG|registers[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[7]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][7]~q\);

-- Location: LABCELL_X63_Y18_N30
\REG|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[28][7]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[20][7]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[24][7]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[16][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][7]~q\,
	datab => \REG|ALT_INV_registers[24][7]~q\,
	datac => \REG|ALT_INV_registers[20][7]~q\,
	datad => \REG|ALT_INV_registers[16][7]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux24~0_combout\);

-- Location: LABCELL_X66_Y20_N3
\REG|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux24~4_combout\ = ( \REG|Mux24~1_combout\ & ( \REG|Mux24~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux24~2_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux24~3_combout\)))) ) ) ) # ( !\REG|Mux24~1_combout\ & ( \REG|Mux24~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|Mux24~2_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux24~3_combout\)))) ) ) ) # ( 
-- \REG|Mux24~1_combout\ & ( !\REG|Mux24~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux24~2_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|Mux24~3_combout\)))) ) ) ) # ( !\REG|Mux24~1_combout\ & ( !\REG|Mux24~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux24~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux24~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_Mux24~2_combout\,
	datad => \REG|ALT_INV_Mux24~3_combout\,
	datae => \REG|ALT_INV_Mux24~1_combout\,
	dataf => \REG|ALT_INV_Mux24~0_combout\,
	combout => \REG|Mux24~4_combout\);

-- Location: LABCELL_X66_Y20_N12
\ALU|ALU_ResultSig~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~279_combout\ = ( \REG|Mux24~4_combout\ & ( \REG|Mux24~9_combout\ & ( \ALU|ALU_ResultSig~70_combout\ ) ) ) # ( !\REG|Mux24~4_combout\ & ( \REG|Mux24~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux24~4_combout\ & ( !\REG|Mux24~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101010000010100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux24~4_combout\,
	dataf => \REG|ALT_INV_Mux24~9_combout\,
	combout => \ALU|ALU_ResultSig~279_combout\);

-- Location: MLABCELL_X65_Y17_N6
\ALU|ALU_ResultSig~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~281_combout\ = ( \REG|Mux22~9_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux22~4_combout\))) ) ) # ( !\REG|Mux22~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~73_combout\ & \REG|Mux22~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datad => \REG|ALT_INV_Mux22~4_combout\,
	dataf => \REG|ALT_INV_Mux22~9_combout\,
	combout => \ALU|ALU_ResultSig~281_combout\);

-- Location: MLABCELL_X65_Y17_N21
\ALU|ALU_ResultSig~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~277_combout\ = ( \REG|Mux26~4_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & ((\REG|Mux26~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux26~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~66_combout\ & \REG|Mux26~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datad => \REG|ALT_INV_Mux26~9_combout\,
	dataf => \REG|ALT_INV_Mux26~4_combout\,
	combout => \ALU|ALU_ResultSig~277_combout\);

-- Location: MLABCELL_X65_Y17_N30
\ALU|ALU_ResultSig~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~282_combout\ = ( \REG|Mux21~9_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & (\ALU|ALU_ResultSig~61_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux21~4_combout\)))) ) ) # ( !\REG|Mux21~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~53_combout\ & (\ALU|ALU_ResultSig~61_combout\ & \REG|Mux21~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000001000000011000000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datad => \REG|ALT_INV_Mux21~4_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_ResultSig~282_combout\);

-- Location: MLABCELL_X65_Y17_N48
\ALU|ALU_ResultSig~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~283_combout\ = ( !\ALU|ALU_ResultSig~277_combout\ & ( !\ALU|ALU_ResultSig~282_combout\ & ( (!\ALU|ALU_ResultSig~278_combout\ & (!\ALU|ALU_ResultSig~280_combout\ & (!\ALU|ALU_ResultSig~279_combout\ & !\ALU|ALU_ResultSig~281_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~278_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~280_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~279_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~281_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~277_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~282_combout\,
	combout => \ALU|ALU_ResultSig~283_combout\);

-- Location: LABCELL_X68_Y11_N51
\ALU|ALU_ResultSig~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~250_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & \ALU|Equal73~2_combout\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000001100001100000011000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~250_combout\);

-- Location: LABCELL_X68_Y11_N6
\ALU|ALU_ResultSig~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~249_combout\ = ( !\ALU|ALU_ResultSig~212_combout\ & ( (\ALU|ALU_ResultSig~167_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux4~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011000000010000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux4~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~167_combout\,
	datad => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~212_combout\,
	combout => \ALU|ALU_ResultSig~249_combout\);

-- Location: LABCELL_X68_Y11_N18
\ALU|ALU_ResultSig~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~248_combout\ = ( \REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~212_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux5~9_combout\))) ) ) # ( !\REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~212_combout\ & 
-- (\REG|Mux5~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~212_combout\,
	datac => \REG|ALT_INV_Mux5~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux5~4_combout\,
	combout => \ALU|ALU_ResultSig~248_combout\);

-- Location: LABCELL_X68_Y11_N15
\ALU|ALU_ResultSig~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~246_combout\ = ( \REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~130_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~4_combout\))) ) ) # ( !\REG|Mux9~9_combout\ & ( (\REG|Mux9~4_combout\ & 
-- (\ALU|ALU_ResultSig~130_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux9~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~246_combout\);

-- Location: LABCELL_X68_Y11_N9
\ALU|ALU_ResultSig~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~247_combout\ = ( \REG|Mux8~9_combout\ & ( (\ALU|ALU_ResultSig~131_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux8~4_combout\))) ) ) # ( !\REG|Mux8~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~131_combout\ & \REG|Mux8~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	datad => \REG|ALT_INV_Mux8~4_combout\,
	dataf => \REG|ALT_INV_Mux8~9_combout\,
	combout => \ALU|ALU_ResultSig~247_combout\);

-- Location: LABCELL_X68_Y11_N0
\ALU|ALU_ResultSig~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~251_combout\ = ( \ALU|ALU_ResultSig~245_combout\ & ( \ALU|ALU_ResultSig~247_combout\ & ( ((!\ALU|ALU_ResultSig~249_combout\ & !\ALU|ALU_ResultSig~248_combout\)) # (\ALU|ALU_ResultSig~250_combout\) ) ) ) # ( 
-- \ALU|ALU_ResultSig~245_combout\ & ( !\ALU|ALU_ResultSig~247_combout\ & ( ((!\ALU|ALU_ResultSig~249_combout\ & !\ALU|ALU_ResultSig~248_combout\)) # (\ALU|ALU_ResultSig~250_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~245_combout\ & ( 
-- !\ALU|ALU_ResultSig~247_combout\ & ( (!\ALU|ALU_ResultSig~246_combout\ & (((!\ALU|ALU_ResultSig~249_combout\ & !\ALU|ALU_ResultSig~248_combout\)) # (\ALU|ALU_ResultSig~250_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010100000000110101011101010100000000000000001101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~250_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~249_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~248_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~246_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~245_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~247_combout\,
	combout => \ALU|ALU_ResultSig~251_combout\);

-- Location: LABCELL_X61_Y14_N48
\ALU|ALU_ResultSig~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~122_combout\ = ( \ALU|Equal68~4_combout\ & ( \ALU|Equal68~5_combout\ & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ALU|Equal68~4_combout\ & ( \ALU|Equal68~5_combout\ & ( (\ALU|Equal73~2_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( \ALU|Equal68~4_combout\ & ( !\ALU|Equal68~5_combout\ & ( (\ALU|Equal73~2_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010101010101010100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal68~4_combout\,
	dataf => \ALU|ALT_INV_Equal68~5_combout\,
	combout => \ALU|ALU_ResultSig~122_combout\);

-- Location: LABCELL_X68_Y11_N54
\ALU|ALU_ResultSig~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~253_combout\ = ( \REG|Mux3~10_combout\ & ( \REG|Mux2~10_combout\ & ( (!\ALU|ALU_ResultSig~252_combout\ & (!\ALU|ALU_ResultSig~122_combout\ & ((\ALU|ALU_ResultSig~104_combout\) # (\ALU|ALU_ResultSig~31_combout\)))) ) ) ) # ( 
-- !\REG|Mux3~10_combout\ & ( \REG|Mux2~10_combout\ & ( (!\ALU|ALU_ResultSig~252_combout\ & (\ALU|ALU_ResultSig~31_combout\ & (!\ALU|ALU_ResultSig~104_combout\ & !\ALU|ALU_ResultSig~122_combout\))) ) ) ) # ( \REG|Mux3~10_combout\ & ( !\REG|Mux2~10_combout\ & 
-- ( (!\ALU|ALU_ResultSig~252_combout\ & (\ALU|ALU_ResultSig~104_combout\ & !\ALU|ALU_ResultSig~122_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000000100000000000000010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~252_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~122_combout\,
	datae => \REG|ALT_INV_Mux3~10_combout\,
	dataf => \REG|ALT_INV_Mux2~10_combout\,
	combout => \ALU|ALU_ResultSig~253_combout\);

-- Location: LABCELL_X74_Y11_N36
\ALU|ALU_ResultSig~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~254_combout\ = ( \ALU|Equal73~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( 
-- \ALU|Equal73~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) # 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000100000000000000000000000111101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ALU_ResultSig~254_combout\);

-- Location: LABCELL_X68_Y11_N42
\ALU|ALU_ResultSig~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~255_combout\ = ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~254_combout\ & (((\REG|Mux0~10_combout\ & \ALU|ALU_ResultSig~36_combout\)) # (\ALU|ALU_ResultSig~110_combout\))) ) ) # ( !\REG|Mux1~10_combout\ & ( (\REG|Mux0~10_combout\ & 
-- (!\ALU|ALU_ResultSig~110_combout\ & (!\ALU|ALU_ResultSig~254_combout\ & \ALU|ALU_ResultSig~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000110000011100000011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux0~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~110_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~254_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~36_combout\,
	dataf => \REG|ALT_INV_Mux1~10_combout\,
	combout => \ALU|ALU_ResultSig~255_combout\);

-- Location: MLABCELL_X59_Y13_N48
\ALU|ALU_ResultSig~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~266_combout\ = ( \REG|Mux7~4_combout\ & ( (\ALU|ALU_ResultSig~21_combout\ & ((\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux7~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~21_combout\ & \REG|Mux7~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datad => \REG|ALT_INV_Mux7~9_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~266_combout\);

-- Location: MLABCELL_X59_Y13_N24
\ALU|ALU_ResultSig~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~263_combout\ = ( \REG|Mux11~9_combout\ & ( (\ALU|ALU_ResultSig~135_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux11~4_combout\))) ) ) # ( !\REG|Mux11~9_combout\ & ( (\REG|Mux11~4_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~135_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux11~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	dataf => \REG|ALT_INV_Mux11~9_combout\,
	combout => \ALU|ALU_ResultSig~263_combout\);

-- Location: MLABCELL_X59_Y13_N6
\ALU|ALU_ResultSig~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~267_combout\ = ( \ALU|ALU_ResultSig~23_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux6~9_combout\,
	datad => \REG|ALT_INV_Mux6~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	combout => \ALU|ALU_ResultSig~267_combout\);

-- Location: MLABCELL_X59_Y13_N27
\ALU|ALU_ResultSig~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~265_combout\ = ( \ALU|Equal68~3_combout\ & ( (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) $ (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~265_combout\);

-- Location: MLABCELL_X59_Y13_N30
\ALU|ALU_ResultSig~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~264_combout\ = ( !\ALU|ALU_ResultSig~135_combout\ & ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~129_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux10~9_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~135_combout\ & ( !\REG|Mux10~4_combout\ & ( (\REG|Mux10~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~129_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000000000000000000010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux10~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~264_combout\);

-- Location: MLABCELL_X59_Y13_N12
\ALU|ALU_ResultSig~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~268_combout\ = ( \ALU|ALU_ResultSig~265_combout\ & ( \ALU|ALU_ResultSig~264_combout\ & ( ((!\ALU|ALU_ResultSig~266_combout\ & !\ALU|ALU_ResultSig~267_combout\)) # (\ALU|ALU_ResultSig~252_combout\) ) ) ) # ( 
-- \ALU|ALU_ResultSig~265_combout\ & ( !\ALU|ALU_ResultSig~264_combout\ & ( ((!\ALU|ALU_ResultSig~266_combout\ & !\ALU|ALU_ResultSig~267_combout\)) # (\ALU|ALU_ResultSig~252_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~265_combout\ & ( 
-- !\ALU|ALU_ResultSig~264_combout\ & ( (!\ALU|ALU_ResultSig~263_combout\ & (((!\ALU|ALU_ResultSig~266_combout\ & !\ALU|ALU_ResultSig~267_combout\)) # (\ALU|ALU_ResultSig~252_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001100101011110000111100000000000000001010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~266_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~263_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~252_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~267_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~265_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~264_combout\,
	combout => \ALU|ALU_ResultSig~268_combout\);

-- Location: LABCELL_X68_Y12_N51
\ALU|ALU_ResultSig~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~259_combout\ = ( \ALU|ALU_ResultSig~1_combout\ & ( \REG|Mux20~4_combout\ & ( (!\ALU|Equal73~4_combout\ & ((\REG|Mux20~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( \ALU|ALU_ResultSig~1_combout\ & ( 
-- !\REG|Mux20~4_combout\ & ( (!\ALU|Equal73~4_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux20~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010000000000000000000000000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux20~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	dataf => \REG|ALT_INV_Mux20~4_combout\,
	combout => \ALU|ALU_ResultSig~259_combout\);

-- Location: LABCELL_X70_Y15_N0
\ALU|ALU_ResultSig~688\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~688_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000010011001100000000001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~688_combout\);

-- Location: LABCELL_X68_Y12_N0
\ALU|ALU_ResultSig~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~261_combout\ = ( \REG|Mux26~4_combout\ & ( \REG|Mux26~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & (!\ALU|Equal73~3_combout\ & \ALU|ALU_ResultSig~227_combout\)) ) ) ) # ( !\REG|Mux26~4_combout\ & ( 
-- \REG|Mux26~9_combout\ & ( (\ALU|ALU_ResultSig~227_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & (\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & (!\ALU|Equal73~3_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) ) # ( \REG|Mux26~4_combout\ & ( !\REG|Mux26~9_combout\ & ( (\ALU|ALU_ResultSig~227_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & (\ALU|Equal73~3_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & (!\ALU|Equal73~3_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) ) # ( !\REG|Mux26~4_combout\ & ( !\REG|Mux26~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(5) & (\ALU|Equal73~3_combout\ & \ALU|ALU_ResultSig~227_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000010000000100000000100000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \ALU|ALT_INV_Equal73~3_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~227_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux26~4_combout\,
	dataf => \REG|ALT_INV_Mux26~9_combout\,
	combout => \ALU|ALU_ResultSig~261_combout\);

-- Location: LABCELL_X68_Y12_N9
\ALU|ALU_ResultSig~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~258_combout\ = ( \REG|Mux30~4_combout\ & ( (\ALU|Equal73~4_combout\ & ((\REG|Mux30~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux30~4_combout\ & ( (\ALU|Equal73~4_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux30~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux30~9_combout\,
	dataf => \REG|ALT_INV_Mux30~4_combout\,
	combout => \ALU|ALU_ResultSig~258_combout\);

-- Location: LABCELL_X68_Y12_N57
\ALU|ALU_ResultSig~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~256_combout\ = ( \REG|Mux13~4_combout\ & ( (\ALU|ALU_ResultSig~49_combout\ & ((\REG|Mux13~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux13~4_combout\ & ( (\ALU|ALU_ResultSig~49_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux13~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux13~9_combout\,
	dataf => \REG|ALT_INV_Mux13~4_combout\,
	combout => \ALU|ALU_ResultSig~256_combout\);

-- Location: LABCELL_X70_Y12_N15
\ALU|ALU_ResultSig~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~257_combout\ = ( \REG|Mux12~4_combout\ & ( (\ALU|ALU_ResultSig~50_combout\ & (!\ALU|ALU_ResultSig~49_combout\ & ((\REG|Mux12~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux12~4_combout\ & ( 
-- (\ALU|ALU_ResultSig~50_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux12~9_combout\ & !\ALU|ALU_ResultSig~49_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000101010000000000000100000000000001010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux12~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datae => \REG|ALT_INV_Mux12~4_combout\,
	combout => \ALU|ALU_ResultSig~257_combout\);

-- Location: LABCELL_X68_Y12_N12
\ALU|ALU_ResultSig~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~262_combout\ = ( !\ALU|ALU_ResultSig~256_combout\ & ( !\ALU|ALU_ResultSig~257_combout\ & ( ((!\ALU|ALU_ResultSig~259_combout\ & (!\ALU|ALU_ResultSig~261_combout\ & !\ALU|ALU_ResultSig~258_combout\))) # (\ALU|ALU_ResultSig~688_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100110011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~259_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~688_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~261_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~258_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~256_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~257_combout\,
	combout => \ALU|ALU_ResultSig~262_combout\);

-- Location: LABCELL_X68_Y11_N36
\ALU|ALU_ResultSig~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~269_combout\ = ( \ALU|ALU_ResultSig~268_combout\ & ( \ALU|ALU_ResultSig~262_combout\ & ( (\ALU|ALU_ResultSig~244_combout\ & ((!\ALU|ALU_ResultSig~251_combout\) # ((\ALU|ALU_ResultSig~255_combout\) # (\ALU|ALU_ResultSig~253_combout\)))) 
-- ) ) ) # ( !\ALU|ALU_ResultSig~268_combout\ & ( \ALU|ALU_ResultSig~262_combout\ & ( \ALU|ALU_ResultSig~244_combout\ ) ) ) # ( \ALU|ALU_ResultSig~268_combout\ & ( !\ALU|ALU_ResultSig~262_combout\ & ( \ALU|ALU_ResultSig~244_combout\ ) ) ) # ( 
-- !\ALU|ALU_ResultSig~268_combout\ & ( !\ALU|ALU_ResultSig~262_combout\ & ( \ALU|ALU_ResultSig~244_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110010001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~251_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~244_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~253_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~255_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~268_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~262_combout\,
	combout => \ALU|ALU_ResultSig~269_combout\);

-- Location: LABCELL_X68_Y16_N12
\ALU|ALU_Result[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[5]~21_combout\ = ( \REG|Mux26~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(5)) # (\REG|Mux26~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( 
-- !\REG|Mux26~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux26~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110011000000100011001100010011001100110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_Equal73~0_combout\,
	datac => \REG|ALT_INV_Mux26~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \REG|ALT_INV_Mux26~4_combout\,
	combout => \ALU|ALU_Result[5]~21_combout\);

-- Location: LABCELL_X68_Y16_N6
\ALU|ALU_Result[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[5]~22_combout\ = ( \ALU|Add0~25_sumout\ & ( (!\ALU|ALU_Result[5]~21_combout\ & (!\ALU|ALU_Result[3]~5_combout\ & ((!\ALU|ALU_Result[3]~4_combout\) # (!\ALU|Add1~21_sumout\)))) ) ) # ( !\ALU|Add0~25_sumout\ & ( 
-- (!\ALU|ALU_Result[5]~21_combout\ & ((!\ALU|ALU_Result[3]~4_combout\) # (!\ALU|Add1~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datab => \ALU|ALT_INV_ALU_Result[5]~21_combout\,
	datac => \ALU|ALT_INV_Add1~21_sumout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	dataf => \ALU|ALT_INV_Add0~25_sumout\,
	combout => \ALU|ALU_Result[5]~22_combout\);

-- Location: LABCELL_X67_Y11_N45
\ALU|ALU_Result[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[5]~23_combout\ = ( \ALU|ALU_ResultSig~269_combout\ & ( \ALU|ALU_Result[5]~22_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~283_combout\) # (\ALU|ALU_ResultSig~270_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~269_combout\ 
-- & ( \ALU|ALU_Result[5]~22_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~283_combout\) # ((!\ALU|ALU_ResultSig~276_combout\ & \ALU|ALU_ResultSig~270_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~269_combout\ & ( 
-- !\ALU|ALU_Result[5]~22_combout\ ) ) # ( !\ALU|ALU_ResultSig~269_combout\ & ( !\ALU|ALU_Result[5]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010000010101000101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~276_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~283_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~270_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~269_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[5]~22_combout\,
	combout => \ALU|ALU_Result[5]~23_combout\);

-- Location: FF_X70_Y13_N20
\REG|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][5]~q\);

-- Location: FF_X70_Y14_N56
\REG|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][5]~q\);

-- Location: FF_X73_Y11_N50
\REG|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][5]~q\);

-- Location: LABCELL_X70_Y13_N36
\REG|registers[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][5]~feeder_combout\ = ( \ALU|ALU_Result[5]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[5]~23_combout\,
	combout => \REG|registers[8][5]~feeder_combout\);

-- Location: FF_X70_Y13_N38
\REG|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][5]~q\);

-- Location: LABCELL_X70_Y13_N21
\REG|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~5_combout\ = ( \REG|registers[8][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][5]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][5]~q\)) ) ) ) # ( !\REG|registers[8][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[9][5]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][5]~q\)) ) ) ) # ( \REG|registers[8][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[10][5]~q\) ) ) ) # ( !\REG|registers[8][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[10][5]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][5]~q\,
	datab => \REG|ALT_INV_registers[9][5]~q\,
	datac => \REG|ALT_INV_registers[10][5]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[8][5]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux26~5_combout\);

-- Location: FF_X68_Y13_N2
\REG|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][5]~q\);

-- Location: FF_X68_Y13_N47
\REG|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][5]~q\);

-- Location: FF_X68_Y13_N41
\REG|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][5]~q\);

-- Location: FF_X65_Y11_N53
\REG|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][5]~q\);

-- Location: LABCELL_X68_Y13_N18
\REG|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~6_combout\ = ( \REG|registers[14][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[13][5]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[15][5]~q\)) ) ) ) # ( !\REG|registers[14][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[13][5]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[15][5]~q\)) ) ) ) # ( \REG|registers[14][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[12][5]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REG|registers[14][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|registers[12][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][5]~q\,
	datab => \REG|ALT_INV_registers[13][5]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[12][5]~q\,
	datae => \REG|ALT_INV_registers[14][5]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux26~6_combout\);

-- Location: LABCELL_X71_Y9_N48
\REG|registers[5][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][5]~feeder_combout\ = ( \ALU|ALU_Result[5]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[5]~23_combout\,
	combout => \REG|registers[5][5]~feeder_combout\);

-- Location: FF_X71_Y9_N50
\REG|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][5]~q\);

-- Location: FF_X70_Y13_N14
\REG|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][5]~q\);

-- Location: FF_X70_Y10_N16
\REG|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][5]~q\);

-- Location: LABCELL_X71_Y11_N33
\REG|registers[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][5]~feeder_combout\ = ( \ALU|ALU_Result[5]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[5]~23_combout\,
	combout => \REG|registers[4][5]~feeder_combout\);

-- Location: FF_X71_Y11_N35
\REG|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][5]~q\);

-- Location: LABCELL_X70_Y13_N15
\REG|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[7][5]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][5]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][5]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][5]~q\,
	datab => \REG|ALT_INV_registers[7][5]~q\,
	datac => \REG|ALT_INV_registers[6][5]~q\,
	datad => \REG|ALT_INV_registers[4][5]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux26~7_combout\);

-- Location: LABCELL_X68_Y9_N42
\REG|registers[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][5]~feeder_combout\ = ( \ALU|ALU_Result[5]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[5]~23_combout\,
	combout => \REG|registers[0][5]~feeder_combout\);

-- Location: FF_X68_Y9_N44
\REG|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][5]~q\);

-- Location: FF_X68_Y9_N8
\REG|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][5]~q\);

-- Location: FF_X68_Y9_N32
\REG|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][5]~q\);

-- Location: FF_X67_Y11_N20
\REG|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[5]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][5]~q\);

-- Location: LABCELL_X68_Y9_N33
\REG|Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][5]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][5]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][5]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][5]~q\,
	datab => \REG|ALT_INV_registers[1][5]~q\,
	datac => \REG|ALT_INV_registers[2][5]~q\,
	datad => \REG|ALT_INV_registers[3][5]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux26~8_combout\);

-- Location: LABCELL_X67_Y13_N36
\REG|Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux26~9_combout\ = ( \REG|Mux26~7_combout\ & ( \REG|Mux26~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux26~5_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux26~6_combout\)))) ) ) ) # ( !\REG|Mux26~7_combout\ & ( \REG|Mux26~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux26~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux26~6_combout\)))) ) ) ) # ( 
-- \REG|Mux26~7_combout\ & ( !\REG|Mux26~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux26~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux26~6_combout\)))) ) ) ) # ( !\REG|Mux26~7_combout\ & ( !\REG|Mux26~8_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux26~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux26~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux26~5_combout\,
	datad => \REG|ALT_INV_Mux26~6_combout\,
	datae => \REG|ALT_INV_Mux26~7_combout\,
	dataf => \REG|ALT_INV_Mux26~8_combout\,
	combout => \REG|Mux26~9_combout\);

-- Location: LABCELL_X67_Y17_N51
\ALU|ALU_ResultSig~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~77_combout\ = ( \REG|Mux26~4_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux26~9_combout\))) ) ) # ( !\REG|Mux26~4_combout\ & ( (\REG|Mux26~9_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~73_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux26~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	dataf => \REG|ALT_INV_Mux26~4_combout\,
	combout => \ALU|ALU_ResultSig~77_combout\);

-- Location: LABCELL_X67_Y18_N33
\ALU|ALU_ResultSig~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~100_combout\ = ( \ALU|ALU_ResultSig~66_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux30~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux30~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux30~4_combout\,
	datad => \REG|ALT_INV_Mux30~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	combout => \ALU|ALU_ResultSig~100_combout\);

-- Location: LABCELL_X67_Y18_N30
\ALU|ALU_ResultSig~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~101_combout\ = ( \REG|Mux29~9_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux29~4_combout\))) ) ) # ( !\REG|Mux29~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~68_combout\ & \REG|Mux29~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux29~4_combout\,
	dataf => \REG|ALT_INV_Mux29~9_combout\,
	combout => \ALU|ALU_ResultSig~101_combout\);

-- Location: LABCELL_X67_Y18_N36
\ALU|ALU_ResultSig~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~102_combout\ = ( \REG|Mux27~10_combout\ & ( !\ALU|ALU_ResultSig~101_combout\ & ( (!\ALU|ALU_ResultSig~72_combout\ & (!\ALU|ALU_ResultSig~100_combout\ & ((!\ALU|ALU_ResultSig~70_combout\) # (!\REG|Mux28~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux27~10_combout\ & ( !\ALU|ALU_ResultSig~101_combout\ & ( (!\ALU|ALU_ResultSig~100_combout\ & ((!\ALU|ALU_ResultSig~70_combout\) # (!\REG|Mux28~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000110000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~100_combout\,
	datad => \REG|ALT_INV_Mux28~10_combout\,
	datae => \REG|ALT_INV_Mux27~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~101_combout\,
	combout => \ALU|ALU_ResultSig~102_combout\);

-- Location: LABCELL_X67_Y18_N0
\ALU|ALU_Result[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[1]~9_combout\ = ( \REG|Mux30~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((\REG|Mux30~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( 
-- !\REG|Mux30~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux30~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000101000001010100010100010101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~0_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \REG|ALT_INV_Mux30~9_combout\,
	dataf => \REG|ALT_INV_Mux30~4_combout\,
	combout => \ALU|ALU_Result[1]~9_combout\);

-- Location: LABCELL_X66_Y16_N24
\ALU|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~9_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux30~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux30~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) ) + ( \ALU|Add0~6\ ))
-- \ALU|Add0~10\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux30~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux30~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) 
-- ) + ( \ALU|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \REG|ALT_INV_Mux30~4_combout\,
	datad => \REG|ALT_INV_Mux30~9_combout\,
	cin => \ALU|Add0~6\,
	sumout => \ALU|Add0~9_sumout\,
	cout => \ALU|Add0~10\);

-- Location: LABCELL_X67_Y18_N48
\ALU|ALU_Result[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[1]~10_combout\ = ( \ALU|Add0~9_sumout\ & ( \ALU|Add1~5_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[1]~9_combout\)) ) ) ) # ( !\ALU|Add0~9_sumout\ & ( \ALU|Add1~5_sumout\ & ( 
-- (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[1]~9_combout\) ) ) ) # ( \ALU|Add0~9_sumout\ & ( !\ALU|Add1~5_sumout\ & ( (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[1]~9_combout\) ) ) ) # ( !\ALU|Add0~9_sumout\ & ( !\ALU|Add1~5_sumout\ & ( 
-- !\ALU|ALU_Result[1]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110000001100000010100000101000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[1]~9_combout\,
	datae => \ALU|ALT_INV_Add0~9_sumout\,
	dataf => \ALU|ALT_INV_Add1~5_sumout\,
	combout => \ALU|ALU_Result[1]~10_combout\);

-- Location: LABCELL_X60_Y18_N39
\ALU|ALU_ResultSig~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~86_combout\ = ( \REG|Mux6~9_combout\ & ( \REG|Mux6~4_combout\ & ( (\ALU|ALU_ResultSig~32_combout\ & \ALU|ALU_ResultSig~31_combout\) ) ) ) # ( !\REG|Mux6~9_combout\ & ( \REG|Mux6~4_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~32_combout\ & \ALU|ALU_ResultSig~31_combout\)) ) ) ) # ( \REG|Mux6~9_combout\ & ( !\REG|Mux6~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\ALU|ALU_ResultSig~32_combout\ & \ALU|ALU_ResultSig~31_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110000000000000000110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~32_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	datae => \REG|ALT_INV_Mux6~9_combout\,
	dataf => \REG|ALT_INV_Mux6~4_combout\,
	combout => \ALU|ALU_ResultSig~86_combout\);

-- Location: LABCELL_X60_Y18_N15
\ALU|ALU_ResultSig~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~85_combout\ = ( \ALU|ALU_ResultSig~29_combout\ & ( \REG|Mux7~4_combout\ & ( (\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~29_combout\ & ( !\REG|Mux7~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux7~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux7~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~29_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~85_combout\);

-- Location: LABCELL_X61_Y18_N48
\ALU|ALU_ResultSig~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~84_combout\ = ( \REG|Mux8~9_combout\ & ( \REG|Mux8~4_combout\ & ( \ALU|ALU_ResultSig~27_combout\ ) ) ) # ( !\REG|Mux8~9_combout\ & ( \REG|Mux8~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~27_combout\) ) ) ) # ( \REG|Mux8~9_combout\ & ( !\REG|Mux8~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~27_combout\,
	datae => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~84_combout\);

-- Location: LABCELL_X60_Y18_N18
\ALU|ALU_ResultSig~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~87_combout\ = ( \REG|Mux11~10_combout\ & ( \REG|Mux10~10_combout\ & ( (!\ALU|ALU_ResultSig~21_combout\ & (!\ALU|ALU_ResultSig~23_combout\ & ((!\ALU|ALU_ResultSig~25_combout\) # (!\REG|Mux9~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux11~10_combout\ & ( \REG|Mux10~10_combout\ & ( (!\ALU|ALU_ResultSig~23_combout\ & ((!\ALU|ALU_ResultSig~25_combout\) # (!\REG|Mux9~10_combout\))) ) ) ) # ( \REG|Mux11~10_combout\ & ( !\REG|Mux10~10_combout\ & ( (!\ALU|ALU_ResultSig~21_combout\ & 
-- ((!\ALU|ALU_ResultSig~25_combout\) # (!\REG|Mux9~10_combout\))) ) ) ) # ( !\REG|Mux11~10_combout\ & ( !\REG|Mux10~10_combout\ & ( (!\ALU|ALU_ResultSig~25_combout\) # (!\REG|Mux9~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000101010101010000011001100110000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~25_combout\,
	datad => \REG|ALT_INV_Mux9~10_combout\,
	datae => \REG|ALT_INV_Mux11~10_combout\,
	dataf => \REG|ALT_INV_Mux10~10_combout\,
	combout => \ALU|ALU_ResultSig~87_combout\);

-- Location: LABCELL_X60_Y18_N6
\ALU|ALU_ResultSig~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~88_combout\ = ( !\ALU|ALU_ResultSig~84_combout\ & ( \ALU|ALU_ResultSig~87_combout\ & ( (!\ALU|ALU_ResultSig~86_combout\ & (!\ALU|ALU_ResultSig~85_combout\ & ((!\ALU|ALU_ResultSig~35_combout\) # (!\REG|Mux5~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~35_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~86_combout\,
	datac => \REG|ALT_INV_Mux5~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~85_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~84_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~87_combout\,
	combout => \ALU|ALU_ResultSig~88_combout\);

-- Location: LABCELL_X66_Y18_N51
\ALU|ALU_ResultSig~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~94_combout\ = ( \ALU|ALU_ResultSig~54_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux22~4_combout\ ) ) ) # ( \ALU|ALU_ResultSig~54_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( 
-- \REG|Mux22~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux22~9_combout\,
	datad => \REG|ALT_INV_Mux22~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_ResultSig~94_combout\);

-- Location: LABCELL_X70_Y17_N6
\ALU|ALU_ResultSig~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~96_combout\ = ( \REG|Mux20~4_combout\ & ( \REG|Mux20~9_combout\ & ( \ALU|ALU_ResultSig~58_combout\ ) ) ) # ( !\REG|Mux20~4_combout\ & ( \REG|Mux20~9_combout\ & ( (\ALU|ALU_ResultSig~58_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux20~4_combout\ & ( !\REG|Mux20~9_combout\ & ( (\ALU|ALU_ResultSig~58_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000101000100010001000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~58_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux20~4_combout\,
	dataf => \REG|ALT_INV_Mux20~9_combout\,
	combout => \ALU|ALU_ResultSig~96_combout\);

-- Location: LABCELL_X66_Y18_N54
\ALU|ALU_ResultSig~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~97_combout\ = ( \ALU|ALU_ResultSig~62_combout\ & ( \REG|Mux24~10_combout\ & ( (\ALU|ALU_ResultSig~61_combout\ & (!\REG|Mux25~10_combout\ & ((!\REG|Mux23~10_combout\) # (!\ALU|ALU_ResultSig~63_combout\)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~62_combout\ & ( \REG|Mux24~10_combout\ & ( (!\REG|Mux23~10_combout\ & (((!\ALU|ALU_ResultSig~61_combout\) # (!\REG|Mux25~10_combout\)))) # (\REG|Mux23~10_combout\ & (!\ALU|ALU_ResultSig~63_combout\ & ((!\ALU|ALU_ResultSig~61_combout\) 
-- # (!\REG|Mux25~10_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~62_combout\ & ( !\REG|Mux24~10_combout\ & ( (!\REG|Mux23~10_combout\ & (((!\ALU|ALU_ResultSig~61_combout\) # (!\REG|Mux25~10_combout\)))) # (\REG|Mux23~10_combout\ & 
-- (!\ALU|ALU_ResultSig~63_combout\ & ((!\ALU|ALU_ResultSig~61_combout\) # (!\REG|Mux25~10_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~62_combout\ & ( !\REG|Mux24~10_combout\ & ( (!\REG|Mux23~10_combout\ & (((!\ALU|ALU_ResultSig~61_combout\) # 
-- (!\REG|Mux25~10_combout\)))) # (\REG|Mux23~10_combout\ & (!\ALU|ALU_ResultSig~63_combout\ & ((!\ALU|ALU_ResultSig~61_combout\) # (!\REG|Mux25~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux23~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datad => \REG|ALT_INV_Mux25~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	dataf => \REG|ALT_INV_Mux24~10_combout\,
	combout => \ALU|ALU_ResultSig~97_combout\);

-- Location: LABCELL_X70_Y14_N33
\ALU|ALU_ResultSig~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~95_combout\ = ( \REG|Mux21~9_combout\ & ( (\ALU|ALU_ResultSig~56_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux21~4_combout\))) ) ) # ( !\REG|Mux21~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~56_combout\ & \REG|Mux21~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	datad => \REG|ALT_INV_Mux21~4_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_ResultSig~95_combout\);

-- Location: LABCELL_X66_Y18_N6
\ALU|ALU_ResultSig~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~98_combout\ = ( \ALU|ALU_ResultSig~97_combout\ & ( !\ALU|ALU_ResultSig~95_combout\ & ( (!\ALU|ALU_ResultSig~94_combout\ & (!\ALU|ALU_ResultSig~96_combout\ & ((!\REG|Mux19~10_combout\) # (!\ALU|ALU_ResultSig~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~94_combout\,
	datab => \REG|ALT_INV_Mux19~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~96_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~97_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~95_combout\,
	combout => \ALU|ALU_ResultSig~98_combout\);

-- Location: LABCELL_X70_Y18_N3
\ALU|ALU_ResultSig~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~91_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \ALU|ALU_ResultSig~47_combout\ & ( \REG|Mux12~4_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \ALU|ALU_ResultSig~47_combout\ & ( 
-- \REG|Mux12~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux12~9_combout\,
	datad => \REG|ALT_INV_Mux12~4_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \ALU|ALT_INV_ALU_ResultSig~47_combout\,
	combout => \ALU|ALU_ResultSig~91_combout\);

-- Location: LABCELL_X71_Y18_N24
\ALU|ALU_ResultSig~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~90_combout\ = ( \REG|Mux14~4_combout\ & ( \REG|Mux14~9_combout\ & ( \ALU|ALU_ResultSig~43_combout\ ) ) ) # ( !\REG|Mux14~4_combout\ & ( \REG|Mux14~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~43_combout\) ) ) ) # ( \REG|Mux14~4_combout\ & ( !\REG|Mux14~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~43_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~43_combout\,
	datae => \REG|ALT_INV_Mux14~4_combout\,
	dataf => \REG|ALT_INV_Mux14~9_combout\,
	combout => \ALU|ALU_ResultSig~90_combout\);

-- Location: LABCELL_X70_Y18_N45
\ALU|ALU_ResultSig~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~89_combout\ = ( \REG|Mux15~9_combout\ & ( \REG|Mux15~4_combout\ & ( \ALU|ALU_ResultSig~41_combout\ ) ) ) # ( !\REG|Mux15~9_combout\ & ( \REG|Mux15~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~41_combout\) ) ) ) # ( \REG|Mux15~9_combout\ & ( !\REG|Mux15~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~41_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000011000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~41_combout\,
	datae => \REG|ALT_INV_Mux15~9_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~89_combout\);

-- Location: LABCELL_X71_Y15_N42
\ALU|ALU_ResultSig~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~92_combout\ = ( \REG|Mux17~10_combout\ & ( \REG|Mux16~10_combout\ & ( (!\ALU|ALU_ResultSig~48_combout\ & (((\ALU|ALU_ResultSig~49_combout\)) # (\ALU|ALU_ResultSig~50_combout\))) # (\ALU|ALU_ResultSig~48_combout\ & 
-- (((\REG|Mux18~10_combout\)))) ) ) ) # ( !\REG|Mux17~10_combout\ & ( \REG|Mux16~10_combout\ & ( (!\ALU|ALU_ResultSig~48_combout\ & (\ALU|ALU_ResultSig~50_combout\ & ((!\ALU|ALU_ResultSig~49_combout\)))) # (\ALU|ALU_ResultSig~48_combout\ & 
-- (((\REG|Mux18~10_combout\)))) ) ) ) # ( \REG|Mux17~10_combout\ & ( !\REG|Mux16~10_combout\ & ( (!\ALU|ALU_ResultSig~48_combout\ & ((\ALU|ALU_ResultSig~49_combout\))) # (\ALU|ALU_ResultSig~48_combout\ & (\REG|Mux18~10_combout\)) ) ) ) # ( 
-- !\REG|Mux17~10_combout\ & ( !\REG|Mux16~10_combout\ & ( (\ALU|ALU_ResultSig~48_combout\ & \REG|Mux18~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000111100111101000111000000110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datac => \REG|ALT_INV_Mux18~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datae => \REG|ALT_INV_Mux17~10_combout\,
	dataf => \REG|ALT_INV_Mux16~10_combout\,
	combout => \ALU|ALU_ResultSig~92_combout\);

-- Location: LABCELL_X70_Y18_N15
\ALU|ALU_ResultSig~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~93_combout\ = ( !\ALU|ALU_ResultSig~89_combout\ & ( !\ALU|ALU_ResultSig~92_combout\ & ( (!\ALU|ALU_ResultSig~91_combout\ & (!\ALU|ALU_ResultSig~90_combout\ & ((!\ALU|ALU_ResultSig~45_combout\) # (!\REG|Mux13~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~91_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~90_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~45_combout\,
	datad => \REG|ALT_INV_Mux13~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~89_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~92_combout\,
	combout => \ALU|ALU_ResultSig~93_combout\);

-- Location: MLABCELL_X65_Y17_N42
\ALU|ALU_ResultSig~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~37_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100110010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~37_combout\);

-- Location: LABCELL_X66_Y10_N27
\ALU|ALU_ResultSig~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~80_combout\ = ( \ALU|Equal68~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & (\ALU|Equal73~2_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & !\ALU|Equal68~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal68~0_combout\,
	dataf => \ALU|ALT_INV_Equal68~1_combout\,
	combout => \ALU|ALU_ResultSig~80_combout\);

-- Location: LABCELL_X66_Y14_N9
\ALU|ALU_ResultSig~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~81_combout\ = ( \ALU|ALU_ResultSig~80_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux0~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001110100011100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux0~9_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux0~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~80_combout\,
	combout => \ALU|ALU_ResultSig~81_combout\);

-- Location: LABCELL_X67_Y10_N24
\ALU|ALU_ResultSig~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~17_combout\ = ( \ALU|Equal68~1_combout\ & ( \ALU|Equal73~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal68~1_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~17_combout\);

-- Location: MLABCELL_X65_Y12_N27
\ALU|ALU_ResultSig~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~78_combout\ = ( !\ALU|Equal73~4_combout\ & ( (!\ALU|Equal73~2_combout\) # ((!\ALU|Equal68~1_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (!\ALU|Equal68~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011101100111111001110110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ALU|ALT_INV_Equal68~1_combout\,
	datad => \ALU|ALT_INV_Equal68~0_combout\,
	dataf => \ALU|ALT_INV_Equal73~4_combout\,
	combout => \ALU|ALU_ResultSig~78_combout\);

-- Location: LABCELL_X67_Y13_N18
\REG|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~10_combout\ = ( \REG|Mux30~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux30~4_combout\) ) ) # ( !\REG|Mux30~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux30~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux30~4_combout\,
	dataf => \REG|ALT_INV_Mux30~9_combout\,
	combout => \REG|Mux30~10_combout\);

-- Location: LABCELL_X66_Y14_N54
\ALU|ALU_ResultSig~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~79_combout\ = ( \REG|Mux30~10_combout\ & ( \REG|Mux24~10_combout\ & ( (\ALU|ALU_ResultSig~78_combout\ & (((!\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(1))) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( 
-- !\REG|Mux30~10_combout\ & ( \REG|Mux24~10_combout\ & ( (\ALU|ALU_ResultSig~78_combout\ & (((\ALU|Equal73~3_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(1))) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( \REG|Mux30~10_combout\ & ( 
-- !\REG|Mux24~10_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & (\ALU|ALU_ResultSig~78_combout\ & !\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( !\REG|Mux30~10_combout\ & ( !\REG|Mux24~10_combout\ & ( 
-- (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & (\ALU|ALU_ResultSig~78_combout\ & !\ALU|ALU_ResultSig~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000100000000000000100000011110000001000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~3_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ALU|ALT_INV_ALU_ResultSig~78_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \REG|ALT_INV_Mux30~10_combout\,
	dataf => \REG|ALT_INV_Mux24~10_combout\,
	combout => \ALU|ALU_ResultSig~79_combout\);

-- Location: LABCELL_X66_Y10_N18
\ALU|ALU_ResultSig~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~12_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal68~1_combout\ & (\ALU|Equal73~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal68~1_combout\,
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~12_combout\);

-- Location: LABCELL_X66_Y10_N12
\ALU|ALU_ResultSig~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~82_combout\ = ( \REG|Mux2~10_combout\ & ( \REG|Mux3~10_combout\ & ( (!\ALU|ALU_ResultSig~36_combout\ & (((\ALU|ALU_ResultSig~10_combout\)) # (\ALU|ALU_ResultSig~12_combout\))) # (\ALU|ALU_ResultSig~36_combout\ & 
-- (((\REG|Mux4~10_combout\)))) ) ) ) # ( !\REG|Mux2~10_combout\ & ( \REG|Mux3~10_combout\ & ( (!\ALU|ALU_ResultSig~36_combout\ & (\ALU|ALU_ResultSig~10_combout\)) # (\ALU|ALU_ResultSig~36_combout\ & ((\REG|Mux4~10_combout\))) ) ) ) # ( \REG|Mux2~10_combout\ 
-- & ( !\REG|Mux3~10_combout\ & ( (!\ALU|ALU_ResultSig~36_combout\ & (\ALU|ALU_ResultSig~12_combout\ & (!\ALU|ALU_ResultSig~10_combout\))) # (\ALU|ALU_ResultSig~36_combout\ & (((\REG|Mux4~10_combout\)))) ) ) ) # ( !\REG|Mux2~10_combout\ & ( 
-- !\REG|Mux3~10_combout\ & ( (\REG|Mux4~10_combout\ & \ALU|ALU_ResultSig~36_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010001000000111100110011000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~12_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~10_combout\,
	datac => \REG|ALT_INV_Mux4~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~36_combout\,
	datae => \REG|ALT_INV_Mux2~10_combout\,
	dataf => \REG|ALT_INV_Mux3~10_combout\,
	combout => \ALU|ALU_ResultSig~82_combout\);

-- Location: LABCELL_X66_Y14_N36
\ALU|ALU_ResultSig~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~83_combout\ = ( \ALU|ALU_ResultSig~79_combout\ & ( \ALU|ALU_ResultSig~82_combout\ & ( !\ALU|ALU_ResultSig~37_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~79_combout\ & ( \ALU|ALU_ResultSig~82_combout\ & ( !\ALU|ALU_ResultSig~37_combout\ ) ) ) 
-- # ( \ALU|ALU_ResultSig~79_combout\ & ( !\ALU|ALU_ResultSig~82_combout\ & ( !\ALU|ALU_ResultSig~37_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~79_combout\ & ( !\ALU|ALU_ResultSig~82_combout\ & ( (!\ALU|ALU_ResultSig~37_combout\ & 
-- (((\ALU|ALU_ResultSig~17_combout\ & \REG|Mux1~10_combout\)) # (\ALU|ALU_ResultSig~81_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~37_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~81_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~17_combout\,
	datad => \REG|ALT_INV_Mux1~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~79_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~82_combout\,
	combout => \ALU|ALU_ResultSig~83_combout\);

-- Location: LABCELL_X66_Y18_N36
\ALU|ALU_ResultSig~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~99_combout\ = ( \ALU|ALU_ResultSig~93_combout\ & ( \ALU|ALU_ResultSig~83_combout\ & ( (\ALU|ALU_ResultSig~98_combout\ & ((\ALU|ALU_ResultSig~40_combout\) # (\ALU|ALU_ResultSig~20_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~93_combout\ & ( 
-- \ALU|ALU_ResultSig~83_combout\ & ( (\ALU|ALU_ResultSig~40_combout\ & \ALU|ALU_ResultSig~98_combout\) ) ) ) # ( \ALU|ALU_ResultSig~93_combout\ & ( !\ALU|ALU_ResultSig~83_combout\ & ( (\ALU|ALU_ResultSig~98_combout\ & (((\ALU|ALU_ResultSig~40_combout\) # 
-- (\ALU|ALU_ResultSig~88_combout\)) # (\ALU|ALU_ResultSig~20_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~93_combout\ & ( !\ALU|ALU_ResultSig~83_combout\ & ( (\ALU|ALU_ResultSig~40_combout\ & \ALU|ALU_ResultSig~98_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000111111100000000000011110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~20_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~88_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~98_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~93_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~83_combout\,
	combout => \ALU|ALU_ResultSig~99_combout\);

-- Location: LABCELL_X67_Y18_N15
\ALU|ALU_Result[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[1]~11_combout\ = ( \ALU|ALU_Result[1]~10_combout\ & ( \ALU|ALU_ResultSig~99_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~102_combout\) # (\ALU|ALU_ResultSig~77_combout\))) ) ) ) # ( !\ALU|ALU_Result[1]~10_combout\ & 
-- ( \ALU|ALU_ResultSig~99_combout\ ) ) # ( \ALU|ALU_Result[1]~10_combout\ & ( !\ALU|ALU_ResultSig~99_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & (((!\ALU|ALU_ResultSig~53_combout\) # (!\ALU|ALU_ResultSig~102_combout\)) # (\ALU|ALU_ResultSig~77_combout\))) 
-- ) ) ) # ( !\ALU|ALU_Result[1]~10_combout\ & ( !\ALU|ALU_ResultSig~99_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101000111111111111111110101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~77_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~102_combout\,
	datae => \ALU|ALT_INV_ALU_Result[1]~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~99_combout\,
	combout => \ALU|ALU_Result[1]~11_combout\);

-- Location: FF_X68_Y12_N20
\REG|registers[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][1]~q\);

-- Location: FF_X70_Y12_N2
\REG|registers[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][1]~q\);

-- Location: FF_X72_Y15_N22
\REG|registers[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][1]~q\);

-- Location: FF_X73_Y19_N49
\REG|registers[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][1]~q\);

-- Location: LABCELL_X68_Y12_N21
\REG|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[29][1]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[17][1]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|registers[21][1]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[25][1]~q\ & ( (\REG|registers[29][1]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[25][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[17][1]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|registers[21][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][1]~q\,
	datab => \REG|ALT_INV_registers[21][1]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[17][1]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REG|ALT_INV_registers[25][1]~q\,
	combout => \REG|Mux30~1_combout\);

-- Location: FF_X68_Y12_N38
\REG|registers[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][1]~q\);

-- Location: FF_X74_Y19_N56
\REG|registers[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][1]~q\);

-- Location: LABCELL_X71_Y18_N9
\REG|registers[22][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[22][1]~feeder_combout\);

-- Location: FF_X71_Y18_N11
\REG|registers[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][1]~q\);

-- Location: LABCELL_X74_Y18_N6
\REG|registers[18][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[18][1]~feeder_combout\);

-- Location: FF_X74_Y18_N8
\REG|registers[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][1]~q\);

-- Location: LABCELL_X68_Y12_N39
\REG|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~2_combout\ = ( \REG|registers[22][1]~q\ & ( \REG|registers[18][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[26][1]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[30][1]~q\))) ) ) ) # ( !\REG|registers[22][1]~q\ & ( \REG|registers[18][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[26][1]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[30][1]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( 
-- \REG|registers[22][1]~q\ & ( !\REG|registers[18][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|registers[26][1]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\REG|registers[30][1]~q\))) ) ) ) # ( !\REG|registers[22][1]~q\ & ( !\REG|registers[18][1]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[26][1]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[30][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][1]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_registers[26][1]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_registers[22][1]~q\,
	dataf => \REG|ALT_INV_registers[18][1]~q\,
	combout => \REG|Mux30~2_combout\);

-- Location: FF_X68_Y12_N44
\REG|registers[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][1]~q\);

-- Location: MLABCELL_X72_Y16_N3
\REG|registers[19][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[19][1]~feeder_combout\);

-- Location: FF_X72_Y16_N4
\REG|registers[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][1]~q\);

-- Location: MLABCELL_X72_Y16_N15
\REG|registers[23][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[23][1]~feeder_combout\);

-- Location: FF_X72_Y16_N16
\REG|registers[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][1]~q\);

-- Location: FF_X73_Y19_N8
\REG|registers[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][1]~q\);

-- Location: LABCELL_X68_Y12_N27
\REG|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~3_combout\ = ( \REG|registers[23][1]~q\ & ( \REG|registers[27][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|registers[19][1]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|registers[31][1]~q\))) ) ) ) # ( !\REG|registers[23][1]~q\ & ( \REG|registers[27][1]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & \REG|registers[19][1]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|registers[31][1]~q\))) ) ) ) # ( \REG|registers[23][1]~q\ & ( !\REG|registers[27][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|registers[19][1]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[31][1]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\REG|registers[23][1]~q\ & ( 
-- !\REG|registers[27][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & \REG|registers[19][1]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REG|registers[31][1]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REG|ALT_INV_registers[31][1]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[19][1]~q\,
	datae => \REG|ALT_INV_registers[23][1]~q\,
	dataf => \REG|ALT_INV_registers[27][1]~q\,
	combout => \REG|Mux30~3_combout\);

-- Location: FF_X68_Y8_N38
\REG|registers[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[1]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][1]~q\);

-- Location: LABCELL_X68_Y8_N57
\REG|registers[20][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[20][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[20][1]~feeder_combout\);

-- Location: FF_X68_Y8_N59
\REG|registers[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[20][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][1]~q\);

-- Location: LABCELL_X68_Y8_N6
\REG|registers[28][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[28][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[28][1]~feeder_combout\);

-- Location: FF_X68_Y8_N8
\REG|registers[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[28][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][1]~q\);

-- Location: LABCELL_X67_Y18_N42
\REG|registers[24][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[24][1]~feeder_combout\ = ( \ALU|ALU_Result[1]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[1]~11_combout\,
	combout => \REG|registers[24][1]~feeder_combout\);

-- Location: FF_X67_Y18_N44
\REG|registers[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[24][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][1]~q\);

-- Location: LABCELL_X68_Y8_N33
\REG|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[28][1]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[16][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[20][1]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[24][1]~q\ & ( (\REG|registers[28][1]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[24][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[16][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[20][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][1]~q\,
	datab => \REG|ALT_INV_registers[20][1]~q\,
	datac => \REG|ALT_INV_registers[28][1]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REG|ALT_INV_registers[24][1]~q\,
	combout => \REG|Mux30~0_combout\);

-- Location: LABCELL_X68_Y12_N30
\REG|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux30~4_combout\ = ( \REG|Mux30~3_combout\ & ( \REG|Mux30~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux30~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux30~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REG|Mux30~3_combout\ & ( \REG|Mux30~0_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux30~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux30~2_combout\)))) ) ) ) # ( \REG|Mux30~3_combout\ & ( !\REG|Mux30~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux30~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux30~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( 
-- !\REG|Mux30~3_combout\ & ( !\REG|Mux30~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux30~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) 
-- & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux30~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux30~1_combout\,
	datad => \REG|ALT_INV_Mux30~2_combout\,
	datae => \REG|ALT_INV_Mux30~3_combout\,
	dataf => \REG|ALT_INV_Mux30~0_combout\,
	combout => \REG|Mux30~4_combout\);

-- Location: LABCELL_X68_Y16_N42
\ALU|ALU_Result[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[2]~13_combout\ = ( \ALU|Add0~13_sumout\ & ( \ALU|Add1~9_sumout\ & ( (!\ALU|ALU_Result[2]~12_combout\ & (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[3]~5_combout\)) ) ) ) # ( !\ALU|Add0~13_sumout\ & ( \ALU|Add1~9_sumout\ & ( 
-- (!\ALU|ALU_Result[2]~12_combout\ & !\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( \ALU|Add0~13_sumout\ & ( !\ALU|Add1~9_sumout\ & ( (!\ALU|ALU_Result[2]~12_combout\ & !\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( !\ALU|Add0~13_sumout\ & ( !\ALU|Add1~9_sumout\ & ( 
-- !\ALU|ALU_Result[2]~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100000000010001000100010001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[2]~12_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datae => \ALU|ALT_INV_Add0~13_sumout\,
	dataf => \ALU|ALT_INV_Add1~9_sumout\,
	combout => \ALU|ALU_Result[2]~13_combout\);

-- Location: LABCELL_X63_Y20_N18
\REG|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux29~4_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux29~4_combout\ & ( \REG|Mux29~9_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux29~4_combout\ & ( \REG|Mux29~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux29~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux29~4_combout\,
	combout => \REG|Mux29~10_combout\);

-- Location: LABCELL_X63_Y20_N48
\ALU|ALU_ResultSig~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~162_combout\ = ( \REG|Mux28~10_combout\ & ( ((\ALU|ALU_ResultSig~66_combout\ & \REG|Mux29~10_combout\)) # (\ALU|ALU_ResultSig~68_combout\) ) ) # ( !\REG|Mux28~10_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & \REG|Mux29~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011100000101000001010011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datac => \REG|ALT_INV_Mux29~10_combout\,
	datae => \REG|ALT_INV_Mux28~10_combout\,
	combout => \ALU|ALU_ResultSig~162_combout\);

-- Location: LABCELL_X66_Y13_N27
\ALU|ALU_ResultSig~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~123_combout\ = ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~4_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal68~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~123_combout\);

-- Location: MLABCELL_X65_Y20_N51
\ALU|ALU_ResultSig~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~124_combout\ = ( !\ALU|ALU_ResultSig~123_combout\ & ( !\ALU|ALU_ResultSig~122_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALU|ALT_INV_ALU_ResultSig~123_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~122_combout\,
	combout => \ALU|ALU_ResultSig~124_combout\);

-- Location: MLABCELL_X65_Y10_N57
\ALU|ALU_ResultSig~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~137_combout\ = ( !\ALU|ALU_ResultSig~135_combout\ & ( !\ALU|ALU_ResultSig~134_combout\ & ( !\ALU|ALU_ResultSig~136_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_ResultSig~136_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	combout => \ALU|ALU_ResultSig~137_combout\);

-- Location: MLABCELL_X65_Y13_N42
\ALU|ALU_ResultSig~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~144_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux17~9_combout\ & ( (!\ALU|ALU_ResultSig~143_combout\ & (\ALU|ALU_ResultSig~48_combout\ & (!\ALU|ALU_ResultSig~142_combout\ & \REG|Mux17~4_combout\))) ) ) 
-- ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux17~9_combout\ & ( (!\ALU|ALU_ResultSig~143_combout\ & (\ALU|ALU_ResultSig~48_combout\ & !\ALU|ALU_ResultSig~142_combout\)) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux17~9_combout\ & ( (!\ALU|ALU_ResultSig~143_combout\ & (\ALU|ALU_ResultSig~48_combout\ & (!\ALU|ALU_ResultSig~142_combout\ & \REG|Mux17~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000100000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~143_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datad => \REG|ALT_INV_Mux17~4_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux17~9_combout\,
	combout => \ALU|ALU_ResultSig~144_combout\);

-- Location: LABCELL_X70_Y12_N3
\ALU|ALU_ResultSig~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~149_combout\ = ( !\ALU|Equal68~7_combout\ & ( \ALU|Equal68~3_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal68~7_combout\,
	dataf => \ALU|ALT_INV_Equal68~3_combout\,
	combout => \ALU|ALU_ResultSig~149_combout\);

-- Location: LABCELL_X70_Y16_N30
\ALU|ALU_ResultSig~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~146_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\REG|Mux16~4_combout\ & \ALU|ALU_ResultSig~145_combout\) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\REG|Mux16~9_combout\ & 
-- \ALU|ALU_ResultSig~145_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000111100000000001100110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux16~9_combout\,
	datac => \REG|ALT_INV_Mux16~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~145_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_ResultSig~146_combout\);

-- Location: LABCELL_X66_Y20_N9
\ALU|ALU_ResultSig~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~148_combout\ = ( \ALU|ALU_ResultSig~147_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux15~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux15~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux15~9_combout\,
	datad => \REG|ALT_INV_Mux15~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~147_combout\,
	combout => \ALU|ALU_ResultSig~148_combout\);

-- Location: LABCELL_X70_Y17_N42
\ALU|ALU_ResultSig~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~151_combout\ = ( \ALU|ALU_ResultSig~150_combout\ & ( \REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~134_combout\ & (\REG|Mux19~10_combout\)) # (\ALU|ALU_ResultSig~134_combout\ & ((\REG|Mux20~10_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~150_combout\ & ( \REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~134_combout\ & ((\ALU|ALU_ResultSig~142_combout\))) # (\ALU|ALU_ResultSig~134_combout\ & (\REG|Mux20~10_combout\)) ) ) ) # ( \ALU|ALU_ResultSig~150_combout\ & ( 
-- !\REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~134_combout\ & (\REG|Mux19~10_combout\)) # (\ALU|ALU_ResultSig~134_combout\ & ((\REG|Mux20~10_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~150_combout\ & ( !\REG|Mux18~10_combout\ & ( (\REG|Mux20~10_combout\ & 
-- \ALU|ALU_ResultSig~134_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010011001100001111001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux19~10_combout\,
	datab => \REG|ALT_INV_Mux20~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	dataf => \REG|ALT_INV_Mux18~10_combout\,
	combout => \ALU|ALU_ResultSig~151_combout\);

-- Location: MLABCELL_X65_Y20_N18
\ALU|ALU_ResultSig~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~152_combout\ = ( !\ALU|ALU_ResultSig~148_combout\ & ( !\ALU|ALU_ResultSig~151_combout\ & ( (!\ALU|ALU_ResultSig~144_combout\ & (!\ALU|ALU_ResultSig~146_combout\ & ((!\ALU|ALU_ResultSig~149_combout\) # (!\REG|Mux14~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~144_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~149_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~146_combout\,
	datad => \REG|ALT_INV_Mux14~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~148_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~151_combout\,
	combout => \ALU|ALU_ResultSig~152_combout\);

-- Location: LABCELL_X63_Y17_N18
\ALU|ALU_ResultSig~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~141_combout\ = ( !\ALU|ALU_ResultSig~140_combout\ & ( (!\ALU|ALU_ResultSig~138_combout\ & !\ALU|ALU_ResultSig~139_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~138_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~139_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	combout => \ALU|ALU_ResultSig~141_combout\);

-- Location: MLABCELL_X65_Y20_N54
\ALU|ALU_ResultSig~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~111_combout\ = ( \REG|Mux4~10_combout\ & ( \REG|Mux5~10_combout\ & ( (!\ALU|ALU_ResultSig~104_combout\ & (((\ALU|ALU_ResultSig~110_combout\)) # (\ALU|ALU_ResultSig~31_combout\))) # (\ALU|ALU_ResultSig~104_combout\ & 
-- (((\REG|Mux6~10_combout\)))) ) ) ) # ( !\REG|Mux4~10_combout\ & ( \REG|Mux5~10_combout\ & ( (!\ALU|ALU_ResultSig~104_combout\ & (\ALU|ALU_ResultSig~31_combout\)) # (\ALU|ALU_ResultSig~104_combout\ & ((\REG|Mux6~10_combout\))) ) ) ) # ( 
-- \REG|Mux4~10_combout\ & ( !\REG|Mux5~10_combout\ & ( (!\ALU|ALU_ResultSig~104_combout\ & (!\ALU|ALU_ResultSig~31_combout\ & ((\ALU|ALU_ResultSig~110_combout\)))) # (\ALU|ALU_ResultSig~104_combout\ & (((\REG|Mux6~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux4~10_combout\ & ( !\REG|Mux5~10_combout\ & ( (\ALU|ALU_ResultSig~104_combout\ & \REG|Mux6~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001011000110100100111001001110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	datac => \REG|ALT_INV_Mux6~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~110_combout\,
	datae => \REG|ALT_INV_Mux4~10_combout\,
	dataf => \REG|ALT_INV_Mux5~10_combout\,
	combout => \ALU|ALU_ResultSig~111_combout\);

-- Location: LABCELL_X68_Y12_N6
\ALU|ALU_ResultSig~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~109_combout\ = ( \ALU|Equal68~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~0_combout\,
	combout => \ALU|ALU_ResultSig~109_combout\);

-- Location: LABCELL_X71_Y12_N9
\ALU|ALU_ResultSig~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~106_combout\ = ( \REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( (!\ALU|ALU_ResultSig~104_combout\ & \ALU|ALU_ResultSig~105_combout\) ) ) ) # ( !\REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( (!\ALU|ALU_ResultSig~104_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~105_combout\)) ) ) ) # ( \REG|Mux2~9_combout\ & ( !\REG|Mux2~4_combout\ & ( (!\ALU|ALU_ResultSig~104_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~105_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010000000000000000010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~105_combout\,
	datae => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~106_combout\);

-- Location: LABCELL_X68_Y20_N0
\ALU|ALU_ResultSig~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~108_combout\ = ( \ALU|ALU_ResultSig~107_combout\ & ( \REG|Mux1~9_combout\ & ( (!\ALU|ALU_ResultSig~104_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux1~4_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~107_combout\ & ( !\REG|Mux1~9_combout\ & ( (\REG|Mux1~4_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ALU|ALU_ResultSig~104_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000000001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux1~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~107_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~108_combout\);

-- Location: MLABCELL_X65_Y10_N33
\ALU|ALU_ResultSig~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~114_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000110000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \ALU|ALU_ResultSig~114_combout\);

-- Location: LABCELL_X61_Y16_N36
\ALU|ALU_ResultSig~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~118_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( 
-- (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~118_combout\);

-- Location: MLABCELL_X65_Y18_N39
\ALU|ALU_ResultSig~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~115_combout\ = ( \ALU|ALU_ResultSig~6_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) ) ) # ( !\ALU|ALU_ResultSig~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & 
-- \ALU|ALU_ResultSig~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ALU|ALT_INV_ALU_ResultSig~3_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~6_combout\,
	combout => \ALU|ALU_ResultSig~115_combout\);

-- Location: MLABCELL_X65_Y11_N9
\ALU|ALU_ResultSig~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~117_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4) & ( (\ALU|ALU_ResultSig~5_combout\) # (\ALU|ALU_ResultSig~116_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~116_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~5_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \ALU|ALU_ResultSig~117_combout\);

-- Location: MLABCELL_X65_Y18_N36
\ALU|ALU_ResultSig~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~119_combout\ = ( \ALU|ALU_ResultSig~117_combout\ & ( (!\ALU|Equal73~4_combout\ & !\ALU|ALU_ResultSig~118_combout\) ) ) # ( !\ALU|ALU_ResultSig~117_combout\ & ( (!\ALU|ALU_ResultSig~118_combout\ & ((!\ALU|Equal73~4_combout\) # 
-- ((!\ALU|ALU_ResultSig~114_combout\ & !\ALU|ALU_ResultSig~115_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011000000111000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~114_combout\,
	datab => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~118_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~115_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~117_combout\,
	combout => \ALU|ALU_ResultSig~119_combout\);

-- Location: MLABCELL_X65_Y18_N18
\ALU|ALU_ResultSig~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~112_combout\ = ( \ALU|Equal73~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((!\REG|Mux29~9_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\REG|Mux29~4_combout\)))) ) ) # ( !\ALU|Equal73~3_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux29~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux29~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111100010000000001110001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux29~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux29~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \ALU|ALT_INV_Equal73~3_combout\,
	combout => \ALU|ALU_ResultSig~112_combout\);

-- Location: MLABCELL_X59_Y18_N48
\ALU|ALU_ResultSig~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~113_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal73~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~113_combout\);

-- Location: LABCELL_X64_Y18_N39
\ALU|ALU_ResultSig~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~120_combout\ = ( \ALU|ALU_ResultSig~113_combout\ & ( \REG|Mux0~10_combout\ ) ) # ( !\ALU|ALU_ResultSig~113_combout\ & ( \REG|Mux0~10_combout\ & ( (\ALU|ALU_ResultSig~119_combout\ & ((!\ALU|ALU_ResultSig~1_combout\ & 
-- ((\ALU|ALU_ResultSig~112_combout\))) # (\ALU|ALU_ResultSig~1_combout\ & (\REG|Mux23~10_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~113_combout\ & ( !\REG|Mux0~10_combout\ & ( (\ALU|ALU_ResultSig~119_combout\ & ((!\ALU|ALU_ResultSig~1_combout\ & 
-- ((\ALU|ALU_ResultSig~112_combout\))) # (\ALU|ALU_ResultSig~1_combout\ & (\REG|Mux23~10_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~113_combout\ & ( !\REG|Mux0~10_combout\ & ( (\ALU|ALU_ResultSig~119_combout\ & ((!\ALU|ALU_ResultSig~1_combout\ & 
-- ((\ALU|ALU_ResultSig~112_combout\))) # (\ALU|ALU_ResultSig~1_combout\ & (\REG|Mux23~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001100000001001000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~119_combout\,
	datac => \REG|ALT_INV_Mux23~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~112_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~113_combout\,
	dataf => \REG|ALT_INV_Mux0~10_combout\,
	combout => \ALU|ALU_ResultSig~120_combout\);

-- Location: MLABCELL_X65_Y20_N0
\ALU|ALU_ResultSig~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~121_combout\ = ( !\ALU|ALU_ResultSig~108_combout\ & ( !\ALU|ALU_ResultSig~120_combout\ & ( (!\ALU|ALU_ResultSig~111_combout\ & (!\ALU|ALU_ResultSig~106_combout\ & ((!\ALU|ALU_ResultSig~109_combout\) # (!\REG|Mux3~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~111_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~109_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~106_combout\,
	datad => \REG|ALT_INV_Mux3~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~108_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~120_combout\,
	combout => \ALU|ALU_ResultSig~121_combout\);

-- Location: LABCELL_X66_Y13_N54
\ALU|ALU_ResultSig~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~125_combout\ = ( \REG|Mux7~4_combout\ & ( (!\ALU|ALU_ResultSig~123_combout\ & (\ALU|ALU_ResultSig~27_combout\ & ((\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux7~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~123_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~27_combout\ & \REG|Mux7~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000010000010100000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~123_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~27_combout\,
	datad => \REG|ALT_INV_Mux7~9_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~125_combout\);

-- Location: LABCELL_X66_Y13_N57
\ALU|ALU_ResultSig~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~126_combout\ = ( \ALU|ALU_ResultSig~25_combout\ & ( (!\ALU|ALU_ResultSig~123_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux8~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux8~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~123_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux8~4_combout\,
	datad => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~25_combout\,
	combout => \ALU|ALU_ResultSig~126_combout\);

-- Location: LABCELL_X66_Y13_N21
\ALU|ALU_ResultSig~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~132_combout\ = ( \REG|Mux12~10_combout\ & ( \REG|Mux13~10_combout\ & ( (((\REG|Mux11~10_combout\ & \ALU|ALU_ResultSig~131_combout\)) # (\ALU|ALU_ResultSig~130_combout\)) # (\ALU|ALU_ResultSig~129_combout\) ) ) ) # ( 
-- !\REG|Mux12~10_combout\ & ( \REG|Mux13~10_combout\ & ( ((\REG|Mux11~10_combout\ & (\ALU|ALU_ResultSig~131_combout\ & !\ALU|ALU_ResultSig~130_combout\))) # (\ALU|ALU_ResultSig~129_combout\) ) ) ) # ( \REG|Mux12~10_combout\ & ( !\REG|Mux13~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~129_combout\ & (((\REG|Mux11~10_combout\ & \ALU|ALU_ResultSig~131_combout\)) # (\ALU|ALU_ResultSig~130_combout\))) ) ) ) # ( !\REG|Mux12~10_combout\ & ( !\REG|Mux13~10_combout\ & ( (\REG|Mux11~10_combout\ & 
-- (!\ALU|ALU_ResultSig~129_combout\ & (\ALU|ALU_ResultSig~131_combout\ & !\ALU|ALU_ResultSig~130_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001001100110000110111001100110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux11~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	datae => \REG|ALT_INV_Mux12~10_combout\,
	dataf => \REG|ALT_INV_Mux13~10_combout\,
	combout => \ALU|ALU_ResultSig~132_combout\);

-- Location: LABCELL_X66_Y13_N36
\ALU|ALU_ResultSig~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~127_combout\ = ( \REG|Mux9~9_combout\ & ( (!\ALU|ALU_ResultSig~123_combout\ & (\ALU|ALU_ResultSig~23_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~4_combout\)))) ) ) # ( !\REG|Mux9~9_combout\ & ( 
-- (!\ALU|ALU_ResultSig~123_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~23_combout\ & \REG|Mux9~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~123_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	datad => \REG|ALT_INV_Mux9~4_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~127_combout\);

-- Location: LABCELL_X66_Y13_N39
\ALU|ALU_ResultSig~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~128_combout\ = ( \REG|Mux10~4_combout\ & ( (!\ALU|ALU_ResultSig~123_combout\ & (\ALU|ALU_ResultSig~21_combout\ & ((\REG|Mux10~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux10~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~123_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~21_combout\ & \REG|Mux10~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000010000010100000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~123_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datad => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~128_combout\);

-- Location: LABCELL_X66_Y13_N12
\ALU|ALU_ResultSig~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~133_combout\ = ( !\ALU|ALU_ResultSig~128_combout\ & ( (!\ALU|ALU_ResultSig~125_combout\ & (!\ALU|ALU_ResultSig~126_combout\ & (!\ALU|ALU_ResultSig~132_combout\ & !\ALU|ALU_ResultSig~127_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~125_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~126_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~132_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~127_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~128_combout\,
	combout => \ALU|ALU_ResultSig~133_combout\);

-- Location: MLABCELL_X65_Y20_N36
\ALU|ALU_ResultSig~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~153_combout\ = ( \ALU|ALU_ResultSig~121_combout\ & ( \ALU|ALU_ResultSig~133_combout\ & ( (!\ALU|ALU_ResultSig~152_combout\ & \ALU|ALU_ResultSig~141_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~121_combout\ & ( \ALU|ALU_ResultSig~133_combout\ 
-- & ( (\ALU|ALU_ResultSig~141_combout\ & ((!\ALU|ALU_ResultSig~152_combout\) # ((\ALU|ALU_ResultSig~124_combout\ & \ALU|ALU_ResultSig~137_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~121_combout\ & ( !\ALU|ALU_ResultSig~133_combout\ & ( 
-- (\ALU|ALU_ResultSig~141_combout\ & ((!\ALU|ALU_ResultSig~152_combout\) # (\ALU|ALU_ResultSig~137_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~121_combout\ & ( !\ALU|ALU_ResultSig~133_combout\ & ( (\ALU|ALU_ResultSig~141_combout\ & 
-- ((!\ALU|ALU_ResultSig~152_combout\) # (\ALU|ALU_ResultSig~137_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100000000111100010000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~124_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~137_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~152_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~141_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~121_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~133_combout\,
	combout => \ALU|ALU_ResultSig~153_combout\);

-- Location: LABCELL_X64_Y17_N12
\ALU|ALU_ResultSig~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~157_combout\ = ( \ALU|ALU_ResultSig~54_combout\ & ( !\ALU|ALU_ResultSig~140_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux21~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux21~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001011010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux21~4_combout\,
	datad => \REG|ALT_INV_Mux21~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	combout => \ALU|ALU_ResultSig~157_combout\);

-- Location: LABCELL_X64_Y18_N21
\ALU|ALU_ResultSig~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~156_combout\ = ( !\ALU|ALU_ResultSig~140_combout\ & ( \REG|Mux22~9_combout\ & ( (\ALU|ALU_ResultSig~63_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux22~4_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~140_combout\ & ( !\REG|Mux22~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux22~4_combout\ & \ALU|ALU_ResultSig~63_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux22~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	dataf => \REG|ALT_INV_Mux22~9_combout\,
	combout => \ALU|ALU_ResultSig~156_combout\);

-- Location: LABCELL_X66_Y20_N45
\ALU|ALU_ResultSig~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~154_combout\ = ( \ALU|ALU_ResultSig~61_combout\ & ( \REG|Mux24~9_combout\ & ( (!\ALU|ALU_ResultSig~140_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux24~4_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~61_combout\ & ( !\REG|Mux24~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~140_combout\ & \REG|Mux24~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000000000000000000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datad => \REG|ALT_INV_Mux24~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	dataf => \REG|ALT_INV_Mux24~9_combout\,
	combout => \ALU|ALU_ResultSig~154_combout\);

-- Location: LABCELL_X67_Y18_N27
\ALU|ALU_ResultSig~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~160_combout\ = ( \REG|Mux27~10_combout\ & ( \REG|Mux26~10_combout\ & ( (((\REG|Mux25~10_combout\ & \ALU|ALU_ResultSig~159_combout\)) # (\ALU|ALU_ResultSig~158_combout\)) # (\ALU|ALU_ResultSig~70_combout\) ) ) ) # ( 
-- !\REG|Mux27~10_combout\ & ( \REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & (((\REG|Mux25~10_combout\ & \ALU|ALU_ResultSig~159_combout\)) # (\ALU|ALU_ResultSig~158_combout\))) ) ) ) # ( \REG|Mux27~10_combout\ & ( !\REG|Mux26~10_combout\ & ( 
-- ((!\ALU|ALU_ResultSig~158_combout\ & (\REG|Mux25~10_combout\ & \ALU|ALU_ResultSig~159_combout\))) # (\ALU|ALU_ResultSig~70_combout\) ) ) ) # ( !\REG|Mux27~10_combout\ & ( !\REG|Mux26~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & 
-- (!\ALU|ALU_ResultSig~158_combout\ & (\REG|Mux25~10_combout\ & \ALU|ALU_ResultSig~159_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000010101010101110100100010001010100111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datac => \REG|ALT_INV_Mux25~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datae => \REG|ALT_INV_Mux27~10_combout\,
	dataf => \REG|ALT_INV_Mux26~10_combout\,
	combout => \ALU|ALU_ResultSig~160_combout\);

-- Location: MLABCELL_X65_Y20_N12
\ALU|ALU_ResultSig~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~161_combout\ = ( !\ALU|ALU_ResultSig~154_combout\ & ( !\ALU|ALU_ResultSig~160_combout\ & ( (!\ALU|ALU_ResultSig~157_combout\ & (!\ALU|ALU_ResultSig~156_combout\ & ((!\REG|Mux23~10_combout\) # (!\ALU|ALU_ResultSig~155_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux23~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~157_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~155_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~156_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~154_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~160_combout\,
	combout => \ALU|ALU_ResultSig~161_combout\);

-- Location: MLABCELL_X65_Y20_N9
\ALU|ALU_Result[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[2]~14_combout\ = ( \ALU|ALU_ResultSig~153_combout\ & ( \ALU|ALU_ResultSig~161_combout\ & ( (!\ALU|ALU_Result[2]~13_combout\) # ((\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~162_combout\) # (\ALU|ALU_ResultSig~103_combout\)))) ) ) 
-- ) # ( !\ALU|ALU_ResultSig~153_combout\ & ( \ALU|ALU_ResultSig~161_combout\ & ( (!\ALU|ALU_Result[2]~13_combout\) # ((\ALU|ALU_Result[3]~2_combout\ & \ALU|ALU_ResultSig~162_combout\)) ) ) ) # ( \ALU|ALU_ResultSig~153_combout\ & ( 
-- !\ALU|ALU_ResultSig~161_combout\ & ( (!\ALU|ALU_Result[2]~13_combout\) # ((\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~162_combout\) # (\ALU|ALU_ResultSig~103_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~153_combout\ & ( 
-- !\ALU|ALU_ResultSig~161_combout\ & ( (!\ALU|ALU_Result[2]~13_combout\) # ((\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~162_combout\) # (\ALU|ALU_ResultSig~103_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110101111100011111010111110000111101011111000111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~103_combout\,
	datac => \ALU|ALT_INV_ALU_Result[2]~13_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~162_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~153_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~161_combout\,
	combout => \ALU|ALU_Result[2]~14_combout\);

-- Location: FF_X66_Y20_N38
\REG|registers[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][2]~q\);

-- Location: FF_X65_Y20_N25
\REG|registers[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][2]~q\);

-- Location: FF_X66_Y20_N44
\REG|registers[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][2]~q\);

-- Location: MLABCELL_X65_Y20_N33
\REG|registers[22][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][2]~feeder_combout\ = ( \ALU|ALU_Result[2]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[2]~14_combout\,
	combout => \REG|registers[22][2]~feeder_combout\);

-- Location: FF_X65_Y20_N35
\REG|registers[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][2]~q\);

-- Location: LABCELL_X66_Y20_N30
\REG|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~2_combout\ = ( \REG|registers[22][2]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[30][2]~q\) ) ) ) # ( !\REG|registers[22][2]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & \REG|registers[30][2]~q\) ) ) ) # ( \REG|registers[22][2]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[18][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[26][2]~q\))) ) ) ) # ( !\REG|registers[22][2]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[18][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[26][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][2]~q\,
	datab => \REG|ALT_INV_registers[26][2]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_registers[30][2]~q\,
	datae => \REG|ALT_INV_registers[22][2]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux29~2_combout\);

-- Location: LABCELL_X62_Y18_N12
\REG|registers[16][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][2]~feeder_combout\ = ( \ALU|ALU_Result[2]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[2]~14_combout\,
	combout => \REG|registers[16][2]~feeder_combout\);

-- Location: FF_X62_Y18_N14
\REG|registers[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][2]~q\);

-- Location: FF_X63_Y18_N14
\REG|registers[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][2]~q\);

-- Location: FF_X62_Y18_N19
\REG|registers[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][2]~q\);

-- Location: LABCELL_X63_Y20_N30
\REG|registers[20][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[20][2]~feeder_combout\ = ( \ALU|ALU_Result[2]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[2]~14_combout\,
	combout => \REG|registers[20][2]~feeder_combout\);

-- Location: FF_X63_Y20_N32
\REG|registers[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[20][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][2]~q\);

-- Location: LABCELL_X63_Y18_N57
\REG|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[28][2]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[20][2]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[24][2]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][2]~q\,
	datab => \REG|ALT_INV_registers[28][2]~q\,
	datac => \REG|ALT_INV_registers[24][2]~q\,
	datad => \REG|ALT_INV_registers[20][2]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux29~0_combout\);

-- Location: FF_X64_Y20_N35
\REG|registers[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][2]~q\);

-- Location: FF_X63_Y19_N19
\REG|registers[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][2]~q\);

-- Location: LABCELL_X63_Y19_N36
\REG|registers[23][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][2]~feeder_combout\ = ( \ALU|ALU_Result[2]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[2]~14_combout\,
	combout => \REG|registers[23][2]~feeder_combout\);

-- Location: FF_X63_Y19_N38
\REG|registers[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][2]~q\);

-- Location: LABCELL_X63_Y19_N12
\REG|registers[19][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][2]~feeder_combout\ = ( \ALU|ALU_Result[2]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[2]~14_combout\,
	combout => \REG|registers[19][2]~feeder_combout\);

-- Location: FF_X63_Y19_N14
\REG|registers[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][2]~q\);

-- Location: LABCELL_X64_Y20_N45
\REG|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][2]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][2]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][2]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][2]~q\,
	datab => \REG|ALT_INV_registers[27][2]~q\,
	datac => \REG|ALT_INV_registers[23][2]~q\,
	datad => \REG|ALT_INV_registers[19][2]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux29~3_combout\);

-- Location: FF_X60_Y18_N53
\REG|registers[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][2]~q\);

-- Location: FF_X60_Y18_N29
\REG|registers[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][2]~q\);

-- Location: MLABCELL_X59_Y20_N9
\REG|registers[17][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[17][2]~feeder_combout\ = ( \ALU|ALU_Result[2]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[2]~14_combout\,
	combout => \REG|registers[17][2]~feeder_combout\);

-- Location: FF_X59_Y20_N11
\REG|registers[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[17][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][2]~q\);

-- Location: FF_X63_Y20_N44
\REG|registers[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[2]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][2]~q\);

-- Location: LABCELL_X60_Y18_N45
\REG|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[29][2]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[21][2]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[25][2]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][2]~q\,
	datab => \REG|ALT_INV_registers[21][2]~q\,
	datac => \REG|ALT_INV_registers[17][2]~q\,
	datad => \REG|ALT_INV_registers[25][2]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux29~1_combout\);

-- Location: MLABCELL_X65_Y18_N48
\REG|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux29~4_combout\ = ( \REG|Mux29~3_combout\ & ( \REG|Mux29~1_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux29~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux29~2_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REG|Mux29~3_combout\ & ( \REG|Mux29~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|Mux29~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux29~2_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( 
-- \REG|Mux29~3_combout\ & ( !\REG|Mux29~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux29~0_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux29~2_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( !\REG|Mux29~3_combout\ & ( 
-- !\REG|Mux29~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux29~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|Mux29~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_Mux29~2_combout\,
	datad => \REG|ALT_INV_Mux29~0_combout\,
	datae => \REG|ALT_INV_Mux29~3_combout\,
	dataf => \REG|ALT_INV_Mux29~1_combout\,
	combout => \REG|Mux29~4_combout\);

-- Location: MLABCELL_X65_Y18_N21
\ALU|ALU_ResultSig~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~285_combout\ = (\ALU|Equal73~4_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux29~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110100000001000011010000000100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux29~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_Equal73~4_combout\,
	datad => \REG|ALT_INV_Mux29~9_combout\,
	combout => \ALU|ALU_ResultSig~285_combout\);

-- Location: LABCELL_X60_Y17_N42
\ALU|ALU_ResultSig~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~288_combout\ = ( \ALU|ALU_ResultSig~286_combout\ & ( \ALU|ALU_ResultSig~285_combout\ & ( !\ALU|ALU_ResultSig~287_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~286_combout\ & ( \ALU|ALU_ResultSig~285_combout\ & ( 
-- !\ALU|ALU_ResultSig~287_combout\ ) ) ) # ( \ALU|ALU_ResultSig~286_combout\ & ( !\ALU|ALU_ResultSig~285_combout\ & ( (!\ALU|ALU_ResultSig~287_combout\ & (!\ALU|Equal73~4_combout\ & ((!\ALU|ALU_ResultSig~1_combout\) # (\REG|Mux19~10_combout\)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~286_combout\ & ( !\ALU|ALU_ResultSig~285_combout\ & ( (!\ALU|ALU_ResultSig~287_combout\ & (\ALU|ALU_ResultSig~1_combout\ & (\REG|Mux19~10_combout\ & !\ALU|Equal73~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000100010100000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~287_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datac => \REG|ALT_INV_Mux19~10_combout\,
	datad => \ALU|ALT_INV_Equal73~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~286_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~285_combout\,
	combout => \ALU|ALU_ResultSig~288_combout\);

-- Location: LABCELL_X60_Y13_N12
\ALU|ALU_ResultSig~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~293_combout\ = ( \ALU|ALU_ResultSig~21_combout\ & ( (!\ALU|ALU_ResultSig~289_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux6~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100111000000000010011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux6~9_combout\,
	datac => \REG|ALT_INV_Mux6~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~289_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	combout => \ALU|ALU_ResultSig~293_combout\);

-- Location: LABCELL_X63_Y17_N12
\ALU|ALU_ResultSig~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~292_combout\ = ( \REG|Mux5~4_combout\ & ( \ALU|ALU_ResultSig~23_combout\ & ( (!\ALU|ALU_ResultSig~289_combout\ & ((\REG|Mux5~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\REG|Mux5~4_combout\ & ( 
-- \ALU|ALU_ResultSig~23_combout\ & ( (!\ALU|ALU_ResultSig~289_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux5~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~289_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux5~9_combout\,
	datae => \REG|ALT_INV_Mux5~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	combout => \ALU|ALU_ResultSig~292_combout\);

-- Location: LABCELL_X60_Y15_N57
\REG|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~10_combout\ = ( \REG|Mux7~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux7~9_combout\) ) ) # ( !\REG|Mux7~4_combout\ & ( (\REG|Mux7~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux7~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \REG|Mux7~10_combout\);

-- Location: LABCELL_X63_Y17_N45
\ALU|ALU_ResultSig~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~294_combout\ = ( \REG|Mux8~10_combout\ & ( \REG|Mux7~10_combout\ & ( (!\ALU|ALU_ResultSig~293_combout\ & (!\ALU|ALU_ResultSig~130_combout\ & (!\ALU|ALU_ResultSig~292_combout\ & !\ALU|ALU_ResultSig~131_combout\))) ) ) ) # ( 
-- !\REG|Mux8~10_combout\ & ( \REG|Mux7~10_combout\ & ( (!\ALU|ALU_ResultSig~293_combout\ & (!\ALU|ALU_ResultSig~292_combout\ & ((!\ALU|ALU_ResultSig~131_combout\) # (\ALU|ALU_ResultSig~130_combout\)))) ) ) ) # ( \REG|Mux8~10_combout\ & ( 
-- !\REG|Mux7~10_combout\ & ( (!\ALU|ALU_ResultSig~293_combout\ & (!\ALU|ALU_ResultSig~130_combout\ & !\ALU|ALU_ResultSig~292_combout\)) ) ) ) # ( !\REG|Mux8~10_combout\ & ( !\REG|Mux7~10_combout\ & ( (!\ALU|ALU_ResultSig~293_combout\ & 
-- !\ALU|ALU_ResultSig~292_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000100000001000000010100000001000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~293_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~292_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	datae => \REG|ALT_INV_Mux8~10_combout\,
	dataf => \REG|ALT_INV_Mux7~10_combout\,
	combout => \ALU|ALU_ResultSig~294_combout\);

-- Location: LABCELL_X64_Y17_N6
\ALU|ALU_ResultSig~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~297_combout\ = ( \ALU|ALU_ResultSig~288_combout\ & ( \ALU|ALU_ResultSig~294_combout\ & ( !\ALU|ALU_ResultSig~284_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~288_combout\ & ( \ALU|ALU_ResultSig~294_combout\ & ( 
-- (!\ALU|ALU_ResultSig~284_combout\ & ((!\ALU|ALU_ResultSig~296_combout\) # ((\ALU|ALU_ResultSig~290_combout\) # (\ALU|ALU_ResultSig~291_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~288_combout\ & ( !\ALU|ALU_ResultSig~294_combout\ & ( 
-- !\ALU|ALU_ResultSig~284_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~288_combout\ & ( !\ALU|ALU_ResultSig~294_combout\ & ( !\ALU|ALU_ResultSig~284_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~296_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~291_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~284_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~290_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~288_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~294_combout\,
	combout => \ALU|ALU_ResultSig~297_combout\);

-- Location: LABCELL_X64_Y20_N48
\ALU|ALU_ResultSig~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~313_combout\ = ( \REG|Mux24~9_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux24~4_combout\))) ) ) # ( !\REG|Mux24~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux24~4_combout\ & \ALU|ALU_ResultSig~68_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux24~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	dataf => \REG|ALT_INV_Mux24~9_combout\,
	combout => \ALU|ALU_ResultSig~313_combout\);

-- Location: LABCELL_X64_Y20_N39
\ALU|ALU_ResultSig~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~315_combout\ = ( \ALU|ALU_ResultSig~72_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux22~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux22~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux22~9_combout\,
	datad => \REG|ALT_INV_Mux22~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	combout => \ALU|ALU_ResultSig~315_combout\);

-- Location: LABCELL_X64_Y20_N36
\ALU|ALU_ResultSig~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~316_combout\ = ( \REG|Mux21~9_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux21~4_combout\))) ) ) # ( !\REG|Mux21~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~73_combout\ & \REG|Mux21~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datad => \REG|ALT_INV_Mux21~4_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_ResultSig~316_combout\);

-- Location: LABCELL_X64_Y20_N51
\ALU|ALU_ResultSig~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~314_combout\ = ( \REG|Mux23~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux23~4_combout\))) ) ) # ( !\REG|Mux23~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~70_combout\ & \REG|Mux23~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux23~4_combout\,
	dataf => \REG|ALT_INV_Mux23~9_combout\,
	combout => \ALU|ALU_ResultSig~314_combout\);

-- Location: LABCELL_X64_Y20_N12
\ALU|ALU_ResultSig~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~317_combout\ = ( !\ALU|ALU_ResultSig~316_combout\ & ( !\ALU|ALU_ResultSig~314_combout\ & ( (!\ALU|ALU_ResultSig~313_combout\ & (!\ALU|ALU_ResultSig~315_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux25~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \REG|ALT_INV_Mux25~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~313_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~315_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~316_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~314_combout\,
	combout => \ALU|ALU_ResultSig~317_combout\);

-- Location: LABCELL_X67_Y16_N24
\ALU|ALU_Result[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[6]~24_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( \ALU|Equal73~0_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (\ALU|Equal73~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux25~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux25~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~0_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux25~4_combout\,
	datad => \REG|ALT_INV_Mux25~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_Result[6]~24_combout\);

-- Location: LABCELL_X67_Y16_N15
\ALU|ALU_Result[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[6]~25_combout\ = ( \ALU|Add1~25_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & (!\ALU|ALU_Result[6]~24_combout\ & ((!\ALU|Add0~29_sumout\) # (!\ALU|ALU_Result[3]~5_combout\)))) ) ) # ( !\ALU|Add1~25_sumout\ & ( 
-- (!\ALU|ALU_Result[6]~24_combout\ & ((!\ALU|Add0~29_sumout\) # (!\ALU|ALU_Result[3]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~29_sumout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datad => \ALU|ALT_INV_ALU_Result[6]~24_combout\,
	dataf => \ALU|ALT_INV_Add1~25_sumout\,
	combout => \ALU|ALU_Result[6]~25_combout\);

-- Location: LABCELL_X71_Y15_N48
\ALU|ALU_ResultSig~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~299_combout\ = ( \REG|Mux16~9_combout\ & ( (\ALU|ALU_ResultSig~56_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux16~4_combout\))) ) ) # ( !\REG|Mux16~9_combout\ & ( (\REG|Mux16~4_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~56_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux16~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	dataf => \REG|ALT_INV_Mux16~9_combout\,
	combout => \ALU|ALU_ResultSig~299_combout\);

-- Location: LABCELL_X71_Y11_N21
\ALU|ALU_ResultSig~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~303_combout\ = ( \REG|Mux12~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (!\ALU|ALU_ResultSig~40_combout\ & (\ALU|ALU_ResultSig~49_combout\ & !\ALU|ALU_ResultSig~48_combout\)) ) ) ) # ( \REG|Mux12~4_combout\ 
-- & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (!\ALU|ALU_ResultSig~40_combout\ & (\REG|Mux12~9_combout\ & (\ALU|ALU_ResultSig~49_combout\ & !\ALU|ALU_ResultSig~48_combout\))) ) ) ) # ( !\REG|Mux12~4_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (!\ALU|ALU_ResultSig~40_combout\ & (\REG|Mux12~9_combout\ & (\ALU|ALU_ResultSig~49_combout\ & !\ALU|ALU_ResultSig~48_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	datab => \REG|ALT_INV_Mux12~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datae => \REG|ALT_INV_Mux12~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_ResultSig~303_combout\);

-- Location: MLABCELL_X65_Y13_N36
\ALU|ALU_ResultSig~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~302_combout\ = ( \REG|Mux19~10_combout\ & ( \REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~63_combout\ & ((!\ALU|ALU_ResultSig~61_combout\ & (!\ALU|ALU_ResultSig~62_combout\)) # (\ALU|ALU_ResultSig~61_combout\ & 
-- ((!\REG|Mux20~10_combout\))))) ) ) ) # ( !\REG|Mux19~10_combout\ & ( \REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~63_combout\ & ((!\ALU|ALU_ResultSig~61_combout\) # (!\REG|Mux20~10_combout\))) ) ) ) # ( \REG|Mux19~10_combout\ & ( 
-- !\REG|Mux18~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & (!\ALU|ALU_ResultSig~62_combout\)) # (\ALU|ALU_ResultSig~61_combout\ & ((!\REG|Mux20~10_combout\))) ) ) ) # ( !\REG|Mux19~10_combout\ & ( !\REG|Mux18~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~61_combout\) # (!\REG|Mux20~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100101110111000100011110000110000001011000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datad => \REG|ALT_INV_Mux20~10_combout\,
	datae => \REG|ALT_INV_Mux19~10_combout\,
	dataf => \REG|ALT_INV_Mux18~10_combout\,
	combout => \ALU|ALU_ResultSig~302_combout\);

-- Location: MLABCELL_X65_Y13_N6
\ALU|ALU_ResultSig~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~298_combout\ = ( \REG|Mux17~9_combout\ & ( (\ALU|ALU_ResultSig~54_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux17~4_combout\))) ) ) # ( !\REG|Mux17~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~54_combout\ & \REG|Mux17~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	datad => \REG|ALT_INV_Mux17~4_combout\,
	dataf => \REG|ALT_INV_Mux17~9_combout\,
	combout => \ALU|ALU_ResultSig~298_combout\);

-- Location: MLABCELL_X65_Y15_N45
\ALU|ALU_ResultSig~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~304_combout\ = ( \ALU|ALU_ResultSig~58_combout\ & ( \REG|Mux15~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux15~9_combout\) ) ) ) # ( \ALU|ALU_ResultSig~58_combout\ & ( !\REG|Mux15~4_combout\ & ( 
-- (\REG|Mux15~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux15~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~58_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~304_combout\);

-- Location: MLABCELL_X72_Y15_N39
\ALU|ALU_ResultSig~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~310_combout\ = ( !\ALU|ALU_ResultSig~300_combout\ & ( (\ALU|ALU_ResultSig~309_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux13~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux13~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux13~4_combout\,
	datac => \REG|ALT_INV_Mux13~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~309_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~300_combout\,
	combout => \ALU|ALU_ResultSig~310_combout\);

-- Location: LABCELL_X70_Y15_N33
\ALU|ALU_ResultSig~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~305_combout\ = ( \ALU|Equal68~7_combout\ & ( (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~305_combout\);

-- Location: LABCELL_X68_Y15_N12
\ALU|ALU_ResultSig~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~306_combout\ = ( !\ALU|ALU_ResultSig~305_combout\ & ( \ALU|ALU_ResultSig~43_combout\ & ( (!\ALU|ALU_ResultSig~300_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux9~9_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux9~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~300_combout\,
	datad => \REG|ALT_INV_Mux9~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~305_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~43_combout\,
	combout => \ALU|ALU_ResultSig~306_combout\);

-- Location: LABCELL_X68_Y14_N24
\ALU|ALU_ResultSig~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~308_combout\ = ( !\ALU|ALU_ResultSig~307_combout\ & ( \REG|Mux11~4_combout\ & ( (!\ALU|ALU_ResultSig~300_combout\ & (\ALU|ALU_ResultSig~50_combout\ & ((\REG|Mux11~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) 
-- ) ) ) # ( !\ALU|ALU_ResultSig~307_combout\ & ( !\REG|Mux11~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~300_combout\ & (\REG|Mux11~9_combout\ & \ALU|ALU_ResultSig~50_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000010011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~300_combout\,
	datac => \REG|ALT_INV_Mux11~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~307_combout\,
	dataf => \REG|ALT_INV_Mux11~4_combout\,
	combout => \ALU|ALU_ResultSig~308_combout\);

-- Location: LABCELL_X68_Y15_N0
\ALU|ALU_ResultSig~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~311_combout\ = ( !\ALU|ALU_ResultSig~308_combout\ & ( \REG|Mux14~10_combout\ & ( (!\ALU|ALU_ResultSig~304_combout\ & (!\ALU|ALU_ResultSig~60_combout\ & (!\ALU|ALU_ResultSig~310_combout\ & !\ALU|ALU_ResultSig~306_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~308_combout\ & ( !\REG|Mux14~10_combout\ & ( (!\ALU|ALU_ResultSig~304_combout\ & (!\ALU|ALU_ResultSig~310_combout\ & !\ALU|ALU_ResultSig~306_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~304_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~310_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~306_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~308_combout\,
	dataf => \REG|ALT_INV_Mux14~10_combout\,
	combout => \ALU|ALU_ResultSig~311_combout\);

-- Location: MLABCELL_X65_Y13_N9
\ALU|ALU_ResultSig~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~301_combout\ = ( \REG|Mux10~9_combout\ & ( (!\ALU|ALU_ResultSig~300_combout\ & (\ALU|ALU_ResultSig~149_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux10~4_combout\)))) ) ) # ( !\REG|Mux10~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~300_combout\ & (\REG|Mux10~4_combout\ & \ALU|ALU_ResultSig~149_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000100011000000000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~300_combout\,
	datac => \REG|ALT_INV_Mux10~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~149_combout\,
	dataf => \REG|ALT_INV_Mux10~9_combout\,
	combout => \ALU|ALU_ResultSig~301_combout\);

-- Location: MLABCELL_X65_Y13_N30
\ALU|ALU_ResultSig~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~312_combout\ = ( \ALU|ALU_ResultSig~311_combout\ & ( !\ALU|ALU_ResultSig~301_combout\ & ( (!\ALU|ALU_ResultSig~299_combout\ & (!\ALU|ALU_ResultSig~303_combout\ & (\ALU|ALU_ResultSig~302_combout\ & !\ALU|ALU_ResultSig~298_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~299_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~303_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~302_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~298_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~311_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~301_combout\,
	combout => \ALU|ALU_ResultSig~312_combout\);

-- Location: LABCELL_X64_Y17_N21
\ALU|ALU_Result[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[6]~26_combout\ = ( \ALU|ALU_Result[6]~25_combout\ & ( \ALU|ALU_ResultSig~312_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~317_combout\) # ((!\ALU|ALU_ResultSig~53_combout\ & \ALU|ALU_ResultSig~297_combout\)))) ) ) ) 
-- # ( !\ALU|ALU_Result[6]~25_combout\ & ( \ALU|ALU_ResultSig~312_combout\ ) ) # ( \ALU|ALU_Result[6]~25_combout\ & ( !\ALU|ALU_ResultSig~312_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~53_combout\) # 
-- (!\ALU|ALU_ResultSig~317_combout\))) ) ) ) # ( !\ALU|ALU_Result[6]~25_combout\ & ( !\ALU|ALU_ResultSig~312_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100110010001011111111111111110011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~297_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~317_combout\,
	datae => \ALU|ALT_INV_ALU_Result[6]~25_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~312_combout\,
	combout => \ALU|ALU_Result[6]~26_combout\);

-- Location: FF_X65_Y21_N1
\REG|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][6]~q\);

-- Location: FF_X64_Y18_N11
\REG|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][6]~q\);

-- Location: FF_X64_Y18_N53
\REG|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][6]~q\);

-- Location: FF_X64_Y18_N32
\REG|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][6]~q\);

-- Location: LABCELL_X64_Y18_N48
\REG|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][6]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][6]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][6]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][6]~q\,
	datab => \REG|ALT_INV_registers[12][6]~q\,
	datac => \REG|ALT_INV_registers[15][6]~q\,
	datad => \REG|ALT_INV_registers[13][6]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux25~6_combout\);

-- Location: FF_X64_Y19_N50
\REG|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][6]~q\);

-- Location: FF_X64_Y19_N28
\REG|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][6]~q\);

-- Location: FF_X64_Y19_N4
\REG|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][6]~q\);

-- Location: FF_X64_Y17_N20
\REG|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][6]~q\);

-- Location: LABCELL_X64_Y19_N51
\REG|Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][6]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][6]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][6]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][6]~q\,
	datab => \REG|ALT_INV_registers[0][6]~q\,
	datac => \REG|ALT_INV_registers[1][6]~q\,
	datad => \REG|ALT_INV_registers[3][6]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux25~8_combout\);

-- Location: FF_X65_Y16_N50
\REG|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][6]~q\);

-- Location: FF_X65_Y16_N47
\REG|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][6]~q\);

-- Location: FF_X65_Y16_N29
\REG|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][6]~q\);

-- Location: FF_X65_Y21_N7
\REG|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][6]~q\);

-- Location: MLABCELL_X65_Y16_N51
\REG|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][6]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][6]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][6]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][6]~q\,
	datab => \REG|ALT_INV_registers[5][6]~q\,
	datac => \REG|ALT_INV_registers[4][6]~q\,
	datad => \REG|ALT_INV_registers[6][6]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux25~7_combout\);

-- Location: MLABCELL_X65_Y18_N54
\REG|registers[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][6]~feeder_combout\ = ( \ALU|ALU_Result[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[6]~26_combout\,
	combout => \REG|registers[8][6]~feeder_combout\);

-- Location: FF_X65_Y18_N55
\REG|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][6]~q\);

-- Location: LABCELL_X64_Y14_N0
\REG|registers[11][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[11][6]~feeder_combout\ = ( \ALU|ALU_Result[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[6]~26_combout\,
	combout => \REG|registers[11][6]~feeder_combout\);

-- Location: FF_X64_Y14_N2
\REG|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[11][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][6]~q\);

-- Location: MLABCELL_X65_Y18_N12
\REG|registers[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][6]~feeder_combout\ = ( \ALU|ALU_Result[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[6]~26_combout\,
	combout => \REG|registers[9][6]~feeder_combout\);

-- Location: FF_X65_Y18_N13
\REG|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][6]~q\);

-- Location: FF_X65_Y21_N55
\REG|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[6]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][6]~q\);

-- Location: LABCELL_X64_Y14_N15
\REG|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~5_combout\ = ( \REG|registers[9][6]~q\ & ( \REG|registers[10][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|registers[8][6]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|registers[11][6]~q\)))) ) ) ) # ( !\REG|registers[9][6]~q\ & ( \REG|registers[10][6]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|registers[8][6]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[11][6]~q\)))) ) ) ) # ( \REG|registers[9][6]~q\ & ( !\REG|registers[10][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[8][6]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # ((\REG|registers[11][6]~q\)))) ) ) ) # ( 
-- !\REG|registers[9][6]~q\ & ( !\REG|registers[10][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[8][6]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[11][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_registers[8][6]~q\,
	datad => \REG|ALT_INV_registers[11][6]~q\,
	datae => \REG|ALT_INV_registers[9][6]~q\,
	dataf => \REG|ALT_INV_registers[10][6]~q\,
	combout => \REG|Mux25~5_combout\);

-- Location: LABCELL_X64_Y18_N9
\REG|Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~9_combout\ = ( \REG|Mux25~7_combout\ & ( \REG|Mux25~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux25~8_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\REG|Mux25~6_combout\))) ) ) ) # ( !\REG|Mux25~7_combout\ & ( \REG|Mux25~5_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux25~8_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux25~6_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( \REG|Mux25~7_combout\ & ( !\REG|Mux25~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- \REG|Mux25~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\REG|Mux25~6_combout\))) ) ) ) # ( !\REG|Mux25~7_combout\ & ( !\REG|Mux25~5_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & \REG|Mux25~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux25~6_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux25~6_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_Mux25~8_combout\,
	datae => \REG|ALT_INV_Mux25~7_combout\,
	dataf => \REG|ALT_INV_Mux25~5_combout\,
	combout => \REG|Mux25~9_combout\);

-- Location: LABCELL_X61_Y18_N18
\REG|Mux25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux25~10_combout\ = ( \REG|Mux25~9_combout\ & ( \REG|Mux25~4_combout\ ) ) # ( !\REG|Mux25~9_combout\ & ( \REG|Mux25~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REG|Mux25~9_combout\ & ( !\REG|Mux25~4_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux25~9_combout\,
	dataf => \REG|ALT_INV_Mux25~4_combout\,
	combout => \REG|Mux25~10_combout\);

-- Location: LABCELL_X62_Y13_N12
\ALU|ALU_ResultSig~421\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~421_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \REG|Mux21~9_combout\ & ( (!\ALU|Equal73~3_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux21~4_combout\))) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \REG|Mux21~9_combout\ & ( (!\REG|Mux21~4_combout\ & (\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\REG|Mux21~9_combout\ & ( (\REG|Mux21~4_combout\ & (!\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\REG|Mux21~9_combout\ & ( (\ALU|Equal73~3_combout\ & ((!\REG|Mux21~4_combout\) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000000000011000000000000000011001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux21~4_combout\,
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_ResultSig~421_combout\);

-- Location: LABCELL_X62_Y12_N36
\ALU|ALU_ResultSig~422\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~422_combout\ = ( \REG|Mux15~10_combout\ & ( \ALU|ALU_ResultSig~421_combout\ & ( (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~420_combout\)) # (\ALU|Equal73~4_combout\ & ((\REG|Mux25~10_combout\))) ) ) ) # ( !\REG|Mux15~10_combout\ & 
-- ( \ALU|ALU_ResultSig~421_combout\ & ( (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~1_combout\ & (!\ALU|ALU_ResultSig~420_combout\))) # (\ALU|Equal73~4_combout\ & (((\REG|Mux25~10_combout\)))) ) ) ) # ( \REG|Mux15~10_combout\ & ( 
-- !\ALU|ALU_ResultSig~421_combout\ & ( (!\ALU|Equal73~4_combout\ & (\ALU|ALU_ResultSig~1_combout\ & (!\ALU|ALU_ResultSig~420_combout\))) # (\ALU|Equal73~4_combout\ & (((\REG|Mux25~10_combout\)))) ) ) ) # ( !\REG|Mux15~10_combout\ & ( 
-- !\ALU|ALU_ResultSig~421_combout\ & ( (\ALU|Equal73~4_combout\ & \REG|Mux25~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001000000111010110000000110101011010000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~420_combout\,
	datad => \REG|ALT_INV_Mux25~10_combout\,
	datae => \REG|ALT_INV_Mux15~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~421_combout\,
	combout => \ALU|ALU_ResultSig~422_combout\);

-- Location: LABCELL_X61_Y13_N0
\ALU|ALU_ResultSig~427\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~427_combout\ = ( \ALU|ALU_ResultSig~41_combout\ & ( \REG|Mux6~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux6~4_combout\) ) ) ) # ( \ALU|ALU_ResultSig~41_combout\ & ( !\REG|Mux6~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux6~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux6~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~41_combout\,
	dataf => \REG|ALT_INV_Mux6~9_combout\,
	combout => \ALU|ALU_ResultSig~427_combout\);

-- Location: LABCELL_X64_Y15_N15
\ALU|ALU_ResultSig~425\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~425_combout\ = ( \REG|Mux8~4_combout\ & ( (!\ALU|ALU_ResultSig~48_combout\ & (\ALU|ALU_ResultSig~49_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~48_combout\ & (\ALU|ALU_ResultSig~49_combout\ & \REG|Mux8~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datad => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~425_combout\);

-- Location: LABCELL_X61_Y12_N57
\ALU|ALU_ResultSig~426\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~426_combout\ = ( \REG|Mux7~9_combout\ & ( \REG|Mux7~4_combout\ & ( \ALU|ALU_ResultSig~50_combout\ ) ) ) # ( !\REG|Mux7~9_combout\ & ( \REG|Mux7~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~50_combout\) ) ) ) # ( \REG|Mux7~9_combout\ & ( !\REG|Mux7~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~50_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datae => \REG|ALT_INV_Mux7~9_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~426_combout\);

-- Location: LABCELL_X62_Y12_N24
\ALU|ALU_ResultSig~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~424_combout\ = ( \REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( \ALU|ALU_ResultSig~48_combout\ ) ) ) # ( !\REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~48_combout\) ) ) ) # ( \REG|Mux9~4_combout\ & ( !\REG|Mux9~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~48_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datae => \REG|ALT_INV_Mux9~4_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~424_combout\);

-- Location: LABCELL_X62_Y12_N48
\ALU|ALU_ResultSig~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~428_combout\ = ( !\ALU|ALU_ResultSig~426_combout\ & ( !\ALU|ALU_ResultSig~424_combout\ & ( (!\ALU|ALU_ResultSig~427_combout\ & (!\ALU|ALU_ResultSig~425_combout\ & ((!\ALU|ALU_ResultSig~47_combout\) # (!\REG|Mux3~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~47_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~427_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~425_combout\,
	datad => \REG|ALT_INV_Mux3~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~426_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~424_combout\,
	combout => \ALU|ALU_ResultSig~428_combout\);

-- Location: LABCELL_X62_Y12_N54
\ALU|ALU_ResultSig~433\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~433_combout\ = ( \ALU|ALU_ResultSig~422_combout\ & ( \ALU|ALU_ResultSig~428_combout\ & ( (\ALU|ALU_ResultSig~432_combout\ & ((!\ALU|ALU_ResultSig~423_combout\) # ((!\ALU|ALU_ResultSig~431_combout\) # (\ALU|ALU_ResultSig~419_combout\)))) 
-- ) ) ) # ( !\ALU|ALU_ResultSig~422_combout\ & ( \ALU|ALU_ResultSig~428_combout\ & ( (\ALU|ALU_ResultSig~432_combout\ & ((!\ALU|ALU_ResultSig~431_combout\) # (\ALU|ALU_ResultSig~419_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~422_combout\ & ( 
-- !\ALU|ALU_ResultSig~428_combout\ & ( \ALU|ALU_ResultSig~432_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~422_combout\ & ( !\ALU|ALU_ResultSig~428_combout\ & ( \ALU|ALU_ResultSig~432_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010101010101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~432_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~423_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~431_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~419_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~422_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~428_combout\,
	combout => \ALU|ALU_ResultSig~433_combout\);

-- Location: MLABCELL_X65_Y17_N39
\ALU|ALU_Result[10]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[10]~36_combout\ = ( \REG|Mux21~9_combout\ & ( (\ALU|Equal73~0_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # ((\REG|Mux21~4_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10))))) ) ) # ( 
-- !\REG|Mux21~9_combout\ & ( (\ALU|Equal73~0_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux21~4_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010101000001010001010101000101010101010100010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~0_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \REG|ALT_INV_Mux21~4_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_Result[10]~36_combout\);

-- Location: LABCELL_X66_Y16_N51
\ALU|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~45_sumout\ = SUM(( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux21~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux21~4_combout\)) ) + ( \ALU|Add0~42\ ))
-- \ALU|Add0~46\ = CARRY(( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux21~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux21~4_combout\)) ) + ( \ALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001110010000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux21~4_combout\,
	datac => \REG|ALT_INV_Mux21~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	cin => \ALU|Add0~42\,
	sumout => \ALU|Add0~45_sumout\,
	cout => \ALU|Add0~46\);

-- Location: LABCELL_X67_Y15_N30
\ALU|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~41_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux21~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux21~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) ) + ( \ALU|Add1~38\ ))
-- \ALU|Add1~42\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux21~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux21~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) 
-- ) + ( \ALU|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux21~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \REG|ALT_INV_Mux21~9_combout\,
	cin => \ALU|Add1~38\,
	sumout => \ALU|Add1~41_sumout\,
	cout => \ALU|Add1~42\);

-- Location: LABCELL_X67_Y15_N18
\ALU|ALU_Result[10]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[10]~37_combout\ = ( \ALU|Add0~45_sumout\ & ( \ALU|Add1~41_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & (!\ALU|ALU_Result[10]~36_combout\ & !\ALU|ALU_Result[3]~5_combout\)) ) ) ) # ( !\ALU|Add0~45_sumout\ & ( \ALU|Add1~41_sumout\ & ( 
-- (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[10]~36_combout\) ) ) ) # ( \ALU|Add0~45_sumout\ & ( !\ALU|Add1~41_sumout\ & ( (!\ALU|ALU_Result[10]~36_combout\ & !\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( !\ALU|Add0~45_sumout\ & ( !\ALU|Add1~41_sumout\ 
-- & ( !\ALU|ALU_Result[10]~36_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100000000000010100000101000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[10]~36_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datae => \ALU|ALT_INV_Add0~45_sumout\,
	dataf => \ALU|ALT_INV_Add1~41_sumout\,
	combout => \ALU|ALU_Result[10]~37_combout\);

-- Location: LABCELL_X62_Y15_N15
\ALU|ALU_Result[10]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[10]~38_combout\ = ( \ALU|ALU_ResultSig~433_combout\ & ( \ALU|ALU_Result[10]~37_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (\REG|Mux21~10_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~433_combout\ & ( 
-- \ALU|ALU_Result[10]~37_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~66_combout\ & ((!\ALU|ALU_ResultSig~443_combout\))) # (\ALU|ALU_ResultSig~66_combout\ & (\REG|Mux21~10_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~433_combout\ & ( 
-- !\ALU|ALU_Result[10]~37_combout\ ) ) # ( !\ALU|ALU_ResultSig~433_combout\ & ( !\ALU|ALU_Result[10]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001011000000010000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \REG|ALT_INV_Mux21~10_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~443_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~433_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[10]~37_combout\,
	combout => \ALU|ALU_Result[10]~38_combout\);

-- Location: FF_X61_Y17_N23
\REG|registers[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][10]~q\);

-- Location: FF_X61_Y16_N44
\REG|registers[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][10]~q\);

-- Location: FF_X60_Y17_N52
\REG|registers[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][10]~q\);

-- Location: LABCELL_X62_Y15_N51
\REG|registers[23][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][10]~feeder_combout\ = ( \ALU|ALU_Result[10]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[10]~38_combout\,
	combout => \REG|registers[23][10]~feeder_combout\);

-- Location: FF_X62_Y15_N53
\REG|registers[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][10]~q\);

-- Location: LABCELL_X61_Y16_N45
\REG|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][10]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][10]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][10]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[27][10]~q\,
	datab => \REG|ALT_INV_registers[31][10]~q\,
	datac => \REG|ALT_INV_registers[19][10]~q\,
	datad => \REG|ALT_INV_registers[23][10]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux21~3_combout\);

-- Location: FF_X59_Y16_N28
\REG|registers[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][10]~q\);

-- Location: FF_X61_Y16_N8
\REG|registers[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][10]~q\);

-- Location: MLABCELL_X59_Y15_N33
\REG|registers[21][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[21][10]~feeder_combout\ = ( \ALU|ALU_Result[10]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[10]~38_combout\,
	combout => \REG|registers[21][10]~feeder_combout\);

-- Location: FF_X59_Y15_N35
\REG|registers[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[21][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][10]~q\);

-- Location: MLABCELL_X59_Y15_N24
\REG|registers[17][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[17][10]~feeder_combout\ = ( \ALU|ALU_Result[10]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[10]~38_combout\,
	combout => \REG|registers[17][10]~feeder_combout\);

-- Location: FF_X59_Y15_N25
\REG|registers[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[17][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][10]~q\);

-- Location: LABCELL_X61_Y16_N9
\REG|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][10]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][10]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][10]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[25][10]~q\,
	datab => \REG|ALT_INV_registers[29][10]~q\,
	datac => \REG|ALT_INV_registers[21][10]~q\,
	datad => \REG|ALT_INV_registers[17][10]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux21~1_combout\);

-- Location: FF_X57_Y16_N58
\REG|registers[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][10]~q\);

-- Location: FF_X61_Y16_N41
\REG|registers[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][10]~q\);

-- Location: FF_X57_Y16_N50
\REG|registers[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][10]~q\);

-- Location: LABCELL_X60_Y16_N21
\REG|registers[22][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][10]~feeder_combout\ = ( \ALU|ALU_Result[10]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[10]~38_combout\,
	combout => \REG|registers[22][10]~feeder_combout\);

-- Location: FF_X60_Y16_N23
\REG|registers[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][10]~q\);

-- Location: LABCELL_X61_Y16_N27
\REG|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][10]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][10]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][10]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][10]~q\,
	datab => \REG|ALT_INV_registers[30][10]~q\,
	datac => \REG|ALT_INV_registers[18][10]~q\,
	datad => \REG|ALT_INV_registers[22][10]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux21~2_combout\);

-- Location: FF_X62_Y12_N2
\REG|registers[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][10]~q\);

-- Location: FF_X62_Y12_N14
\REG|registers[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][10]~q\);

-- Location: FF_X62_Y15_N56
\REG|registers[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][10]~q\);

-- Location: FF_X62_Y12_N11
\REG|registers[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[10]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][10]~q\);

-- Location: LABCELL_X62_Y12_N15
\REG|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][10]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][10]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][10]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][10]~q\,
	datab => \REG|ALT_INV_registers[28][10]~q\,
	datac => \REG|ALT_INV_registers[20][10]~q\,
	datad => \REG|ALT_INV_registers[16][10]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux21~0_combout\);

-- Location: LABCELL_X61_Y16_N48
\REG|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux21~4_combout\ = ( \REG|Mux21~2_combout\ & ( \REG|Mux21~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux21~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux21~3_combout\))) ) ) ) # ( !\REG|Mux21~2_combout\ & ( \REG|Mux21~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux21~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux21~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( 
-- \REG|Mux21~2_combout\ & ( !\REG|Mux21~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|Mux21~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) 
-- & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux21~3_combout\))) ) ) ) # ( !\REG|Mux21~2_combout\ & ( !\REG|Mux21~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux21~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux21~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_Mux21~3_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_Mux21~1_combout\,
	datae => \REG|ALT_INV_Mux21~2_combout\,
	dataf => \REG|ALT_INV_Mux21~0_combout\,
	combout => \REG|Mux21~4_combout\);

-- Location: LABCELL_X67_Y15_N33
\ALU|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~45_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux20~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux20~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(11) ) + ( \ALU|Add1~42\ ))
-- \ALU|Add1~46\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux20~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux20~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(11) 
-- ) + ( \ALU|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux20~4_combout\,
	datad => \REG|ALT_INV_Mux20~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	cin => \ALU|Add1~42\,
	sumout => \ALU|Add1~45_sumout\,
	cout => \ALU|Add1~46\);

-- Location: LABCELL_X66_Y16_N54
\ALU|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~49_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux20~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux20~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(11) ) + ( \ALU|Add0~46\ ))
-- \ALU|Add0~50\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux20~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux20~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(11) ) + ( \ALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux20~4_combout\,
	datad => \REG|ALT_INV_Mux20~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	cin => \ALU|Add0~46\,
	sumout => \ALU|Add0~49_sumout\,
	cout => \ALU|Add0~50\);

-- Location: LABCELL_X67_Y15_N6
\ALU|ALU_Result[11]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[11]~40_combout\ = ( \ALU|Add1~45_sumout\ & ( \ALU|Add0~49_sumout\ & ( (!\ALU|ALU_Result[11]~39_combout\ & (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[3]~5_combout\)) ) ) ) # ( !\ALU|Add1~45_sumout\ & ( \ALU|Add0~49_sumout\ & ( 
-- (!\ALU|ALU_Result[11]~39_combout\ & !\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( \ALU|Add1~45_sumout\ & ( !\ALU|Add0~49_sumout\ & ( (!\ALU|ALU_Result[11]~39_combout\ & !\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( !\ALU|Add1~45_sumout\ & ( !\ALU|Add0~49_sumout\ 
-- & ( !\ALU|ALU_Result[11]~39_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000001010000010101010000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[11]~39_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datae => \ALU|ALT_INV_Add1~45_sumout\,
	dataf => \ALU|ALT_INV_Add0~49_sumout\,
	combout => \ALU|ALU_Result[11]~40_combout\);

-- Location: LABCELL_X67_Y9_N6
\ALU|ALU_ResultSig~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~444_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux1~9_combout\ & ( (!\ALU|ALU_ResultSig~260_combout\ & (\REG|Mux1~4_combout\ & \ALU|ALU_ResultSig~21_combout\)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux1~9_combout\ & ( (!\ALU|ALU_ResultSig~260_combout\ & \ALU|ALU_ResultSig~21_combout\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux1~9_combout\ & ( 
-- (!\ALU|ALU_ResultSig~260_combout\ & (\REG|Mux1~4_combout\ & \ALU|ALU_ResultSig~21_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000001010000010100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~260_combout\,
	datab => \REG|ALT_INV_Mux1~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~444_combout\);

-- Location: LABCELL_X67_Y9_N51
\ALU|ALU_ResultSig~445\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~445_combout\ = ( \ALU|Equal68~4_combout\ & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ((\ALU|Equal68~3_combout\))))) ) ) # ( !\ALU|Equal68~4_combout\ & ( (\ALU|Equal73~2_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ALU|Equal68~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101000000010100010100000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal68~3_combout\,
	dataf => \ALU|ALT_INV_Equal68~4_combout\,
	combout => \ALU|ALU_ResultSig~445_combout\);

-- Location: LABCELL_X67_Y9_N33
\ALU|ALU_ResultSig~446\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~446_combout\ = ( \ALU|ALU_ResultSig~130_combout\ & ( (!\ALU|ALU_ResultSig~445_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux3~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux3~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000001010100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~445_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux3~9_combout\,
	datad => \REG|ALT_INV_Mux3~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	combout => \ALU|ALU_ResultSig~446_combout\);

-- Location: LABCELL_X67_Y9_N39
\ALU|ALU_ResultSig~450\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~450_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux0~9_combout\ & ( (!\ALU|ALU_ResultSig~260_combout\ & (\ALU|ALU_ResultSig~23_combout\ & \REG|Mux0~4_combout\)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux0~9_combout\ & ( (!\ALU|ALU_ResultSig~260_combout\ & \ALU|ALU_ResultSig~23_combout\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux0~9_combout\ & ( 
-- (!\ALU|ALU_ResultSig~260_combout\ & (\ALU|ALU_ResultSig~23_combout\ & \REG|Mux0~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000001010000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~260_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	datad => \REG|ALT_INV_Mux0~4_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux0~9_combout\,
	combout => \ALU|ALU_ResultSig~450_combout\);

-- Location: LABCELL_X67_Y9_N0
\ALU|ALU_ResultSig~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~448_combout\ = ( \REG|Mux4~9_combout\ & ( !\ALU|ALU_ResultSig~135_combout\ & ( (\ALU|ALU_ResultSig~129_combout\ & (!\ALU|ALU_ResultSig~50_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux4~4_combout\)))) 
-- ) ) ) # ( !\REG|Mux4~9_combout\ & ( !\ALU|ALU_ResultSig~135_combout\ & ( (\ALU|ALU_ResultSig~129_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~50_combout\ & \REG|Mux4~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datad => \REG|ALT_INV_Mux4~4_combout\,
	datae => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	combout => \ALU|ALU_ResultSig~448_combout\);

-- Location: LABCELL_X67_Y9_N30
\ALU|ALU_ResultSig~447\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~447_combout\ = ( \REG|Mux2~4_combout\ & ( (!\ALU|ALU_ResultSig~445_combout\ & (\ALU|ALU_ResultSig~131_combout\ & ((\REG|Mux2~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux2~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~445_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~9_combout\ & \ALU|ALU_ResultSig~131_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~445_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux2~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~447_combout\);

-- Location: LABCELL_X67_Y9_N54
\ALU|ALU_ResultSig~449\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~449_combout\ = ( \REG|Mux5~10_combout\ & ( \REG|Mux6~10_combout\ & ( (!\ALU|ALU_ResultSig~50_combout\ & (!\ALU|ALU_ResultSig~135_combout\ & (!\ALU|ALU_ResultSig~448_combout\ & !\ALU|ALU_ResultSig~447_combout\))) ) ) ) # ( 
-- !\REG|Mux5~10_combout\ & ( \REG|Mux6~10_combout\ & ( (!\ALU|ALU_ResultSig~50_combout\ & (!\ALU|ALU_ResultSig~448_combout\ & !\ALU|ALU_ResultSig~447_combout\)) ) ) ) # ( \REG|Mux5~10_combout\ & ( !\REG|Mux6~10_combout\ & ( (!\ALU|ALU_ResultSig~448_combout\ 
-- & (!\ALU|ALU_ResultSig~447_combout\ & ((!\ALU|ALU_ResultSig~135_combout\) # (\ALU|ALU_ResultSig~50_combout\)))) ) ) ) # ( !\REG|Mux5~10_combout\ & ( !\REG|Mux6~10_combout\ & ( (!\ALU|ALU_ResultSig~448_combout\ & !\ALU|ALU_ResultSig~447_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110100000000000010100000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~448_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~447_combout\,
	datae => \REG|ALT_INV_Mux5~10_combout\,
	dataf => \REG|ALT_INV_Mux6~10_combout\,
	combout => \ALU|ALU_ResultSig~449_combout\);

-- Location: LABCELL_X70_Y17_N57
\ALU|ALU_ResultSig~451\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~451_combout\ = ( \REG|Mux20~4_combout\ & ( \REG|Mux20~9_combout\ & ( (!\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(11)) ) ) ) # ( !\REG|Mux20~4_combout\ & ( \REG|Mux20~9_combout\ & ( 
-- (!\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(11))) # (\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(11))) ) ) ) # ( \REG|Mux20~4_combout\ & ( !\REG|Mux20~9_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(11))) # (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(11))) ) ) ) # ( !\REG|Mux20~4_combout\ & ( 
-- !\REG|Mux20~9_combout\ & ( (\ALU|Equal73~3_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010001000010001000010001100010000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~3_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datae => \REG|ALT_INV_Mux20~4_combout\,
	dataf => \REG|ALT_INV_Mux20~9_combout\,
	combout => \ALU|ALU_ResultSig~451_combout\);

-- Location: LABCELL_X68_Y13_N6
\ALU|ALU_ResultSig~681\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~681_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ALU_ResultSig~681_combout\);

-- Location: LABCELL_X68_Y13_N54
\ALU|ALU_ResultSig~453\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~453_combout\ = ( \REG|Mux14~10_combout\ & ( \REG|Mux24~10_combout\ & ( (!\ALU|ALU_ResultSig~681_combout\ & (((\ALU|ALU_ResultSig~451_combout\) # (\ALU|Equal73~4_combout\)) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( 
-- !\REG|Mux14~10_combout\ & ( \REG|Mux24~10_combout\ & ( (!\ALU|ALU_ResultSig~681_combout\ & (((!\ALU|ALU_ResultSig~1_combout\ & \ALU|ALU_ResultSig~451_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( \REG|Mux14~10_combout\ & ( !\REG|Mux24~10_combout\ & ( 
-- (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~681_combout\ & ((\ALU|ALU_ResultSig~451_combout\) # (\ALU|ALU_ResultSig~1_combout\)))) ) ) ) # ( !\REG|Mux14~10_combout\ & ( !\REG|Mux24~10_combout\ & ( (!\ALU|ALU_ResultSig~1_combout\ & 
-- (!\ALU|Equal73~4_combout\ & (\ALU|ALU_ResultSig~451_combout\ & !\ALU|ALU_ResultSig~681_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000010011000000000000111011000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datab => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~451_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~681_combout\,
	datae => \REG|ALT_INV_Mux14~10_combout\,
	dataf => \REG|ALT_INV_Mux24~10_combout\,
	combout => \ALU|ALU_ResultSig~453_combout\);

-- Location: LABCELL_X67_Y9_N42
\ALU|ALU_ResultSig~454\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~454_combout\ = ( \ALU|ALU_ResultSig~449_combout\ & ( \ALU|ALU_ResultSig~453_combout\ & ( \ALU|ALU_ResultSig~202_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~449_combout\ & ( \ALU|ALU_ResultSig~453_combout\ & ( \ALU|ALU_ResultSig~202_combout\ 
-- ) ) ) # ( \ALU|ALU_ResultSig~449_combout\ & ( !\ALU|ALU_ResultSig~453_combout\ & ( (\ALU|ALU_ResultSig~202_combout\ & (((\ALU|ALU_ResultSig~450_combout\) # (\ALU|ALU_ResultSig~446_combout\)) # (\ALU|ALU_ResultSig~444_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~449_combout\ & ( !\ALU|ALU_ResultSig~453_combout\ & ( \ALU|ALU_ResultSig~202_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~202_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~444_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~446_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~450_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~449_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~453_combout\,
	combout => \ALU|ALU_ResultSig~454_combout\);

-- Location: LABCELL_X73_Y17_N6
\ALU|ALU_Result[11]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[11]~41_combout\ = ( \ALU|ALU_Result[11]~40_combout\ & ( \ALU|ALU_ResultSig~454_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~464_combout\) # (\ALU|ALU_ResultSig~229_combout\))) ) ) ) # ( 
-- !\ALU|ALU_Result[11]~40_combout\ & ( \ALU|ALU_ResultSig~454_combout\ ) ) # ( \ALU|ALU_Result[11]~40_combout\ & ( !\ALU|ALU_ResultSig~454_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~464_combout\) # ((\ALU|ALU_ResultSig~229_combout\ 
-- & !\ALU|ALU_ResultSig~459_combout\)))) ) ) ) # ( !\ALU|ALU_Result[11]~40_combout\ & ( !\ALU|ALU_ResultSig~454_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100010011000011111111111111110011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~229_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~464_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~459_combout\,
	datae => \ALU|ALT_INV_ALU_Result[11]~40_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~454_combout\,
	combout => \ALU|ALU_Result[11]~41_combout\);

-- Location: FF_X72_Y17_N14
\REG|registers[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][11]~q\);

-- Location: FF_X72_Y17_N44
\REG|registers[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][11]~q\);

-- Location: FF_X71_Y17_N14
\REG|registers[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][11]~q\);

-- Location: FF_X72_Y18_N4
\REG|registers[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][11]~q\);

-- Location: LABCELL_X71_Y17_N15
\REG|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][11]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][11]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][11]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][11]~q\,
	datab => \REG|ALT_INV_registers[20][11]~q\,
	datac => \REG|ALT_INV_registers[28][11]~q\,
	datad => \REG|ALT_INV_registers[16][11]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux20~0_combout\);

-- Location: FF_X71_Y17_N50
\REG|registers[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][11]~q\);

-- Location: FF_X73_Y19_N16
\REG|registers[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][11]~q\);

-- Location: FF_X72_Y15_N44
\REG|registers[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][11]~q\);

-- Location: FF_X72_Y15_N37
\REG|registers[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][11]~q\);

-- Location: LABCELL_X71_Y17_N51
\REG|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][11]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][11]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][11]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][11]~q\,
	datab => \REG|ALT_INV_registers[25][11]~q\,
	datac => \REG|ALT_INV_registers[21][11]~q\,
	datad => \REG|ALT_INV_registers[17][11]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux20~1_combout\);

-- Location: FF_X74_Y16_N56
\REG|registers[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][11]~q\);

-- Location: FF_X74_Y16_N14
\REG|registers[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][11]~q\);

-- Location: FF_X74_Y16_N2
\REG|registers[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][11]~q\);

-- Location: LABCELL_X74_Y18_N36
\REG|registers[18][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][11]~feeder_combout\ = ( \ALU|ALU_Result[11]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[11]~41_combout\,
	combout => \REG|registers[18][11]~feeder_combout\);

-- Location: FF_X74_Y18_N38
\REG|registers[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][11]~q\);

-- Location: LABCELL_X74_Y16_N3
\REG|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][11]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][11]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][11]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][11]~q\,
	datab => \REG|ALT_INV_registers[26][11]~q\,
	datac => \REG|ALT_INV_registers[30][11]~q\,
	datad => \REG|ALT_INV_registers[18][11]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux20~2_combout\);

-- Location: FF_X72_Y16_N2
\REG|registers[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][11]~q\);

-- Location: FF_X72_Y16_N44
\REG|registers[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][11]~q\);

-- Location: FF_X73_Y19_N26
\REG|registers[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][11]~q\);

-- Location: FF_X72_Y16_N38
\REG|registers[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[11]~41_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][11]~q\);

-- Location: MLABCELL_X72_Y16_N39
\REG|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][11]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][11]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][11]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][11]~q\,
	datab => \REG|ALT_INV_registers[23][11]~q\,
	datac => \REG|ALT_INV_registers[27][11]~q\,
	datad => \REG|ALT_INV_registers[31][11]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux20~3_combout\);

-- Location: LABCELL_X71_Y17_N21
\REG|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux20~4_combout\ = ( \REG|Mux20~2_combout\ & ( \REG|Mux20~3_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux20~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux20~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REG|Mux20~2_combout\ & ( \REG|Mux20~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|Mux20~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|Mux20~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( \REG|Mux20~2_combout\ & ( !\REG|Mux20~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|Mux20~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux20~1_combout\)))) ) ) ) # ( !\REG|Mux20~2_combout\ & ( !\REG|Mux20~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux20~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux20~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_Mux20~0_combout\,
	datad => \REG|ALT_INV_Mux20~1_combout\,
	datae => \REG|ALT_INV_Mux20~2_combout\,
	dataf => \REG|ALT_INV_Mux20~3_combout\,
	combout => \REG|Mux20~4_combout\);

-- Location: MLABCELL_X65_Y17_N33
\ALU|ALU_ResultSig~391\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~391_combout\ = ( \REG|Mux20~9_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux20~4_combout\))) ) ) # ( !\REG|Mux20~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~72_combout\ & \REG|Mux20~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datad => \REG|ALT_INV_Mux20~4_combout\,
	dataf => \REG|ALT_INV_Mux20~9_combout\,
	combout => \ALU|ALU_ResultSig~391_combout\);

-- Location: MLABCELL_X65_Y17_N54
\ALU|ALU_ResultSig~389\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~389_combout\ = ( \REG|Mux22~9_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux22~4_combout\))) ) ) # ( !\REG|Mux22~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~68_combout\ & \REG|Mux22~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux22~4_combout\,
	dataf => \REG|ALT_INV_Mux22~9_combout\,
	combout => \ALU|ALU_ResultSig~389_combout\);

-- Location: MLABCELL_X65_Y17_N18
\ALU|ALU_ResultSig~390\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~390_combout\ = ( \REG|Mux21~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux21~4_combout\))) ) ) # ( !\REG|Mux21~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~70_combout\ & \REG|Mux21~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux21~4_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_ResultSig~390_combout\);

-- Location: MLABCELL_X65_Y17_N0
\ALU|ALU_ResultSig~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~392_combout\ = ( !\ALU|ALU_ResultSig~389_combout\ & ( !\ALU|ALU_ResultSig~390_combout\ & ( (!\ALU|ALU_ResultSig~388_combout\ & (!\ALU|ALU_ResultSig~391_combout\ & ((!\REG|Mux19~10_combout\) # (!\ALU|ALU_ResultSig~73_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux19~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~388_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~391_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~389_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~390_combout\,
	combout => \ALU|ALU_ResultSig~392_combout\);

-- Location: LABCELL_X66_Y10_N42
\ALU|ALU_ResultSig~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~362_combout\ = ( \ALU|Equal68~1_combout\ & ( \ALU|Equal73~2_combout\ ) ) # ( !\ALU|Equal68~1_combout\ & ( (\ALU|Equal68~0_combout\ & \ALU|Equal73~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal68~0_combout\,
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~1_combout\,
	combout => \ALU|ALU_ResultSig~362_combout\);

-- Location: LABCELL_X61_Y17_N30
\ALU|ALU_ResultSig~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~363_combout\ = ( \REG|Mux27~9_combout\ & ( !\ALU|ALU_ResultSig~104_combout\ & ( (\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~362_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux27~4_combout\)))) ) ) ) 
-- # ( !\REG|Mux27~9_combout\ & ( !\ALU|ALU_ResultSig~104_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux27~4_combout\ & (\ALU|Equal73~4_combout\ & !\ALU|ALU_ResultSig~362_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000010110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux27~4_combout\,
	datac => \ALU|ALT_INV_Equal73~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~362_combout\,
	datae => \REG|ALT_INV_Mux27~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	combout => \ALU|ALU_ResultSig~363_combout\);

-- Location: LABCELL_X61_Y17_N0
\ALU|ALU_ResultSig~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~364_combout\ = ( \REG|Mux0~10_combout\ & ( \ALU|ALU_ResultSig~363_combout\ & ( (\ALU|ALU_ResultSig~318_combout\ & !\ALU|ALU_ResultSig~122_combout\) ) ) ) # ( !\REG|Mux0~10_combout\ & ( \ALU|ALU_ResultSig~363_combout\ & ( 
-- (\ALU|ALU_ResultSig~318_combout\ & !\ALU|ALU_ResultSig~122_combout\) ) ) ) # ( \REG|Mux0~10_combout\ & ( !\ALU|ALU_ResultSig~363_combout\ & ( (\ALU|ALU_ResultSig~318_combout\ & (\ALU|ALU_ResultSig~104_combout\ & !\ALU|ALU_ResultSig~122_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~318_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~104_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~122_combout\,
	datae => \REG|ALT_INV_Mux0~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~363_combout\,
	combout => \ALU|ALU_ResultSig~364_combout\);

-- Location: LABCELL_X60_Y13_N39
\ALU|ALU_ResultSig~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~365_combout\ = ( \ALU|ALU_ResultSig~130_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux6~9_combout\,
	datad => \REG|ALT_INV_Mux6~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	combout => \ALU|ALU_ResultSig~365_combout\);

-- Location: LABCELL_X61_Y17_N6
\ALU|ALU_ResultSig~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~366_combout\ = ( \REG|Mux5~9_combout\ & ( \REG|Mux5~4_combout\ & ( \ALU|ALU_ResultSig~131_combout\ ) ) ) # ( !\REG|Mux5~9_combout\ & ( \REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~131_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux5~9_combout\ & ( !\REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~131_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~131_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux5~9_combout\,
	dataf => \REG|ALT_INV_Mux5~4_combout\,
	combout => \ALU|ALU_ResultSig~366_combout\);

-- Location: LABCELL_X64_Y17_N3
\ALU|ALU_ResultSig~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~368_combout\ = ( \REG|Mux3~4_combout\ & ( \REG|Mux3~9_combout\ & ( \ALU|ALU_ResultSig~23_combout\ ) ) ) # ( !\REG|Mux3~4_combout\ & ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~23_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux3~4_combout\ & ( !\REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~23_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100110011000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux3~4_combout\,
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~368_combout\);

-- Location: LABCELL_X61_Y17_N39
\ALU|ALU_ResultSig~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~367_combout\ = ( \REG|Mux4~9_combout\ & ( \REG|Mux4~4_combout\ & ( \ALU|ALU_ResultSig~21_combout\ ) ) ) # ( !\REG|Mux4~9_combout\ & ( \REG|Mux4~4_combout\ & ( (\ALU|ALU_ResultSig~21_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux4~9_combout\ & ( !\REG|Mux4~4_combout\ & ( (\ALU|ALU_ResultSig~21_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \REG|ALT_INV_Mux4~4_combout\,
	combout => \ALU|ALU_ResultSig~367_combout\);

-- Location: LABCELL_X61_Y17_N45
\ALU|ALU_ResultSig~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~369_combout\ = ( \ALU|ALU_ResultSig~368_combout\ & ( \ALU|ALU_ResultSig~367_combout\ & ( (!\ALU|ALU_ResultSig~318_combout\ & (((!\ALU|ALU_ResultSig~365_combout\ & !\ALU|ALU_ResultSig~366_combout\)) # (\ALU|ALU_ResultSig~284_combout\))) 
-- ) ) ) # ( !\ALU|ALU_ResultSig~368_combout\ & ( \ALU|ALU_ResultSig~367_combout\ & ( (!\ALU|ALU_ResultSig~318_combout\ & (((!\ALU|ALU_ResultSig~365_combout\ & !\ALU|ALU_ResultSig~366_combout\)) # (\ALU|ALU_ResultSig~284_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~368_combout\ & ( !\ALU|ALU_ResultSig~367_combout\ & ( (!\ALU|ALU_ResultSig~318_combout\ & (((!\ALU|ALU_ResultSig~365_combout\ & !\ALU|ALU_ResultSig~366_combout\)) # (\ALU|ALU_ResultSig~284_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~368_combout\ & ( !\ALU|ALU_ResultSig~367_combout\ & ( ((!\ALU|ALU_ResultSig~365_combout\ & !\ALU|ALU_ResultSig~366_combout\)) # (\ALU|ALU_ResultSig~284_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011111111100000001111000010000000111100001000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~365_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~366_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~318_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~284_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~368_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~367_combout\,
	combout => \ALU|ALU_ResultSig~369_combout\);

-- Location: LABCELL_X66_Y10_N48
\ALU|ALU_ResultSig~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~378_combout\ = ( \ALU|ALU_ResultSig~377_combout\ & ( \ALU|ALU_ResultSig~32_combout\ & ( (\ALU|ALU_ResultSig~318_combout\ & (!\ALU|Equal73~4_combout\ & !\ALU|ALU_ResultSig~362_combout\)) ) ) ) # ( !\ALU|ALU_ResultSig~377_combout\ & ( 
-- \ALU|ALU_ResultSig~32_combout\ & ( (\ALU|ALU_ResultSig~318_combout\ & !\ALU|ALU_ResultSig~362_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~318_combout\,
	datac => \ALU|ALT_INV_Equal73~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~362_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~377_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~32_combout\,
	combout => \ALU|ALU_ResultSig~378_combout\);

-- Location: LABCELL_X66_Y10_N33
\ALU|ALU_ResultSig~379\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~379_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \REG|Mux23~10_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ALU|ALU_ResultSig~227_combout\ & \ALU|ALU_ResultSig~378_combout\)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\REG|Mux23~10_combout\ & ( (\ALU|Equal73~3_combout\ & (\ALU|ALU_ResultSig~227_combout\ & \ALU|ALU_ResultSig~378_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~3_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~227_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~378_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \REG|ALT_INV_Mux23~10_combout\,
	combout => \ALU|ALU_ResultSig~379_combout\);

-- Location: LABCELL_X61_Y17_N27
\ALU|ALU_ResultSig~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~380_combout\ = ( \ALU|ALU_ResultSig~1_combout\ & ( (!\ALU|ALU_ResultSig~340_combout\ & (!\ALU|ALU_ResultSig~362_combout\ & !\ALU|Equal73~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~340_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~362_combout\,
	datad => \ALU|ALT_INV_Equal73~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	combout => \ALU|ALU_ResultSig~380_combout\);

-- Location: LABCELL_X61_Y17_N12
\ALU|ALU_ResultSig~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~381_combout\ = ( \REG|Mux18~10_combout\ & ( \REG|Mux17~10_combout\ & ( ((\ALU|ALU_ResultSig~61_combout\) # (\ALU|ALU_ResultSig~62_combout\)) # (\ALU|ALU_ResultSig~380_combout\) ) ) ) # ( !\REG|Mux18~10_combout\ & ( 
-- \REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & ((\ALU|ALU_ResultSig~62_combout\) # (\ALU|ALU_ResultSig~380_combout\))) ) ) ) # ( \REG|Mux18~10_combout\ & ( !\REG|Mux17~10_combout\ & ( \ALU|ALU_ResultSig~61_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101110111000000000111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~380_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datae => \REG|ALT_INV_Mux18~10_combout\,
	dataf => \REG|ALT_INV_Mux17~10_combout\,
	combout => \ALU|ALU_ResultSig~381_combout\);

-- Location: MLABCELL_X59_Y14_N45
\ALU|ALU_ResultSig~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~370_combout\ = ( \ALU|Equal73~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))))) ) ) ) # ( 
-- \ALU|Equal73~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001100110000000000000000000100010011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~370_combout\);

-- Location: MLABCELL_X59_Y13_N57
\ALU|ALU_ResultSig~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~372_combout\ = ( \REG|Mux11~4_combout\ & ( \ALU|ALU_ResultSig~48_combout\ & ( (!\ALU|ALU_ResultSig~142_combout\ & ((\REG|Mux11~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\REG|Mux11~4_combout\ & ( 
-- \ALU|ALU_ResultSig~48_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~9_combout\ & !\ALU|ALU_ResultSig~142_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux11~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datae => \REG|ALT_INV_Mux11~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	combout => \ALU|ALU_ResultSig~372_combout\);

-- Location: MLABCELL_X59_Y13_N21
\ALU|ALU_ResultSig~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~373_combout\ = ( \ALU|Equal68~7_combout\ & ( (\ALU|Equal73~2_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (\ALU|Equal68~6_combout\)))) ) ) # ( 
-- !\ALU|Equal68~7_combout\ & ( (\ALU|Equal68~6_combout\ & (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000000111011110000000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_Equal68~6_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~373_combout\);

-- Location: MLABCELL_X59_Y13_N9
\ALU|ALU_ResultSig~375\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~375_combout\ = ( \REG|Mux7~9_combout\ & ( (\ALU|ALU_ResultSig~129_combout\ & (!\ALU|ALU_ResultSig~135_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux7~4_combout\)))) ) ) # ( !\REG|Mux7~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~129_combout\ & (\REG|Mux7~4_combout\ & !\ALU|ALU_ResultSig~135_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000100011000000000010001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~129_combout\,
	datac => \REG|ALT_INV_Mux7~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	dataf => \REG|ALT_INV_Mux7~9_combout\,
	combout => \ALU|ALU_ResultSig~375_combout\);

-- Location: MLABCELL_X59_Y13_N0
\ALU|ALU_ResultSig~371\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~371_combout\ = ( \REG|Mux12~9_combout\ & ( \REG|Mux12~4_combout\ & ( \ALU|ALU_ResultSig~142_combout\ ) ) ) # ( !\REG|Mux12~9_combout\ & ( \REG|Mux12~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~142_combout\) ) ) ) # ( \REG|Mux12~9_combout\ & ( !\REG|Mux12~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~142_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000101000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datae => \REG|ALT_INV_Mux12~9_combout\,
	dataf => \REG|ALT_INV_Mux12~4_combout\,
	combout => \ALU|ALU_ResultSig~371_combout\);

-- Location: MLABCELL_X59_Y13_N51
\ALU|ALU_ResultSig~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~374_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~135_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux8~9_combout\ & \ALU|ALU_ResultSig~135_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux8~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~135_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~374_combout\);

-- Location: MLABCELL_X59_Y13_N42
\ALU|ALU_ResultSig~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~376_combout\ = ( \ALU|ALU_ResultSig~371_combout\ & ( \ALU|ALU_ResultSig~374_combout\ & ( (\ALU|ALU_ResultSig~370_combout\ & \ALU|ALU_ResultSig~373_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~371_combout\ & ( \ALU|ALU_ResultSig~374_combout\ 
-- & ( (\ALU|ALU_ResultSig~370_combout\ & ((!\ALU|ALU_ResultSig~372_combout\) # (\ALU|ALU_ResultSig~373_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~371_combout\ & ( !\ALU|ALU_ResultSig~374_combout\ & ( (\ALU|ALU_ResultSig~373_combout\ & 
-- ((!\ALU|ALU_ResultSig~375_combout\) # (\ALU|ALU_ResultSig~370_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~371_combout\ & ( !\ALU|ALU_ResultSig~374_combout\ & ( (!\ALU|ALU_ResultSig~370_combout\ & (!\ALU|ALU_ResultSig~375_combout\ & 
-- ((!\ALU|ALU_ResultSig~372_combout\) # (\ALU|ALU_ResultSig~373_combout\)))) # (\ALU|ALU_ResultSig~370_combout\ & ((!\ALU|ALU_ResultSig~372_combout\) # ((\ALU|ALU_ResultSig~373_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000101000011110000010101000101010001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~370_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~372_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~373_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~375_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~371_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~374_combout\,
	combout => \ALU|ALU_ResultSig~376_combout\);

-- Location: LABCELL_X63_Y17_N21
\ALU|ALU_ResultSig~385\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~385_combout\ = ( \REG|Mux13~4_combout\ & ( (!\ALU|ALU_ResultSig~134_combout\ & (\ALU|ALU_ResultSig~150_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux13~9_combout\)))) ) ) # ( !\REG|Mux13~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~134_combout\ & (\REG|Mux13~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~150_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	datab => \REG|ALT_INV_Mux13~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	dataf => \REG|ALT_INV_Mux13~4_combout\,
	combout => \ALU|ALU_ResultSig~385_combout\);

-- Location: LABCELL_X63_Y17_N30
\ALU|ALU_ResultSig~383\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~383_combout\ = ( \REG|Mux15~4_combout\ & ( \REG|Mux15~9_combout\ & ( (\ALU|ALU_ResultSig~180_combout\ & !\ALU|ALU_ResultSig~236_combout\) ) ) ) # ( !\REG|Mux15~4_combout\ & ( \REG|Mux15~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~180_combout\ & !\ALU|ALU_ResultSig~236_combout\)) ) ) ) # ( \REG|Mux15~4_combout\ & ( !\REG|Mux15~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\ALU|ALU_ResultSig~180_combout\ & !\ALU|ALU_ResultSig~236_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010000000000100010000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	datae => \REG|ALT_INV_Mux15~4_combout\,
	dataf => \REG|ALT_INV_Mux15~9_combout\,
	combout => \ALU|ALU_ResultSig~383_combout\);

-- Location: LABCELL_X71_Y15_N51
\ALU|ALU_ResultSig~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~382_combout\ = ( \ALU|ALU_ResultSig~236_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux16~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux16~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux16~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux16~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	combout => \ALU|ALU_ResultSig~382_combout\);

-- Location: LABCELL_X63_Y17_N24
\ALU|ALU_ResultSig~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~384_combout\ = ( \ALU|ALU_ResultSig~134_combout\ & ( \REG|Mux14~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux14~4_combout\) ) ) ) # ( \ALU|ALU_ResultSig~134_combout\ & ( !\REG|Mux14~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux14~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux14~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	dataf => \REG|ALT_INV_Mux14~9_combout\,
	combout => \ALU|ALU_ResultSig~384_combout\);

-- Location: LABCELL_X63_Y17_N54
\ALU|ALU_ResultSig~386\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~386_combout\ = ( \ALU|ALU_ResultSig~382_combout\ & ( \ALU|ALU_ResultSig~384_combout\ & ( !\ALU|ALU_ResultSig~138_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~382_combout\ & ( \ALU|ALU_ResultSig~384_combout\ & ( 
-- (!\ALU|ALU_ResultSig~138_combout\ & ((!\ALU|ALU_ResultSig~139_combout\) # (\ALU|ALU_ResultSig~383_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~382_combout\ & ( !\ALU|ALU_ResultSig~384_combout\ & ( !\ALU|ALU_ResultSig~138_combout\ ) ) ) # ( 
-- !\ALU|ALU_ResultSig~382_combout\ & ( !\ALU|ALU_ResultSig~384_combout\ & ( (!\ALU|ALU_ResultSig~138_combout\ & (((!\ALU|ALU_ResultSig~139_combout\ & \ALU|ALU_ResultSig~385_combout\)) # (\ALU|ALU_ResultSig~383_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010101010101010101010001000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~138_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~139_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~385_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~383_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~382_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~384_combout\,
	combout => \ALU|ALU_ResultSig~386_combout\);

-- Location: LABCELL_X61_Y17_N54
\ALU|ALU_ResultSig~387\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~387_combout\ = ( \ALU|ALU_ResultSig~376_combout\ & ( !\ALU|ALU_ResultSig~386_combout\ & ( (!\ALU|ALU_ResultSig~364_combout\ & (\ALU|ALU_ResultSig~369_combout\ & (!\ALU|ALU_ResultSig~379_combout\ & !\ALU|ALU_ResultSig~381_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~364_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~369_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~379_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~381_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~376_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~386_combout\,
	combout => \ALU|ALU_ResultSig~387_combout\);

-- Location: MLABCELL_X65_Y17_N27
\ALU|ALU_Result[8]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[8]~30_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \REG|Mux23~4_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \REG|Mux23~4_combout\ & ( 
-- (\ALU|Equal73~0_combout\ & ((\REG|Mux23~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\REG|Mux23~4_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( !\REG|Mux23~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux23~9_combout\ & \ALU|Equal73~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000001111111100000000010111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux23~9_combout\,
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \REG|ALT_INV_Mux23~4_combout\,
	combout => \ALU|ALU_Result[8]~30_combout\);

-- Location: LABCELL_X66_Y17_N30
\ALU|ALU_Result[8]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[8]~31_combout\ = ( \ALU|Add1~33_sumout\ & ( \ALU|Add0~37_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & (!\ALU|ALU_Result[8]~30_combout\ & !\ALU|ALU_Result[3]~5_combout\)) ) ) ) # ( !\ALU|Add1~33_sumout\ & ( \ALU|Add0~37_sumout\ & ( 
-- (!\ALU|ALU_Result[8]~30_combout\ & !\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( \ALU|Add1~33_sumout\ & ( !\ALU|Add0~37_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[8]~30_combout\) ) ) ) # ( !\ALU|Add1~33_sumout\ & ( !\ALU|Add0~37_sumout\ & 
-- ( !\ALU|ALU_Result[8]~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110000001100000011110000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[8]~30_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datae => \ALU|ALT_INV_Add1~33_sumout\,
	dataf => \ALU|ALT_INV_Add0~37_sumout\,
	combout => \ALU|ALU_Result[8]~31_combout\);

-- Location: MLABCELL_X65_Y17_N15
\ALU|ALU_Result[8]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[8]~32_combout\ = ( \ALU|ALU_ResultSig~387_combout\ & ( \ALU|ALU_Result[8]~31_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~392_combout\) # ((!\ALU|ALU_ResultSig~361_combout\ & !\ALU|ALU_ResultSig~53_combout\)))) ) ) ) 
-- # ( !\ALU|ALU_ResultSig~387_combout\ & ( \ALU|ALU_Result[8]~31_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~53_combout\) # (!\ALU|ALU_ResultSig~392_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~387_combout\ & ( 
-- !\ALU|ALU_Result[8]~31_combout\ ) ) # ( !\ALU|ALU_ResultSig~387_combout\ & ( !\ALU|ALU_Result[8]~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100000011001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~361_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~392_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~387_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[8]~31_combout\,
	combout => \ALU|ALU_Result[8]~32_combout\);

-- Location: MLABCELL_X65_Y16_N21
\REG|registers[4][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][8]~feeder_combout\ = \ALU|ALU_Result[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_Result[8]~32_combout\,
	combout => \REG|registers[4][8]~feeder_combout\);

-- Location: FF_X65_Y16_N23
\REG|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][8]~q\);

-- Location: FF_X65_Y16_N44
\REG|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][8]~q\);

-- Location: FF_X65_Y16_N8
\REG|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][8]~q\);

-- Location: FF_X62_Y19_N55
\REG|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][8]~q\);

-- Location: MLABCELL_X65_Y16_N9
\REG|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~7_combout\ = ( \REG|registers[6][8]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[5][8]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[7][8]~q\))) ) ) ) # ( !\REG|registers[6][8]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|registers[5][8]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[7][8]~q\))) ) ) ) # ( \REG|registers[6][8]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[4][8]~q\) ) ) ) # ( !\REG|registers[6][8]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[4][8]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][8]~q\,
	datab => \REG|ALT_INV_registers[5][8]~q\,
	datac => \REG|ALT_INV_registers[7][8]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[6][8]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux23~7_combout\);

-- Location: LABCELL_X64_Y18_N3
\REG|registers[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][8]~feeder_combout\ = ( \ALU|ALU_Result[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[8]~32_combout\,
	combout => \REG|registers[12][8]~feeder_combout\);

-- Location: FF_X64_Y18_N5
\REG|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][8]~q\);

-- Location: FF_X60_Y17_N34
\REG|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][8]~q\);

-- Location: FF_X64_Y18_N14
\REG|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][8]~q\);

-- Location: LABCELL_X64_Y18_N27
\REG|registers[13][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[13][8]~feeder_combout\ = ( \ALU|ALU_Result[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[8]~32_combout\,
	combout => \REG|registers[13][8]~feeder_combout\);

-- Location: FF_X64_Y18_N29
\REG|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[13][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][8]~q\);

-- Location: LABCELL_X64_Y18_N15
\REG|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][8]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][8]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][8]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[12][8]~q\,
	datab => \REG|ALT_INV_registers[14][8]~q\,
	datac => \REG|ALT_INV_registers[15][8]~q\,
	datad => \REG|ALT_INV_registers[13][8]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux23~6_combout\);

-- Location: FF_X65_Y18_N20
\REG|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][8]~q\);

-- Location: MLABCELL_X65_Y18_N57
\REG|registers[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][8]~feeder_combout\ = ( \ALU|ALU_Result[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[8]~32_combout\,
	combout => \REG|registers[8][8]~feeder_combout\);

-- Location: FF_X65_Y18_N58
\REG|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][8]~q\);

-- Location: MLABCELL_X65_Y18_N15
\REG|registers[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][8]~feeder_combout\ = ( \ALU|ALU_Result[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[8]~32_combout\,
	combout => \REG|registers[9][8]~feeder_combout\);

-- Location: FF_X65_Y18_N16
\REG|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][8]~q\);

-- Location: FF_X65_Y21_N26
\REG|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][8]~q\);

-- Location: MLABCELL_X65_Y18_N33
\REG|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~5_combout\ = ( \REG|registers[10][8]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[11][8]~q\) ) ) ) # ( !\REG|registers[10][8]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[11][8]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REG|registers[10][8]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][8]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[9][8]~q\))) ) ) ) # ( !\REG|registers[10][8]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[8][8]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[9][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][8]~q\,
	datab => \REG|ALT_INV_registers[8][8]~q\,
	datac => \REG|ALT_INV_registers[9][8]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[10][8]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux23~5_combout\);

-- Location: FF_X64_Y19_N35
\REG|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][8]~q\);

-- Location: LABCELL_X64_Y19_N57
\REG|registers[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][8]~feeder_combout\ = ( \ALU|ALU_Result[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[8]~32_combout\,
	combout => \REG|registers[0][8]~feeder_combout\);

-- Location: FF_X64_Y19_N59
\REG|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][8]~q\);

-- Location: FF_X64_Y19_N14
\REG|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][8]~q\);

-- Location: FF_X65_Y17_N14
\REG|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[8]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][8]~q\);

-- Location: LABCELL_X64_Y19_N15
\REG|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][8]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][8]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][8]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[1][8]~q\,
	datab => \REG|ALT_INV_registers[0][8]~q\,
	datac => \REG|ALT_INV_registers[2][8]~q\,
	datad => \REG|ALT_INV_registers[3][8]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux23~8_combout\);

-- Location: LABCELL_X66_Y18_N30
\REG|Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~9_combout\ = ( \REG|Mux23~5_combout\ & ( \REG|Mux23~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux23~7_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux23~6_combout\)))) ) ) ) # ( !\REG|Mux23~5_combout\ & ( \REG|Mux23~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux23~7_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux23~6_combout\))))) ) ) ) # ( \REG|Mux23~5_combout\ & ( !\REG|Mux23~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux23~7_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux23~6_combout\))))) ) ) ) # ( !\REG|Mux23~5_combout\ & ( !\REG|Mux23~8_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux23~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux23~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux23~7_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_Mux23~6_combout\,
	datae => \REG|ALT_INV_Mux23~5_combout\,
	dataf => \REG|ALT_INV_Mux23~8_combout\,
	combout => \REG|Mux23~9_combout\);

-- Location: LABCELL_X66_Y18_N24
\REG|Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux23~10_combout\ = ( \REG|Mux23~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux23~9_combout\) ) ) # ( !\REG|Mux23~4_combout\ & ( (\REG|Mux23~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux23~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux23~4_combout\,
	combout => \REG|Mux23~10_combout\);

-- Location: MLABCELL_X72_Y10_N30
\ALU|ALU_ResultSig~473\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~473_combout\ = ( \REG|Mux13~10_combout\ & ( \REG|Mux23~10_combout\ & ( (!\ALU|ALU_ResultSig~472_combout\ & (((\ALU|ALU_ResultSig~471_combout\) # (\ALU|ALU_ResultSig~1_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( 
-- !\REG|Mux13~10_combout\ & ( \REG|Mux23~10_combout\ & ( (!\ALU|ALU_ResultSig~472_combout\ & (((!\ALU|ALU_ResultSig~1_combout\ & \ALU|ALU_ResultSig~471_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( \REG|Mux13~10_combout\ & ( !\REG|Mux23~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~472_combout\ & (!\ALU|Equal73~4_combout\ & ((\ALU|ALU_ResultSig~471_combout\) # (\ALU|ALU_ResultSig~1_combout\)))) ) ) ) # ( !\REG|Mux13~10_combout\ & ( !\REG|Mux23~10_combout\ & ( (!\ALU|ALU_ResultSig~472_combout\ & 
-- (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~1_combout\ & \ALU|ALU_ResultSig~471_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100000100010101000100010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~472_combout\,
	datab => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~471_combout\,
	datae => \REG|ALT_INV_Mux13~10_combout\,
	dataf => \REG|ALT_INV_Mux23~10_combout\,
	combout => \ALU|ALU_ResultSig~473_combout\);

-- Location: MLABCELL_X72_Y10_N24
\ALU|ALU_ResultSig~465\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~465_combout\ = ( \REG|Mux3~9_combout\ & ( \REG|Mux3~4_combout\ & ( \ALU|ALU_ResultSig~402_combout\ ) ) ) # ( !\REG|Mux3~9_combout\ & ( \REG|Mux3~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~402_combout\) ) ) ) # ( \REG|Mux3~9_combout\ & ( !\REG|Mux3~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~402_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~402_combout\,
	datae => \REG|ALT_INV_Mux3~9_combout\,
	dataf => \REG|ALT_INV_Mux3~4_combout\,
	combout => \ALU|ALU_ResultSig~465_combout\);

-- Location: LABCELL_X71_Y10_N18
\ALU|ALU_ResultSig~470\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~470_combout\ = ( !\ALU|ALU_ResultSig~49_combout\ & ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~21_combout\ & (!\ALU|ALU_ResultSig~260_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux0~9_combout\)))) ) 
-- ) ) # ( !\ALU|ALU_ResultSig~49_combout\ & ( !\REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~21_combout\ & (\REG|Mux0~9_combout\ & (!\ALU|ALU_ResultSig~260_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	datab => \REG|ALT_INV_Mux0~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~260_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_ResultSig~470_combout\);

-- Location: MLABCELL_X72_Y10_N54
\ALU|ALU_ResultSig~466\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~466_combout\ = ( \ALU|ALU_ResultSig~47_combout\ & ( \REG|Mux1~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux1~4_combout\) ) ) ) # ( \ALU|ALU_ResultSig~47_combout\ & ( !\REG|Mux1~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux1~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~47_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~466_combout\);

-- Location: MLABCELL_X72_Y10_N36
\ALU|ALU_ResultSig~467\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~467_combout\ = ( \REG|Mux4~4_combout\ & ( \REG|Mux4~9_combout\ & ( \ALU|ALU_ResultSig~41_combout\ ) ) ) # ( !\REG|Mux4~4_combout\ & ( \REG|Mux4~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~41_combout\) ) ) ) # ( \REG|Mux4~4_combout\ & ( !\REG|Mux4~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~41_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100001100000011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~41_combout\,
	datae => \REG|ALT_INV_Mux4~4_combout\,
	dataf => \REG|ALT_INV_Mux4~9_combout\,
	combout => \ALU|ALU_ResultSig~467_combout\);

-- Location: LABCELL_X71_Y10_N39
\ALU|ALU_ResultSig~468\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~468_combout\ = ( \REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( (!\ALU|ALU_ResultSig~445_combout\ & (!\ALU|ALU_ResultSig~49_combout\ & \ALU|ALU_ResultSig~130_combout\)) ) ) ) # ( !\REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~445_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~49_combout\ & \ALU|ALU_ResultSig~130_combout\))) ) ) ) # ( \REG|Mux2~9_combout\ & ( !\REG|Mux2~4_combout\ & ( 
-- (!\ALU|ALU_ResultSig~445_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~49_combout\ & \ALU|ALU_ResultSig~130_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000001000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~445_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~130_combout\,
	datae => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~468_combout\);

-- Location: MLABCELL_X72_Y10_N6
\ALU|ALU_ResultSig~469\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~469_combout\ = ( \REG|Mux5~10_combout\ & ( \REG|Mux6~10_combout\ & ( (!\ALU|ALU_ResultSig~467_combout\ & (!\ALU|ALU_ResultSig~49_combout\ & (!\ALU|ALU_ResultSig~468_combout\ & !\ALU|ALU_ResultSig~50_combout\))) ) ) ) # ( 
-- !\REG|Mux5~10_combout\ & ( \REG|Mux6~10_combout\ & ( (!\ALU|ALU_ResultSig~467_combout\ & (!\ALU|ALU_ResultSig~49_combout\ & !\ALU|ALU_ResultSig~468_combout\)) ) ) ) # ( \REG|Mux5~10_combout\ & ( !\REG|Mux6~10_combout\ & ( (!\ALU|ALU_ResultSig~467_combout\ 
-- & (!\ALU|ALU_ResultSig~468_combout\ & ((!\ALU|ALU_ResultSig~50_combout\) # (\ALU|ALU_ResultSig~49_combout\)))) ) ) ) # ( !\REG|Mux5~10_combout\ & ( !\REG|Mux6~10_combout\ & ( (!\ALU|ALU_ResultSig~467_combout\ & !\ALU|ALU_ResultSig~468_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000000010000010000000100000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~467_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~468_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datae => \REG|ALT_INV_Mux5~10_combout\,
	dataf => \REG|ALT_INV_Mux6~10_combout\,
	combout => \ALU|ALU_ResultSig~469_combout\);

-- Location: MLABCELL_X72_Y10_N12
\ALU|ALU_ResultSig~474\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~474_combout\ = ( \ALU|ALU_ResultSig~466_combout\ & ( \ALU|ALU_ResultSig~469_combout\ & ( \ALU|ALU_ResultSig~244_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~466_combout\ & ( \ALU|ALU_ResultSig~469_combout\ & ( (\ALU|ALU_ResultSig~244_combout\ 
-- & (((\ALU|ALU_ResultSig~470_combout\) # (\ALU|ALU_ResultSig~465_combout\)) # (\ALU|ALU_ResultSig~473_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~466_combout\ & ( !\ALU|ALU_ResultSig~469_combout\ & ( \ALU|ALU_ResultSig~244_combout\ ) ) ) # ( 
-- !\ALU|ALU_ResultSig~466_combout\ & ( !\ALU|ALU_ResultSig~469_combout\ & ( \ALU|ALU_ResultSig~244_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~244_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~473_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~465_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~470_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~466_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~469_combout\,
	combout => \ALU|ALU_ResultSig~474_combout\);

-- Location: LABCELL_X74_Y18_N3
\ALU|ALU_Result[12]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[12]~42_combout\ = ( \REG|Mux19~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\REG|Mux19~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( 
-- (\ALU|Equal73~0_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(12)) ) ) ) # ( \REG|Mux19~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|Equal73~0_combout\ & ((\REG|Mux19~9_combout\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(12)))) ) ) ) # ( !\REG|Mux19~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|Equal73~0_combout\ & ((\REG|Mux19~9_combout\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Equal73~0_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \REG|ALT_INV_Mux19~9_combout\,
	datae => \REG|ALT_INV_Mux19~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_Result[12]~42_combout\);

-- Location: LABCELL_X66_Y16_N57
\ALU|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~53_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux19~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux19~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(12) ) + ( \ALU|Add0~50\ ))
-- \ALU|Add0~54\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux19~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux19~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(12) ) + ( \ALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux19~4_combout\,
	datad => \REG|ALT_INV_Mux19~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	cin => \ALU|Add0~50\,
	sumout => \ALU|Add0~53_sumout\,
	cout => \ALU|Add0~54\);

-- Location: LABCELL_X67_Y15_N36
\ALU|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~49_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux19~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux19~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(12) ) + ( \ALU|Add1~46\ ))
-- \ALU|Add1~50\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux19~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux19~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(12) 
-- ) + ( \ALU|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux19~4_combout\,
	datad => \REG|ALT_INV_Mux19~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	cin => \ALU|Add1~46\,
	sumout => \ALU|Add1~49_sumout\,
	cout => \ALU|Add1~50\);

-- Location: LABCELL_X73_Y16_N6
\ALU|ALU_Result[12]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[12]~43_combout\ = ( \ALU|Add0~53_sumout\ & ( \ALU|Add1~49_sumout\ & ( (!\ALU|ALU_Result[3]~5_combout\ & (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[12]~42_combout\)) ) ) ) # ( !\ALU|Add0~53_sumout\ & ( \ALU|Add1~49_sumout\ & ( 
-- (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[12]~42_combout\) ) ) ) # ( \ALU|Add0~53_sumout\ & ( !\ALU|Add1~49_sumout\ & ( (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[12]~42_combout\) ) ) ) # ( !\ALU|Add0~53_sumout\ & ( !\ALU|Add1~49_sumout\ 
-- & ( !\ALU|ALU_Result[12]~42_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010100000000011110000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_ALU_Result[12]~42_combout\,
	datae => \ALU|ALT_INV_Add0~53_sumout\,
	dataf => \ALU|ALT_INV_Add1~49_sumout\,
	combout => \ALU|ALU_Result[12]~43_combout\);

-- Location: LABCELL_X73_Y16_N51
\ALU|ALU_Result[12]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[12]~44_combout\ = ( \ALU|ALU_ResultSig~474_combout\ & ( \ALU|ALU_Result[12]~43_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~486_combout\) # (\ALU|ALU_ResultSig~270_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~474_combout\ & ( \ALU|ALU_Result[12]~43_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~486_combout\) # ((\ALU|ALU_ResultSig~270_combout\ & !\ALU|ALU_ResultSig~479_combout\)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~474_combout\ & ( !\ALU|ALU_Result[12]~43_combout\ ) ) # ( !\ALU|ALU_ResultSig~474_combout\ & ( !\ALU|ALU_Result[12]~43_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001011000010100000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~486_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~270_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~479_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~474_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[12]~43_combout\,
	combout => \ALU|ALU_Result[12]~44_combout\);

-- Location: FF_X75_Y13_N37
\REG|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][12]~q\);

-- Location: FF_X70_Y16_N14
\REG|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][12]~q\);

-- Location: FF_X73_Y16_N50
\REG|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][12]~q\);

-- Location: FF_X70_Y16_N26
\REG|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][12]~q\);

-- Location: LABCELL_X70_Y16_N27
\REG|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][12]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][12]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][12]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[1][12]~q\,
	datab => \REG|ALT_INV_registers[0][12]~q\,
	datac => \REG|ALT_INV_registers[3][12]~q\,
	datad => \REG|ALT_INV_registers[2][12]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux19~8_combout\);

-- Location: FF_X70_Y13_N37
\REG|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][12]~q\);

-- Location: FF_X70_Y13_N8
\REG|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][12]~q\);

-- Location: LABCELL_X73_Y16_N54
\REG|registers[10][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[10][12]~feeder_combout\ = ( \ALU|ALU_Result[12]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[12]~44_combout\,
	combout => \REG|registers[10][12]~feeder_combout\);

-- Location: FF_X73_Y16_N56
\REG|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[10][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][12]~q\);

-- Location: FF_X73_Y16_N41
\REG|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][12]~q\);

-- Location: LABCELL_X70_Y13_N9
\REG|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[11][12]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[8][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[10][12]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[9][12]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|registers[11][12]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[9][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[8][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[10][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_registers[8][12]~q\,
	datac => \REG|ALT_INV_registers[11][12]~q\,
	datad => \REG|ALT_INV_registers[10][12]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[9][12]~q\,
	combout => \REG|Mux19~5_combout\);

-- Location: MLABCELL_X72_Y19_N51
\REG|registers[4][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][12]~feeder_combout\ = ( \ALU|ALU_Result[12]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[12]~44_combout\,
	combout => \REG|registers[4][12]~feeder_combout\);

-- Location: FF_X72_Y19_N53
\REG|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][12]~q\);

-- Location: FF_X72_Y19_N25
\REG|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][12]~q\);

-- Location: FF_X72_Y19_N32
\REG|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][12]~q\);

-- Location: FF_X73_Y14_N53
\REG|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][12]~q\);

-- Location: LABCELL_X71_Y18_N0
\REG|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~7_combout\ = ( \REG|registers[5][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[7][12]~q\) ) ) ) # ( !\REG|registers[5][12]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|registers[7][12]~q\) ) ) ) # ( \REG|registers[5][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[4][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[6][12]~q\))) ) ) ) # ( !\REG|registers[5][12]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[4][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[6][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][12]~q\,
	datab => \REG|ALT_INV_registers[6][12]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_registers[7][12]~q\,
	datae => \REG|ALT_INV_registers[5][12]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux19~7_combout\);

-- Location: FF_X73_Y18_N20
\REG|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][12]~q\);

-- Location: FF_X73_Y18_N47
\REG|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][12]~q\);

-- Location: FF_X73_Y17_N11
\REG|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][12]~q\);

-- Location: FF_X73_Y18_N26
\REG|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[12]~44_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][12]~q\);

-- Location: LABCELL_X73_Y18_N21
\REG|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[15][12]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[14][12]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[13][12]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][12]~q\,
	datab => \REG|ALT_INV_registers[15][12]~q\,
	datac => \REG|ALT_INV_registers[12][12]~q\,
	datad => \REG|ALT_INV_registers[13][12]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux19~6_combout\);

-- Location: LABCELL_X70_Y16_N6
\REG|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~9_combout\ = ( \REG|Mux19~7_combout\ & ( \REG|Mux19~6_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux19~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux19~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REG|Mux19~7_combout\ & ( \REG|Mux19~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REG|Mux19~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux19~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( \REG|Mux19~7_combout\ & ( !\REG|Mux19~6_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux19~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux19~5_combout\)))) ) ) ) # ( !\REG|Mux19~7_combout\ & ( !\REG|Mux19~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux19~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux19~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_Mux19~8_combout\,
	datad => \REG|ALT_INV_Mux19~5_combout\,
	datae => \REG|ALT_INV_Mux19~7_combout\,
	dataf => \REG|ALT_INV_Mux19~6_combout\,
	combout => \REG|Mux19~9_combout\);

-- Location: LABCELL_X70_Y16_N18
\REG|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux19~10_combout\ = ( \REG|Mux19~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux19~9_combout\) ) ) # ( !\REG|Mux19~4_combout\ & ( (\REG|Mux19~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux19~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux19~4_combout\,
	combout => \REG|Mux19~10_combout\);

-- Location: LABCELL_X62_Y17_N6
\ALU|ALU_ResultSig~549\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~549_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( \REG|Mux15~4_combout\ & ( (!\ALU|Equal73~3_combout\ & ((\REG|Mux15~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( \REG|Mux15~4_combout\ & ( (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\REG|Mux15~9_combout\)) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( !\REG|Mux15~4_combout\ & ( (!\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux15~9_combout\)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( !\REG|Mux15~4_combout\ & ( (\ALU|Equal73~3_combout\ & ((!\REG|Mux15~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101000000001010000001010000000000000000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~3_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux15~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~549_combout\);

-- Location: LABCELL_X62_Y17_N48
\ALU|ALU_ResultSig~551\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~551_combout\ = ( \ALU|ALU_ResultSig~1_combout\ & ( \ALU|ALU_ResultSig~549_combout\ & ( (!\ALU|ALU_ResultSig~550_combout\ & ((!\ALU|Equal73~4_combout\ & (\REG|Mux9~10_combout\)) # (\ALU|Equal73~4_combout\ & ((\REG|Mux19~10_combout\))))) 
-- ) ) ) # ( !\ALU|ALU_ResultSig~1_combout\ & ( \ALU|ALU_ResultSig~549_combout\ & ( (!\ALU|ALU_ResultSig~550_combout\ & ((!\ALU|Equal73~4_combout\) # (\REG|Mux19~10_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~1_combout\ & ( !\ALU|ALU_ResultSig~549_combout\ & ( 
-- (!\ALU|ALU_ResultSig~550_combout\ & ((!\ALU|Equal73~4_combout\ & (\REG|Mux9~10_combout\)) # (\ALU|Equal73~4_combout\ & ((\REG|Mux19~10_combout\))))) ) ) ) # ( !\ALU|ALU_ResultSig~1_combout\ & ( !\ALU|ALU_ResultSig~549_combout\ & ( (\ALU|Equal73~4_combout\ 
-- & (!\ALU|ALU_ResultSig~550_combout\ & \REG|Mux19~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000010000100110010001000110011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~550_combout\,
	datac => \REG|ALT_INV_Mux9~10_combout\,
	datad => \REG|ALT_INV_Mux19~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~549_combout\,
	combout => \ALU|ALU_ResultSig~551_combout\);

-- Location: LABCELL_X63_Y13_N27
\ALU|ALU_ResultSig~545\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~545_combout\ = ( \ALU|ALU_ResultSig~149_combout\ & ( \REG|Mux0~4_combout\ & ( (\REG|Mux0~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~149_combout\ & ( !\REG|Mux0~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux0~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux0~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~149_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_ResultSig~545_combout\);

-- Location: LABCELL_X62_Y17_N42
\ALU|ALU_ResultSig~546\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~546_combout\ = ( !\ALU|ALU_ResultSig~134_combout\ & ( !\ALU|ALU_ResultSig~150_combout\ & ( (\ALU|ALU_ResultSig~142_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux4~4_combout\,
	datab => \REG|ALT_INV_Mux4~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	combout => \ALU|ALU_ResultSig~546_combout\);

-- Location: LABCELL_X62_Y17_N33
\ALU|ALU_ResultSig~547\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~547_combout\ = ( !\ALU|ALU_ResultSig~134_combout\ & ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~309_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux3~4_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~134_combout\ & ( !\REG|Mux3~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux3~4_combout\ & \ALU|ALU_ResultSig~309_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux3~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~309_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~547_combout\);

-- Location: LABCELL_X62_Y17_N12
\ALU|ALU_ResultSig~548\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~548_combout\ = ( \ALU|ALU_ResultSig~134_combout\ & ( !\ALU|ALU_ResultSig~547_combout\ & ( (!\REG|Mux6~10_combout\ & !\ALU|ALU_ResultSig~546_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~134_combout\ & ( !\ALU|ALU_ResultSig~547_combout\ & ( 
-- (!\ALU|ALU_ResultSig~546_combout\ & ((!\REG|Mux5~10_combout\) # (!\ALU|ALU_ResultSig~150_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux6~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~546_combout\,
	datac => \REG|ALT_INV_Mux5~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~547_combout\,
	combout => \ALU|ALU_ResultSig~548_combout\);

-- Location: LABCELL_X61_Y14_N39
\ALU|ALU_ResultSig~543\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~543_combout\ = ( \ALU|ALU_ResultSig~145_combout\ & ( \REG|Mux2~4_combout\ & ( (\REG|Mux2~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~145_combout\ & ( !\REG|Mux2~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux2~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux2~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~145_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~543_combout\);

-- Location: LABCELL_X68_Y17_N9
\ALU|ALU_ResultSig~544\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~544_combout\ = ( \REG|Mux1~9_combout\ & ( (\ALU|ALU_ResultSig~147_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux1~4_combout\))) ) ) # ( !\REG|Mux1~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux1~4_combout\ & \ALU|ALU_ResultSig~147_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux1~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~147_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~544_combout\);

-- Location: LABCELL_X62_Y17_N0
\ALU|ALU_ResultSig~552\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~552_combout\ = ( \ALU|ALU_ResultSig~543_combout\ & ( \ALU|ALU_ResultSig~544_combout\ & ( \ALU|ALU_ResultSig~141_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~543_combout\ & ( \ALU|ALU_ResultSig~544_combout\ & ( \ALU|ALU_ResultSig~141_combout\ 
-- ) ) ) # ( \ALU|ALU_ResultSig~543_combout\ & ( !\ALU|ALU_ResultSig~544_combout\ & ( \ALU|ALU_ResultSig~141_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~543_combout\ & ( !\ALU|ALU_ResultSig~544_combout\ & ( (\ALU|ALU_ResultSig~141_combout\ & 
-- (((!\ALU|ALU_ResultSig~548_combout\) # (\ALU|ALU_ResultSig~545_combout\)) # (\ALU|ALU_ResultSig~551_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~551_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~141_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~545_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~548_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~543_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~544_combout\,
	combout => \ALU|ALU_ResultSig~552_combout\);

-- Location: LABCELL_X66_Y17_N0
\ALU|ALU_Result[16]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[16]~54_combout\ = ( \REG|Mux15~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\REG|Mux15~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( 
-- (\ALU|Equal73~0_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REG|Mux15~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|Equal73~0_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)) # (\REG|Mux15~9_combout\))) ) ) ) # ( !\REG|Mux15~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|Equal73~0_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)) # (\REG|Mux15~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100000000000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux15~9_combout\,
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \REG|ALT_INV_Mux15~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_Result[16]~54_combout\);

-- Location: LABCELL_X66_Y15_N0
\ALU|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~57_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux18~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux18~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) ) + ( \ALU|Add0~54\ ))
-- \ALU|Add0~58\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux18~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux18~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) ) + ( \ALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \REG|ALT_INV_Mux18~4_combout\,
	datad => \REG|ALT_INV_Mux18~9_combout\,
	cin => \ALU|Add0~54\,
	sumout => \ALU|Add0~57_sumout\,
	cout => \ALU|Add0~58\);

-- Location: LABCELL_X66_Y15_N3
\ALU|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~61_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux17~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(14) ) + ( \ALU|Add0~58\ ))
-- \ALU|Add0~62\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux17~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(14) ) + ( \ALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux17~4_combout\,
	datad => \REG|ALT_INV_Mux17~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	cin => \ALU|Add0~58\,
	sumout => \ALU|Add0~61_sumout\,
	cout => \ALU|Add0~62\);

-- Location: LABCELL_X66_Y15_N6
\ALU|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~65_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux16~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux16~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~62\ ))
-- \ALU|Add0~66\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux16~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux16~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux16~4_combout\,
	datad => \REG|ALT_INV_Mux16~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~62\,
	sumout => \ALU|Add0~65_sumout\,
	cout => \ALU|Add0~66\);

-- Location: LABCELL_X66_Y15_N9
\ALU|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~69_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux15~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux15~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~66\ ))
-- \ALU|Add0~70\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux15~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux15~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux15~4_combout\,
	datad => \REG|ALT_INV_Mux15~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~66\,
	sumout => \ALU|Add0~69_sumout\,
	cout => \ALU|Add0~70\);

-- Location: LABCELL_X67_Y15_N39
\ALU|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~53_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux18~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux18~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(13) ) + ( \ALU|Add1~50\ ))
-- \ALU|Add1~54\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux18~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux18~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(13) 
-- ) + ( \ALU|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux18~4_combout\,
	datad => \REG|ALT_INV_Mux18~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	cin => \ALU|Add1~50\,
	sumout => \ALU|Add1~53_sumout\,
	cout => \ALU|Add1~54\);

-- Location: LABCELL_X67_Y15_N42
\ALU|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~57_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux17~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(14) ) + ( \ALU|Add1~54\ ))
-- \ALU|Add1~58\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux17~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(14) 
-- ) + ( \ALU|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux17~4_combout\,
	datad => \REG|ALT_INV_Mux17~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	cin => \ALU|Add1~54\,
	sumout => \ALU|Add1~57_sumout\,
	cout => \ALU|Add1~58\);

-- Location: LABCELL_X67_Y15_N45
\ALU|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~61_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux16~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux16~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~58\ ))
-- \ALU|Add1~62\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux16~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux16~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux16~4_combout\,
	datac => \REG|ALT_INV_Mux16~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add1~58\,
	sumout => \ALU|Add1~61_sumout\,
	cout => \ALU|Add1~62\);

-- Location: LABCELL_X67_Y15_N48
\ALU|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~65_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux15~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux15~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~62\ ))
-- \ALU|Add1~66\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux15~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux15~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux15~4_combout\,
	datad => \REG|ALT_INV_Mux15~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add1~62\,
	sumout => \ALU|Add1~65_sumout\,
	cout => \ALU|Add1~66\);

-- Location: LABCELL_X66_Y17_N45
\ALU|ALU_Result[16]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[16]~55_combout\ = ( \ALU|Add0~69_sumout\ & ( \ALU|Add1~65_sumout\ & ( (!\ALU|ALU_Result[16]~54_combout\ & (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[3]~5_combout\)) ) ) ) # ( !\ALU|Add0~69_sumout\ & ( \ALU|Add1~65_sumout\ & ( 
-- (!\ALU|ALU_Result[16]~54_combout\ & !\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( \ALU|Add0~69_sumout\ & ( !\ALU|Add1~65_sumout\ & ( (!\ALU|ALU_Result[16]~54_combout\ & !\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( !\ALU|Add0~69_sumout\ & ( !\ALU|Add1~65_sumout\ 
-- & ( !\ALU|ALU_Result[16]~54_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000001010000010001000100010001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[16]~54_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datae => \ALU|ALT_INV_Add0~69_sumout\,
	dataf => \ALU|ALT_INV_Add1~65_sumout\,
	combout => \ALU|ALU_Result[16]~55_combout\);

-- Location: LABCELL_X62_Y17_N54
\ALU|ALU_Result[16]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[16]~56_combout\ = ( \ALU|ALU_ResultSig~552_combout\ & ( \ALU|ALU_Result[16]~55_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~103_combout\) # (\ALU|ALU_ResultSig~558_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~552_combout\ & ( \ALU|ALU_Result[16]~55_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & (((\ALU|ALU_ResultSig~103_combout\ & !\ALU|ALU_ResultSig~557_combout\)) # (\ALU|ALU_ResultSig~558_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~552_combout\ & ( !\ALU|ALU_Result[16]~55_combout\ ) ) # ( !\ALU|ALU_ResultSig~552_combout\ & ( !\ALU|ALU_Result[16]~55_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000011101010000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~558_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~103_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~557_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~552_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[16]~55_combout\,
	combout => \ALU|ALU_Result[16]~56_combout\);

-- Location: FF_X59_Y14_N2
\REG|registers[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][16]~q\);

-- Location: FF_X59_Y14_N8
\REG|registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][16]~q\);

-- Location: FF_X59_Y14_N26
\REG|registers[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][16]~q\);

-- Location: FF_X60_Y12_N56
\REG|registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][16]~q\);

-- Location: MLABCELL_X59_Y14_N18
\REG|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][16]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][16]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][16]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][16]~q\,
	datab => \REG|ALT_INV_registers[13][16]~q\,
	datac => \REG|ALT_INV_registers[15][16]~q\,
	datad => \REG|ALT_INV_registers[12][16]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux15~6_combout\);

-- Location: FF_X65_Y15_N38
\REG|registers[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][16]~q\);

-- Location: FF_X65_Y15_N32
\REG|registers[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][16]~q\);

-- Location: FF_X65_Y15_N17
\REG|registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][16]~q\);

-- Location: FF_X61_Y14_N56
\REG|registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][16]~q\);

-- Location: MLABCELL_X65_Y15_N39
\REG|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[7][16]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][16]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][16]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][16]~q\,
	datab => \REG|ALT_INV_registers[6][16]~q\,
	datac => \REG|ALT_INV_registers[5][16]~q\,
	datad => \REG|ALT_INV_registers[4][16]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux15~7_combout\);

-- Location: FF_X61_Y12_N20
\REG|registers[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][16]~q\);

-- Location: FF_X61_Y12_N14
\REG|registers[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][16]~q\);

-- Location: FF_X62_Y17_N26
\REG|registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][16]~q\);

-- Location: FF_X62_Y17_N59
\REG|registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][16]~q\);

-- Location: LABCELL_X61_Y12_N15
\REG|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[11][16]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][16]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[10][16]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[8][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[10][16]~q\,
	datab => \REG|ALT_INV_registers[11][16]~q\,
	datac => \REG|ALT_INV_registers[8][16]~q\,
	datad => \REG|ALT_INV_registers[9][16]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux15~5_combout\);

-- Location: FF_X74_Y14_N59
\REG|registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][16]~q\);

-- Location: FF_X74_Y14_N8
\REG|registers[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][16]~q\);

-- Location: FF_X74_Y14_N38
\REG|registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][16]~q\);

-- Location: FF_X62_Y17_N11
\REG|registers[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[16]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][16]~q\);

-- Location: LABCELL_X74_Y14_N21
\REG|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][16]~q\ & ( (\REG|registers[1][16]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[0][16]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[2][16]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[3][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|registers[1][16]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[3][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[0][16]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[2][16]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_registers[0][16]~q\,
	datac => \REG|ALT_INV_registers[2][16]~q\,
	datad => \REG|ALT_INV_registers[1][16]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[3][16]~q\,
	combout => \REG|Mux15~8_combout\);

-- Location: MLABCELL_X65_Y15_N6
\REG|Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~9_combout\ = ( \REG|Mux15~5_combout\ & ( \REG|Mux15~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux15~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux15~6_combout\))) ) ) ) # ( !\REG|Mux15~5_combout\ & ( \REG|Mux15~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux15~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux15~6_combout\)))) ) ) ) # ( \REG|Mux15~5_combout\ & ( !\REG|Mux15~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux15~7_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux15~6_combout\)))) ) ) ) # ( !\REG|Mux15~5_combout\ & ( !\REG|Mux15~8_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux15~7_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux15~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REG|ALT_INV_Mux15~6_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_Mux15~7_combout\,
	datae => \REG|ALT_INV_Mux15~5_combout\,
	dataf => \REG|ALT_INV_Mux15~8_combout\,
	combout => \REG|Mux15~9_combout\);

-- Location: LABCELL_X68_Y16_N27
\REG|Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux15~10_combout\ = ( \REG|Mux15~4_combout\ & ( (\REG|Mux15~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux15~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux15~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux15~9_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \REG|Mux15~10_combout\);

-- Location: LABCELL_X70_Y16_N3
\ALU|ALU_ResultSig~542\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~542_combout\ = ( \REG|Mux14~10_combout\ & ( \REG|Mux15~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (!\ALU|ALU_ResultSig~70_combout\ & ((!\REG|Mux16~10_combout\) # (!\ALU|ALU_ResultSig~66_combout\)))) ) ) ) # ( 
-- !\REG|Mux14~10_combout\ & ( \REG|Mux15~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & ((!\REG|Mux16~10_combout\) # (!\ALU|ALU_ResultSig~66_combout\))) ) ) ) # ( \REG|Mux14~10_combout\ & ( !\REG|Mux15~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & 
-- ((!\REG|Mux16~10_combout\) # (!\ALU|ALU_ResultSig~66_combout\))) ) ) ) # ( !\REG|Mux14~10_combout\ & ( !\REG|Mux15~10_combout\ & ( (!\REG|Mux16~10_combout\) # (!\ALU|ALU_ResultSig~66_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111100001100000010101010100010001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datab => \REG|ALT_INV_Mux16~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datae => \REG|ALT_INV_Mux14~10_combout\,
	dataf => \REG|ALT_INV_Mux15~10_combout\,
	combout => \ALU|ALU_ResultSig~542_combout\);

-- Location: LABCELL_X73_Y11_N42
\ALU|ALU_ResultSig~524\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~524_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal68~6_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( \ALU|Equal73~2_combout\ & ( !\ALU|Equal68~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal68~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000100000000000000000000001100100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALU|ALT_INV_Equal68~6_combout\,
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~8_combout\,
	combout => \ALU|ALU_ResultSig~524_combout\);

-- Location: LABCELL_X64_Y15_N54
\ALU|ALU_ResultSig~538\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~538_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~54_combout\ & (!\ALU|ALU_ResultSig~524_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~54_combout\ & (\REG|Mux8~9_combout\ & !\ALU|ALU_ResultSig~524_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000010011000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	datac => \REG|ALT_INV_Mux8~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~538_combout\);

-- Location: LABCELL_X73_Y11_N36
\ALU|ALU_ResultSig~537\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~537_combout\ = ( \REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~63_combout\ & !\ALU|ALU_ResultSig~524_combout\) ) ) ) # ( !\REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~63_combout\ & 
-- (!\ALU|ALU_ResultSig~524_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( \REG|Mux9~4_combout\ & ( !\REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~63_combout\ & (!\ALU|ALU_ResultSig~524_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010001000000010000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux9~4_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~537_combout\);

-- Location: MLABCELL_X72_Y15_N0
\ALU|ALU_ResultSig~539\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~539_combout\ = ( \ALU|ALU_ResultSig~56_combout\ & ( (!\ALU|ALU_ResultSig~524_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux7~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000111000000000000000000000010000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux7~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	datad => \REG|ALT_INV_Mux7~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	combout => \ALU|ALU_ResultSig~539_combout\);

-- Location: LABCELL_X63_Y15_N18
\ALU|ALU_ResultSig~540\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~540_combout\ = ( \REG|Mux11~10_combout\ & ( \REG|Mux13~10_combout\ & ( ((!\ALU|ALU_ResultSig~159_combout\ & (\ALU|ALU_ResultSig~61_combout\)) # (\ALU|ALU_ResultSig~159_combout\ & ((\REG|Mux12~10_combout\)))) # 
-- (\ALU|ALU_ResultSig~158_combout\) ) ) ) # ( !\REG|Mux11~10_combout\ & ( \REG|Mux13~10_combout\ & ( ((\ALU|ALU_ResultSig~159_combout\ & \REG|Mux12~10_combout\)) # (\ALU|ALU_ResultSig~158_combout\) ) ) ) # ( \REG|Mux11~10_combout\ & ( 
-- !\REG|Mux13~10_combout\ & ( (!\ALU|ALU_ResultSig~158_combout\ & ((!\ALU|ALU_ResultSig~159_combout\ & (\ALU|ALU_ResultSig~61_combout\)) # (\ALU|ALU_ResultSig~159_combout\ & ((\REG|Mux12~10_combout\))))) ) ) ) # ( !\REG|Mux11~10_combout\ & ( 
-- !\REG|Mux13~10_combout\ & ( (\ALU|ALU_ResultSig~159_combout\ & (!\ALU|ALU_ResultSig~158_combout\ & \REG|Mux12~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000010000000111000000001111001111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datad => \REG|ALT_INV_Mux12~10_combout\,
	datae => \REG|ALT_INV_Mux11~10_combout\,
	dataf => \REG|ALT_INV_Mux13~10_combout\,
	combout => \ALU|ALU_ResultSig~540_combout\);

-- Location: LABCELL_X74_Y14_N24
\ALU|ALU_ResultSig~536\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~536_combout\ = ( \REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~62_combout\ & !\ALU|ALU_ResultSig~524_combout\) ) ) ) # ( !\REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~62_combout\ & 
-- (!\ALU|ALU_ResultSig~524_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( \REG|Mux10~9_combout\ & ( !\REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~62_combout\ & (!\ALU|ALU_ResultSig~524_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100000000000100000001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~536_combout\);

-- Location: LABCELL_X73_Y15_N54
\ALU|ALU_ResultSig~541\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~541_combout\ = ( !\ALU|ALU_ResultSig~540_combout\ & ( !\ALU|ALU_ResultSig~536_combout\ & ( (!\ALU|ALU_ResultSig~538_combout\ & (!\ALU|ALU_ResultSig~537_combout\ & !\ALU|ALU_ResultSig~539_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~538_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~537_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~539_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~540_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~536_combout\,
	combout => \ALU|ALU_ResultSig~541_combout\);

-- Location: LABCELL_X73_Y14_N21
\ALU|ALU_ResultSig~526\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~526_combout\ = ( \ALU|ALU_ResultSig~149_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux1~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux1~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux1~9_combout\,
	datad => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~149_combout\,
	combout => \ALU|ALU_ResultSig~526_combout\);

-- Location: LABCELL_X67_Y9_N24
\ALU|ALU_ResultSig~679\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~679_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010101000001010001010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ALU_ResultSig~679_combout\);

-- Location: LABCELL_X73_Y15_N33
\ALU|ALU_ResultSig~533\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~533_combout\ = ( \REG|Mux16~4_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux16~9_combout\)))) # 
-- (\ALU|Equal73~3_combout\ & (!\REG|Mux16~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux16~4_combout\ & ( (!\ALU|Equal73~3_combout\ & 
-- (\REG|Mux16~9_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) # (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ((!\REG|Mux16~9_combout\) 
-- # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001001010000010000100000101001000010010100000100001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~3_combout\,
	datab => \REG|ALT_INV_Mux16~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux16~4_combout\,
	combout => \ALU|ALU_ResultSig~533_combout\);

-- Location: LABCELL_X73_Y15_N42
\ALU|ALU_ResultSig~534\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~534_combout\ = ( \REG|Mux10~10_combout\ & ( \ALU|ALU_ResultSig~533_combout\ & ( (!\ALU|ALU_ResultSig~679_combout\ & ((!\ALU|Equal73~4_combout\) # (\REG|Mux20~10_combout\))) ) ) ) # ( !\REG|Mux10~10_combout\ & ( 
-- \ALU|ALU_ResultSig~533_combout\ & ( (!\ALU|ALU_ResultSig~679_combout\ & ((!\ALU|Equal73~4_combout\ & ((!\ALU|ALU_ResultSig~1_combout\))) # (\ALU|Equal73~4_combout\ & (\REG|Mux20~10_combout\)))) ) ) ) # ( \REG|Mux10~10_combout\ & ( 
-- !\ALU|ALU_ResultSig~533_combout\ & ( (!\ALU|ALU_ResultSig~679_combout\ & ((!\ALU|Equal73~4_combout\ & ((\ALU|ALU_ResultSig~1_combout\))) # (\ALU|Equal73~4_combout\ & (\REG|Mux20~10_combout\)))) ) ) ) # ( !\REG|Mux10~10_combout\ & ( 
-- !\ALU|ALU_ResultSig~533_combout\ & ( (\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~679_combout\ & \REG|Mux20~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001001000110010001100000001001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~679_combout\,
	datac => \REG|ALT_INV_Mux20~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \REG|ALT_INV_Mux10~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~533_combout\,
	combout => \ALU|ALU_ResultSig~534_combout\);

-- Location: LABCELL_X63_Y13_N21
\ALU|ALU_ResultSig~525\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~525_combout\ = ( !\ALU|ALU_ResultSig~307_combout\ & ( \REG|Mux2~4_combout\ & ( (\ALU|ALU_ResultSig~50_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux2~9_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~307_combout\ & ( !\REG|Mux2~4_combout\ & ( (\REG|Mux2~9_combout\ & (\ALU|ALU_ResultSig~50_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000000000000000000011000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux2~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~307_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~525_combout\);

-- Location: MLABCELL_X65_Y14_N30
\ALU|ALU_ResultSig~529\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~529_combout\ = ( !\ALU|ALU_ResultSig~150_combout\ & ( (\ALU|ALU_ResultSig~142_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux5~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux5~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux5~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux5~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	combout => \ALU|ALU_ResultSig~529_combout\);

-- Location: MLABCELL_X72_Y11_N51
\ALU|ALU_ResultSig~530\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~530_combout\ = ( \ALU|ALU_ResultSig~309_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux4~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~309_combout\,
	combout => \ALU|ALU_ResultSig~530_combout\);

-- Location: LABCELL_X62_Y13_N6
\ALU|ALU_ResultSig~528\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~528_combout\ = ( \REG|Mux6~9_combout\ & ( \ALU|ALU_ResultSig~150_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux6~4_combout\) ) ) ) # ( !\REG|Mux6~9_combout\ & ( \ALU|ALU_ResultSig~150_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux6~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux6~4_combout\,
	datae => \REG|ALT_INV_Mux6~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	combout => \ALU|ALU_ResultSig~528_combout\);

-- Location: LABCELL_X73_Y15_N12
\ALU|ALU_ResultSig~531\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~531_combout\ = ( \REG|Mux0~4_combout\ & ( \REG|Mux0~9_combout\ & ( (\ALU|ALU_ResultSig~43_combout\ & !\ALU|ALU_ResultSig~305_combout\) ) ) ) # ( !\REG|Mux0~4_combout\ & ( \REG|Mux0~9_combout\ & ( (\ALU|ALU_ResultSig~43_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ALU|ALU_ResultSig~305_combout\)) ) ) ) # ( \REG|Mux0~4_combout\ & ( !\REG|Mux0~9_combout\ & ( (\ALU|ALU_ResultSig~43_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- !\ALU|ALU_ResultSig~305_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000110000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~43_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~305_combout\,
	datae => \REG|ALT_INV_Mux0~4_combout\,
	dataf => \REG|ALT_INV_Mux0~9_combout\,
	combout => \ALU|ALU_ResultSig~531_combout\);

-- Location: LABCELL_X73_Y15_N48
\ALU|ALU_ResultSig~532\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~532_combout\ = ( !\ALU|ALU_ResultSig~528_combout\ & ( !\ALU|ALU_ResultSig~531_combout\ & ( (!\ALU|ALU_ResultSig~529_combout\ & (!\ALU|ALU_ResultSig~530_combout\ & ((!\REG|Mux3~10_combout\) # (!\ALU|ALU_ResultSig~527_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux3~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~529_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~530_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~527_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~528_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~531_combout\,
	combout => \ALU|ALU_ResultSig~532_combout\);

-- Location: LABCELL_X73_Y15_N21
\ALU|ALU_ResultSig~535\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~535_combout\ = ( \ALU|ALU_ResultSig~525_combout\ & ( \ALU|ALU_ResultSig~532_combout\ & ( (!\ALU|ALU_ResultSig~524_combout\ & !\ALU|ALU_ResultSig~300_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~525_combout\ & ( 
-- \ALU|ALU_ResultSig~532_combout\ & ( (!\ALU|ALU_ResultSig~524_combout\ & (!\ALU|ALU_ResultSig~300_combout\ & ((\ALU|ALU_ResultSig~534_combout\) # (\ALU|ALU_ResultSig~526_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~525_combout\ & ( 
-- !\ALU|ALU_ResultSig~532_combout\ & ( (!\ALU|ALU_ResultSig~524_combout\ & !\ALU|ALU_ResultSig~300_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~525_combout\ & ( !\ALU|ALU_ResultSig~532_combout\ & ( (!\ALU|ALU_ResultSig~524_combout\ & 
-- !\ALU|ALU_ResultSig~300_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~526_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~534_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~300_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~525_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~532_combout\,
	combout => \ALU|ALU_ResultSig~535_combout\);

-- Location: LABCELL_X70_Y15_N21
\ALU|ALU_Result[15]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[15]~51_combout\ = ( \REG|Mux16~9_combout\ & ( (\ALU|Equal73~0_combout\ & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15))) # (\REG|Mux16~4_combout\))) ) ) # ( 
-- !\REG|Mux16~9_combout\ & ( (\ALU|Equal73~0_combout\ & (((\REG|Mux16~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001111000000010000111100001101000011110000110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux16~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \REG|ALT_INV_Mux16~9_combout\,
	combout => \ALU|ALU_Result[15]~51_combout\);

-- Location: LABCELL_X67_Y15_N15
\ALU|ALU_Result[15]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[15]~52_combout\ = ( \ALU|Add1~61_sumout\ & ( \ALU|Add0~65_sumout\ & ( (!\ALU|ALU_Result[3]~5_combout\ & (!\ALU|ALU_Result[15]~51_combout\ & !\ALU|ALU_Result[3]~4_combout\)) ) ) ) # ( !\ALU|Add1~61_sumout\ & ( \ALU|Add0~65_sumout\ & ( 
-- (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[15]~51_combout\) ) ) ) # ( \ALU|Add1~61_sumout\ & ( !\ALU|Add0~65_sumout\ & ( (!\ALU|ALU_Result[15]~51_combout\ & !\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( !\ALU|Add1~61_sumout\ & ( !\ALU|Add0~65_sumout\ 
-- & ( !\ALU|ALU_Result[15]~51_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100000000000011000000110000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[15]~51_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datae => \ALU|ALT_INV_Add1~61_sumout\,
	dataf => \ALU|ALT_INV_Add0~65_sumout\,
	combout => \ALU|ALU_Result[15]~52_combout\);

-- Location: LABCELL_X73_Y15_N9
\ALU|ALU_Result[15]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[15]~53_combout\ = ( \ALU|ALU_ResultSig~535_combout\ & ( \ALU|ALU_Result[15]~52_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~523_combout\) # (!\ALU|ALU_ResultSig~542_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~535_combout\ & ( \ALU|ALU_Result[15]~52_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~542_combout\) # ((!\ALU|ALU_ResultSig~523_combout\ & !\ALU|ALU_ResultSig~541_combout\)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~535_combout\ & ( !\ALU|ALU_Result[15]~52_combout\ ) ) # ( !\ALU|ALU_ResultSig~535_combout\ & ( !\ALU|ALU_Result[15]~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110010001100000011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~523_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~542_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~541_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~535_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[15]~52_combout\,
	combout => \ALU|ALU_Result[15]~53_combout\);

-- Location: MLABCELL_X72_Y16_N21
\REG|registers[19][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][15]~feeder_combout\ = \ALU|ALU_Result[15]~53_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_Result[15]~53_combout\,
	combout => \REG|registers[19][15]~feeder_combout\);

-- Location: FF_X72_Y16_N22
\REG|registers[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][15]~q\);

-- Location: FF_X73_Y15_N32
\REG|registers[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][15]~q\);

-- Location: LABCELL_X73_Y15_N36
\REG|registers[23][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][15]~feeder_combout\ = ( \ALU|ALU_Result[15]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[15]~53_combout\,
	combout => \REG|registers[23][15]~feeder_combout\);

-- Location: FF_X73_Y15_N38
\REG|registers[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][15]~q\);

-- Location: FF_X73_Y19_N55
\REG|registers[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][15]~q\);

-- Location: LABCELL_X73_Y15_N27
\REG|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~3_combout\ = ( \REG|registers[27][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[23][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[31][15]~q\)) ) ) ) # ( !\REG|registers[27][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|registers[23][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[31][15]~q\)) ) ) ) # ( \REG|registers[27][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[19][15]~q\) ) ) ) # ( !\REG|registers[27][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[19][15]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][15]~q\,
	datab => \REG|ALT_INV_registers[31][15]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_registers[23][15]~q\,
	datae => \REG|ALT_INV_registers[27][15]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux16~3_combout\);

-- Location: FF_X71_Y15_N56
\REG|registers[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][15]~q\);

-- Location: LABCELL_X71_Y18_N54
\REG|registers[21][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[21][15]~feeder_combout\ = ( \ALU|ALU_Result[15]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[15]~53_combout\,
	combout => \REG|registers[21][15]~feeder_combout\);

-- Location: FF_X71_Y18_N56
\REG|registers[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[21][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][15]~q\);

-- Location: FF_X73_Y19_N43
\REG|registers[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][15]~q\);

-- Location: MLABCELL_X72_Y15_N36
\REG|registers[17][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[17][15]~feeder_combout\ = ( \ALU|ALU_Result[15]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[15]~53_combout\,
	combout => \REG|registers[17][15]~feeder_combout\);

-- Location: FF_X72_Y15_N38
\REG|registers[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[17][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][15]~q\);

-- Location: LABCELL_X71_Y15_N57
\REG|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~1_combout\ = ( \REG|registers[17][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[21][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[29][15]~q\)) ) ) ) # ( !\REG|registers[17][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|registers[21][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[29][15]~q\)) ) ) ) # ( \REG|registers[17][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[25][15]~q\) ) ) ) # ( !\REG|registers[17][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- \REG|registers[25][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][15]~q\,
	datab => \REG|ALT_INV_registers[21][15]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_registers[25][15]~q\,
	datae => \REG|ALT_INV_registers[17][15]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux16~1_combout\);

-- Location: FF_X71_Y15_N8
\REG|registers[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][15]~q\);

-- Location: FF_X72_Y17_N49
\REG|registers[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][15]~q\);

-- Location: FF_X72_Y18_N49
\REG|registers[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][15]~q\);

-- Location: FF_X72_Y17_N11
\REG|registers[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][15]~q\);

-- Location: MLABCELL_X72_Y15_N57
\REG|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][15]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][15]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][15]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][15]~q\,
	datab => \REG|ALT_INV_registers[24][15]~q\,
	datac => \REG|ALT_INV_registers[16][15]~q\,
	datad => \REG|ALT_INV_registers[20][15]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux16~0_combout\);

-- Location: FF_X71_Y15_N38
\REG|registers[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][15]~q\);

-- Location: FF_X74_Y19_N47
\REG|registers[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][15]~q\);

-- Location: FF_X74_Y19_N26
\REG|registers[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][15]~q\);

-- Location: FF_X74_Y19_N1
\REG|registers[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[15]~53_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][15]~q\);

-- Location: LABCELL_X71_Y15_N39
\REG|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~2_combout\ = ( \REG|registers[26][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[22][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[30][15]~q\)) ) ) ) # ( !\REG|registers[26][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|registers[22][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[30][15]~q\)) ) ) ) # ( \REG|registers[26][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[18][15]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REG|registers[26][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & \REG|registers[18][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][15]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_registers[18][15]~q\,
	datad => \REG|ALT_INV_registers[22][15]~q\,
	datae => \REG|ALT_INV_registers[26][15]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux16~2_combout\);

-- Location: LABCELL_X71_Y15_N18
\REG|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux16~4_combout\ = ( \REG|Mux16~0_combout\ & ( \REG|Mux16~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux16~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux16~3_combout\))) ) ) ) # ( !\REG|Mux16~0_combout\ & ( \REG|Mux16~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|Mux16~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux16~3_combout\))) ) ) ) # ( 
-- \REG|Mux16~0_combout\ & ( !\REG|Mux16~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux16~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux16~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REG|Mux16~0_combout\ & ( !\REG|Mux16~2_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux16~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux16~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux16~3_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_Mux16~1_combout\,
	datae => \REG|ALT_INV_Mux16~0_combout\,
	dataf => \REG|ALT_INV_Mux16~2_combout\,
	combout => \REG|Mux16~4_combout\);

-- Location: MLABCELL_X72_Y13_N21
\ALU|ALU_ResultSig~519\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~519_combout\ = ( \REG|Mux16~9_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux16~4_combout\))) ) ) # ( !\REG|Mux16~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux16~4_combout\ & \ALU|ALU_ResultSig~68_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux16~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	dataf => \REG|ALT_INV_Mux16~9_combout\,
	combout => \ALU|ALU_ResultSig~519_combout\);

-- Location: LABCELL_X73_Y13_N9
\ALU|ALU_ResultSig~518\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~518_combout\ = ( \REG|Mux17~4_combout\ & ( (\ALU|ALU_ResultSig~66_combout\ & ((\REG|Mux17~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux17~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~9_combout\ & \ALU|ALU_ResultSig~66_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux17~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	dataf => \REG|ALT_INV_Mux17~4_combout\,
	combout => \ALU|ALU_ResultSig~518_combout\);

-- Location: LABCELL_X71_Y13_N30
\ALU|ALU_ResultSig~520\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~520_combout\ = ( \REG|Mux15~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux15~4_combout\))) ) ) # ( !\REG|Mux15~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux15~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux15~4_combout\,
	dataf => \REG|ALT_INV_Mux15~9_combout\,
	combout => \ALU|ALU_ResultSig~520_combout\);

-- Location: LABCELL_X73_Y13_N18
\ALU|ALU_ResultSig~522\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~522_combout\ = ( \REG|Mux13~10_combout\ & ( !\ALU|ALU_ResultSig~520_combout\ & ( (!\ALU|ALU_ResultSig~73_combout\ & (!\ALU|ALU_ResultSig~521_combout\ & (!\ALU|ALU_ResultSig~519_combout\ & !\ALU|ALU_ResultSig~518_combout\))) ) ) ) # ( 
-- !\REG|Mux13~10_combout\ & ( !\ALU|ALU_ResultSig~520_combout\ & ( (!\ALU|ALU_ResultSig~521_combout\ & (!\ALU|ALU_ResultSig~519_combout\ & !\ALU|ALU_ResultSig~518_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~521_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~519_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~518_combout\,
	datae => \REG|ALT_INV_Mux13~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~520_combout\,
	combout => \ALU|ALU_ResultSig~522_combout\);

-- Location: LABCELL_X71_Y13_N6
\ALU|ALU_ResultSig~513\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~513_combout\ = ( \REG|Mux9~9_combout\ & ( \ALU|ALU_ResultSig~54_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~4_combout\) ) ) ) # ( !\REG|Mux9~9_combout\ & ( \ALU|ALU_ResultSig~54_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux9~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux9~4_combout\,
	datae => \REG|ALT_INV_Mux9~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	combout => \ALU|ALU_ResultSig~513_combout\);

-- Location: LABCELL_X73_Y13_N6
\ALU|ALU_ResultSig~515\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~515_combout\ = ( \REG|Mux7~9_combout\ & ( (\ALU|ALU_ResultSig~58_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux7~4_combout\))) ) ) # ( !\REG|Mux7~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~58_combout\ & \REG|Mux7~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~58_combout\,
	datad => \REG|ALT_INV_Mux7~4_combout\,
	dataf => \REG|ALT_INV_Mux7~9_combout\,
	combout => \ALU|ALU_ResultSig~515_combout\);

-- Location: LABCELL_X73_Y13_N0
\ALU|ALU_ResultSig~516\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~516_combout\ = ( \REG|Mux12~10_combout\ & ( \REG|Mux10~10_combout\ & ( (!\ALU|ALU_ResultSig~63_combout\ & (!\ALU|ALU_ResultSig~61_combout\ & ((!\REG|Mux11~10_combout\) # (!\ALU|ALU_ResultSig~62_combout\)))) ) ) ) # ( 
-- !\REG|Mux12~10_combout\ & ( \REG|Mux10~10_combout\ & ( (!\ALU|ALU_ResultSig~63_combout\ & ((!\REG|Mux11~10_combout\) # ((!\ALU|ALU_ResultSig~62_combout\) # (\ALU|ALU_ResultSig~61_combout\)))) ) ) ) # ( \REG|Mux12~10_combout\ & ( !\REG|Mux10~10_combout\ & 
-- ( (!\ALU|ALU_ResultSig~61_combout\ & ((!\REG|Mux11~10_combout\) # (!\ALU|ALU_ResultSig~62_combout\))) ) ) ) # ( !\REG|Mux12~10_combout\ & ( !\REG|Mux10~10_combout\ & ( (!\REG|Mux11~10_combout\) # ((!\ALU|ALU_ResultSig~62_combout\) # 
-- (\ALU|ALU_ResultSig~61_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111111110100000000011001000110011001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux11~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datae => \REG|ALT_INV_Mux12~10_combout\,
	dataf => \REG|ALT_INV_Mux10~10_combout\,
	combout => \ALU|ALU_ResultSig~516_combout\);

-- Location: LABCELL_X74_Y13_N45
\ALU|ALU_ResultSig~514\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~514_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~56_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux8~9_combout\ & \ALU|ALU_ResultSig~56_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux8~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~514_combout\);

-- Location: LABCELL_X73_Y13_N42
\ALU|ALU_ResultSig~517\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~517_combout\ = ( \ALU|ALU_ResultSig~516_combout\ & ( !\ALU|ALU_ResultSig~514_combout\ & ( (!\ALU|ALU_ResultSig~513_combout\ & (!\ALU|ALU_ResultSig~515_combout\ & ((!\REG|Mux6~10_combout\) # (!\ALU|ALU_ResultSig~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux6~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~513_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~515_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~516_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~514_combout\,
	combout => \ALU|ALU_ResultSig~517_combout\);

-- Location: LABCELL_X63_Y13_N54
\ALU|ALU_ResultSig~511\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~511_combout\ = ( \REG|Mux2~10_combout\ & ( \REG|Mux5~10_combout\ & ( ((!\ALU|ALU_ResultSig~49_combout\ & (\ALU|ALU_ResultSig~41_combout\)) # (\ALU|ALU_ResultSig~49_combout\ & ((\REG|Mux4~10_combout\)))) # 
-- (\ALU|ALU_ResultSig~48_combout\) ) ) ) # ( !\REG|Mux2~10_combout\ & ( \REG|Mux5~10_combout\ & ( ((\ALU|ALU_ResultSig~49_combout\ & \REG|Mux4~10_combout\)) # (\ALU|ALU_ResultSig~48_combout\) ) ) ) # ( \REG|Mux2~10_combout\ & ( !\REG|Mux5~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~48_combout\ & ((!\ALU|ALU_ResultSig~49_combout\ & (\ALU|ALU_ResultSig~41_combout\)) # (\ALU|ALU_ResultSig~49_combout\ & ((\REG|Mux4~10_combout\))))) ) ) ) # ( !\REG|Mux2~10_combout\ & ( !\REG|Mux5~10_combout\ & ( 
-- (\ALU|ALU_ResultSig~49_combout\ & (\REG|Mux4~10_combout\ & !\ALU|ALU_ResultSig~48_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000001001110000000000000101111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~41_combout\,
	datac => \REG|ALT_INV_Mux4~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datae => \REG|ALT_INV_Mux2~10_combout\,
	dataf => \REG|ALT_INV_Mux5~10_combout\,
	combout => \ALU|ALU_ResultSig~511_combout\);

-- Location: LABCELL_X63_Y13_N33
\ALU|ALU_ResultSig~508\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~508_combout\ = ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~45_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux0~9_combout\))) ) ) # ( !\REG|Mux0~4_combout\ & ( (\REG|Mux0~9_combout\ & 
-- (\ALU|ALU_ResultSig~45_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux0~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~45_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_ResultSig~508_combout\);

-- Location: LABCELL_X64_Y11_N51
\ALU|ALU_ResultSig~506\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~506_combout\ = ( \REG|Mux3~4_combout\ & ( \ALU|ALU_ResultSig~50_combout\ & ( (\REG|Mux3~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REG|Mux3~4_combout\ & ( \ALU|ALU_ResultSig~50_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux3~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux3~9_combout\,
	datae => \REG|ALT_INV_Mux3~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	combout => \ALU|ALU_ResultSig~506_combout\);

-- Location: LABCELL_X63_Y13_N42
\ALU|ALU_ResultSig~507\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~507_combout\ = ( \REG|Mux1~9_combout\ & ( (\ALU|ALU_ResultSig~43_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux1~4_combout\))) ) ) # ( !\REG|Mux1~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~43_combout\ & \REG|Mux1~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~43_combout\,
	datad => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~507_combout\);

-- Location: MLABCELL_X72_Y13_N18
\ALU|ALU_ResultSig~509\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~509_combout\ = ( \REG|Mux17~4_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(14) & ((\REG|Mux17~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) # 
-- (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\REG|Mux17~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(14)))) ) ) # ( !\REG|Mux17~4_combout\ & ( (!\ALU|Equal73~3_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~9_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(14)))) # (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(14) & ((!\REG|Mux17~9_combout\) 
-- # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100001000001100010000100000100000010011000010000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_Equal73~3_combout\,
	datac => \REG|ALT_INV_Mux17~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \REG|ALT_INV_Mux17~4_combout\,
	combout => \ALU|ALU_ResultSig~509_combout\);

-- Location: LABCELL_X63_Y13_N48
\ALU|ALU_ResultSig~510\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~510_combout\ = ( \REG|Mux21~10_combout\ & ( \REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~423_combout\ & (((\ALU|Equal73~4_combout\) # (\ALU|ALU_ResultSig~509_combout\)) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( 
-- !\REG|Mux21~10_combout\ & ( \REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~423_combout\ & (!\ALU|Equal73~4_combout\ & ((\ALU|ALU_ResultSig~509_combout\) # (\ALU|ALU_ResultSig~1_combout\)))) ) ) ) # ( \REG|Mux21~10_combout\ & ( !\REG|Mux11~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~423_combout\ & (((!\ALU|ALU_ResultSig~1_combout\ & \ALU|ALU_ResultSig~509_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( !\REG|Mux21~10_combout\ & ( !\REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~1_combout\ & 
-- (!\ALU|ALU_ResultSig~423_combout\ & (\ALU|ALU_ResultSig~509_combout\ & !\ALU|Equal73~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010001100110001001100000000000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~423_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~509_combout\,
	datad => \ALU|ALT_INV_Equal73~4_combout\,
	datae => \REG|ALT_INV_Mux21~10_combout\,
	dataf => \REG|ALT_INV_Mux11~10_combout\,
	combout => \ALU|ALU_ResultSig~510_combout\);

-- Location: LABCELL_X63_Y13_N36
\ALU|ALU_ResultSig~512\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~512_combout\ = ( \ALU|ALU_ResultSig~507_combout\ & ( \ALU|ALU_ResultSig~510_combout\ & ( !\ALU|ALU_ResultSig~40_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~507_combout\ & ( \ALU|ALU_ResultSig~510_combout\ & ( !\ALU|ALU_ResultSig~40_combout\ 
-- ) ) ) # ( \ALU|ALU_ResultSig~507_combout\ & ( !\ALU|ALU_ResultSig~510_combout\ & ( !\ALU|ALU_ResultSig~40_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~507_combout\ & ( !\ALU|ALU_ResultSig~510_combout\ & ( (!\ALU|ALU_ResultSig~40_combout\ & 
-- (((\ALU|ALU_ResultSig~506_combout\) # (\ALU|ALU_ResultSig~508_combout\)) # (\ALU|ALU_ResultSig~511_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~511_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~508_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~506_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~507_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~510_combout\,
	combout => \ALU|ALU_ResultSig~512_combout\);

-- Location: MLABCELL_X72_Y13_N48
\ALU|ALU_Result[14]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[14]~48_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(14) & ( \REG|Mux17~4_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(14) & ( \REG|Mux17~4_combout\ & ( 
-- (\ALU|Equal73~0_combout\ & ((\REG|Mux17~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(14) & ( !\REG|Mux17~4_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(14) & ( !\REG|Mux17~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~9_combout\ & \ALU|Equal73~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000001111111100000000010111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux17~9_combout\,
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \REG|ALT_INV_Mux17~4_combout\,
	combout => \ALU|ALU_Result[14]~48_combout\);

-- Location: LABCELL_X73_Y13_N24
\ALU|ALU_Result[14]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[14]~49_combout\ = ( \ALU|Add1~57_sumout\ & ( \ALU|Add0~61_sumout\ & ( (!\ALU|ALU_Result[3]~5_combout\ & (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[14]~48_combout\)) ) ) ) # ( !\ALU|Add1~57_sumout\ & ( \ALU|Add0~61_sumout\ & ( 
-- (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[14]~48_combout\) ) ) ) # ( \ALU|Add1~57_sumout\ & ( !\ALU|Add0~61_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[14]~48_combout\) ) ) ) # ( !\ALU|Add1~57_sumout\ & ( !\ALU|Add0~61_sumout\ 
-- & ( !\ALU|ALU_Result[14]~48_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100000000000011001100000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_ALU_Result[14]~48_combout\,
	datae => \ALU|ALT_INV_Add1~57_sumout\,
	dataf => \ALU|ALT_INV_Add0~61_sumout\,
	combout => \ALU|ALU_Result[14]~49_combout\);

-- Location: LABCELL_X73_Y13_N39
\ALU|ALU_Result[14]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[14]~50_combout\ = ( \ALU|ALU_ResultSig~512_combout\ & ( \ALU|ALU_Result[14]~49_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~522_combout\) # (!\ALU|ALU_ResultSig~53_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~512_combout\ & ( \ALU|ALU_Result[14]~49_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~522_combout\) # ((!\ALU|ALU_ResultSig~517_combout\ & !\ALU|ALU_ResultSig~53_combout\)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~512_combout\ & ( !\ALU|ALU_Result[14]~49_combout\ ) ) # ( !\ALU|ALU_ResultSig~512_combout\ & ( !\ALU|ALU_Result[14]~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110010001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~522_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~517_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~512_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[14]~49_combout\,
	combout => \ALU|ALU_Result[14]~50_combout\);

-- Location: FF_X75_Y17_N56
\REG|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][14]~q\);

-- Location: FF_X75_Y17_N49
\REG|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][14]~q\);

-- Location: FF_X73_Y13_N17
\REG|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][14]~q\);

-- Location: FF_X75_Y17_N22
\REG|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][14]~q\);

-- Location: LABCELL_X75_Y17_N24
\REG|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][14]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][14]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][14]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][14]~q\,
	datab => \REG|ALT_INV_registers[6][14]~q\,
	datac => \REG|ALT_INV_registers[4][14]~q\,
	datad => \REG|ALT_INV_registers[5][14]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux17~7_combout\);

-- Location: FF_X72_Y13_N8
\REG|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][14]~q\);

-- Location: FF_X72_Y13_N59
\REG|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][14]~q\);

-- Location: FF_X72_Y11_N55
\REG|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][14]~q\);

-- Location: MLABCELL_X72_Y11_N18
\REG|registers[13][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[13][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[13][14]~feeder_combout\);

-- Location: FF_X72_Y11_N20
\REG|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[13][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][14]~q\);

-- Location: MLABCELL_X72_Y13_N9
\REG|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[15][14]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[12][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[14][14]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[13][14]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & \REG|registers[15][14]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[13][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[12][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[14][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_registers[15][14]~q\,
	datac => \REG|ALT_INV_registers[12][14]~q\,
	datad => \REG|ALT_INV_registers[14][14]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[13][14]~q\,
	combout => \REG|Mux17~6_combout\);

-- Location: FF_X74_Y17_N2
\REG|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][14]~q\);

-- Location: FF_X74_Y17_N11
\REG|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][14]~q\);

-- Location: LABCELL_X74_Y18_N18
\REG|registers[8][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[8][14]~feeder_combout\);

-- Location: FF_X74_Y18_N19
\REG|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][14]~q\);

-- Location: FF_X74_Y17_N26
\REG|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][14]~q\);

-- Location: LABCELL_X74_Y17_N15
\REG|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[11][14]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][14]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[9][14]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[10][14]~q\,
	datab => \REG|ALT_INV_registers[9][14]~q\,
	datac => \REG|ALT_INV_registers[8][14]~q\,
	datad => \REG|ALT_INV_registers[11][14]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux17~5_combout\);

-- Location: LABCELL_X68_Y9_N24
\REG|registers[2][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[2][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[2][14]~feeder_combout\);

-- Location: FF_X68_Y9_N26
\REG|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[2][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][14]~q\);

-- Location: LABCELL_X68_Y9_N48
\REG|registers[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[0][14]~feeder_combout\);

-- Location: FF_X68_Y9_N49
\REG|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][14]~q\);

-- Location: FF_X68_Y9_N14
\REG|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[14]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][14]~q\);

-- Location: LABCELL_X73_Y13_N54
\REG|registers[3][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[3][14]~feeder_combout\ = ( \ALU|ALU_Result[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[14]~50_combout\,
	combout => \REG|registers[3][14]~feeder_combout\);

-- Location: FF_X73_Y13_N56
\REG|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[3][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][14]~q\);

-- Location: LABCELL_X68_Y9_N9
\REG|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][14]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][14]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][14]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][14]~q\,
	datab => \REG|ALT_INV_registers[0][14]~q\,
	datac => \REG|ALT_INV_registers[1][14]~q\,
	datad => \REG|ALT_INV_registers[3][14]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux17~8_combout\);

-- Location: MLABCELL_X72_Y13_N24
\REG|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux17~9_combout\ = ( \REG|Mux17~5_combout\ & ( \REG|Mux17~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux17~7_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux17~6_combout\)))) ) ) ) # ( !\REG|Mux17~5_combout\ & ( \REG|Mux17~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((\REG|Mux17~7_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux17~6_combout\)))) ) ) ) # ( 
-- \REG|Mux17~5_combout\ & ( !\REG|Mux17~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux17~7_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((\REG|Mux17~6_combout\)))) ) ) ) # ( !\REG|Mux17~5_combout\ & ( !\REG|Mux17~8_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux17~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux17~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_Mux17~7_combout\,
	datad => \REG|ALT_INV_Mux17~6_combout\,
	datae => \REG|ALT_INV_Mux17~5_combout\,
	dataf => \REG|ALT_INV_Mux17~8_combout\,
	combout => \REG|Mux17~9_combout\);

-- Location: MLABCELL_X72_Y13_N33
\ALU|ALU_ResultSig~501\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~501_combout\ = ( \REG|Mux17~4_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((\REG|Mux17~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux17~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux17~9_combout\ & \ALU|ALU_ResultSig~68_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux17~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	dataf => \REG|ALT_INV_Mux17~4_combout\,
	combout => \ALU|ALU_ResultSig~501_combout\);

-- Location: LABCELL_X71_Y13_N42
\ALU|ALU_ResultSig~502\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~502_combout\ = ( \REG|Mux16~4_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & ((\REG|Mux16~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux16~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~70_combout\ & \REG|Mux16~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datac => \REG|ALT_INV_Mux16~9_combout\,
	dataf => \REG|ALT_INV_Mux16~4_combout\,
	combout => \ALU|ALU_ResultSig~502_combout\);

-- Location: LABCELL_X71_Y13_N45
\ALU|ALU_ResultSig~503\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~503_combout\ = ( \REG|Mux15~4_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & ((\REG|Mux15~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux15~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux15~9_combout\ & \ALU|ALU_ResultSig~72_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux15~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	dataf => \REG|ALT_INV_Mux15~4_combout\,
	combout => \ALU|ALU_ResultSig~503_combout\);

-- Location: LABCELL_X73_Y14_N18
\ALU|ALU_ResultSig~504\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~504_combout\ = ( \REG|Mux14~4_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((\REG|Mux14~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux14~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~9_combout\ & \ALU|ALU_ResultSig~73_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux14~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	dataf => \REG|ALT_INV_Mux14~4_combout\,
	combout => \ALU|ALU_ResultSig~504_combout\);

-- Location: LABCELL_X71_Y13_N12
\ALU|ALU_ResultSig~505\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~505_combout\ = ( !\ALU|ALU_ResultSig~503_combout\ & ( !\ALU|ALU_ResultSig~504_combout\ & ( (!\ALU|ALU_ResultSig~501_combout\ & (!\ALU|ALU_ResultSig~502_combout\ & ((!\REG|Mux18~10_combout\) # (!\ALU|ALU_ResultSig~66_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux18~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~501_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~502_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~503_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~504_combout\,
	combout => \ALU|ALU_ResultSig~505_combout\);

-- Location: LABCELL_X73_Y13_N51
\ALU|ALU_ResultSig~499\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~499_combout\ = ( !\ALU|ALU_ResultSig~63_combout\ & ( \REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & ((!\ALU|ALU_ResultSig~62_combout\) # ((!\REG|Mux12~10_combout\)))) # (\ALU|ALU_ResultSig~61_combout\ & 
-- (((!\REG|Mux13~10_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~63_combout\ & ( !\REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & ((!\ALU|ALU_ResultSig~62_combout\) # ((!\REG|Mux12~10_combout\)))) # (\ALU|ALU_ResultSig~61_combout\ & 
-- (((!\REG|Mux13~10_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~63_combout\ & ( !\REG|Mux11~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & ((!\ALU|ALU_ResultSig~62_combout\) # ((!\REG|Mux12~10_combout\)))) # (\ALU|ALU_ResultSig~61_combout\ & 
-- (((!\REG|Mux13~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101100111111001010110011111100101011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datab => \REG|ALT_INV_Mux13~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datad => \REG|ALT_INV_Mux12~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	dataf => \REG|ALT_INV_Mux11~10_combout\,
	combout => \ALU|ALU_ResultSig~499_combout\);

-- Location: LABCELL_X71_Y13_N57
\ALU|ALU_ResultSig~496\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~496_combout\ = ( \ALU|ALU_ResultSig~56_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux9~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux9~9_combout\,
	datad => \REG|ALT_INV_Mux9~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	combout => \ALU|ALU_ResultSig~496_combout\);

-- Location: LABCELL_X71_Y13_N21
\ALU|ALU_ResultSig~497\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~497_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~58_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux8~9_combout\ & \ALU|ALU_ResultSig~58_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux8~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~58_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~497_combout\);

-- Location: LABCELL_X71_Y13_N18
\ALU|ALU_ResultSig~498\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~498_combout\ = ( \REG|Mux7~4_combout\ & ( (\ALU|ALU_ResultSig~60_combout\ & ((\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux7~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~9_combout\ & \ALU|ALU_ResultSig~60_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux7~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~498_combout\);

-- Location: LABCELL_X71_Y13_N51
\ALU|ALU_ResultSig~500\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~500_combout\ = ( !\ALU|ALU_ResultSig~497_combout\ & ( !\ALU|ALU_ResultSig~498_combout\ & ( (\ALU|ALU_ResultSig~499_combout\ & (!\ALU|ALU_ResultSig~496_combout\ & ((!\ALU|ALU_ResultSig~54_combout\) # (!\REG|Mux10~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~499_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~496_combout\,
	datad => \REG|ALT_INV_Mux10~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~497_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~498_combout\,
	combout => \ALU|ALU_ResultSig~500_combout\);

-- Location: LABCELL_X70_Y11_N0
\ALU|ALU_ResultSig~487\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~487_combout\ = ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~41_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux3~4_combout\))) ) ) # ( !\REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~41_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux3~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~41_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux3~4_combout\,
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~487_combout\);

-- Location: LABCELL_X70_Y11_N39
\ALU|ALU_ResultSig~491\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~491_combout\ = ( \REG|Mux0~9_combout\ & ( (\ALU|ALU_ResultSig~47_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux0~4_combout\))) ) ) # ( !\REG|Mux0~9_combout\ & ( (\ALU|ALU_ResultSig~47_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101000100010101010100010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~47_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux0~4_combout\,
	dataf => \REG|ALT_INV_Mux0~9_combout\,
	combout => \ALU|ALU_ResultSig~491_combout\);

-- Location: LABCELL_X70_Y11_N36
\ALU|ALU_ResultSig~490\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~490_combout\ = ( \REG|Mux4~9_combout\ & ( (\ALU|ALU_ResultSig~50_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux4~4_combout\))) ) ) # ( !\REG|Mux4~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~4_combout\ & \ALU|ALU_ResultSig~50_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux4~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	dataf => \REG|ALT_INV_Mux4~9_combout\,
	combout => \ALU|ALU_ResultSig~490_combout\);

-- Location: LABCELL_X70_Y11_N27
\ALU|ALU_ResultSig~492\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~492_combout\ = ( !\ALU|ALU_ResultSig~490_combout\ & ( \ALU|ALU_ResultSig~48_combout\ & ( (!\REG|Mux6~10_combout\ & !\ALU|ALU_ResultSig~491_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~490_combout\ & ( !\ALU|ALU_ResultSig~48_combout\ & ( 
-- (!\ALU|ALU_ResultSig~491_combout\ & ((!\ALU|ALU_ResultSig~49_combout\) # (!\REG|Mux5~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000000000000000000010001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux6~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~491_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datad => \REG|ALT_INV_Mux5~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~490_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	combout => \ALU|ALU_ResultSig~492_combout\);

-- Location: LABCELL_X70_Y11_N45
\ALU|ALU_ResultSig~488\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~488_combout\ = ( \REG|Mux2~4_combout\ & ( \REG|Mux2~9_combout\ & ( \ALU|ALU_ResultSig~43_combout\ ) ) ) # ( !\REG|Mux2~4_combout\ & ( \REG|Mux2~9_combout\ & ( (\ALU|ALU_ResultSig~43_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux2~4_combout\ & ( !\REG|Mux2~9_combout\ & ( (\ALU|ALU_ResultSig~43_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100110000001100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~43_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux2~4_combout\,
	dataf => \REG|ALT_INV_Mux2~9_combout\,
	combout => \ALU|ALU_ResultSig~488_combout\);

-- Location: LABCELL_X71_Y11_N0
\ALU|ALU_ResultSig~489\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~489_combout\ = ( \REG|Mux1~9_combout\ & ( \ALU|ALU_ResultSig~45_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux1~4_combout\) ) ) ) # ( !\REG|Mux1~9_combout\ & ( \ALU|ALU_ResultSig~45_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux1~4_combout\,
	datae => \REG|ALT_INV_Mux1~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~45_combout\,
	combout => \ALU|ALU_ResultSig~489_combout\);

-- Location: LABCELL_X70_Y14_N30
\ALU|ALU_ResultSig~493\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~493_combout\ = ( \REG|Mux18~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|Equal73~3_combout\ & !\REG|Mux18~4_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) & (!\ALU|Equal73~3_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux18~4_combout\)))) ) ) # ( !\REG|Mux18~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) & (\ALU|Equal73~3_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (!\REG|Mux18~4_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|Equal73~3_combout\ & \REG|Mux18~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011000000011000001100000100100001100000010010000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \REG|ALT_INV_Mux18~4_combout\,
	dataf => \REG|ALT_INV_Mux18~9_combout\,
	combout => \ALU|ALU_ResultSig~493_combout\);

-- Location: MLABCELL_X65_Y10_N0
\ALU|ALU_ResultSig~680\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~680_combout\ = ( \ALU|Equal73~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( 
-- \ALU|Equal73~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ALU_ResultSig~680_combout\);

-- Location: LABCELL_X70_Y11_N33
\ALU|ALU_ResultSig~494\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~494_combout\ = ( \REG|Mux12~10_combout\ & ( \REG|Mux22~10_combout\ & ( (!\ALU|ALU_ResultSig~680_combout\ & (((\ALU|ALU_ResultSig~1_combout\) # (\ALU|ALU_ResultSig~493_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( 
-- !\REG|Mux12~10_combout\ & ( \REG|Mux22~10_combout\ & ( (!\ALU|ALU_ResultSig~680_combout\ & (((\ALU|ALU_ResultSig~493_combout\ & !\ALU|ALU_ResultSig~1_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( \REG|Mux12~10_combout\ & ( !\REG|Mux22~10_combout\ & ( 
-- (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~680_combout\ & ((\ALU|ALU_ResultSig~1_combout\) # (\ALU|ALU_ResultSig~493_combout\)))) ) ) ) # ( !\REG|Mux12~10_combout\ & ( !\REG|Mux22~10_combout\ & ( (!\ALU|Equal73~4_combout\ & 
-- (\ALU|ALU_ResultSig~493_combout\ & (!\ALU|ALU_ResultSig~680_combout\ & !\ALU|ALU_ResultSig~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000001010000001110000010100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~493_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~680_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \REG|ALT_INV_Mux12~10_combout\,
	dataf => \REG|ALT_INV_Mux22~10_combout\,
	combout => \ALU|ALU_ResultSig~494_combout\);

-- Location: LABCELL_X70_Y11_N18
\ALU|ALU_ResultSig~495\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~495_combout\ = ( \ALU|ALU_ResultSig~489_combout\ & ( \ALU|ALU_ResultSig~494_combout\ & ( !\ALU|ALU_ResultSig~40_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~489_combout\ & ( \ALU|ALU_ResultSig~494_combout\ & ( !\ALU|ALU_ResultSig~40_combout\ 
-- ) ) ) # ( \ALU|ALU_ResultSig~489_combout\ & ( !\ALU|ALU_ResultSig~494_combout\ & ( !\ALU|ALU_ResultSig~40_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~489_combout\ & ( !\ALU|ALU_ResultSig~494_combout\ & ( (!\ALU|ALU_ResultSig~40_combout\ & 
-- (((!\ALU|ALU_ResultSig~492_combout\) # (\ALU|ALU_ResultSig~488_combout\)) # (\ALU|ALU_ResultSig~487_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~487_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~492_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~488_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~489_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~494_combout\,
	combout => \ALU|ALU_ResultSig~495_combout\);

-- Location: LABCELL_X70_Y14_N51
\ALU|ALU_Result[13]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[13]~45_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(13) & ( \REG|Mux18~9_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) & ( \REG|Mux18~9_combout\ & ( 
-- (\ALU|Equal73~0_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux18~4_combout\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(13) & ( !\REG|Mux18~9_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(13) & ( !\REG|Mux18~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux18~4_combout\ & \ALU|Equal73~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000001111111100000000101110110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux18~4_combout\,
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \REG|ALT_INV_Mux18~9_combout\,
	combout => \ALU|ALU_Result[13]~45_combout\);

-- Location: LABCELL_X67_Y15_N3
\ALU|ALU_Result[13]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[13]~46_combout\ = ( \ALU|Add1~53_sumout\ & ( \ALU|Add0~57_sumout\ & ( (!\ALU|ALU_Result[13]~45_combout\ & (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[3]~4_combout\)) ) ) ) # ( !\ALU|Add1~53_sumout\ & ( \ALU|Add0~57_sumout\ & ( 
-- (!\ALU|ALU_Result[13]~45_combout\ & !\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( \ALU|Add1~53_sumout\ & ( !\ALU|Add0~57_sumout\ & ( (!\ALU|ALU_Result[13]~45_combout\ & !\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( !\ALU|Add1~53_sumout\ & ( !\ALU|Add0~57_sumout\ 
-- & ( !\ALU|ALU_Result[13]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100000000010100000101000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[13]~45_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datae => \ALU|ALT_INV_Add1~53_sumout\,
	dataf => \ALU|ALT_INV_Add0~57_sumout\,
	combout => \ALU|ALU_Result[13]~46_combout\);

-- Location: LABCELL_X71_Y13_N39
\ALU|ALU_Result[13]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[13]~47_combout\ = ( \ALU|ALU_ResultSig~495_combout\ & ( \ALU|ALU_Result[13]~46_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~53_combout\) # (!\ALU|ALU_ResultSig~505_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~495_combout\ & ( \ALU|ALU_Result[13]~46_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~505_combout\) # ((!\ALU|ALU_ResultSig~53_combout\ & !\ALU|ALU_ResultSig~500_combout\)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~495_combout\ & ( !\ALU|ALU_Result[13]~46_combout\ ) ) # ( !\ALU|ALU_ResultSig~495_combout\ & ( !\ALU|ALU_Result[13]~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110010001100000011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~505_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~500_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~495_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[13]~46_combout\,
	combout => \ALU|ALU_Result[13]~47_combout\);

-- Location: FF_X70_Y14_N23
\REG|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][13]~q\);

-- Location: FF_X70_Y14_N8
\REG|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][13]~q\);

-- Location: FF_X70_Y14_N29
\REG|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][13]~q\);

-- Location: FF_X70_Y20_N26
\REG|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][13]~q\);

-- Location: LABCELL_X70_Y14_N12
\REG|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[11][13]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[8][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[9][13]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\REG|registers[10][13]~q\ & ( (\REG|registers[11][13]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\REG|registers[10][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[8][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[9][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][13]~q\,
	datab => \REG|ALT_INV_registers[11][13]~q\,
	datac => \REG|ALT_INV_registers[8][13]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REG|ALT_INV_registers[10][13]~q\,
	combout => \REG|Mux18~5_combout\);

-- Location: FF_X74_Y14_N26
\REG|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][13]~q\);

-- Location: FF_X71_Y13_N38
\REG|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][13]~q\);

-- Location: FF_X74_Y14_N20
\REG|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][13]~q\);

-- Location: FF_X74_Y14_N2
\REG|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][13]~q\);

-- Location: LABCELL_X74_Y14_N3
\REG|Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~8_combout\ = ( \REG|registers[2][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[3][13]~q\) ) ) ) # ( !\REG|registers[2][13]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|registers[3][13]~q\) ) ) ) # ( \REG|registers[2][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[0][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[1][13]~q\))) ) ) ) # ( !\REG|registers[2][13]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[0][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[1][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][13]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_registers[3][13]~q\,
	datad => \REG|ALT_INV_registers[1][13]~q\,
	datae => \REG|ALT_INV_registers[2][13]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux18~8_combout\);

-- Location: FF_X70_Y13_N2
\REG|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][13]~q\);

-- Location: FF_X70_Y10_N32
\REG|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][13]~q\);

-- Location: LABCELL_X70_Y10_N39
\REG|registers[6][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[6][13]~feeder_combout\ = ( \ALU|ALU_Result[13]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[13]~47_combout\,
	combout => \REG|registers[6][13]~feeder_combout\);

-- Location: FF_X70_Y10_N41
\REG|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[6][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][13]~q\);

-- Location: LABCELL_X71_Y9_N9
\REG|registers[5][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][13]~feeder_combout\ = ( \ALU|ALU_Result[13]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[13]~47_combout\,
	combout => \REG|registers[5][13]~feeder_combout\);

-- Location: FF_X71_Y9_N11
\REG|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][13]~q\);

-- Location: LABCELL_X70_Y13_N3
\REG|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~7_combout\ = ( \REG|registers[5][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[7][13]~q\) ) ) ) # ( !\REG|registers[5][13]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[7][13]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REG|registers[5][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[4][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[6][13]~q\))) ) ) ) # ( !\REG|registers[5][13]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[4][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[6][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][13]~q\,
	datab => \REG|ALT_INV_registers[4][13]~q\,
	datac => \REG|ALT_INV_registers[6][13]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[5][13]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux18~7_combout\);

-- Location: FF_X74_Y10_N38
\REG|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][13]~q\);

-- Location: FF_X71_Y10_N59
\REG|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][13]~q\);

-- Location: FF_X71_Y10_N49
\REG|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][13]~q\);

-- Location: FF_X72_Y13_N4
\REG|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[13]~47_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][13]~q\);

-- Location: LABCELL_X71_Y10_N12
\REG|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~6_combout\ = ( \REG|registers[12][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][13]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][13]~q\))) ) ) ) # ( !\REG|registers[12][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[14][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][13]~q\))) ) ) ) # ( \REG|registers[12][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[13][13]~q\) ) ) ) # ( !\REG|registers[12][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- \REG|registers[13][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][13]~q\,
	datab => \REG|ALT_INV_registers[15][13]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[13][13]~q\,
	datae => \REG|ALT_INV_registers[12][13]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux18~6_combout\);

-- Location: LABCELL_X70_Y14_N18
\REG|Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~9_combout\ = ( \REG|Mux18~7_combout\ & ( \REG|Mux18~6_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux18~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux18~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REG|Mux18~7_combout\ & ( \REG|Mux18~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux18~8_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|Mux18~5_combout\))) ) ) ) # ( \REG|Mux18~7_combout\ & ( 
-- !\REG|Mux18~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|Mux18~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REG|Mux18~5_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( !\REG|Mux18~7_combout\ & ( !\REG|Mux18~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux18~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux18~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REG|ALT_INV_Mux18~5_combout\,
	datac => \REG|ALT_INV_Mux18~8_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_Mux18~7_combout\,
	dataf => \REG|ALT_INV_Mux18~6_combout\,
	combout => \REG|Mux18~9_combout\);

-- Location: LABCELL_X71_Y15_N27
\REG|Mux18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux18~10_combout\ = ( \REG|Mux18~4_combout\ & ( (\REG|Mux18~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux18~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux18~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux18~9_combout\,
	dataf => \REG|ALT_INV_Mux18~4_combout\,
	combout => \REG|Mux18~10_combout\);

-- Location: LABCELL_X71_Y14_N24
\ALU|ALU_Result[17]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~59_combout\ = ( \REG|Mux18~10_combout\ & ( \REG|Mux8~10_combout\ & ( (!\ALU|ALU_Result[17]~141_combout\ & (((\ALU|ALU_Result[17]~58_combout\) # (\ALU|Equal73~4_combout\)) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( 
-- !\REG|Mux18~10_combout\ & ( \REG|Mux8~10_combout\ & ( (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_Result[17]~141_combout\ & ((\ALU|ALU_Result[17]~58_combout\) # (\ALU|ALU_ResultSig~1_combout\)))) ) ) ) # ( \REG|Mux18~10_combout\ & ( !\REG|Mux8~10_combout\ & ( 
-- (!\ALU|ALU_Result[17]~141_combout\ & ((\ALU|ALU_Result[17]~58_combout\) # (\ALU|Equal73~4_combout\))) ) ) ) # ( !\REG|Mux18~10_combout\ & ( !\REG|Mux8~10_combout\ & ( (!\ALU|Equal73~4_combout\ & (\ALU|ALU_Result[17]~58_combout\ & 
-- !\ALU|ALU_Result[17]~141_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000001111110000000001001100000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datab => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[17]~58_combout\,
	datad => \ALU|ALT_INV_ALU_Result[17]~141_combout\,
	datae => \REG|ALT_INV_Mux18~10_combout\,
	dataf => \REG|ALT_INV_Mux8~10_combout\,
	combout => \ALU|ALU_Result[17]~59_combout\);

-- Location: LABCELL_X71_Y14_N36
\ALU|ALU_Result[17]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~61_combout\ = ( \REG|Mux1~10_combout\ & ( \ALU|ALU_Result[17]~59_combout\ & ( !\ALU|ALU_ResultSig~300_combout\ ) ) ) # ( !\REG|Mux1~10_combout\ & ( \ALU|ALU_Result[17]~59_combout\ & ( !\ALU|ALU_ResultSig~300_combout\ ) ) ) # ( 
-- \REG|Mux1~10_combout\ & ( !\ALU|ALU_Result[17]~59_combout\ & ( (!\ALU|ALU_ResultSig~300_combout\ & (((\ALU|ALU_Result[17]~60_combout\) # (\ALU|ALU_ResultSig~527_combout\)) # (\ALU|ALU_Result[17]~57_combout\))) ) ) ) # ( !\REG|Mux1~10_combout\ & ( 
-- !\ALU|ALU_Result[17]~59_combout\ & ( (!\ALU|ALU_ResultSig~300_combout\ & ((\ALU|ALU_Result[17]~60_combout\) # (\ALU|ALU_Result[17]~57_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000011100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[17]~57_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~527_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~300_combout\,
	datad => \ALU|ALT_INV_ALU_Result[17]~60_combout\,
	datae => \REG|ALT_INV_Mux1~10_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[17]~59_combout\,
	combout => \ALU|ALU_Result[17]~61_combout\);

-- Location: MLABCELL_X72_Y16_N18
\ALU|ALU_Result[17]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~72_combout\ = ( \REG|Mux14~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((\REG|Mux14~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) ) # ( 
-- !\REG|Mux14~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux14~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001101000001010000110100000111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	datad => \REG|ALT_INV_Mux14~9_combout\,
	dataf => \REG|ALT_INV_Mux14~4_combout\,
	combout => \ALU|ALU_Result[17]~72_combout\);

-- Location: LABCELL_X67_Y15_N51
\ALU|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~69_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux14~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~66\ ))
-- \ALU|Add1~70\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux14~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux14~4_combout\,
	datac => \REG|ALT_INV_Mux14~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add1~66\,
	sumout => \ALU|Add1~69_sumout\,
	cout => \ALU|Add1~70\);

-- Location: LABCELL_X66_Y15_N12
\ALU|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~73_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux14~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~70\ ))
-- \ALU|Add0~74\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux14~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux14~4_combout\,
	datad => \REG|ALT_INV_Mux14~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~70\,
	sumout => \ALU|Add0~73_sumout\,
	cout => \ALU|Add0~74\);

-- Location: MLABCELL_X72_Y17_N33
\ALU|ALU_Result[17]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~73_combout\ = ( \ALU|Add1~69_sumout\ & ( \ALU|Add0~73_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[17]~72_combout\)) ) ) ) # ( !\ALU|Add1~69_sumout\ & ( \ALU|Add0~73_sumout\ & ( 
-- (!\ALU|ALU_Result[3]~5_combout\ & !\ALU|ALU_Result[17]~72_combout\) ) ) ) # ( \ALU|Add1~69_sumout\ & ( !\ALU|Add0~73_sumout\ & ( (!\ALU|ALU_Result[3]~4_combout\ & !\ALU|ALU_Result[17]~72_combout\) ) ) ) # ( !\ALU|Add1~69_sumout\ & ( !\ALU|Add0~73_sumout\ 
-- & ( !\ALU|ALU_Result[17]~72_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011000000000011110000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datad => \ALU|ALT_INV_ALU_Result[17]~72_combout\,
	datae => \ALU|ALT_INV_Add1~69_sumout\,
	dataf => \ALU|ALT_INV_Add0~73_sumout\,
	combout => \ALU|ALU_Result[17]~73_combout\);

-- Location: MLABCELL_X72_Y17_N15
\ALU|ALU_Result[17]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[17]~74_combout\ = ( \ALU|ALU_Result[17]~61_combout\ & ( \ALU|ALU_Result[17]~73_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_Result[17]~71_combout\) # (!\ALU|ALU_ResultSig~53_combout\))) ) ) ) # ( 
-- !\ALU|ALU_Result[17]~61_combout\ & ( \ALU|ALU_Result[17]~73_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_Result[17]~71_combout\) # ((!\ALU|ALU_Result[17]~66_combout\ & !\ALU|ALU_ResultSig~53_combout\)))) ) ) ) # ( 
-- \ALU|ALU_Result[17]~61_combout\ & ( !\ALU|ALU_Result[17]~73_combout\ ) ) # ( !\ALU|ALU_Result[17]~61_combout\ & ( !\ALU|ALU_Result[17]~73_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110010001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[17]~66_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_Result[17]~71_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datae => \ALU|ALT_INV_ALU_Result[17]~61_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[17]~73_combout\,
	combout => \ALU|ALU_Result[17]~74_combout\);

-- Location: FF_X75_Y15_N38
\REG|registers[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][17]~q\);

-- Location: FF_X71_Y17_N41
\REG|registers[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][17]~q\);

-- Location: LABCELL_X71_Y18_N39
\REG|registers[21][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[21][17]~feeder_combout\ = ( \ALU|ALU_Result[17]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[17]~74_combout\,
	combout => \REG|registers[21][17]~feeder_combout\);

-- Location: FF_X71_Y18_N41
\REG|registers[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[21][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][17]~q\);

-- Location: FF_X71_Y17_N56
\REG|registers[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][17]~q\);

-- Location: LABCELL_X71_Y17_N57
\REG|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][17]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][17]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][17]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][17]~q\,
	datab => \REG|ALT_INV_registers[25][17]~q\,
	datac => \REG|ALT_INV_registers[21][17]~q\,
	datad => \REG|ALT_INV_registers[29][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux14~1_combout\);

-- Location: FF_X75_Y16_N50
\REG|registers[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][17]~q\);

-- Location: FF_X75_Y16_N14
\REG|registers[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][17]~q\);

-- Location: LABCELL_X74_Y18_N42
\REG|registers[19][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][17]~feeder_combout\ = ( \ALU|ALU_Result[17]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[17]~74_combout\,
	combout => \REG|registers[19][17]~feeder_combout\);

-- Location: FF_X74_Y18_N44
\REG|registers[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][17]~q\);

-- Location: FF_X75_Y16_N44
\REG|registers[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][17]~q\);

-- Location: LABCELL_X75_Y16_N54
\REG|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][17]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][17]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][17]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][17]~q\,
	datab => \REG|ALT_INV_registers[23][17]~q\,
	datac => \REG|ALT_INV_registers[19][17]~q\,
	datad => \REG|ALT_INV_registers[27][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux14~3_combout\);

-- Location: FF_X72_Y17_N29
\REG|registers[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][17]~q\);

-- Location: FF_X72_Y17_N20
\REG|registers[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][17]~q\);

-- Location: FF_X71_Y17_N35
\REG|registers[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][17]~q\);

-- Location: FF_X71_Y18_N14
\REG|registers[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][17]~q\);

-- Location: LABCELL_X71_Y17_N3
\REG|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][17]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][17]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][17]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][17]~q\,
	datab => \REG|ALT_INV_registers[24][17]~q\,
	datac => \REG|ALT_INV_registers[28][17]~q\,
	datad => \REG|ALT_INV_registers[16][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux14~0_combout\);

-- Location: FF_X77_Y17_N5
\REG|registers[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][17]~q\);

-- Location: LABCELL_X77_Y18_N3
\REG|registers[22][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][17]~feeder_combout\ = ( \ALU|ALU_Result[17]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[17]~74_combout\,
	combout => \REG|registers[22][17]~feeder_combout\);

-- Location: FF_X77_Y18_N5
\REG|registers[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][17]~q\);

-- Location: FF_X77_Y17_N17
\REG|registers[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][17]~q\);

-- Location: FF_X77_Y17_N56
\REG|registers[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[17]~74_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][17]~q\);

-- Location: LABCELL_X77_Y17_N33
\REG|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][17]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][17]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][17]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][17]~q\,
	datab => \REG|ALT_INV_registers[22][17]~q\,
	datac => \REG|ALT_INV_registers[30][17]~q\,
	datad => \REG|ALT_INV_registers[26][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux14~2_combout\);

-- Location: LABCELL_X70_Y17_N51
\REG|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux14~4_combout\ = ( \REG|Mux14~0_combout\ & ( \REG|Mux14~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux14~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux14~3_combout\)))) ) ) ) # ( !\REG|Mux14~0_combout\ & ( \REG|Mux14~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux14~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux14~3_combout\)))) ) ) ) # ( 
-- \REG|Mux14~0_combout\ & ( !\REG|Mux14~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux14~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux14~3_combout\)))) ) ) ) # ( !\REG|Mux14~0_combout\ & ( !\REG|Mux14~2_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux14~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux14~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux14~1_combout\,
	datad => \REG|ALT_INV_Mux14~3_combout\,
	datae => \REG|ALT_INV_Mux14~0_combout\,
	dataf => \REG|ALT_INV_Mux14~2_combout\,
	combout => \REG|Mux14~4_combout\);

-- Location: LABCELL_X66_Y15_N15
\ALU|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~77_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux13~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux13~4_combout\))) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~74\ ))
-- \ALU|Add0~78\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux13~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux13~4_combout\))) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux13~9_combout\,
	datac => \REG|ALT_INV_Mux13~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~74\,
	sumout => \ALU|Add0~77_sumout\,
	cout => \ALU|Add0~78\);

-- Location: LABCELL_X66_Y15_N18
\ALU|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~81_sumout\ = SUM(( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux12~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux12~4_combout\)) ) + ( \ALU|Add0~78\ ))
-- \ALU|Add0~82\ = CARRY(( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux12~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux12~4_combout\)) ) + ( \ALU|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux12~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \REG|ALT_INV_Mux12~9_combout\,
	cin => \ALU|Add0~78\,
	sumout => \ALU|Add0~81_sumout\,
	cout => \ALU|Add0~82\);

-- Location: LABCELL_X66_Y15_N21
\ALU|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~85_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux11~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~82\ ))
-- \ALU|Add0~86\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux11~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux11~4_combout\,
	datad => \REG|ALT_INV_Mux11~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~82\,
	sumout => \ALU|Add0~85_sumout\,
	cout => \ALU|Add0~86\);

-- Location: LABCELL_X66_Y15_N24
\ALU|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~89_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux10~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux10~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~86\ ))
-- \ALU|Add0~90\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux10~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux10~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux10~4_combout\,
	datad => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~86\,
	sumout => \ALU|Add0~89_sumout\,
	cout => \ALU|Add0~90\);

-- Location: LABCELL_X66_Y15_N27
\ALU|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~93_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux9~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~90\ ))
-- \ALU|Add0~94\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux9~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux9~4_combout\,
	datad => \REG|ALT_INV_Mux9~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~90\,
	sumout => \ALU|Add0~93_sumout\,
	cout => \ALU|Add0~94\);

-- Location: LABCELL_X66_Y15_N30
\ALU|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~97_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux8~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux8~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~94\ ))
-- \ALU|Add0~98\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux8~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux8~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux8~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REG|ALT_INV_Mux8~9_combout\,
	cin => \ALU|Add0~94\,
	sumout => \ALU|Add0~97_sumout\,
	cout => \ALU|Add0~98\);

-- Location: LABCELL_X66_Y15_N33
\ALU|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~101_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux7~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~98\ ))
-- \ALU|Add0~102\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux7~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux7~4_combout\,
	datad => \REG|ALT_INV_Mux7~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~98\,
	sumout => \ALU|Add0~101_sumout\,
	cout => \ALU|Add0~102\);

-- Location: LABCELL_X66_Y15_N36
\ALU|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~105_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~102\ ))
-- \ALU|Add0~106\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux6~4_combout\,
	datad => \REG|ALT_INV_Mux6~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~102\,
	sumout => \ALU|Add0~105_sumout\,
	cout => \ALU|Add0~106\);

-- Location: LABCELL_X66_Y15_N39
\ALU|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~109_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux5~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux5~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~106\ ))
-- \ALU|Add0~110\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux5~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux5~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux5~4_combout\,
	datad => \REG|ALT_INV_Mux5~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~106\,
	sumout => \ALU|Add0~109_sumout\,
	cout => \ALU|Add0~110\);

-- Location: LABCELL_X67_Y14_N45
\ALU|ALU_Result[26]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[26]~124_combout\ = ( \ALU|ALU_Result[26]~122_combout\ & ( \ALU|Add0~109_sumout\ ) ) # ( !\ALU|ALU_Result[26]~122_combout\ & ( \ALU|Add0~109_sumout\ & ( (((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~105_sumout\)) # 
-- (\ALU|ALU_Result[26]~123_combout\)) # (\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( \ALU|ALU_Result[26]~122_combout\ & ( !\ALU|Add0~109_sumout\ ) ) # ( !\ALU|ALU_Result[26]~122_combout\ & ( !\ALU|Add0~109_sumout\ & ( ((\ALU|ALU_Result[3]~4_combout\ & 
-- \ALU|Add1~105_sumout\)) # (\ALU|ALU_Result[26]~123_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111111111111111111100111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[26]~123_combout\,
	datad => \ALU|ALT_INV_Add1~105_sumout\,
	datae => \ALU|ALT_INV_ALU_Result[26]~122_combout\,
	dataf => \ALU|ALT_INV_Add0~109_sumout\,
	combout => \ALU|ALU_Result[26]~124_combout\);

-- Location: FF_X66_Y14_N20
\REG|registers[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][26]~q\);

-- Location: FF_X67_Y16_N5
\REG|registers[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][26]~q\);

-- Location: FF_X66_Y14_N53
\REG|registers[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][26]~q\);

-- Location: FF_X66_Y14_N8
\REG|registers[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][26]~q\);

-- Location: LABCELL_X66_Y14_N21
\REG|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[25][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[29][26]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\REG|registers[21][26]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[17][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[25][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[29][26]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[17][26]~q\ & ( (\REG|registers[21][26]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][26]~q\,
	datab => \REG|ALT_INV_registers[21][26]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[25][26]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REG|ALT_INV_registers[17][26]~q\,
	combout => \REG|Mux5~1_combout\);

-- Location: LABCELL_X68_Y17_N54
\REG|registers[26][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[26][26]~feeder_combout\ = ( \ALU|ALU_Result[26]~124_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[26]~124_combout\,
	combout => \REG|registers[26][26]~feeder_combout\);

-- Location: FF_X68_Y17_N56
\REG|registers[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[26][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][26]~q\);

-- Location: FF_X68_Y17_N28
\REG|registers[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][26]~q\);

-- Location: FF_X68_Y17_N53
\REG|registers[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][26]~q\);

-- Location: FF_X68_Y14_N34
\REG|registers[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][26]~q\);

-- Location: LABCELL_X68_Y17_N24
\REG|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][26]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][26]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][26]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][26]~q\,
	datab => \REG|ALT_INV_registers[22][26]~q\,
	datac => \REG|ALT_INV_registers[30][26]~q\,
	datad => \REG|ALT_INV_registers[18][26]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux5~2_combout\);

-- Location: FF_X64_Y20_N56
\REG|registers[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][26]~q\);

-- Location: FF_X66_Y17_N41
\REG|registers[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][26]~q\);

-- Location: FF_X64_Y20_N44
\REG|registers[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][26]~q\);

-- Location: LABCELL_X70_Y12_N6
\REG|registers[16][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][26]~feeder_combout\ = ( \ALU|ALU_Result[26]~124_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[26]~124_combout\,
	combout => \REG|registers[16][26]~feeder_combout\);

-- Location: FF_X70_Y12_N7
\REG|registers[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][26]~q\);

-- Location: LABCELL_X64_Y20_N57
\REG|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~0_combout\ = ( \REG|registers[16][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[20][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[28][26]~q\)) ) ) ) # ( !\REG|registers[16][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|registers[20][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[28][26]~q\)) ) ) ) # ( \REG|registers[16][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|registers[24][26]~q\) ) ) ) # ( !\REG|registers[16][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|registers[24][26]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][26]~q\,
	datab => \REG|ALT_INV_registers[20][26]~q\,
	datac => \REG|ALT_INV_registers[24][26]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_registers[16][26]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux5~0_combout\);

-- Location: LABCELL_X66_Y19_N36
\REG|registers[31][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[31][26]~feeder_combout\ = ( \ALU|ALU_Result[26]~124_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[26]~124_combout\,
	combout => \REG|registers[31][26]~feeder_combout\);

-- Location: FF_X66_Y19_N38
\REG|registers[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[31][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][26]~q\);

-- Location: FF_X66_Y19_N8
\REG|registers[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][26]~q\);

-- Location: LABCELL_X67_Y19_N30
\REG|registers[23][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][26]~feeder_combout\ = ( \ALU|ALU_Result[26]~124_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[26]~124_combout\,
	combout => \REG|registers[23][26]~feeder_combout\);

-- Location: FF_X67_Y19_N31
\REG|registers[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][26]~q\);

-- Location: FF_X66_Y19_N16
\REG|registers[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[26]~124_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][26]~q\);

-- Location: LABCELL_X66_Y19_N54
\REG|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][26]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][26]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][26]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][26]~q\,
	datab => \REG|ALT_INV_registers[27][26]~q\,
	datac => \REG|ALT_INV_registers[23][26]~q\,
	datad => \REG|ALT_INV_registers[19][26]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux5~3_combout\);

-- Location: MLABCELL_X65_Y14_N48
\REG|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux5~4_combout\ = ( \REG|Mux5~0_combout\ & ( \REG|Mux5~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|Mux5~2_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) # (\REG|Mux5~1_combout\))) ) ) ) # ( !\REG|Mux5~0_combout\ & ( \REG|Mux5~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|Mux5~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))) # (\REG|Mux5~1_combout\))) ) ) ) # ( \REG|Mux5~0_combout\ & ( !\REG|Mux5~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|Mux5~2_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux5~1_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( 
-- !\REG|Mux5~0_combout\ & ( !\REG|Mux5~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\REG|Mux5~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|Mux5~1_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REG|ALT_INV_Mux5~1_combout\,
	datac => \REG|ALT_INV_Mux5~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_Mux5~0_combout\,
	dataf => \REG|ALT_INV_Mux5~3_combout\,
	combout => \REG|Mux5~4_combout\);

-- Location: MLABCELL_X65_Y14_N33
\ALU|ALU_ResultSig~649\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~649_combout\ = ( \ALU|ALU_ResultSig~158_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux5~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux5~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux5~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux5~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	combout => \ALU|ALU_ResultSig~649_combout\);

-- Location: LABCELL_X71_Y12_N42
\ALU|ALU_ResultSig~651\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~651_combout\ = ( \ALU|ALU_ResultSig~155_combout\ & ( \REG|Mux2~4_combout\ & ( (\REG|Mux2~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~155_combout\ & ( !\REG|Mux2~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux2~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux2~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~155_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~651_combout\);

-- Location: LABCELL_X64_Y16_N0
\ALU|ALU_ResultSig~652\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~652_combout\ = ( \REG|Mux4~10_combout\ & ( !\ALU|ALU_ResultSig~651_combout\ & ( (!\ALU|ALU_ResultSig~648_combout\ & (!\ALU|ALU_ResultSig~650_combout\ & (!\ALU|ALU_ResultSig~192_combout\ & !\ALU|ALU_ResultSig~649_combout\))) ) ) ) # ( 
-- !\REG|Mux4~10_combout\ & ( !\ALU|ALU_ResultSig~651_combout\ & ( (!\ALU|ALU_ResultSig~648_combout\ & (!\ALU|ALU_ResultSig~650_combout\ & !\ALU|ALU_ResultSig~649_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~648_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~650_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~192_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~649_combout\,
	datae => \REG|ALT_INV_Mux4~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~651_combout\,
	combout => \ALU|ALU_ResultSig~652_combout\);

-- Location: LABCELL_X64_Y16_N9
\ALU|ALU_ResultSig~653\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~653_combout\ = ( \REG|Mux8~10_combout\ & ( \REG|Mux7~10_combout\ & ( (\ALU|ALU_ResultSig~66_combout\) # (\ALU|ALU_ResultSig~68_combout\) ) ) ) # ( !\REG|Mux8~10_combout\ & ( \REG|Mux7~10_combout\ & ( \ALU|ALU_ResultSig~68_combout\ ) ) ) 
-- # ( \REG|Mux8~10_combout\ & ( !\REG|Mux7~10_combout\ & ( \ALU|ALU_ResultSig~66_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010101010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datae => \REG|ALT_INV_Mux8~10_combout\,
	dataf => \REG|ALT_INV_Mux7~10_combout\,
	combout => \ALU|ALU_ResultSig~653_combout\);

-- Location: LABCELL_X64_Y16_N54
\ALU|ALU_Result[23]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[23]~90_combout\ = ( \ALU|ALU_ResultSig~652_combout\ & ( \ALU|ALU_ResultSig~653_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~652_combout\ & ( \ALU|ALU_ResultSig~653_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) ) 
-- ) # ( \ALU|ALU_ResultSig~652_combout\ & ( !\ALU|ALU_ResultSig~653_combout\ & ( (\ALU|ALU_ResultSig~103_combout\ & (\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~646_combout\) # (\ALU|ALU_ResultSig~647_combout\)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~652_combout\ & ( !\ALU|ALU_ResultSig~653_combout\ & ( (\ALU|ALU_ResultSig~103_combout\ & \ALU|ALU_Result[3]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~103_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~647_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~646_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~652_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~653_combout\,
	combout => \ALU|ALU_Result[23]~90_combout\);

-- Location: LABCELL_X64_Y16_N27
\ALU|ALU_Result[23]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[23]~92_combout\ = ( \ALU|Add1~93_sumout\ & ( \ALU|Add0~97_sumout\ & ( (((\ALU|ALU_Result[23]~90_combout\) # (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[23]~91_combout\)) # (\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( 
-- !\ALU|Add1~93_sumout\ & ( \ALU|Add0~97_sumout\ & ( ((\ALU|ALU_Result[23]~90_combout\) # (\ALU|ALU_Result[23]~91_combout\)) # (\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( \ALU|Add1~93_sumout\ & ( !\ALU|Add0~97_sumout\ & ( ((\ALU|ALU_Result[23]~90_combout\) # 
-- (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[23]~91_combout\) ) ) ) # ( !\ALU|Add1~93_sumout\ & ( !\ALU|Add0~97_sumout\ & ( (\ALU|ALU_Result[23]~90_combout\) # (\ALU|ALU_Result[23]~91_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001111111111111101110111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datab => \ALU|ALT_INV_ALU_Result[23]~91_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_ALU_Result[23]~90_combout\,
	datae => \ALU|ALT_INV_Add1~93_sumout\,
	dataf => \ALU|ALT_INV_Add0~97_sumout\,
	combout => \ALU|ALU_Result[23]~92_combout\);

-- Location: FF_X64_Y13_N50
\REG|registers[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][23]~q\);

-- Location: FF_X64_Y13_N44
\REG|registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][23]~q\);

-- Location: FF_X64_Y21_N26
\REG|registers[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][23]~q\);

-- Location: LABCELL_X70_Y13_N51
\REG|registers[8][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][23]~feeder_combout\ = ( \ALU|ALU_Result[23]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[23]~92_combout\,
	combout => \REG|registers[8][23]~feeder_combout\);

-- Location: FF_X70_Y13_N52
\REG|registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][23]~q\);

-- Location: LABCELL_X64_Y13_N51
\REG|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[11][23]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][23]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[10][23]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[8][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][23]~q\,
	datab => \REG|ALT_INV_registers[9][23]~q\,
	datac => \REG|ALT_INV_registers[10][23]~q\,
	datad => \REG|ALT_INV_registers[8][23]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux8~5_combout\);

-- Location: FF_X64_Y16_N26
\REG|registers[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][23]~q\);

-- Location: FF_X64_Y19_N58
\REG|registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][23]~q\);

-- Location: FF_X64_Y21_N44
\REG|registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][23]~q\);

-- Location: FF_X64_Y13_N59
\REG|registers[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][23]~q\);

-- Location: LABCELL_X64_Y13_N54
\REG|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][23]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][23]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][23]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][23]~q\,
	datab => \REG|ALT_INV_registers[0][23]~q\,
	datac => \REG|ALT_INV_registers[1][23]~q\,
	datad => \REG|ALT_INV_registers[2][23]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux8~8_combout\);

-- Location: FF_X64_Y15_N2
\REG|registers[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][23]~q\);

-- Location: FF_X64_Y15_N11
\REG|registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][23]~q\);

-- Location: FF_X64_Y18_N58
\REG|registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][23]~q\);

-- Location: FF_X64_Y15_N50
\REG|registers[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][23]~q\);

-- Location: LABCELL_X64_Y15_N3
\REG|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][23]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][23]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][23]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][23]~q\,
	datab => \REG|ALT_INV_registers[13][23]~q\,
	datac => \REG|ALT_INV_registers[12][23]~q\,
	datad => \REG|ALT_INV_registers[14][23]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux8~6_combout\);

-- Location: FF_X70_Y13_N56
\REG|registers[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][23]~q\);

-- Location: MLABCELL_X65_Y16_N42
\REG|registers[5][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][23]~feeder_combout\ = \ALU|ALU_Result[23]~92_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_Result[23]~92_combout\,
	combout => \REG|registers[5][23]~feeder_combout\);

-- Location: FF_X65_Y16_N43
\REG|registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][23]~q\);

-- Location: FF_X59_Y16_N49
\REG|registers[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][23]~q\);

-- Location: FF_X65_Y16_N22
\REG|registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[23]~92_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][23]~q\);

-- Location: LABCELL_X70_Y13_N57
\REG|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~7_combout\ = ( \REG|registers[6][23]~q\ & ( \REG|registers[4][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[5][23]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[7][23]~q\))) ) ) ) # ( !\REG|registers[6][23]~q\ & ( \REG|registers[4][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[5][23]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[7][23]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- \REG|registers[6][23]~q\ & ( !\REG|registers[4][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|registers[5][23]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|registers[7][23]~q\))) ) ) ) # ( !\REG|registers[6][23]~q\ & ( !\REG|registers[4][23]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[5][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[7][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][23]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_registers[5][23]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[6][23]~q\,
	dataf => \REG|ALT_INV_registers[4][23]~q\,
	combout => \REG|Mux8~7_combout\);

-- Location: LABCELL_X64_Y13_N24
\REG|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux8~9_combout\ = ( \REG|Mux8~6_combout\ & ( \REG|Mux8~7_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux8~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux8~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REG|Mux8~6_combout\ & ( \REG|Mux8~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\REG|Mux8~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux8~5_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( \REG|Mux8~6_combout\ & ( !\REG|Mux8~7_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (((\REG|Mux8~8_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))) # (\REG|Mux8~5_combout\))) ) ) ) # ( !\REG|Mux8~6_combout\ & ( !\REG|Mux8~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux8~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux8~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REG|ALT_INV_Mux8~5_combout\,
	datac => \REG|ALT_INV_Mux8~8_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_Mux8~6_combout\,
	dataf => \REG|ALT_INV_Mux8~7_combout\,
	combout => \REG|Mux8~9_combout\);

-- Location: LABCELL_X71_Y12_N21
\ALU|ALU_ResultSig~658\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~658_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~66_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux8~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|Equal73~4_combout\ & (\REG|Mux8~9_combout\ & !\ALU|ALU_ResultSig~66_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000010011000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \REG|ALT_INV_Mux8~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~658_combout\);

-- Location: LABCELL_X71_Y12_N30
\ALU|ALU_ResultSig~663\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~663_combout\ = ( \ALU|ALU_ResultSig~659_combout\ & ( \ALU|ALU_ResultSig~658_combout\ & ( (!\ALU|ALU_ResultSig~188_combout\ & (!\ALU|ALU_ResultSig~676_combout\ & !\ALU|ALU_ResultSig~662_combout\)) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~659_combout\ & ( \ALU|ALU_ResultSig~658_combout\ & ( (!\ALU|ALU_ResultSig~188_combout\ & (!\ALU|ALU_ResultSig~676_combout\ & !\ALU|ALU_ResultSig~662_combout\)) ) ) ) # ( \ALU|ALU_ResultSig~659_combout\ & ( 
-- !\ALU|ALU_ResultSig~658_combout\ & ( (\ALU|ALU_ResultSig~661_combout\ & (!\ALU|ALU_ResultSig~188_combout\ & (!\ALU|ALU_ResultSig~676_combout\ & !\ALU|ALU_ResultSig~662_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~661_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~188_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~676_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~662_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~659_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~658_combout\,
	combout => \ALU|ALU_ResultSig~663_combout\);

-- Location: MLABCELL_X72_Y12_N42
\ALU|ALU_Result[27]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[27]~125_combout\ = ( \ALU|ALU_ResultSig~663_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) ) # ( !\ALU|ALU_ResultSig~663_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~66_combout\ & ((!\ALU|ALU_ResultSig~657_combout\))) 
-- # (\ALU|ALU_ResultSig~66_combout\ & (\REG|Mux4~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110001000000001011000100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \REG|ALT_INV_Mux4~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~657_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~663_combout\,
	combout => \ALU|ALU_Result[27]~125_combout\);

-- Location: MLABCELL_X72_Y12_N51
\ALU|ALU_Result[27]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[27]~126_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( \ALU|Equal73~0_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ( (\REG|Mux4~10_combout\ & \ALU|Equal73~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux4~10_combout\,
	datad => \ALU|ALT_INV_Equal73~0_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \ALU|ALU_Result[27]~126_combout\);

-- Location: LABCELL_X67_Y14_N21
\ALU|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~109_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~106\ ))
-- \ALU|Add1~110\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux4~4_combout\,
	datad => \REG|ALT_INV_Mux4~9_combout\,
	cin => \ALU|Add1~106\,
	sumout => \ALU|Add1~109_sumout\,
	cout => \ALU|Add1~110\);

-- Location: LABCELL_X66_Y15_N42
\ALU|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~113_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~110\ ))
-- \ALU|Add0~114\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux4~4_combout\,
	datad => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~110\,
	sumout => \ALU|Add0~113_sumout\,
	cout => \ALU|Add0~114\);

-- Location: MLABCELL_X72_Y12_N15
\ALU|ALU_Result[27]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[27]~127_combout\ = ( \ALU|Add1~109_sumout\ & ( \ALU|Add0~113_sumout\ & ( (((\ALU|ALU_Result[27]~126_combout\) # (\ALU|ALU_Result[27]~125_combout\)) # (\ALU|ALU_Result[3]~5_combout\)) # (\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( 
-- !\ALU|Add1~109_sumout\ & ( \ALU|Add0~113_sumout\ & ( ((\ALU|ALU_Result[27]~126_combout\) # (\ALU|ALU_Result[27]~125_combout\)) # (\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( \ALU|Add1~109_sumout\ & ( !\ALU|Add0~113_sumout\ & ( 
-- ((\ALU|ALU_Result[27]~126_combout\) # (\ALU|ALU_Result[27]~125_combout\)) # (\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( !\ALU|Add1~109_sumout\ & ( !\ALU|Add0~113_sumout\ & ( (\ALU|ALU_Result[27]~126_combout\) # (\ALU|ALU_Result[27]~125_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111010111111111111100111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[27]~125_combout\,
	datad => \ALU|ALT_INV_ALU_Result[27]~126_combout\,
	datae => \ALU|ALT_INV_Add1~109_sumout\,
	dataf => \ALU|ALT_INV_Add0~113_sumout\,
	combout => \ALU|ALU_Result[27]~127_combout\);

-- Location: FF_X73_Y12_N26
\REG|registers[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][27]~q\);

-- Location: FF_X73_Y10_N38
\REG|registers[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][27]~q\);

-- Location: FF_X71_Y12_N59
\REG|registers[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][27]~q\);

-- Location: LABCELL_X73_Y11_N54
\REG|registers[26][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[26][27]~feeder_combout\ = ( \ALU|ALU_Result[27]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[27]~127_combout\,
	combout => \REG|registers[26][27]~feeder_combout\);

-- Location: FF_X73_Y11_N56
\REG|registers[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[26][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][27]~q\);

-- Location: LABCELL_X73_Y12_N27
\REG|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[30][27]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[26][27]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[22][27]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[18][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][27]~q\,
	datab => \REG|ALT_INV_registers[22][27]~q\,
	datac => \REG|ALT_INV_registers[18][27]~q\,
	datad => \REG|ALT_INV_registers[26][27]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux4~2_combout\);

-- Location: FF_X73_Y12_N50
\REG|registers[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][27]~q\);

-- Location: FF_X73_Y10_N31
\REG|registers[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][27]~q\);

-- Location: FF_X70_Y12_N11
\REG|registers[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][27]~q\);

-- Location: FF_X70_Y12_N44
\REG|registers[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][27]~q\);

-- Location: LABCELL_X73_Y12_N51
\REG|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][27]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][27]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][27]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][27]~q\,
	datab => \REG|ALT_INV_registers[24][27]~q\,
	datac => \REG|ALT_INV_registers[16][27]~q\,
	datad => \REG|ALT_INV_registers[20][27]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux4~0_combout\);

-- Location: FF_X73_Y12_N20
\REG|registers[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][27]~q\);

-- Location: FF_X75_Y12_N37
\REG|registers[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][27]~q\);

-- Location: FF_X73_Y13_N49
\REG|registers[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][27]~q\);

-- Location: LABCELL_X71_Y18_N21
\REG|registers[21][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[21][27]~feeder_combout\ = ( \ALU|ALU_Result[27]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[27]~127_combout\,
	combout => \REG|registers[21][27]~feeder_combout\);

-- Location: FF_X71_Y18_N23
\REG|registers[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[21][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][27]~q\);

-- Location: LABCELL_X73_Y12_N21
\REG|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~1_combout\ = ( \REG|registers[21][27]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[25][27]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[29][27]~q\)) ) ) ) # ( !\REG|registers[21][27]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[25][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[29][27]~q\)) ) ) ) # ( \REG|registers[21][27]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[17][27]~q\) ) ) ) # ( !\REG|registers[21][27]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[17][27]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][27]~q\,
	datab => \REG|ALT_INV_registers[25][27]~q\,
	datac => \REG|ALT_INV_registers[17][27]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[21][27]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux4~1_combout\);

-- Location: FF_X74_Y12_N2
\REG|registers[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][27]~q\);

-- Location: FF_X74_Y12_N19
\REG|registers[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][27]~q\);

-- Location: FF_X74_Y12_N35
\REG|registers[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][27]~q\);

-- Location: FF_X74_Y11_N4
\REG|registers[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[27]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][27]~q\);

-- Location: LABCELL_X74_Y12_N30
\REG|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[31][27]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[27][27]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[23][27]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[19][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[27][27]~q\,
	datab => \REG|ALT_INV_registers[19][27]~q\,
	datac => \REG|ALT_INV_registers[31][27]~q\,
	datad => \REG|ALT_INV_registers[23][27]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux4~3_combout\);

-- Location: LABCELL_X73_Y12_N30
\REG|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux4~4_combout\ = ( \REG|Mux4~1_combout\ & ( \REG|Mux4~3_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux4~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux4~2_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REG|Mux4~1_combout\ & ( \REG|Mux4~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux4~0_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux4~2_combout\))) ) ) ) # ( \REG|Mux4~1_combout\ & ( 
-- !\REG|Mux4~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux4~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux4~2_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REG|Mux4~1_combout\ & ( !\REG|Mux4~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|Mux4~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux4~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux4~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REG|ALT_INV_Mux4~0_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_Mux4~1_combout\,
	dataf => \REG|ALT_INV_Mux4~3_combout\,
	combout => \REG|Mux4~4_combout\);

-- Location: LABCELL_X67_Y14_N24
\ALU|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~113_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux3~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux3~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~110\ ))
-- \ALU|Add1~114\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux3~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux3~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux3~4_combout\,
	datad => \REG|ALT_INV_Mux3~9_combout\,
	cin => \ALU|Add1~110\,
	sumout => \ALU|Add1~113_sumout\,
	cout => \ALU|Add1~114\);

-- Location: LABCELL_X67_Y14_N27
\ALU|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~117_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux2~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~114\ ))
-- \ALU|Add1~118\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux2~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux2~4_combout\,
	datad => \REG|ALT_INV_Mux2~9_combout\,
	cin => \ALU|Add1~114\,
	sumout => \ALU|Add1~117_sumout\,
	cout => \ALU|Add1~118\);

-- Location: LABCELL_X67_Y14_N30
\ALU|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~121_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux1~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux1~4_combout\))) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~118\ ))
-- \ALU|Add1~122\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux1~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux1~4_combout\))) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux1~9_combout\,
	datac => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add1~118\,
	sumout => \ALU|Add1~121_sumout\,
	cout => \ALU|Add1~122\);

-- Location: LABCELL_X64_Y17_N36
\ALU|ALU_Result[30]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[30]~134_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux1~9_combout\ & ( (\ALU|Equal73~0_combout\ & ((\REG|Mux1~4_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux1~9_combout\ & ( \ALU|Equal73~0_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux1~9_combout\ & ( (\ALU|Equal73~0_combout\ & ((\REG|Mux1~4_combout\) 
-- # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux1~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & \ALU|Equal73~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000111100001111000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	datad => \REG|ALT_INV_Mux1~4_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_Result[30]~134_combout\);

-- Location: LABCELL_X63_Y17_N6
\ALU|ALU_ResultSig~670\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~670_combout\ = ( \ALU|Equal73~3_combout\ & ( \REG|Mux1~10_combout\ & ( (\ALU|Equal73~4_combout\ & \REG|Mux5~10_combout\) ) ) ) # ( !\ALU|Equal73~3_combout\ & ( \REG|Mux1~10_combout\ & ( (!\ALU|Equal73~4_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (!\ALU|ALU_ResultSig~1_combout\))) # (\ALU|Equal73~4_combout\ & (((\REG|Mux5~10_combout\)))) ) ) ) # ( \ALU|Equal73~3_combout\ & ( !\REG|Mux1~10_combout\ & ( (!\ALU|Equal73~4_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (!\ALU|ALU_ResultSig~1_combout\))) # (\ALU|Equal73~4_combout\ & (((\REG|Mux5~10_combout\)))) ) ) ) # ( !\ALU|Equal73~3_combout\ & ( !\REG|Mux1~10_combout\ & ( (\ALU|Equal73~4_combout\ & 
-- \REG|Mux5~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011100000001011001101000000011100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \REG|ALT_INV_Mux5~10_combout\,
	datae => \ALU|ALT_INV_Equal73~3_combout\,
	dataf => \REG|ALT_INV_Mux1~10_combout\,
	combout => \ALU|ALU_ResultSig~670_combout\);

-- Location: LABCELL_X64_Y17_N30
\ALU|ALU_ResultSig~671\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~671_combout\ = ( \REG|Mux1~10_combout\ & ( \REG|Mux0~10_combout\ & ( (\ALU|ALU_ResultSig~68_combout\) # (\ALU|ALU_ResultSig~66_combout\) ) ) ) # ( !\REG|Mux1~10_combout\ & ( \REG|Mux0~10_combout\ & ( \ALU|ALU_ResultSig~68_combout\ ) ) ) 
-- # ( \REG|Mux1~10_combout\ & ( !\REG|Mux0~10_combout\ & ( \ALU|ALU_ResultSig~66_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100110011001100110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datae => \REG|ALT_INV_Mux1~10_combout\,
	dataf => \REG|ALT_INV_Mux0~10_combout\,
	combout => \ALU|ALU_ResultSig~671_combout\);

-- Location: LABCELL_X64_Y17_N54
\ALU|ALU_Result[30]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[30]~135_combout\ = ( \ALU|ALU_ResultSig~670_combout\ & ( \ALU|ALU_ResultSig~671_combout\ & ( (!\ALU|ALU_Result[30]~134_combout\ & !\ALU|ALU_Result[3]~2_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~670_combout\ & ( 
-- \ALU|ALU_ResultSig~671_combout\ & ( (!\ALU|ALU_Result[30]~134_combout\ & !\ALU|ALU_Result[3]~2_combout\) ) ) ) # ( \ALU|ALU_ResultSig~670_combout\ & ( !\ALU|ALU_ResultSig~671_combout\ & ( (!\ALU|ALU_Result[30]~134_combout\ & 
-- ((!\ALU|ALU_Result[3]~2_combout\) # (\ALU|Equal73~2_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~670_combout\ & ( !\ALU|ALU_ResultSig~671_combout\ & ( !\ALU|ALU_Result[30]~134_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100000101000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ALU|ALT_INV_ALU_Result[30]~134_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~670_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~671_combout\,
	combout => \ALU|ALU_Result[30]~135_combout\);

-- Location: LABCELL_X66_Y15_N45
\ALU|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~117_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux3~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux3~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~114\ ))
-- \ALU|Add0~118\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux3~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux3~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux3~4_combout\,
	datad => \REG|ALT_INV_Mux3~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~114\,
	sumout => \ALU|Add0~117_sumout\,
	cout => \ALU|Add0~118\);

-- Location: LABCELL_X66_Y15_N48
\ALU|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~121_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux2~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~118\ ))
-- \ALU|Add0~122\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux2~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~4_combout\)) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux2~4_combout\,
	datad => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~118\,
	sumout => \ALU|Add0~121_sumout\,
	cout => \ALU|Add0~122\);

-- Location: LABCELL_X66_Y15_N51
\ALU|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~125_sumout\ = SUM(( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux1~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux1~4_combout\)) ) + ( \ALU|Add0~122\ ))
-- \ALU|Add0~126\ = CARRY(( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux1~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux1~4_combout\)) 
-- ) + ( \ALU|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001110010000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux1~4_combout\,
	datac => \REG|ALT_INV_Mux1~9_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~122\,
	sumout => \ALU|Add0~125_sumout\,
	cout => \ALU|Add0~126\);

-- Location: LABCELL_X67_Y14_N39
\ALU|ALU_Result[30]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[30]~136_combout\ = ( \ALU|Add0~125_sumout\ & ( ((!\ALU|ALU_Result[30]~135_combout\) # ((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~121_sumout\))) # (\ALU|ALU_Result[3]~5_combout\) ) ) # ( !\ALU|Add0~125_sumout\ & ( 
-- (!\ALU|ALU_Result[30]~135_combout\) # ((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~121_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111001101111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_Add1~121_sumout\,
	datad => \ALU|ALT_INV_ALU_Result[30]~135_combout\,
	dataf => \ALU|ALT_INV_Add0~125_sumout\,
	combout => \ALU|ALU_Result[30]~136_combout\);

-- Location: FF_X70_Y12_N50
\REG|registers[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][30]~q\);

-- Location: FF_X73_Y10_N55
\REG|registers[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][30]~q\);

-- Location: LABCELL_X75_Y12_N51
\REG|registers[24][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[24][30]~feeder_combout\ = ( \ALU|ALU_Result[30]~136_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[30]~136_combout\,
	combout => \REG|registers[24][30]~feeder_combout\);

-- Location: FF_X75_Y12_N53
\REG|registers[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[24][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][30]~q\);

-- Location: FF_X70_Y12_N14
\REG|registers[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][30]~q\);

-- Location: LABCELL_X70_Y12_N51
\REG|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~0_combout\ = ( \REG|registers[16][30]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[24][30]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][30]~q\)) ) ) ) # ( !\REG|registers[16][30]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[24][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][30]~q\)) ) ) ) # ( \REG|registers[16][30]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[20][30]~q\) ) ) ) # ( !\REG|registers[16][30]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[20][30]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][30]~q\,
	datab => \REG|ALT_INV_registers[28][30]~q\,
	datac => \REG|ALT_INV_registers[24][30]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[16][30]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux1~0_combout\);

-- Location: FF_X75_Y14_N56
\REG|registers[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][30]~q\);

-- Location: LABCELL_X75_Y14_N9
\REG|registers[17][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[17][30]~feeder_combout\ = ( \ALU|ALU_Result[30]~136_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[30]~136_combout\,
	combout => \REG|registers[17][30]~feeder_combout\);

-- Location: FF_X75_Y14_N11
\REG|registers[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[17][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][30]~q\);

-- Location: FF_X75_Y14_N38
\REG|registers[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][30]~q\);

-- Location: FF_X70_Y12_N32
\REG|registers[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][30]~q\);

-- Location: LABCELL_X75_Y14_N51
\REG|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[25][30]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[29][30]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][30]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\REG|registers[17][30]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[21][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[25][30]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[29][30]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\REG|registers[21][30]~q\ & ( (\REG|registers[17][30]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][30]~q\,
	datab => \REG|ALT_INV_registers[17][30]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[25][30]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REG|ALT_INV_registers[21][30]~q\,
	combout => \REG|Mux1~1_combout\);

-- Location: FF_X74_Y13_N56
\REG|registers[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][30]~q\);

-- Location: FF_X74_Y13_N5
\REG|registers[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][30]~q\);

-- Location: LABCELL_X74_Y18_N51
\REG|registers[18][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][30]~feeder_combout\ = ( \ALU|ALU_Result[30]~136_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[30]~136_combout\,
	combout => \REG|registers[18][30]~feeder_combout\);

-- Location: FF_X74_Y18_N52
\REG|registers[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][30]~q\);

-- Location: FF_X74_Y13_N29
\REG|registers[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][30]~q\);

-- Location: LABCELL_X74_Y13_N0
\REG|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~2_combout\ = ( \REG|registers[30][30]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[26][30]~q\) ) ) ) # ( !\REG|registers[30][30]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[26][30]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \REG|registers[30][30]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[18][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[22][30]~q\)) ) ) ) # ( !\REG|registers[30][30]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[18][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[22][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][30]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_registers[22][30]~q\,
	datad => \REG|ALT_INV_registers[18][30]~q\,
	datae => \REG|ALT_INV_registers[30][30]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux1~2_combout\);

-- Location: FF_X75_Y16_N35
\REG|registers[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][30]~q\);

-- Location: FF_X75_Y16_N8
\REG|registers[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][30]~q\);

-- Location: FF_X72_Y16_N20
\REG|registers[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][30]~q\);

-- Location: FF_X75_Y16_N2
\REG|registers[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[30]~136_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][30]~q\);

-- Location: LABCELL_X75_Y16_N3
\REG|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][30]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][30]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][30]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][30]~q\,
	datab => \REG|ALT_INV_registers[27][30]~q\,
	datac => \REG|ALT_INV_registers[19][30]~q\,
	datad => \REG|ALT_INV_registers[31][30]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux1~3_combout\);

-- Location: LABCELL_X74_Y13_N24
\REG|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux1~4_combout\ = ( \REG|Mux1~2_combout\ & ( \REG|Mux1~3_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux1~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux1~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REG|Mux1~2_combout\ & ( \REG|Mux1~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|Mux1~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux1~1_combout\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- \REG|Mux1~2_combout\ & ( !\REG|Mux1~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux1~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REG|Mux1~1_combout\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REG|Mux1~2_combout\ & ( !\REG|Mux1~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux1~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux1~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REG|ALT_INV_Mux1~0_combout\,
	datac => \REG|ALT_INV_Mux1~1_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_Mux1~2_combout\,
	dataf => \REG|ALT_INV_Mux1~3_combout\,
	combout => \REG|Mux1~4_combout\);

-- Location: LABCELL_X66_Y15_N54
\ALU|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~1_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux0~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux0~4_combout\)) ) + ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux0~4_combout\,
	datad => \REG|ALT_INV_Mux0~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add0~126\,
	sumout => \ALU|Add0~1_sumout\);

-- Location: LABCELL_X66_Y12_N9
\ALU|ALU_ResultSig~673\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~673_combout\ = ( \ALU|Equal73~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux4~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux4~4_combout\,
	datad => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \ALU|ALT_INV_Equal73~4_combout\,
	combout => \ALU|ALU_ResultSig~673_combout\);

-- Location: LABCELL_X66_Y12_N27
\ALU|ALU_ResultSig~672\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~672_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\ALU|ALU_ResultSig~66_combout\ & \REG|Mux0~4_combout\) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( (\REG|Mux0~9_combout\ & 
-- \ALU|ALU_ResultSig~66_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000111100000011000000110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux0~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datad => \REG|ALT_INV_Mux0~4_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \ALU|ALU_ResultSig~672_combout\);

-- Location: LABCELL_X68_Y18_N24
\ALU|ALU_ResultSig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~2_combout\ = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(2) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(1) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(3) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000110000000000000011001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \ALU|ALU_ResultSig~2_combout\);

-- Location: LABCELL_X66_Y12_N18
\ALU|ALU_ResultSig~674\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~674_combout\ = ( \ALU|ALU_ResultSig~2_combout\ & ( (!\ALU|Equal73~4_combout\ & !\ALU|ALU_ResultSig~1_combout\) ) ) # ( !\ALU|ALU_ResultSig~2_combout\ & ( (!\ALU|Equal73~4_combout\ & ((!\ALU|ALU_ResultSig~1_combout\) # 
-- ((!\ALU|ALU_ResultSig~377_combout\ & \ALU|ALU_ResultSig~660_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101000100010001010100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~377_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~660_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~2_combout\,
	combout => \ALU|ALU_ResultSig~674_combout\);

-- Location: LABCELL_X66_Y12_N30
\ALU|ALU_ResultSig~675\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~675_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \ALU|ALU_ResultSig~674_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & \REG|Mux0~4_combout\)) # 
-- (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & !\REG|Mux0~4_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \ALU|ALU_ResultSig~674_combout\ & ( (!\ALU|Equal73~3_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & \REG|Mux0~9_combout\)) # (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & !\REG|Mux0~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100001000100100001001000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~3_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux0~4_combout\,
	datad => \REG|ALT_INV_Mux0~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \ALU|ALT_INV_ALU_ResultSig~674_combout\,
	combout => \ALU|ALU_ResultSig~675_combout\);

-- Location: LABCELL_X66_Y12_N6
\ALU|ALU_Result[31]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[31]~137_combout\ = ( \REG|Mux0~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((\REG|Mux0~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( 
-- !\REG|Mux0~4_combout\ & ( (\ALU|Equal73~0_combout\ & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux0~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001011000000110000101100000111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALU|ALT_INV_Equal73~0_combout\,
	datad => \REG|ALT_INV_Mux0~9_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_Result[31]~137_combout\);

-- Location: LABCELL_X66_Y12_N36
\ALU|ALU_Result[31]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[31]~138_combout\ = ( \ALU|Equal73~2_combout\ & ( !\ALU|ALU_Result[31]~137_combout\ & ( (!\ALU|ALU_Result[3]~2_combout\) # (!\ALU|ALU_ResultSig~672_combout\) ) ) ) # ( !\ALU|Equal73~2_combout\ & ( !\ALU|ALU_Result[31]~137_combout\ & ( 
-- (!\ALU|ALU_Result[3]~2_combout\) # ((!\ALU|ALU_ResultSig~673_combout\ & (!\ALU|ALU_ResultSig~672_combout\ & !\ALU|ALU_ResultSig~675_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010101010111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~673_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~672_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~675_combout\,
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[31]~137_combout\,
	combout => \ALU|ALU_Result[31]~138_combout\);

-- Location: LABCELL_X67_Y14_N33
\ALU|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~125_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux0~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux0~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux0~4_combout\,
	datad => \REG|ALT_INV_Mux0~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add1~122\,
	sumout => \ALU|Add1~125_sumout\);

-- Location: LABCELL_X66_Y12_N45
\ALU|ALU_Result[31]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[31]~139_combout\ = ( \ALU|ALU_Result[31]~138_combout\ & ( \ALU|Add1~125_sumout\ & ( (!\ALU|Equal73~0_combout\ & ((!\ALU|Equal73~1_combout\) # ((\ALU|Equal73~5_combout\ & \ALU|Add0~1_sumout\)))) ) ) ) # ( !\ALU|ALU_Result[31]~138_combout\ & 
-- ( \ALU|Add1~125_sumout\ ) ) # ( \ALU|ALU_Result[31]~138_combout\ & ( !\ALU|Add1~125_sumout\ & ( (!\ALU|Equal73~0_combout\ & (\ALU|Equal73~5_combout\ & (\ALU|Equal73~1_combout\ & \ALU|Add0~1_sumout\))) ) ) ) # ( !\ALU|ALU_Result[31]~138_combout\ & ( 
-- !\ALU|Add1~125_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000001011111111111111111010000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~0_combout\,
	datab => \ALU|ALT_INV_Equal73~5_combout\,
	datac => \ALU|ALT_INV_Equal73~1_combout\,
	datad => \ALU|ALT_INV_Add0~1_sumout\,
	datae => \ALU|ALT_INV_ALU_Result[31]~138_combout\,
	dataf => \ALU|ALT_INV_Add1~125_sumout\,
	combout => \ALU|ALU_Result[31]~139_combout\);

-- Location: FF_X55_Y14_N40
\REG|registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][31]~q\);

-- Location: FF_X64_Y14_N14
\REG|registers[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][31]~q\);

-- Location: FF_X66_Y12_N26
\REG|registers[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][31]~q\);

-- Location: FF_X64_Y14_N56
\REG|registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][31]~q\);

-- Location: LABCELL_X64_Y14_N45
\REG|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~8_combout\ = ( \REG|registers[0][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[2][31]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[3][31]~q\))) ) ) ) # ( !\REG|registers[0][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[2][31]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[3][31]~q\))) ) ) ) # ( \REG|registers[0][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[1][31]~q\) ) ) ) # ( !\REG|registers[0][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[1][31]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[1][31]~q\,
	datab => \REG|ALT_INV_registers[2][31]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[3][31]~q\,
	datae => \REG|ALT_INV_registers[0][31]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux0~8_combout\);

-- Location: FF_X61_Y12_N38
\REG|registers[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][31]~q\);

-- Location: FF_X61_Y12_N44
\REG|registers[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][31]~q\);

-- Location: FF_X61_Y12_N11
\REG|registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][31]~q\);

-- Location: FF_X71_Y12_N17
\REG|registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][31]~q\);

-- Location: LABCELL_X61_Y12_N27
\REG|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~5_combout\ = ( \REG|registers[8][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][31]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][31]~q\)) ) ) ) # ( !\REG|registers[8][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[9][31]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][31]~q\)) ) ) ) # ( \REG|registers[8][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[10][31]~q\) ) ) ) # ( !\REG|registers[8][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[10][31]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][31]~q\,
	datab => \REG|ALT_INV_registers[10][31]~q\,
	datac => \REG|ALT_INV_registers[9][31]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[8][31]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux0~5_combout\);

-- Location: FF_X65_Y15_N52
\REG|registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][31]~q\);

-- Location: FF_X65_Y12_N44
\REG|registers[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][31]~q\);

-- Location: FF_X65_Y12_N11
\REG|registers[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][31]~q\);

-- Location: MLABCELL_X65_Y16_N24
\REG|registers[4][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][31]~feeder_combout\ = ( \ALU|ALU_Result[31]~139_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[31]~139_combout\,
	combout => \REG|registers[4][31]~feeder_combout\);

-- Location: FF_X65_Y16_N25
\REG|registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][31]~q\);

-- Location: MLABCELL_X65_Y12_N45
\REG|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][31]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][31]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][31]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][31]~q\,
	datab => \REG|ALT_INV_registers[7][31]~q\,
	datac => \REG|ALT_INV_registers[6][31]~q\,
	datad => \REG|ALT_INV_registers[4][31]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux0~7_combout\);

-- Location: FF_X64_Y15_N38
\REG|registers[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][31]~q\);

-- Location: FF_X64_Y15_N32
\REG|registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][31]~q\);

-- Location: FF_X64_Y15_N20
\REG|registers[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[31]~139_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][31]~q\);

-- Location: LABCELL_X60_Y12_N30
\REG|registers[12][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][31]~feeder_combout\ = ( \ALU|ALU_Result[31]~139_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[31]~139_combout\,
	combout => \REG|registers[12][31]~feeder_combout\);

-- Location: FF_X60_Y12_N31
\REG|registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][31]~q\);

-- Location: LABCELL_X64_Y15_N51
\REG|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][31]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][31]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REG|registers[13][31]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\REG|registers[12][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[14][31]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[15][31]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\REG|registers[12][31]~q\ & ( (\REG|registers[13][31]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[14][31]~q\,
	datab => \REG|ALT_INV_registers[13][31]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[15][31]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REG|ALT_INV_registers[12][31]~q\,
	combout => \REG|Mux0~6_combout\);

-- Location: MLABCELL_X65_Y12_N6
\REG|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~9_combout\ = ( \REG|Mux0~6_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (\REG|Mux0~7_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REG|Mux0~6_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & \REG|Mux0~7_combout\) ) ) ) # ( \REG|Mux0~6_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux0~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux0~5_combout\))) ) ) ) # ( !\REG|Mux0~6_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux0~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REG|ALT_INV_Mux0~8_combout\,
	datac => \REG|ALT_INV_Mux0~5_combout\,
	datad => \REG|ALT_INV_Mux0~7_combout\,
	datae => \REG|ALT_INV_Mux0~6_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux0~9_combout\);

-- Location: LABCELL_X64_Y12_N3
\REG|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux0~10_combout\ = ( \REG|Mux0~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) # ( \REG|Mux0~4_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux0~9_combout\ ) ) ) # ( !\REG|Mux0~4_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux0~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG|ALT_INV_Mux0~9_combout\,
	datae => \REG|ALT_INV_Mux0~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \REG|Mux0~10_combout\);

-- Location: LABCELL_X64_Y11_N57
\ALU|ALU_ResultSig~669\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~669_combout\ = ( \REG|Mux0~10_combout\ & ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & (!\ALU|ALU_ResultSig~68_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux2~10_combout\)))) ) ) ) # ( !\REG|Mux0~10_combout\ 
-- & ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux2~10_combout\))) ) ) ) # ( \REG|Mux0~10_combout\ & ( !\REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & 
-- ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux2~10_combout\))) ) ) ) # ( !\REG|Mux0~10_combout\ & ( !\REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux2~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux2~10_combout\,
	datae => \REG|ALT_INV_Mux0~10_combout\,
	dataf => \REG|ALT_INV_Mux1~10_combout\,
	combout => \ALU|ALU_ResultSig~669_combout\);

-- Location: LABCELL_X64_Y11_N39
\ALU|ALU_ResultSig~667\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~667_combout\ = ( \ALU|ALU_ResultSig~117_combout\ & ( \ALU|ALU_ResultSig~115_combout\ & ( (!\ALU|Equal73~4_combout\ & !\ALU|ALU_ResultSig~1_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~117_combout\ & ( \ALU|ALU_ResultSig~115_combout\ & ( 
-- (!\ALU|Equal73~4_combout\ & !\ALU|ALU_ResultSig~1_combout\) ) ) ) # ( \ALU|ALU_ResultSig~117_combout\ & ( !\ALU|ALU_ResultSig~115_combout\ & ( (!\ALU|Equal73~4_combout\ & !\ALU|ALU_ResultSig~1_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~117_combout\ & ( 
-- !\ALU|ALU_ResultSig~115_combout\ & ( (!\ALU|Equal73~4_combout\ & ((!\ALU|ALU_ResultSig~114_combout\) # (!\ALU|ALU_ResultSig~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~114_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~117_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~115_combout\,
	combout => \ALU|ALU_ResultSig~667_combout\);

-- Location: LABCELL_X64_Y11_N42
\ALU|ALU_ResultSig~668\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~668_combout\ = ( \REG|Mux6~10_combout\ & ( \REG|Mux2~10_combout\ & ( ((\ALU|ALU_ResultSig~667_combout\ & (!\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) # (\ALU|Equal73~4_combout\) ) ) ) # ( 
-- !\REG|Mux6~10_combout\ & ( \REG|Mux2~10_combout\ & ( (\ALU|ALU_ResultSig~667_combout\ & (!\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \REG|Mux6~10_combout\ & ( !\REG|Mux2~10_combout\ & ( 
-- ((\ALU|ALU_ResultSig~667_combout\ & (\ALU|Equal73~3_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) # (\ALU|Equal73~4_combout\) ) ) ) # ( !\REG|Mux6~10_combout\ & ( !\REG|Mux2~10_combout\ & ( (\ALU|ALU_ResultSig~667_combout\ & 
-- (\ALU|Equal73~3_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000010101110101010100000000001100000101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~667_combout\,
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \REG|ALT_INV_Mux6~10_combout\,
	dataf => \REG|ALT_INV_Mux2~10_combout\,
	combout => \ALU|ALU_ResultSig~668_combout\);

-- Location: LABCELL_X64_Y11_N30
\ALU|ALU_Result[29]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[29]~132_combout\ = ( \ALU|ALU_ResultSig~669_combout\ & ( \ALU|ALU_ResultSig~668_combout\ & ( (!\ALU|ALU_Result[29]~131_combout\ & ((!\ALU|ALU_Result[3]~2_combout\) # (\ALU|Equal73~2_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~669_combout\ & 
-- ( \ALU|ALU_ResultSig~668_combout\ & ( (!\ALU|ALU_Result[3]~2_combout\ & !\ALU|ALU_Result[29]~131_combout\) ) ) ) # ( \ALU|ALU_ResultSig~669_combout\ & ( !\ALU|ALU_ResultSig~668_combout\ & ( !\ALU|ALU_Result[29]~131_combout\ ) ) ) # ( 
-- !\ALU|ALU_ResultSig~669_combout\ & ( !\ALU|ALU_ResultSig~668_combout\ & ( (!\ALU|ALU_Result[3]~2_combout\ & !\ALU|ALU_Result[29]~131_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000111100001111000011000000110000001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_Result[29]~131_combout\,
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~669_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~668_combout\,
	combout => \ALU|ALU_Result[29]~132_combout\);

-- Location: LABCELL_X67_Y14_N57
\ALU|ALU_Result[29]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[29]~133_combout\ = ( \ALU|Add0~121_sumout\ & ( ((!\ALU|ALU_Result[29]~132_combout\) # ((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~117_sumout\))) # (\ALU|ALU_Result[3]~5_combout\) ) ) # ( !\ALU|Add0~121_sumout\ & ( 
-- (!\ALU|ALU_Result[29]~132_combout\) # ((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~117_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010111110011111101111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[29]~132_combout\,
	datad => \ALU|ALT_INV_Add1~117_sumout\,
	dataf => \ALU|ALT_INV_Add0~121_sumout\,
	combout => \ALU|ALU_Result[29]~133_combout\);

-- Location: FF_X70_Y13_N50
\REG|registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][29]~q\);

-- Location: FF_X70_Y13_N44
\REG|registers[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][29]~q\);

-- Location: LABCELL_X64_Y13_N3
\REG|registers[9][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][29]~feeder_combout\ = ( \ALU|ALU_Result[29]~133_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[9][29]~feeder_combout\);

-- Location: FF_X64_Y13_N5
\REG|registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][29]~q\);

-- Location: FF_X75_Y13_N43
\REG|registers[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][29]~q\);

-- Location: LABCELL_X70_Y13_N45
\REG|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~5_combout\ = ( \REG|registers[10][29]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[9][29]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][29]~q\)) ) ) ) # ( !\REG|registers[10][29]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[9][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[11][29]~q\)) ) ) ) # ( \REG|registers[10][29]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[8][29]~q\) ) ) ) # ( !\REG|registers[10][29]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[8][29]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][29]~q\,
	datab => \REG|ALT_INV_registers[11][29]~q\,
	datac => \REG|ALT_INV_registers[9][29]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[10][29]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux2~5_combout\);

-- Location: MLABCELL_X72_Y11_N24
\REG|registers[13][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[13][29]~feeder_combout\ = ( \ALU|ALU_Result[29]~133_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[13][29]~feeder_combout\);

-- Location: FF_X72_Y11_N26
\REG|registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[13][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][29]~q\);

-- Location: MLABCELL_X72_Y12_N30
\REG|registers[12][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][29]~feeder_combout\ = ( \ALU|ALU_Result[29]~133_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[12][29]~feeder_combout\);

-- Location: FF_X72_Y12_N32
\REG|registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][29]~q\);

-- Location: FF_X72_Y11_N59
\REG|registers[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][29]~q\);

-- Location: FF_X67_Y12_N50
\REG|registers[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][29]~q\);

-- Location: LABCELL_X67_Y12_N51
\REG|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[15][29]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[14][29]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[13][29]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][29]~q\,
	datab => \REG|ALT_INV_registers[12][29]~q\,
	datac => \REG|ALT_INV_registers[14][29]~q\,
	datad => \REG|ALT_INV_registers[15][29]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux2~6_combout\);

-- Location: FF_X73_Y14_N29
\REG|registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][29]~q\);

-- Location: FF_X73_Y14_N8
\REG|registers[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][29]~q\);

-- Location: FF_X67_Y14_N59
\REG|registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][29]~q\);

-- Location: FF_X73_Y14_N20
\REG|registers[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][29]~q\);

-- Location: LABCELL_X73_Y14_N9
\REG|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][29]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][29]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][29]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][29]~q\,
	datab => \REG|ALT_INV_registers[6][29]~q\,
	datac => \REG|ALT_INV_registers[4][29]~q\,
	datad => \REG|ALT_INV_registers[7][29]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux2~7_combout\);

-- Location: FF_X67_Y10_N50
\REG|registers[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][29]~q\);

-- Location: FF_X67_Y10_N8
\REG|registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][29]~q\);

-- Location: FF_X67_Y14_N41
\REG|registers[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[29]~133_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][29]~q\);

-- Location: LABCELL_X67_Y14_N48
\REG|registers[0][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][29]~feeder_combout\ = \ALU|ALU_Result[29]~133_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_Result[29]~133_combout\,
	combout => \REG|registers[0][29]~feeder_combout\);

-- Location: FF_X67_Y14_N49
\REG|registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][29]~q\);

-- Location: LABCELL_X67_Y10_N51
\REG|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~8_combout\ = ( \REG|registers[0][29]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[2][29]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[3][29]~q\))) ) ) ) # ( !\REG|registers[0][29]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[2][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[3][29]~q\))) ) ) ) # ( \REG|registers[0][29]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[1][29]~q\) ) ) ) # ( !\REG|registers[0][29]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[1][29]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][29]~q\,
	datab => \REG|ALT_INV_registers[1][29]~q\,
	datac => \REG|ALT_INV_registers[3][29]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[0][29]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux2~8_combout\);

-- Location: LABCELL_X67_Y12_N27
\REG|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~9_combout\ = ( \REG|Mux2~7_combout\ & ( \REG|Mux2~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux2~5_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux2~6_combout\)))) ) ) ) # ( !\REG|Mux2~7_combout\ & ( \REG|Mux2~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux2~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux2~6_combout\)))) ) ) ) # ( 
-- \REG|Mux2~7_combout\ & ( !\REG|Mux2~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux2~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux2~6_combout\)))) ) ) ) # ( !\REG|Mux2~7_combout\ & ( !\REG|Mux2~8_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux2~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux2~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux2~5_combout\,
	datad => \REG|ALT_INV_Mux2~6_combout\,
	datae => \REG|ALT_INV_Mux2~7_combout\,
	dataf => \REG|ALT_INV_Mux2~8_combout\,
	combout => \REG|Mux2~9_combout\);

-- Location: LABCELL_X67_Y12_N6
\REG|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux2~10_combout\ = ( \REG|Mux2~4_combout\ & ( (\REG|Mux2~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux2~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux2~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \REG|Mux2~10_combout\);

-- Location: LABCELL_X63_Y14_N48
\ALU|ALU_ResultSig~666\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~666_combout\ = ( \ALU|ALU_ResultSig~158_combout\ & ( \REG|Mux0~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (((!\ALU|ALU_ResultSig~70_combout\) # (\REG|Mux1~10_combout\)))) # (\ALU|ALU_ResultSig~68_combout\ & 
-- (\REG|Mux2~10_combout\)) ) ) ) # ( !\ALU|ALU_ResultSig~158_combout\ & ( \REG|Mux0~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (((\ALU|ALU_ResultSig~70_combout\ & \REG|Mux1~10_combout\)))) # (\ALU|ALU_ResultSig~68_combout\ & (\REG|Mux2~10_combout\)) 
-- ) ) ) # ( \ALU|ALU_ResultSig~158_combout\ & ( !\REG|Mux0~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (((\ALU|ALU_ResultSig~70_combout\ & \REG|Mux1~10_combout\)))) # (\ALU|ALU_ResultSig~68_combout\ & (\REG|Mux2~10_combout\)) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~158_combout\ & ( !\REG|Mux0~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (((\ALU|ALU_ResultSig~70_combout\ & \REG|Mux1~10_combout\)))) # (\ALU|ALU_ResultSig~68_combout\ & (\REG|Mux2~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101100010001000110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datab => \REG|ALT_INV_Mux2~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux1~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	dataf => \REG|ALT_INV_Mux0~10_combout\,
	combout => \ALU|ALU_ResultSig~666_combout\);

-- Location: LABCELL_X62_Y12_N30
\ALU|ALU_ResultSig~664\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~664_combout\ = ( \ALU|ALU_ResultSig~66_combout\ & ( \REG|Mux3~4_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # 
-- (\REG|Mux3~9_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~66_combout\ & ( \REG|Mux3~4_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # 
-- (\REG|Mux3~9_combout\)))) # (\ALU|Equal73~3_combout\ & (!\REG|Mux3~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( \ALU|ALU_ResultSig~66_combout\ & ( 
-- !\REG|Mux3~4_combout\ & ( (\REG|Mux3~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|Equal73~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( !\ALU|ALU_ResultSig~66_combout\ & ( 
-- !\REG|Mux3~4_combout\ & ( (!\ALU|Equal73~3_combout\ & (\REG|Mux3~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) # (\ALU|Equal73~3_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ((!\REG|Mux3~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101101000000000000000100000000001000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux3~9_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	dataf => \REG|ALT_INV_Mux3~4_combout\,
	combout => \ALU|ALU_ResultSig~664_combout\);

-- Location: LABCELL_X63_Y13_N6
\ALU|ALU_ResultSig~665\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~665_combout\ = ( \CTL|Equal17~0_combout\ & ( \REG|Mux7~10_combout\ & ( (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~1_combout\ & ((\ALU|ALU_ResultSig~664_combout\)))) # (\ALU|Equal73~4_combout\ & 
-- (((!\ALU|ALU_ResultSig~66_combout\)))) ) ) ) # ( !\CTL|Equal17~0_combout\ & ( \REG|Mux7~10_combout\ & ( (!\ALU|Equal73~4_combout\ & ((\ALU|ALU_ResultSig~664_combout\))) # (\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~66_combout\)) ) ) ) # ( 
-- \CTL|Equal17~0_combout\ & ( !\REG|Mux7~10_combout\ & ( (!\ALU|ALU_ResultSig~1_combout\ & (\ALU|ALU_ResultSig~664_combout\ & !\ALU|Equal73~4_combout\)) ) ) ) # ( !\CTL|Equal17~0_combout\ & ( !\REG|Mux7~10_combout\ & ( (\ALU|ALU_ResultSig~664_combout\ & 
-- !\ALU|Equal73~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000010100000000000001111110011000000101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~664_combout\,
	datad => \ALU|ALT_INV_Equal73~4_combout\,
	datae => \CTL|ALT_INV_Equal17~0_combout\,
	dataf => \REG|ALT_INV_Mux7~10_combout\,
	combout => \ALU|ALU_ResultSig~665_combout\);

-- Location: LABCELL_X63_Y14_N36
\ALU|ALU_Result[28]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[28]~128_combout\ = ( \ALU|ALU_Result[3]~2_combout\ & ( \ALU|ALU_ResultSig~665_combout\ & ( (!\ALU|ALU_Result[26]~120_combout\) # ((!\ALU|ALU_ResultSig~66_combout\ & ((\ALU|ALU_ResultSig~666_combout\))) # (\ALU|ALU_ResultSig~66_combout\ & 
-- (\REG|Mux3~10_combout\))) ) ) ) # ( \ALU|ALU_Result[3]~2_combout\ & ( !\ALU|ALU_ResultSig~665_combout\ & ( (!\ALU|ALU_ResultSig~66_combout\ & ((\ALU|ALU_ResultSig~666_combout\))) # (\ALU|ALU_ResultSig~66_combout\ & (\REG|Mux3~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110101010100000000000000001100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux3~10_combout\,
	datab => \ALU|ALT_INV_ALU_Result[26]~120_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~666_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datae => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~665_combout\,
	combout => \ALU|ALU_Result[28]~128_combout\);

-- Location: LABCELL_X63_Y14_N3
\ALU|ALU_Result[28]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[28]~130_combout\ = ( \ALU|Add1~113_sumout\ & ( \ALU|Add0~117_sumout\ & ( (((\ALU|ALU_Result[28]~128_combout\) # (\ALU|ALU_Result[3]~5_combout\)) # (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[28]~129_combout\) ) ) ) # ( 
-- !\ALU|Add1~113_sumout\ & ( \ALU|Add0~117_sumout\ & ( ((\ALU|ALU_Result[28]~128_combout\) # (\ALU|ALU_Result[3]~5_combout\)) # (\ALU|ALU_Result[28]~129_combout\) ) ) ) # ( \ALU|Add1~113_sumout\ & ( !\ALU|Add0~117_sumout\ & ( 
-- ((\ALU|ALU_Result[28]~128_combout\) # (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[28]~129_combout\) ) ) ) # ( !\ALU|Add1~113_sumout\ & ( !\ALU|Add0~117_sumout\ & ( (\ALU|ALU_Result[28]~128_combout\) # (\ALU|ALU_Result[28]~129_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111011101111111111101011111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[28]~129_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datad => \ALU|ALT_INV_ALU_Result[28]~128_combout\,
	datae => \ALU|ALT_INV_Add1~113_sumout\,
	dataf => \ALU|ALT_INV_Add0~117_sumout\,
	combout => \ALU|ALU_Result[28]~130_combout\);

-- Location: FF_X60_Y14_N55
\REG|registers[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][28]~q\);

-- Location: FF_X63_Y12_N14
\REG|registers[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][28]~q\);

-- Location: MLABCELL_X59_Y12_N51
\REG|registers[5][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[5][28]~feeder_combout\);

-- Location: FF_X59_Y12_N52
\REG|registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][28]~q\);

-- Location: MLABCELL_X59_Y12_N33
\REG|registers[4][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[4][28]~feeder_combout\);

-- Location: FF_X59_Y12_N34
\REG|registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][28]~q\);

-- Location: LABCELL_X63_Y12_N15
\REG|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[7][28]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][28]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][28]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[6][28]~q\,
	datab => \REG|ALT_INV_registers[7][28]~q\,
	datac => \REG|ALT_INV_registers[5][28]~q\,
	datad => \REG|ALT_INV_registers[4][28]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux3~7_combout\);

-- Location: FF_X63_Y12_N56
\REG|registers[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][28]~q\);

-- Location: LABCELL_X60_Y12_N27
\REG|registers[12][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[12][28]~feeder_combout\);

-- Location: FF_X60_Y12_N29
\REG|registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][28]~q\);

-- Location: LABCELL_X60_Y12_N51
\REG|registers[13][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[13][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[13][28]~feeder_combout\);

-- Location: FF_X60_Y12_N53
\REG|registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[13][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][28]~q\);

-- Location: FF_X60_Y12_N37
\REG|registers[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][28]~q\);

-- Location: LABCELL_X63_Y12_N57
\REG|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[15][28]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[13][28]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][28]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][28]~q\,
	datab => \REG|ALT_INV_registers[12][28]~q\,
	datac => \REG|ALT_INV_registers[13][28]~q\,
	datad => \REG|ALT_INV_registers[14][28]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux3~6_combout\);

-- Location: FF_X64_Y11_N47
\REG|registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][28]~q\);

-- Location: FF_X62_Y11_N29
\REG|registers[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][28]~q\);

-- Location: FF_X63_Y14_N2
\REG|registers[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][28]~q\);

-- Location: FF_X63_Y11_N2
\REG|registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][28]~q\);

-- Location: LABCELL_X63_Y11_N9
\REG|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][28]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][28]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][28]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][28]~q\,
	datab => \REG|ALT_INV_registers[2][28]~q\,
	datac => \REG|ALT_INV_registers[3][28]~q\,
	datad => \REG|ALT_INV_registers[1][28]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux3~8_combout\);

-- Location: LABCELL_X57_Y12_N0
\REG|registers[11][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[11][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[11][28]~feeder_combout\);

-- Location: FF_X57_Y12_N2
\REG|registers[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[11][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][28]~q\);

-- Location: FF_X57_Y12_N44
\REG|registers[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[28]~130_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][28]~q\);

-- Location: MLABCELL_X59_Y11_N51
\REG|registers[8][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[8][28]~feeder_combout\);

-- Location: FF_X59_Y11_N53
\REG|registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][28]~q\);

-- Location: LABCELL_X57_Y12_N24
\REG|registers[9][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][28]~feeder_combout\ = ( \ALU|ALU_Result[28]~130_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[28]~130_combout\,
	combout => \REG|registers[9][28]~feeder_combout\);

-- Location: FF_X57_Y12_N26
\REG|registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][28]~q\);

-- Location: LABCELL_X57_Y12_N21
\REG|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[11][28]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][28]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[10][28]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[8][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][28]~q\,
	datab => \REG|ALT_INV_registers[10][28]~q\,
	datac => \REG|ALT_INV_registers[8][28]~q\,
	datad => \REG|ALT_INV_registers[9][28]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux3~5_combout\);

-- Location: LABCELL_X63_Y12_N6
\REG|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~9_combout\ = ( \REG|Mux3~8_combout\ & ( \REG|Mux3~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux3~7_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux3~6_combout\)))) ) ) ) # ( !\REG|Mux3~8_combout\ & ( \REG|Mux3~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux3~7_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux3~6_combout\))))) ) ) ) # ( \REG|Mux3~8_combout\ & ( !\REG|Mux3~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux3~7_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux3~6_combout\))))) ) ) ) # ( !\REG|Mux3~8_combout\ & ( !\REG|Mux3~5_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux3~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux3~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REG|ALT_INV_Mux3~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REG|ALT_INV_Mux3~6_combout\,
	datae => \REG|ALT_INV_Mux3~8_combout\,
	dataf => \REG|ALT_INV_Mux3~5_combout\,
	combout => \REG|Mux3~9_combout\);

-- Location: LABCELL_X62_Y12_N45
\REG|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux3~10_combout\ = ( \REG|Mux3~9_combout\ & ( \REG|Mux3~4_combout\ ) ) # ( !\REG|Mux3~9_combout\ & ( \REG|Mux3~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REG|Mux3~9_combout\ & ( !\REG|Mux3~4_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux3~9_combout\,
	dataf => \REG|ALT_INV_Mux3~4_combout\,
	combout => \REG|Mux3~10_combout\);

-- Location: MLABCELL_X72_Y14_N48
\ALU|ALU_ResultSig~639\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~639_combout\ = ( \REG|Mux13~10_combout\ & ( \REG|Mux3~10_combout\ & ( (!\ALU|ALU_ResultSig~638_combout\ & (((\ALU|Equal73~4_combout\) # (\ALU|ALU_ResultSig~1_combout\)) # (\ALU|ALU_ResultSig~637_combout\))) ) ) ) # ( 
-- !\REG|Mux13~10_combout\ & ( \REG|Mux3~10_combout\ & ( (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~638_combout\ & ((\ALU|ALU_ResultSig~1_combout\) # (\ALU|ALU_ResultSig~637_combout\)))) ) ) ) # ( \REG|Mux13~10_combout\ & ( !\REG|Mux3~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~638_combout\ & ((\ALU|Equal73~4_combout\) # (\ALU|ALU_ResultSig~637_combout\))) ) ) ) # ( !\REG|Mux13~10_combout\ & ( !\REG|Mux3~10_combout\ & ( (\ALU|ALU_ResultSig~637_combout\ & (!\ALU|Equal73~4_combout\ & 
-- !\ALU|ALU_ResultSig~638_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010111110000000001110000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~637_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datac => \ALU|ALT_INV_Equal73~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~638_combout\,
	datae => \REG|ALT_INV_Mux13~10_combout\,
	dataf => \REG|ALT_INV_Mux3~10_combout\,
	combout => \ALU|ALU_ResultSig~639_combout\);

-- Location: LABCELL_X68_Y14_N18
\ALU|ALU_ResultSig~640\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~640_combout\ = ( \REG|Mux7~10_combout\ & ( \REG|Mux8~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (!\ALU|ALU_ResultSig~70_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux9~10_combout\)))) ) ) ) # ( !\REG|Mux7~10_combout\ 
-- & ( \REG|Mux8~10_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux9~10_combout\))) ) ) ) # ( \REG|Mux7~10_combout\ & ( !\REG|Mux8~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ & 
-- ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux9~10_combout\))) ) ) ) # ( !\REG|Mux7~10_combout\ & ( !\REG|Mux8~10_combout\ & ( (!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux9~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110100000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datac => \REG|ALT_INV_Mux9~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datae => \REG|ALT_INV_Mux7~10_combout\,
	dataf => \REG|ALT_INV_Mux8~10_combout\,
	combout => \ALU|ALU_ResultSig~640_combout\);

-- Location: MLABCELL_X72_Y12_N6
\ALU|ALU_ResultSig~629\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~629_combout\ = ( \REG|Mux0~9_combout\ & ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~56_combout\ & !\ALU|ALU_ResultSig~524_combout\) ) ) ) # ( !\REG|Mux0~9_combout\ & ( \REG|Mux0~4_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~56_combout\ & !\ALU|ALU_ResultSig~524_combout\)) ) ) ) # ( \REG|Mux0~9_combout\ & ( !\REG|Mux0~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\ALU|ALU_ResultSig~56_combout\ & !\ALU|ALU_ResultSig~524_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000000000000011000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	datae => \REG|ALT_INV_Mux0~9_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_ResultSig~629_combout\);

-- Location: MLABCELL_X65_Y14_N27
\ALU|ALU_ResultSig~631\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~631_combout\ = ( !\ALU|ALU_ResultSig~158_combout\ & ( (\ALU|ALU_ResultSig~159_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux5~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux5~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux5~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datad => \REG|ALT_INV_Mux5~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	combout => \ALU|ALU_ResultSig~631_combout\);

-- Location: MLABCELL_X72_Y14_N12
\ALU|ALU_ResultSig~633\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~633_combout\ = ( !\ALU|ALU_ResultSig~524_combout\ & ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~62_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux3~4_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~524_combout\ & ( !\REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~62_combout\ & (\REG|Mux3~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000000000110011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datac => \REG|ALT_INV_Mux3~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~633_combout\);

-- Location: MLABCELL_X72_Y11_N9
\ALU|ALU_ResultSig~632\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~632_combout\ = ( \REG|Mux4~9_combout\ & ( \ALU|ALU_ResultSig~61_combout\ & ( (!\ALU|ALU_ResultSig~524_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux4~4_combout\))) ) ) ) # ( !\REG|Mux4~9_combout\ & ( 
-- \ALU|ALU_ResultSig~61_combout\ & ( (!\ALU|ALU_ResultSig~524_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux4~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux4~4_combout\,
	datae => \REG|ALT_INV_Mux4~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	combout => \ALU|ALU_ResultSig~632_combout\);

-- Location: MLABCELL_X72_Y14_N9
\ALU|ALU_ResultSig~630\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~630_combout\ = ( \REG|Mux6~4_combout\ & ( (\ALU|ALU_ResultSig~158_combout\ & ((\REG|Mux6~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux6~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~158_combout\ & \REG|Mux6~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000110000111100000000000011000000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datad => \REG|ALT_INV_Mux6~9_combout\,
	datae => \REG|ALT_INV_Mux6~4_combout\,
	combout => \ALU|ALU_ResultSig~630_combout\);

-- Location: LABCELL_X73_Y14_N48
\ALU|ALU_ResultSig~635\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~635_combout\ = ( \REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( (\ALU|ALU_ResultSig~54_combout\ & !\ALU|ALU_ResultSig~524_combout\) ) ) ) # ( !\REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~54_combout\ & !\ALU|ALU_ResultSig~524_combout\)) ) ) ) # ( \REG|Mux1~4_combout\ & ( !\REG|Mux1~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\ALU|ALU_ResultSig~54_combout\ & !\ALU|ALU_ResultSig~524_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000100000001000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	datae => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~635_combout\);

-- Location: LABCELL_X71_Y11_N6
\ALU|ALU_ResultSig~634\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~634_combout\ = ( !\ALU|ALU_ResultSig~524_combout\ & ( \ALU|ALU_ResultSig~63_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux2~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010011101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux2~9_combout\,
	datad => \REG|ALT_INV_Mux2~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~524_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	combout => \ALU|ALU_ResultSig~634_combout\);

-- Location: MLABCELL_X72_Y14_N24
\ALU|ALU_ResultSig~636\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~636_combout\ = ( !\ALU|ALU_ResultSig~635_combout\ & ( !\ALU|ALU_ResultSig~634_combout\ & ( (!\ALU|ALU_ResultSig~631_combout\ & (!\ALU|ALU_ResultSig~633_combout\ & (!\ALU|ALU_ResultSig~632_combout\ & !\ALU|ALU_ResultSig~630_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~631_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~633_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~632_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~630_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~635_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~634_combout\,
	combout => \ALU|ALU_ResultSig~636_combout\);

-- Location: MLABCELL_X72_Y14_N54
\ALU|ALU_Result[22]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[22]~87_combout\ = ( \ALU|ALU_ResultSig~629_combout\ & ( \ALU|ALU_ResultSig~636_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~523_combout\) # (!\ALU|ALU_ResultSig~640_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~629_combout\ & ( \ALU|ALU_ResultSig~636_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~640_combout\) # ((\ALU|ALU_ResultSig~639_combout\ & !\ALU|ALU_ResultSig~523_combout\)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~629_combout\ & ( !\ALU|ALU_ResultSig~636_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~523_combout\) # (!\ALU|ALU_ResultSig~640_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~629_combout\ & ( 
-- !\ALU|ALU_ResultSig~636_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~523_combout\) # (!\ALU|ALU_ResultSig~640_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110000001111000001000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~639_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~523_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~640_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~629_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~636_combout\,
	combout => \ALU|ALU_Result[22]~87_combout\);

-- Location: MLABCELL_X72_Y14_N39
\ALU|ALU_Result[22]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[22]~89_combout\ = ( \ALU|Add1~89_sumout\ & ( \ALU|Add0~93_sumout\ & ( (((\ALU|ALU_Result[22]~87_combout\) # (\ALU|ALU_Result[22]~88_combout\)) # (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( 
-- !\ALU|Add1~89_sumout\ & ( \ALU|Add0~93_sumout\ & ( ((\ALU|ALU_Result[22]~87_combout\) # (\ALU|ALU_Result[22]~88_combout\)) # (\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( \ALU|Add1~89_sumout\ & ( !\ALU|Add0~93_sumout\ & ( ((\ALU|ALU_Result[22]~87_combout\) # 
-- (\ALU|ALU_Result[22]~88_combout\)) # (\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( !\ALU|Add1~89_sumout\ & ( !\ALU|Add0~93_sumout\ & ( (\ALU|ALU_Result[22]~87_combout\) # (\ALU|ALU_Result[22]~88_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111001111111111111101011111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[22]~88_combout\,
	datad => \ALU|ALT_INV_ALU_Result[22]~87_combout\,
	datae => \ALU|ALT_INV_Add1~89_sumout\,
	dataf => \ALU|ALT_INV_Add0~93_sumout\,
	combout => \ALU|ALU_Result[22]~89_combout\);

-- Location: FF_X71_Y16_N41
\REG|registers[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][22]~q\);

-- Location: FF_X72_Y15_N14
\REG|registers[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][22]~q\);

-- Location: FF_X72_Y15_N49
\REG|registers[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][22]~q\);

-- Location: FF_X72_Y15_N20
\REG|registers[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][22]~q\);

-- Location: MLABCELL_X72_Y15_N15
\REG|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][22]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][22]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][22]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[25][22]~q\,
	datab => \REG|ALT_INV_registers[29][22]~q\,
	datac => \REG|ALT_INV_registers[21][22]~q\,
	datad => \REG|ALT_INV_registers[17][22]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux9~1_combout\);

-- Location: FF_X68_Y17_N20
\REG|registers[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][22]~q\);

-- Location: FF_X74_Y16_N41
\REG|registers[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][22]~q\);

-- Location: FF_X68_Y17_N2
\REG|registers[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][22]~q\);

-- Location: LABCELL_X74_Y18_N12
\REG|registers[18][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][22]~feeder_combout\ = ( \ALU|ALU_Result[22]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[22]~89_combout\,
	combout => \REG|registers[18][22]~feeder_combout\);

-- Location: FF_X74_Y18_N13
\REG|registers[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][22]~q\);

-- Location: LABCELL_X68_Y17_N3
\REG|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[18][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[22][22]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[30][22]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[18][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # 
-- (\REG|registers[26][22]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\REG|registers[18][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[22][22]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[30][22]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\REG|registers[18][22]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- \REG|registers[26][22]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][22]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_registers[26][22]~q\,
	datad => \REG|ALT_INV_registers[22][22]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REG|ALT_INV_registers[18][22]~q\,
	combout => \REG|Mux9~2_combout\);

-- Location: FF_X75_Y16_N26
\REG|registers[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][22]~q\);

-- Location: MLABCELL_X72_Y16_N0
\REG|registers[19][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[19][22]~feeder_combout\ = ( \ALU|ALU_Result[22]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[22]~89_combout\,
	combout => \REG|registers[19][22]~feeder_combout\);

-- Location: FF_X72_Y16_N1
\REG|registers[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[19][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][22]~q\);

-- Location: LABCELL_X75_Y16_N36
\REG|registers[23][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][22]~feeder_combout\ = ( \ALU|ALU_Result[22]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[22]~89_combout\,
	combout => \REG|registers[23][22]~feeder_combout\);

-- Location: FF_X75_Y16_N38
\REG|registers[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][22]~q\);

-- Location: FF_X75_Y16_N11
\REG|registers[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][22]~q\);

-- Location: LABCELL_X75_Y16_N30
\REG|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][22]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][22]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][22]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][22]~q\,
	datab => \REG|ALT_INV_registers[19][22]~q\,
	datac => \REG|ALT_INV_registers[23][22]~q\,
	datad => \REG|ALT_INV_registers[27][22]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux9~3_combout\);

-- Location: LABCELL_X75_Y18_N18
\REG|registers[24][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[24][22]~feeder_combout\ = ( \ALU|ALU_Result[22]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[22]~89_combout\,
	combout => \REG|registers[24][22]~feeder_combout\);

-- Location: FF_X75_Y18_N20
\REG|registers[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[24][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][22]~q\);

-- Location: FF_X72_Y18_N8
\REG|registers[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][22]~q\);

-- Location: FF_X72_Y18_N32
\REG|registers[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][22]~q\);

-- Location: FF_X72_Y18_N26
\REG|registers[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[22]~89_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][22]~q\);

-- Location: MLABCELL_X72_Y18_N21
\REG|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][22]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][22]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][22]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][22]~q\,
	datab => \REG|ALT_INV_registers[20][22]~q\,
	datac => \REG|ALT_INV_registers[16][22]~q\,
	datad => \REG|ALT_INV_registers[28][22]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux9~0_combout\);

-- Location: LABCELL_X68_Y15_N6
\REG|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux9~4_combout\ = ( \REG|Mux9~3_combout\ & ( \REG|Mux9~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux9~1_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux9~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REG|Mux9~3_combout\ & ( \REG|Mux9~0_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux9~1_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux9~2_combout\)))) ) ) ) # ( \REG|Mux9~3_combout\ & ( !\REG|Mux9~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux9~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux9~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( 
-- !\REG|Mux9~3_combout\ & ( !\REG|Mux9~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux9~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux9~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux9~1_combout\,
	datad => \REG|ALT_INV_Mux9~2_combout\,
	datae => \REG|ALT_INV_Mux9~3_combout\,
	dataf => \REG|ALT_INV_Mux9~0_combout\,
	combout => \REG|Mux9~4_combout\);

-- Location: LABCELL_X67_Y17_N30
\ALU|ALU_ResultSig~595\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~595_combout\ = ( \REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~4_combout\))) ) ) # ( !\REG|Mux9~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\ & \ALU|ALU_ResultSig~72_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux9~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~595_combout\);

-- Location: LABCELL_X67_Y17_N54
\ALU|ALU_ResultSig~596\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~596_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux8~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~596_combout\);

-- Location: LABCELL_X67_Y17_N21
\ALU|ALU_ResultSig~593\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~593_combout\ = ( \REG|Mux11~4_combout\ & ( \REG|Mux11~9_combout\ & ( \ALU|ALU_ResultSig~68_combout\ ) ) ) # ( !\REG|Mux11~4_combout\ & ( \REG|Mux11~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~68_combout\) ) ) ) # ( \REG|Mux11~4_combout\ & ( !\REG|Mux11~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~68_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datae => \REG|ALT_INV_Mux11~4_combout\,
	dataf => \REG|ALT_INV_Mux11~9_combout\,
	combout => \ALU|ALU_ResultSig~593_combout\);

-- Location: LABCELL_X67_Y17_N45
\ALU|ALU_ResultSig~597\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~597_combout\ = ( \ALU|ALU_ResultSig~61_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux7~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux7~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux7~4_combout\,
	datad => \REG|ALT_INV_Mux7~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	combout => \ALU|ALU_ResultSig~597_combout\);

-- Location: LABCELL_X67_Y17_N33
\ALU|ALU_ResultSig~594\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~594_combout\ = ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & ((\REG|Mux10~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux10~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~70_combout\ & \REG|Mux10~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~594_combout\);

-- Location: LABCELL_X67_Y17_N39
\ALU|ALU_ResultSig~598\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~598_combout\ = ( !\ALU|ALU_ResultSig~597_combout\ & ( !\ALU|ALU_ResultSig~594_combout\ & ( (!\ALU|ALU_ResultSig~592_combout\ & (!\ALU|ALU_ResultSig~595_combout\ & (!\ALU|ALU_ResultSig~596_combout\ & !\ALU|ALU_ResultSig~593_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~592_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~595_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~596_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~593_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~597_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~594_combout\,
	combout => \ALU|ALU_ResultSig~598_combout\);

-- Location: LABCELL_X68_Y17_N45
\ALU|ALU_ResultSig~591\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~591_combout\ = ( \REG|Mux4~10_combout\ & ( \REG|Mux5~10_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (((\ALU|ALU_ResultSig~236_combout\) # (\ALU|ALU_ResultSig~180_combout\)))) # (\ALU|ALU_ResultSig~62_combout\ & 
-- (\REG|Mux6~10_combout\)) ) ) ) # ( !\REG|Mux4~10_combout\ & ( \REG|Mux5~10_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & ((\ALU|ALU_ResultSig~236_combout\))) # (\ALU|ALU_ResultSig~62_combout\ & (\REG|Mux6~10_combout\)) ) ) ) # ( \REG|Mux4~10_combout\ & 
-- ( !\REG|Mux5~10_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (((\ALU|ALU_ResultSig~180_combout\ & !\ALU|ALU_ResultSig~236_combout\)))) # (\ALU|ALU_ResultSig~62_combout\ & (\REG|Mux6~10_combout\)) ) ) ) # ( !\REG|Mux4~10_combout\ & ( 
-- !\REG|Mux5~10_combout\ & ( (\REG|Mux6~10_combout\ & \ALU|ALU_ResultSig~62_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010000010100000101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux6~10_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	datae => \REG|ALT_INV_Mux4~10_combout\,
	dataf => \REG|ALT_INV_Mux5~10_combout\,
	combout => \ALU|ALU_ResultSig~591_combout\);

-- Location: MLABCELL_X65_Y13_N24
\ALU|ALU_ResultSig~585\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~585_combout\ = ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~134_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux3~4_combout\))) ) ) # ( !\REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~134_combout\ & 
-- (\REG|Mux3~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	datac => \REG|ALT_INV_Mux3~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~585_combout\);

-- Location: MLABCELL_X65_Y13_N3
\ALU|ALU_ResultSig~589\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~589_combout\ = ( \ALU|Equal73~2_combout\ & ( \ALU|Equal68~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ALU|Equal68~6_combout\)) ) ) ) # ( \ALU|Equal73~2_combout\ & ( !\ALU|Equal68~7_combout\ & ( (\ALU|Equal68~6_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000001111000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal68~6_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ALU|ALT_INV_Equal68~7_combout\,
	combout => \ALU|ALU_ResultSig~589_combout\);

-- Location: MLABCELL_X65_Y13_N12
\ALU|ALU_ResultSig~586\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~586_combout\ = ( \REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( (!\ALU|ALU_ResultSig~134_combout\ & \ALU|ALU_ResultSig~150_combout\) ) ) ) # ( !\REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~134_combout\ & \ALU|ALU_ResultSig~150_combout\)) ) ) ) # ( \REG|Mux2~9_combout\ & ( !\REG|Mux2~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\ALU|ALU_ResultSig~134_combout\ & \ALU|ALU_ResultSig~150_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000100000000000010001000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	datae => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~586_combout\);

-- Location: MLABCELL_X65_Y13_N54
\ALU|ALU_ResultSig~588\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~588_combout\ = ( !\ALU|ALU_ResultSig~142_combout\ & ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~48_combout\ & ((\REG|Mux0~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~142_combout\ & ( !\REG|Mux0~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux0~9_combout\ & \ALU|ALU_ResultSig~48_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000000000000000010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux0~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_ResultSig~588_combout\);

-- Location: MLABCELL_X65_Y13_N51
\ALU|ALU_ResultSig~587\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~587_combout\ = ( \REG|Mux1~9_combout\ & ( (\ALU|ALU_ResultSig~142_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux1~4_combout\))) ) ) # ( !\REG|Mux1~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux1~4_combout\ & \ALU|ALU_ResultSig~142_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux1~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~587_combout\);

-- Location: MLABCELL_X65_Y13_N18
\ALU|ALU_ResultSig~590\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~590_combout\ = ( \ALU|ALU_ResultSig~588_combout\ & ( \ALU|ALU_ResultSig~587_combout\ & ( (!\ALU|ALU_ResultSig~589_combout\ & ((!\ALU|ALU_ResultSig~143_combout\) # ((\ALU|ALU_ResultSig~586_combout\) # (\ALU|ALU_ResultSig~585_combout\)))) 
-- ) ) ) # ( !\ALU|ALU_ResultSig~588_combout\ & ( \ALU|ALU_ResultSig~587_combout\ & ( (!\ALU|ALU_ResultSig~589_combout\ & ((!\ALU|ALU_ResultSig~143_combout\) # ((\ALU|ALU_ResultSig~586_combout\) # (\ALU|ALU_ResultSig~585_combout\)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~588_combout\ & ( !\ALU|ALU_ResultSig~587_combout\ & ( (!\ALU|ALU_ResultSig~589_combout\ & ((!\ALU|ALU_ResultSig~143_combout\) # ((\ALU|ALU_ResultSig~586_combout\) # (\ALU|ALU_ResultSig~585_combout\)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~588_combout\ & ( !\ALU|ALU_ResultSig~587_combout\ & ( (!\ALU|ALU_ResultSig~589_combout\ & ((\ALU|ALU_ResultSig~586_combout\) # (\ALU|ALU_ResultSig~585_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000101100001111000010110000111100001011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~143_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~585_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~589_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~586_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~588_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~587_combout\,
	combout => \ALU|ALU_ResultSig~590_combout\);

-- Location: LABCELL_X68_Y13_N3
\ALU|ALU_ResultSig~678\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~678_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ALU|Equal73~2_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ALU|Equal73~2_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & \ALU|Equal73~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011110000111100000011000001110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_Equal73~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ALU_ResultSig~678_combout\);

-- Location: LABCELL_X68_Y13_N12
\ALU|ALU_ResultSig~581\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~581_combout\ = ( \REG|Mux6~4_combout\ & ( \REG|Mux6~9_combout\ & ( \ALU|ALU_ResultSig~1_combout\ ) ) ) # ( !\REG|Mux6~4_combout\ & ( \REG|Mux6~9_combout\ & ( (\ALU|ALU_ResultSig~1_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux6~4_combout\ & ( !\REG|Mux6~9_combout\ & ( (\ALU|ALU_ResultSig~1_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100001111000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux6~4_combout\,
	dataf => \REG|ALT_INV_Mux6~9_combout\,
	combout => \ALU|ALU_ResultSig~581_combout\);

-- Location: LABCELL_X68_Y13_N9
\ALU|ALU_ResultSig~582\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~582_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\ALU|ALU_ResultSig~1_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( (!\ALU|ALU_ResultSig~1_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7)) # ((!\ALU|Equal73~2_combout\) # (!\ALU|Equal68~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ALU|ALT_INV_Equal68~6_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ALU_ResultSig~582_combout\);

-- Location: LABCELL_X68_Y13_N24
\ALU|ALU_ResultSig~583\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~583_combout\ = ( \REG|Mux12~9_combout\ & ( \REG|Mux12~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (!\ALU|Equal73~3_combout\ & \ALU|ALU_ResultSig~582_combout\)) ) ) ) # ( !\REG|Mux12~9_combout\ & ( 
-- \REG|Mux12~4_combout\ & ( (\ALU|ALU_ResultSig~582_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|Equal73~3_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ALU|Equal73~3_combout\)))) ) ) ) # ( \REG|Mux12~9_combout\ & ( !\REG|Mux12~4_combout\ & ( (\ALU|ALU_ResultSig~582_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|Equal73~3_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & !\ALU|Equal73~3_combout\)))) ) ) ) # ( !\REG|Mux12~9_combout\ & ( !\REG|Mux12~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\ALU|Equal73~3_combout\ & 
-- \ALU|ALU_ResultSig~582_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000100001000000000000110000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~582_combout\,
	datae => \REG|ALT_INV_Mux12~9_combout\,
	dataf => \REG|ALT_INV_Mux12~4_combout\,
	combout => \ALU|ALU_ResultSig~583_combout\);

-- Location: LABCELL_X68_Y13_N30
\ALU|ALU_ResultSig~584\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~584_combout\ = ( \REG|Mux16~10_combout\ & ( \ALU|ALU_ResultSig~583_combout\ & ( (!\ALU|ALU_ResultSig~678_combout\ & ((!\ALU|Equal73~4_combout\) # (!\ALU|ALU_ResultSig~62_combout\))) ) ) ) # ( !\REG|Mux16~10_combout\ & ( 
-- \ALU|ALU_ResultSig~583_combout\ & ( (!\ALU|ALU_ResultSig~678_combout\ & !\ALU|Equal73~4_combout\) ) ) ) # ( \REG|Mux16~10_combout\ & ( !\ALU|ALU_ResultSig~583_combout\ & ( (!\ALU|ALU_ResultSig~678_combout\ & ((!\ALU|Equal73~4_combout\ & 
-- ((\ALU|ALU_ResultSig~581_combout\))) # (\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~62_combout\)))) ) ) ) # ( !\REG|Mux16~10_combout\ & ( !\ALU|ALU_ResultSig~583_combout\ & ( (!\ALU|ALU_ResultSig~678_combout\ & (!\ALU|Equal73~4_combout\ & 
-- \ALU|ALU_ResultSig~581_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000001000001010100010001000100010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~678_combout\,
	datab => \ALU|ALT_INV_Equal73~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~581_combout\,
	datae => \REG|ALT_INV_Mux16~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~583_combout\,
	combout => \ALU|ALU_ResultSig~584_combout\);

-- Location: LABCELL_X68_Y17_N36
\ALU|ALU_Result[19]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[19]~78_combout\ = ( \ALU|ALU_ResultSig~590_combout\ & ( \ALU|ALU_ResultSig~584_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~598_combout\) # (\ALU|ALU_ResultSig~270_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~590_combout\ & ( \ALU|ALU_ResultSig~584_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~598_combout\) # (\ALU|ALU_ResultSig~270_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~590_combout\ & ( 
-- !\ALU|ALU_ResultSig~584_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~598_combout\) # (\ALU|ALU_ResultSig~270_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~590_combout\ & ( !\ALU|ALU_ResultSig~584_combout\ & ( 
-- (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~598_combout\) # ((\ALU|ALU_ResultSig~270_combout\ & \ALU|ALU_ResultSig~591_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010001010100010101000101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~270_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~598_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~591_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~590_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~584_combout\,
	combout => \ALU|ALU_Result[19]~78_combout\);

-- Location: LABCELL_X67_Y15_N54
\ALU|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~73_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux13~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux13~4_combout\))) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~70\ ))
-- \ALU|Add1~74\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux13~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux13~4_combout\))) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux13~9_combout\,
	datac => \REG|ALT_INV_Mux13~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add1~70\,
	sumout => \ALU|Add1~73_sumout\,
	cout => \ALU|Add1~74\);

-- Location: LABCELL_X67_Y15_N57
\ALU|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~77_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux12~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux12~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~74\ ))
-- \ALU|Add1~78\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux12~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux12~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux12~4_combout\,
	datad => \REG|ALT_INV_Mux12~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \ALU|Add1~74\,
	sumout => \ALU|Add1~77_sumout\,
	cout => \ALU|Add1~78\);

-- Location: LABCELL_X68_Y15_N27
\ALU|ALU_Result[19]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[19]~80_combout\ = ( \ALU|Add1~77_sumout\ & ( \ALU|Add0~81_sumout\ & ( (((\ALU|ALU_Result[19]~78_combout\) # (\ALU|ALU_Result[3]~5_combout\)) # (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[19]~79_combout\) ) ) ) # ( 
-- !\ALU|Add1~77_sumout\ & ( \ALU|Add0~81_sumout\ & ( ((\ALU|ALU_Result[19]~78_combout\) # (\ALU|ALU_Result[3]~5_combout\)) # (\ALU|ALU_Result[19]~79_combout\) ) ) ) # ( \ALU|Add1~77_sumout\ & ( !\ALU|Add0~81_sumout\ & ( ((\ALU|ALU_Result[19]~78_combout\) # 
-- (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[19]~79_combout\) ) ) ) # ( !\ALU|Add1~77_sumout\ & ( !\ALU|Add0~81_sumout\ & ( (\ALU|ALU_Result[19]~78_combout\) # (\ALU|ALU_Result[19]~79_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111011101111111111101011111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[19]~79_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datad => \ALU|ALT_INV_ALU_Result[19]~78_combout\,
	datae => \ALU|ALT_INV_Add1~77_sumout\,
	dataf => \ALU|ALT_INV_Add0~81_sumout\,
	combout => \ALU|ALU_Result[19]~80_combout\);

-- Location: FF_X68_Y19_N55
\REG|registers[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][19]~q\);

-- Location: FF_X70_Y15_N8
\REG|registers[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][19]~q\);

-- Location: FF_X70_Y15_N38
\REG|registers[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][19]~q\);

-- Location: FF_X70_Y15_N56
\REG|registers[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][19]~q\);

-- Location: LABCELL_X70_Y15_N57
\REG|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~2_combout\ = ( \REG|registers[30][19]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[26][19]~q\) ) ) ) # ( !\REG|registers[30][19]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[26][19]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \REG|registers[30][19]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[18][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[22][19]~q\))) ) ) ) # ( !\REG|registers[30][19]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[18][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[22][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][19]~q\,
	datab => \REG|ALT_INV_registers[18][19]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[22][19]~q\,
	datae => \REG|ALT_INV_registers[30][19]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux12~2_combout\);

-- Location: FF_X70_Y12_N53
\REG|registers[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][19]~q\);

-- Location: FF_X68_Y10_N10
\REG|registers[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][19]~q\);

-- Location: FF_X71_Y14_N5
\REG|registers[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][19]~q\);

-- Location: FF_X70_Y12_N59
\REG|registers[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][19]~q\);

-- Location: LABCELL_X70_Y12_N45
\REG|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~0_combout\ = ( \REG|registers[16][19]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[24][19]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][19]~q\)) ) ) ) # ( !\REG|registers[16][19]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[24][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[28][19]~q\)) ) ) ) # ( \REG|registers[16][19]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[20][19]~q\) ) ) ) # ( !\REG|registers[16][19]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[20][19]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][19]~q\,
	datab => \REG|ALT_INV_registers[28][19]~q\,
	datac => \REG|ALT_INV_registers[24][19]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[16][19]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux12~0_combout\);

-- Location: FF_X70_Y12_N29
\REG|registers[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][19]~q\);

-- Location: FF_X71_Y12_N26
\REG|registers[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][19]~q\);

-- Location: FF_X66_Y14_N5
\REG|registers[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][19]~q\);

-- Location: FF_X70_Y10_N19
\REG|registers[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][19]~q\);

-- Location: LABCELL_X70_Y12_N54
\REG|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][19]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][19]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][19]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][19]~q\,
	datab => \REG|ALT_INV_registers[17][19]~q\,
	datac => \REG|ALT_INV_registers[25][19]~q\,
	datad => \REG|ALT_INV_registers[29][19]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux12~1_combout\);

-- Location: FF_X63_Y19_N55
\REG|registers[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][19]~q\);

-- Location: FF_X66_Y19_N34
\REG|registers[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][19]~q\);

-- Location: FF_X66_Y19_N41
\REG|registers[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][19]~q\);

-- Location: FF_X66_Y19_N5
\REG|registers[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[19]~80_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][19]~q\);

-- Location: LABCELL_X66_Y19_N27
\REG|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][19]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][19]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][19]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][19]~q\,
	datab => \REG|ALT_INV_registers[19][19]~q\,
	datac => \REG|ALT_INV_registers[31][19]~q\,
	datad => \REG|ALT_INV_registers[27][19]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux12~3_combout\);

-- Location: LABCELL_X70_Y15_N9
\REG|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux12~4_combout\ = ( \REG|Mux12~1_combout\ & ( \REG|Mux12~3_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux12~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux12~2_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REG|Mux12~1_combout\ & ( \REG|Mux12~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|Mux12~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux12~2_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( 
-- \REG|Mux12~1_combout\ & ( !\REG|Mux12~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux12~0_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux12~2_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REG|Mux12~1_combout\ & ( 
-- !\REG|Mux12~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux12~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REG|Mux12~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REG|ALT_INV_Mux12~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REG|ALT_INV_Mux12~0_combout\,
	datae => \REG|ALT_INV_Mux12~1_combout\,
	dataf => \REG|ALT_INV_Mux12~3_combout\,
	combout => \REG|Mux12~4_combout\);

-- Location: LABCELL_X67_Y14_N0
\ALU|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~81_sumout\ = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux11~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~4_combout\)) ) + ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) ) + ( \ALU|Add1~78\ ))
-- \ALU|Add1~82\ = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux11~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~4_combout\)) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(15) 
-- ) + ( \ALU|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REG|ALT_INV_Mux11~4_combout\,
	datad => \REG|ALT_INV_Mux11~9_combout\,
	cin => \ALU|Add1~78\,
	sumout => \ALU|Add1~81_sumout\,
	cout => \ALU|Add1~82\);

-- Location: LABCELL_X61_Y16_N57
\ALU|ALU_ResultSig~612\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~612_combout\ = ( \REG|Mux7~4_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((\REG|Mux7~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux7~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux7~9_combout\ & \ALU|ALU_ResultSig~73_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux7~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~612_combout\);

-- Location: LABCELL_X60_Y16_N42
\ALU|ALU_ResultSig~610\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~610_combout\ = ( \REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( \ALU|ALU_ResultSig~70_combout\ ) ) ) # ( !\REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux9~4_combout\ & ( !\REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000101000100010001000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux9~4_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~610_combout\);

-- Location: LABCELL_X61_Y16_N0
\ALU|ALU_ResultSig~611\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~611_combout\ = ( \ALU|ALU_ResultSig~72_combout\ & ( \REG|Mux8~4_combout\ & ( (\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \ALU|ALU_ResultSig~72_combout\ & ( !\REG|Mux8~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux8~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux8~9_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~611_combout\);

-- Location: LABCELL_X61_Y16_N12
\ALU|ALU_ResultSig~609\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~609_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux10~4_combout\ & ( \ALU|ALU_ResultSig~68_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux10~4_combout\ & ( 
-- (\REG|Mux10~9_combout\ & \ALU|ALU_ResultSig~68_combout\) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux10~4_combout\ & ( (\REG|Mux10~9_combout\ & \ALU|ALU_ResultSig~68_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000000000000001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux10~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~609_combout\);

-- Location: LABCELL_X61_Y16_N33
\ALU|ALU_ResultSig~613\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~613_combout\ = ( !\ALU|ALU_ResultSig~611_combout\ & ( !\ALU|ALU_ResultSig~609_combout\ & ( (!\ALU|ALU_ResultSig~612_combout\ & (!\ALU|ALU_ResultSig~610_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux11~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~612_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~610_combout\,
	datad => \REG|ALT_INV_Mux11~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~611_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~609_combout\,
	combout => \ALU|ALU_ResultSig~613_combout\);

-- Location: LABCELL_X66_Y14_N30
\ALU|ALU_ResultSig~608\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~608_combout\ = ( \ALU|ALU_ResultSig~63_combout\ & ( \ALU|ALU_ResultSig~61_combout\ & ( (!\REG|Mux6~10_combout\ & !\REG|Mux4~10_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~63_combout\ & ( \ALU|ALU_ResultSig~61_combout\ & ( 
-- !\REG|Mux6~10_combout\ ) ) ) # ( \ALU|ALU_ResultSig~63_combout\ & ( !\ALU|ALU_ResultSig~61_combout\ & ( (!\REG|Mux4~10_combout\ & ((!\ALU|ALU_ResultSig~62_combout\) # (!\REG|Mux5~10_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~63_combout\ & ( 
-- !\ALU|ALU_ResultSig~61_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\) # (!\REG|Mux5~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111100001010000011001100110011001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datab => \REG|ALT_INV_Mux6~10_combout\,
	datac => \REG|ALT_INV_Mux4~10_combout\,
	datad => \REG|ALT_INV_Mux5~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	combout => \ALU|ALU_ResultSig~608_combout\);

-- Location: LABCELL_X62_Y14_N57
\ALU|ALU_ResultSig~606\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~606_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Equal73~2_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( 
-- (\ALU|Equal73~2_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000101010001010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|ALU_ResultSig~606_combout\);

-- Location: LABCELL_X62_Y14_N15
\ALU|ALU_ResultSig~605\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~605_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux11~4_combout\ & ( (\ALU|ALU_ResultSig~582_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & !\ALU|Equal73~3_combout\)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux11~4_combout\ & ( (\ALU|ALU_ResultSig~582_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\ALU|Equal73~3_combout\ & !\REG|Mux11~9_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (!\ALU|Equal73~3_combout\ & \REG|Mux11~9_combout\)))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux11~4_combout\ & ( (\ALU|ALU_ResultSig~582_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & \ALU|Equal73~3_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux11~4_combout\ & ( (\ALU|ALU_ResultSig~582_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (\ALU|Equal73~3_combout\ & !\REG|Mux11~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & (!\ALU|Equal73~3_combout\ & \REG|Mux11~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010000000001000000010000000100000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~582_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \REG|ALT_INV_Mux11~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux11~4_combout\,
	combout => \ALU|ALU_ResultSig~605_combout\);

-- Location: LABCELL_X68_Y13_N51
\ALU|ALU_ResultSig~604\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~604_combout\ = ( \REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~1_combout\ & ((\REG|Mux5~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux5~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux5~9_combout\ & \ALU|ALU_ResultSig~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux5~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	dataf => \REG|ALT_INV_Mux5~4_combout\,
	combout => \ALU|ALU_ResultSig~604_combout\);

-- Location: LABCELL_X62_Y14_N0
\ALU|ALU_ResultSig~607\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~607_combout\ = ( \REG|Mux15~10_combout\ & ( \ALU|ALU_ResultSig~604_combout\ & ( (!\ALU|ALU_ResultSig~606_combout\ & ((!\ALU|Equal73~4_combout\) # (!\ALU|ALU_ResultSig~62_combout\))) ) ) ) # ( !\REG|Mux15~10_combout\ & ( 
-- \ALU|ALU_ResultSig~604_combout\ & ( (!\ALU|ALU_ResultSig~606_combout\ & !\ALU|Equal73~4_combout\) ) ) ) # ( \REG|Mux15~10_combout\ & ( !\ALU|ALU_ResultSig~604_combout\ & ( (!\ALU|ALU_ResultSig~606_combout\ & ((!\ALU|Equal73~4_combout\ & 
-- (\ALU|ALU_ResultSig~605_combout\)) # (\ALU|Equal73~4_combout\ & ((!\ALU|ALU_ResultSig~62_combout\))))) ) ) ) # ( !\REG|Mux15~10_combout\ & ( !\ALU|ALU_ResultSig~604_combout\ & ( (!\ALU|ALU_ResultSig~606_combout\ & (\ALU|ALU_ResultSig~605_combout\ & 
-- !\ALU|Equal73~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001010100010000010100000101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~606_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~605_combout\,
	datac => \ALU|ALT_INV_Equal73~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datae => \REG|ALT_INV_Mux15~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~604_combout\,
	combout => \ALU|ALU_ResultSig~607_combout\);

-- Location: LABCELL_X71_Y10_N3
\ALU|ALU_ResultSig~600\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~600_combout\ = ( \REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( (\ALU|ALU_ResultSig~134_combout\ & !\ALU|ALU_ResultSig~180_combout\) ) ) ) # ( !\REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~134_combout\ & !\ALU|ALU_ResultSig~180_combout\)) ) ) ) # ( \REG|Mux2~9_combout\ & ( !\REG|Mux2~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\ALU|ALU_ResultSig~134_combout\ & !\ALU|ALU_ResultSig~180_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000000000000011000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datae => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~600_combout\);

-- Location: LABCELL_X71_Y10_N51
\ALU|ALU_ResultSig~599\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~599_combout\ = ( \REG|Mux3~9_combout\ & ( \REG|Mux3~4_combout\ & ( \ALU|ALU_ResultSig~180_combout\ ) ) ) # ( !\REG|Mux3~9_combout\ & ( \REG|Mux3~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~180_combout\) ) ) ) # ( \REG|Mux3~9_combout\ & ( !\REG|Mux3~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~180_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datae => \REG|ALT_INV_Mux3~9_combout\,
	dataf => \REG|ALT_INV_Mux3~4_combout\,
	combout => \ALU|ALU_ResultSig~599_combout\);

-- Location: LABCELL_X71_Y10_N27
\ALU|ALU_ResultSig~602\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~602_combout\ = ( !\ALU|ALU_ResultSig~150_combout\ & ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~142_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux0~9_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~150_combout\ & ( !\REG|Mux0~4_combout\ & ( (\REG|Mux0~9_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~142_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000000000000000000001111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux0~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~142_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_ResultSig~602_combout\);

-- Location: LABCELL_X71_Y10_N6
\ALU|ALU_ResultSig~601\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~601_combout\ = ( \REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( \ALU|ALU_ResultSig~150_combout\ ) ) ) # ( !\REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~150_combout\) ) ) ) # ( \REG|Mux1~4_combout\ & ( !\REG|Mux1~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~150_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~150_combout\,
	datae => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~601_combout\);

-- Location: LABCELL_X71_Y10_N30
\ALU|ALU_ResultSig~603\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~603_combout\ = ( \ALU|ALU_ResultSig~602_combout\ & ( \ALU|ALU_ResultSig~601_combout\ & ( (!\ALU|ALU_ResultSig~189_combout\ & (((!\ALU|ALU_ResultSig~178_combout\) # (\ALU|ALU_ResultSig~599_combout\)) # (\ALU|ALU_ResultSig~600_combout\))) 
-- ) ) ) # ( !\ALU|ALU_ResultSig~602_combout\ & ( \ALU|ALU_ResultSig~601_combout\ & ( (!\ALU|ALU_ResultSig~189_combout\ & (((!\ALU|ALU_ResultSig~178_combout\) # (\ALU|ALU_ResultSig~599_combout\)) # (\ALU|ALU_ResultSig~600_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~602_combout\ & ( !\ALU|ALU_ResultSig~601_combout\ & ( (!\ALU|ALU_ResultSig~189_combout\ & (((!\ALU|ALU_ResultSig~178_combout\) # (\ALU|ALU_ResultSig~599_combout\)) # (\ALU|ALU_ResultSig~600_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~602_combout\ & ( !\ALU|ALU_ResultSig~601_combout\ & ( (!\ALU|ALU_ResultSig~189_combout\ & ((\ALU|ALU_ResultSig~599_combout\) # (\ALU|ALU_ResultSig~600_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100110011000100110011001100010011001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~600_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~189_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~599_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~178_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~602_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~601_combout\,
	combout => \ALU|ALU_ResultSig~603_combout\);

-- Location: LABCELL_X62_Y14_N36
\ALU|ALU_Result[20]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[20]~81_combout\ = ( \ALU|ALU_ResultSig~607_combout\ & ( \ALU|ALU_ResultSig~603_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~613_combout\) # (!\ALU|ALU_ResultSig~53_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~607_combout\ & ( \ALU|ALU_ResultSig~603_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~613_combout\) # (!\ALU|ALU_ResultSig~53_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~607_combout\ & ( 
-- !\ALU|ALU_ResultSig~603_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~613_combout\) # (!\ALU|ALU_ResultSig~53_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~607_combout\ & ( !\ALU|ALU_ResultSig~603_combout\ & ( 
-- (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~613_combout\) # ((!\ALU|ALU_ResultSig~53_combout\ & !\ALU|ALU_ResultSig~608_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001110111000000000111011100000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~613_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~608_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~607_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~603_combout\,
	combout => \ALU|ALU_Result[20]~81_combout\);

-- Location: LABCELL_X62_Y14_N48
\ALU|ALU_Result[20]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[20]~83_combout\ = ( \ALU|ALU_Result[20]~81_combout\ & ( \ALU|Add0~85_sumout\ ) ) # ( !\ALU|ALU_Result[20]~81_combout\ & ( \ALU|Add0~85_sumout\ & ( (((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~81_sumout\)) # (\ALU|ALU_Result[3]~5_combout\)) 
-- # (\ALU|ALU_Result[20]~82_combout\) ) ) ) # ( \ALU|ALU_Result[20]~81_combout\ & ( !\ALU|Add0~85_sumout\ ) ) # ( !\ALU|ALU_Result[20]~81_combout\ & ( !\ALU|Add0~85_sumout\ & ( ((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~81_sumout\)) # 
-- (\ALU|ALU_Result[20]~82_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111111111111111111101110111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[20]~82_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_Add1~81_sumout\,
	datae => \ALU|ALT_INV_ALU_Result[20]~81_combout\,
	dataf => \ALU|ALT_INV_Add0~85_sumout\,
	combout => \ALU|ALU_Result[20]~83_combout\);

-- Location: LABCELL_X57_Y15_N51
\REG|registers[24][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[24][20]~feeder_combout\ = ( \ALU|ALU_Result[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[20]~83_combout\,
	combout => \REG|registers[24][20]~feeder_combout\);

-- Location: FF_X57_Y15_N53
\REG|registers[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[24][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][20]~q\);

-- Location: FF_X57_Y15_N7
\REG|registers[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][20]~q\);

-- Location: FF_X61_Y15_N38
\REG|registers[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][20]~q\);

-- Location: FF_X57_Y15_N47
\REG|registers[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][20]~q\);

-- Location: LABCELL_X61_Y15_N39
\REG|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~0_combout\ = ( \REG|registers[20][20]~q\ & ( \REG|registers[16][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[24][20]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[28][20]~q\)))) ) ) ) # ( !\REG|registers[20][20]~q\ & ( \REG|registers[16][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[24][20]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[28][20]~q\))))) ) ) ) # ( \REG|registers[20][20]~q\ & ( !\REG|registers[16][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(23))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[24][20]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[28][20]~q\))))) ) ) ) # ( !\REG|registers[20][20]~q\ & ( !\REG|registers[16][20]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[24][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[28][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][20]~q\,
	datab => \REG|ALT_INV_registers[28][20]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[20][20]~q\,
	dataf => \REG|ALT_INV_registers[16][20]~q\,
	combout => \REG|Mux11~0_combout\);

-- Location: FF_X61_Y15_N44
\REG|registers[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][20]~q\);

-- Location: FF_X61_Y11_N44
\REG|registers[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][20]~q\);

-- Location: FF_X61_Y14_N53
\REG|registers[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][20]~q\);

-- Location: FF_X61_Y15_N50
\REG|registers[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][20]~q\);

-- Location: LABCELL_X61_Y15_N51
\REG|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~3_combout\ = ( \REG|registers[19][20]~q\ & ( \REG|registers[31][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|registers[27][20]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|registers[23][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\REG|registers[19][20]~q\ & ( \REG|registers[31][20]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[27][20]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|registers[23][20]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( \REG|registers[19][20]~q\ & ( !\REG|registers[31][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # 
-- ((\REG|registers[27][20]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[23][20]~q\)))) ) ) ) # ( !\REG|registers[19][20]~q\ & ( !\REG|registers[31][20]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|registers[27][20]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|registers[23][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_registers[27][20]~q\,
	datad => \REG|ALT_INV_registers[23][20]~q\,
	datae => \REG|ALT_INV_registers[19][20]~q\,
	dataf => \REG|ALT_INV_registers[31][20]~q\,
	combout => \REG|Mux11~3_combout\);

-- Location: FF_X62_Y13_N38
\REG|registers[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][20]~q\);

-- Location: FF_X62_Y13_N17
\REG|registers[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][20]~q\);

-- Location: FF_X62_Y13_N23
\REG|registers[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][20]~q\);

-- Location: FF_X63_Y20_N29
\REG|registers[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][20]~q\);

-- Location: LABCELL_X62_Y13_N18
\REG|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[29][20]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[25][20]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[21][20]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[17][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][20]~q\,
	datab => \REG|ALT_INV_registers[29][20]~q\,
	datac => \REG|ALT_INV_registers[21][20]~q\,
	datad => \REG|ALT_INV_registers[25][20]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux11~1_combout\);

-- Location: FF_X63_Y15_N17
\REG|registers[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][20]~q\);

-- Location: FF_X63_Y15_N26
\REG|registers[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][20]~q\);

-- Location: FF_X63_Y15_N56
\REG|registers[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][20]~q\);

-- Location: FF_X62_Y14_N23
\REG|registers[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][20]~q\);

-- Location: LABCELL_X62_Y15_N39
\REG|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~2_combout\ = ( \REG|registers[22][20]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[26][20]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[30][20]~q\)) ) ) ) # ( !\REG|registers[22][20]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[26][20]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[30][20]~q\)) ) ) ) # ( \REG|registers[22][20]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[18][20]~q\) ) ) ) # ( !\REG|registers[22][20]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[18][20]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][20]~q\,
	datab => \REG|ALT_INV_registers[18][20]~q\,
	datac => \REG|ALT_INV_registers[26][20]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REG|ALT_INV_registers[22][20]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux11~2_combout\);

-- Location: LABCELL_X61_Y15_N33
\REG|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux11~4_combout\ = ( \REG|Mux11~1_combout\ & ( \REG|Mux11~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux11~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux11~3_combout\)))) ) ) ) # ( !\REG|Mux11~1_combout\ & ( \REG|Mux11~2_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux11~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((\REG|Mux11~3_combout\)))) ) ) ) # ( \REG|Mux11~1_combout\ & ( !\REG|Mux11~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\REG|Mux11~0_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux11~3_combout\)))) ) ) ) # ( !\REG|Mux11~1_combout\ & ( 
-- !\REG|Mux11~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|Mux11~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|Mux11~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_Mux11~0_combout\,
	datad => \REG|ALT_INV_Mux11~3_combout\,
	datae => \REG|ALT_INV_Mux11~1_combout\,
	dataf => \REG|ALT_INV_Mux11~2_combout\,
	combout => \REG|Mux11~4_combout\);

-- Location: LABCELL_X61_Y11_N48
\ALU|ALU_ResultSig~614\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~614_combout\ = ( !\ALU|ALU_ResultSig~523_combout\ & ( !\ALU|ALU_ResultSig~158_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~523_combout\,
	combout => \ALU|ALU_ResultSig~614_combout\);

-- Location: LABCELL_X61_Y11_N51
\ALU|ALU_ResultSig~617\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~617_combout\ = ( \REG|Mux4~9_combout\ & ( (\ALU|ALU_ResultSig~62_combout\ & (!\ALU|ALU_ResultSig~159_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux4~4_combout\)))) ) ) # ( !\REG|Mux4~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~62_combout\ & (!\ALU|ALU_ResultSig~159_combout\ & \REG|Mux4~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000100000001100000010000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datad => \REG|ALT_INV_Mux4~4_combout\,
	dataf => \REG|ALT_INV_Mux4~9_combout\,
	combout => \ALU|ALU_ResultSig~617_combout\);

-- Location: LABCELL_X61_Y11_N9
\ALU|ALU_ResultSig~615\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~615_combout\ = ( \ALU|ALU_ResultSig~159_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux6~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux6~9_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux6~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	combout => \ALU|ALU_ResultSig~615_combout\);

-- Location: LABCELL_X61_Y11_N21
\ALU|ALU_ResultSig~619\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~619_combout\ = ( \REG|Mux0~4_combout\ & ( \ALU|ALU_ResultSig~58_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & ((\REG|Mux0~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\REG|Mux0~4_combout\ & ( 
-- \ALU|ALU_ResultSig~58_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~159_combout\ & \REG|Mux0~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datad => \REG|ALT_INV_Mux0~9_combout\,
	datae => \REG|ALT_INV_Mux0~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~58_combout\,
	combout => \ALU|ALU_ResultSig~619_combout\);

-- Location: LABCELL_X61_Y11_N45
\ALU|ALU_ResultSig~620\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~620_combout\ = ( \ALU|ALU_ResultSig~63_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux3~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REG|Mux3~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000101000000000000000000000011000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux3~4_combout\,
	datab => \REG|ALT_INV_Mux3~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	combout => \ALU|ALU_ResultSig~620_combout\);

-- Location: LABCELL_X60_Y11_N48
\ALU|ALU_ResultSig~618\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~618_combout\ = ( \REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & \ALU|ALU_ResultSig~54_combout\) ) ) ) # ( !\REG|Mux2~9_combout\ & ( \REG|Mux2~4_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\ALU|ALU_ResultSig~159_combout\ & \ALU|ALU_ResultSig~54_combout\)) ) ) ) # ( \REG|Mux2~9_combout\ & ( !\REG|Mux2~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\ALU|ALU_ResultSig~159_combout\ & \ALU|ALU_ResultSig~54_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010000000000000010100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	datae => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \REG|ALT_INV_Mux2~4_combout\,
	combout => \ALU|ALU_ResultSig~618_combout\);

-- Location: LABCELL_X61_Y11_N15
\ALU|ALU_ResultSig~616\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~616_combout\ = ( \REG|Mux5~4_combout\ & ( \REG|Mux5~9_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & \ALU|ALU_ResultSig~61_combout\) ) ) ) # ( !\REG|Mux5~4_combout\ & ( \REG|Mux5~9_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~61_combout\)) ) ) ) # ( \REG|Mux5~4_combout\ & ( !\REG|Mux5~9_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~61_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000000000101000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datae => \REG|ALT_INV_Mux5~4_combout\,
	dataf => \REG|ALT_INV_Mux5~9_combout\,
	combout => \ALU|ALU_ResultSig~616_combout\);

-- Location: LABCELL_X61_Y11_N36
\ALU|ALU_ResultSig~621\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~621_combout\ = ( !\ALU|ALU_ResultSig~618_combout\ & ( !\ALU|ALU_ResultSig~616_combout\ & ( (!\ALU|ALU_ResultSig~617_combout\ & (!\ALU|ALU_ResultSig~615_combout\ & (!\ALU|ALU_ResultSig~619_combout\ & !\ALU|ALU_ResultSig~620_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~617_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~615_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~619_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~620_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~618_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~616_combout\,
	combout => \ALU|ALU_ResultSig~621_combout\);

-- Location: LABCELL_X71_Y11_N15
\ALU|ALU_ResultSig~622\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~622_combout\ = ( \REG|Mux1~9_combout\ & ( \REG|Mux1~4_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & \ALU|ALU_ResultSig~56_combout\) ) ) ) # ( !\REG|Mux1~9_combout\ & ( \REG|Mux1~4_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & 
-- (\ALU|ALU_ResultSig~56_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) ) # ( \REG|Mux1~9_combout\ & ( !\REG|Mux1~4_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & (\ALU|ALU_ResultSig~56_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000000000000000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux1~9_combout\,
	dataf => \REG|ALT_INV_Mux1~4_combout\,
	combout => \ALU|ALU_ResultSig~622_combout\);

-- Location: LABCELL_X60_Y11_N3
\ALU|ALU_ResultSig~677\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~677_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ALU|Equal73~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_ResultSig~677_combout\);

-- Location: MLABCELL_X65_Y11_N48
\ALU|ALU_ResultSig~624\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~624_combout\ = ( \ALU|ALU_ResultSig~559_combout\ & ( \REG|Mux10~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((!\REG|Mux10~9_combout\ & ((!\ALU|ALU_ResultSig~623_combout\))) # (\REG|Mux10~9_combout\ & 
-- (\ALU|ALU_ResultSig~560_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~560_combout\)) ) ) ) # ( !\ALU|ALU_ResultSig~559_combout\ & ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~560_combout\ & 
-- ((\REG|Mux10~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( \ALU|ALU_ResultSig~559_combout\ & ( !\REG|Mux10~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((!\REG|Mux10~9_combout\ & 
-- ((!\ALU|ALU_ResultSig~623_combout\))) # (\REG|Mux10~9_combout\ & (\ALU|ALU_ResultSig~560_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (((!\ALU|ALU_ResultSig~623_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~559_combout\ & ( 
-- !\REG|Mux10~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~560_combout\ & \REG|Mux10~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111101110000001000010011000100111011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~560_combout\,
	datac => \REG|ALT_INV_Mux10~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~623_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~559_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~624_combout\);

-- Location: LABCELL_X61_Y11_N54
\ALU|ALU_ResultSig~625\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~625_combout\ = ( \ALU|ALU_ResultSig~624_combout\ & ( \REG|Mux14~10_combout\ & ( !\ALU|ALU_ResultSig~677_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~624_combout\ & ( \REG|Mux14~10_combout\ & ( (!\ALU|ALU_ResultSig~677_combout\ & 
-- (((\ALU|ALU_ResultSig~1_combout\ & \REG|Mux4~10_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~624_combout\ & ( !\REG|Mux14~10_combout\ & ( (!\ALU|Equal73~4_combout\ & !\ALU|ALU_ResultSig~677_combout\) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~624_combout\ & ( !\REG|Mux14~10_combout\ & ( (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~677_combout\ & (\ALU|ALU_ResultSig~1_combout\ & \REG|Mux4~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100010001000100001000100010011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~677_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \REG|ALT_INV_Mux4~10_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~624_combout\,
	dataf => \REG|ALT_INV_Mux14~10_combout\,
	combout => \ALU|ALU_ResultSig~625_combout\);

-- Location: LABCELL_X61_Y11_N6
\ALU|ALU_ResultSig~626\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~626_combout\ = ( \REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~4_combout\))) ) ) # ( !\REG|Mux9~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux9~4_combout\ & \ALU|ALU_ResultSig~68_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux9~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~626_combout\);

-- Location: LABCELL_X64_Y13_N45
\ALU|ALU_ResultSig~627\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~627_combout\ = ( \REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux8~4_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux8~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~627_combout\);

-- Location: LABCELL_X61_Y11_N24
\ALU|ALU_ResultSig~628\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~628_combout\ = ( \REG|Mux7~10_combout\ & ( !\ALU|ALU_ResultSig~627_combout\ & ( (!\ALU|ALU_ResultSig~72_combout\ & (!\ALU|ALU_ResultSig~626_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux10~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux7~10_combout\ & ( !\ALU|ALU_ResultSig~627_combout\ & ( (!\ALU|ALU_ResultSig~626_combout\ & ((!\ALU|ALU_ResultSig~66_combout\) # (!\REG|Mux10~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000110010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datac => \REG|ALT_INV_Mux10~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~626_combout\,
	datae => \REG|ALT_INV_Mux7~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~627_combout\,
	combout => \ALU|ALU_ResultSig~628_combout\);

-- Location: LABCELL_X61_Y11_N30
\ALU|ALU_Result[21]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[21]~84_combout\ = ( \ALU|ALU_ResultSig~625_combout\ & ( \ALU|ALU_ResultSig~628_combout\ & ( (\ALU|ALU_ResultSig~614_combout\ & \ALU|ALU_Result[3]~2_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~625_combout\ & ( \ALU|ALU_ResultSig~628_combout\ & 
-- ( (\ALU|ALU_ResultSig~614_combout\ & (\ALU|ALU_Result[3]~2_combout\ & ((!\ALU|ALU_ResultSig~621_combout\) # (\ALU|ALU_ResultSig~622_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~625_combout\ & ( !\ALU|ALU_ResultSig~628_combout\ & ( 
-- \ALU|ALU_Result[3]~2_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~625_combout\ & ( !\ALU|ALU_ResultSig~628_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100010000000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~614_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~621_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~622_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~625_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~628_combout\,
	combout => \ALU|ALU_Result[21]~84_combout\);

-- Location: LABCELL_X62_Y14_N18
\ALU|ALU_Result[21]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[21]~86_combout\ = ( \ALU|ALU_Result[21]~84_combout\ & ( \ALU|Add0~89_sumout\ ) ) # ( !\ALU|ALU_Result[21]~84_combout\ & ( \ALU|Add0~89_sumout\ & ( (((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~85_sumout\)) # (\ALU|ALU_Result[3]~5_combout\)) 
-- # (\ALU|ALU_Result[21]~85_combout\) ) ) ) # ( \ALU|ALU_Result[21]~84_combout\ & ( !\ALU|Add0~89_sumout\ ) ) # ( !\ALU|ALU_Result[21]~84_combout\ & ( !\ALU|Add0~89_sumout\ & ( ((\ALU|ALU_Result[3]~4_combout\ & \ALU|Add1~85_sumout\)) # 
-- (\ALU|ALU_Result[21]~85_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111111111111111111101110111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[21]~85_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_Add1~85_sumout\,
	datae => \ALU|ALT_INV_ALU_Result[21]~84_combout\,
	dataf => \ALU|ALT_INV_Add0~89_sumout\,
	combout => \ALU|ALU_Result[21]~86_combout\);

-- Location: MLABCELL_X59_Y12_N36
\REG|registers[5][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[5][21]~feeder_combout\);

-- Location: FF_X59_Y12_N38
\REG|registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][21]~q\);

-- Location: FF_X63_Y12_N32
\REG|registers[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][21]~q\);

-- Location: FF_X59_Y12_N43
\REG|registers[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][21]~q\);

-- Location: MLABCELL_X59_Y12_N54
\REG|registers[4][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[4][21]~feeder_combout\);

-- Location: FF_X59_Y12_N56
\REG|registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][21]~q\);

-- Location: LABCELL_X63_Y12_N33
\REG|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[7][21]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[5][21]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[6][21]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[4][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][21]~q\,
	datab => \REG|ALT_INV_registers[7][21]~q\,
	datac => \REG|ALT_INV_registers[6][21]~q\,
	datad => \REG|ALT_INV_registers[4][21]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux10~7_combout\);

-- Location: FF_X57_Y14_N49
\REG|registers[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][21]~q\);

-- Location: FF_X63_Y12_N44
\REG|registers[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][21]~q\);

-- Location: LABCELL_X61_Y14_N9
\REG|registers[9][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[9][21]~feeder_combout\);

-- Location: FF_X61_Y14_N11
\REG|registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][21]~q\);

-- Location: LABCELL_X61_Y10_N54
\REG|registers[8][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[8][21]~feeder_combout\);

-- Location: FF_X61_Y10_N56
\REG|registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][21]~q\);

-- Location: LABCELL_X63_Y12_N45
\REG|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~5_combout\ = ( \REG|registers[8][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[10][21]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[11][21]~q\))) ) ) ) # ( !\REG|registers[8][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[10][21]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[11][21]~q\))) ) ) ) # ( \REG|registers[8][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[9][21]~q\) ) ) ) # ( !\REG|registers[8][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- \REG|registers[9][21]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[10][21]~q\,
	datab => \REG|ALT_INV_registers[11][21]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[9][21]~q\,
	datae => \REG|ALT_INV_registers[8][21]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux10~5_combout\);

-- Location: FF_X63_Y12_N2
\REG|registers[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][21]~q\);

-- Location: FF_X60_Y12_N19
\REG|registers[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][21]~q\);

-- Location: LABCELL_X60_Y12_N48
\REG|registers[13][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[13][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[13][21]~feeder_combout\);

-- Location: FF_X60_Y12_N50
\REG|registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[13][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][21]~q\);

-- Location: LABCELL_X60_Y12_N33
\REG|registers[12][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[12][21]~feeder_combout\ = ( \ALU|ALU_Result[21]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[21]~86_combout\,
	combout => \REG|registers[12][21]~feeder_combout\);

-- Location: FF_X60_Y12_N35
\REG|registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[12][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][21]~q\);

-- Location: LABCELL_X63_Y12_N3
\REG|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~6_combout\ = ( \REG|registers[12][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[13][21]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[15][21]~q\)) ) ) ) # ( !\REG|registers[12][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REG|registers[13][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[15][21]~q\)) ) ) ) # ( \REG|registers[12][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # (\REG|registers[14][21]~q\) ) ) ) # ( !\REG|registers[12][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( (\REG|registers[14][21]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][21]~q\,
	datab => \REG|ALT_INV_registers[14][21]~q\,
	datac => \REG|ALT_INV_registers[13][21]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REG|ALT_INV_registers[12][21]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux10~6_combout\);

-- Location: FF_X63_Y11_N56
\REG|registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][21]~q\);

-- Location: FF_X63_Y11_N25
\REG|registers[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][21]~q\);

-- Location: FF_X68_Y14_N49
\REG|registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][21]~q\);

-- Location: FF_X62_Y14_N8
\REG|registers[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[21]~86_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][21]~q\);

-- Location: LABCELL_X63_Y11_N57
\REG|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[3][21]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[1][21]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[2][21]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[0][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[1][21]~q\,
	datab => \REG|ALT_INV_registers[2][21]~q\,
	datac => \REG|ALT_INV_registers[0][21]~q\,
	datad => \REG|ALT_INV_registers[3][21]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux10~8_combout\);

-- Location: LABCELL_X63_Y12_N24
\REG|Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~9_combout\ = ( \REG|Mux10~6_combout\ & ( \REG|Mux10~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux10~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux10~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\REG|Mux10~6_combout\ & ( \REG|Mux10~8_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux10~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux10~7_combout\))) ) ) ) # ( \REG|Mux10~6_combout\ & ( !\REG|Mux10~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux10~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux10~7_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( 
-- !\REG|Mux10~6_combout\ & ( !\REG|Mux10~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux10~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux10~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux10~7_combout\,
	datad => \REG|ALT_INV_Mux10~5_combout\,
	datae => \REG|ALT_INV_Mux10~6_combout\,
	dataf => \REG|ALT_INV_Mux10~8_combout\,
	combout => \REG|Mux10~9_combout\);

-- Location: LABCELL_X64_Y14_N48
\REG|Mux10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux10~10_combout\ = ( \REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ ) ) # ( !\REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REG|Mux10~9_combout\ & ( !\REG|Mux10~4_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \REG|Mux10~10_combout\);

-- Location: LABCELL_X66_Y12_N3
\ALU|ALU_Result[25]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~103_combout\ = ( \REG|Mux0~4_combout\ & ( (\ALU|ALU_ResultSig~1_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux0~9_combout\))) ) ) # ( !\REG|Mux0~4_combout\ & ( (\REG|Mux0~9_combout\ & 
-- (\ALU|ALU_ResultSig~1_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux0~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux0~4_combout\,
	combout => \ALU|ALU_Result[25]~103_combout\);

-- Location: LABCELL_X61_Y13_N24
\ALU|ALU_Result[25]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~106_combout\ = ( \REG|Mux10~10_combout\ & ( \ALU|ALU_Result[25]~103_combout\ & ( (!\ALU|Equal73~4_combout\) # (!\ALU|ALU_ResultSig~62_combout\) ) ) ) # ( !\REG|Mux10~10_combout\ & ( \ALU|ALU_Result[25]~103_combout\ & ( 
-- !\ALU|Equal73~4_combout\ ) ) ) # ( \REG|Mux10~10_combout\ & ( !\ALU|ALU_Result[25]~103_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (((\ALU|ALU_Result[25]~105_combout\) # (\ALU|ALU_Result[25]~104_combout\)) # (\ALU|Equal73~4_combout\))) ) ) ) # ( 
-- !\REG|Mux10~10_combout\ & ( !\ALU|ALU_Result[25]~103_combout\ & ( (!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~62_combout\ & ((\ALU|ALU_Result[25]~105_combout\) # (\ALU|ALU_Result[25]~104_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100000011100001111000010101010101010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~4_combout\,
	datab => \ALU|ALT_INV_ALU_Result[25]~104_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \ALU|ALT_INV_ALU_Result[25]~105_combout\,
	datae => \REG|ALT_INV_Mux10~10_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[25]~103_combout\,
	combout => \ALU|ALU_Result[25]~106_combout\);

-- Location: LABCELL_X60_Y11_N57
\ALU|ALU_Result[25]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~140_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( \ALU|Equal73~2_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & ( (\ALU|Equal73~2_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000101011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ALU_Result[25]~140_combout\);

-- Location: LABCELL_X62_Y15_N57
\ALU|ALU_Result[25]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~110_combout\ = ( !\ALU|ALU_ResultSig~66_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	combout => \ALU|ALU_Result[25]~110_combout\);

-- Location: LABCELL_X61_Y13_N30
\ALU|ALU_Result[25]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~108_combout\ = ( !\ALU|ALU_ResultSig~70_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & !\ALU|ALU_ResultSig~158_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	combout => \ALU|ALU_Result[25]~108_combout\);

-- Location: LABCELL_X61_Y14_N42
\ALU|ALU_Result[25]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~109_combout\ = ( \REG|Mux4~10_combout\ & ( \ALU|ALU_ResultSig~158_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (((\REG|Mux3~10_combout\) # (\ALU|ALU_ResultSig~70_combout\)))) # (\ALU|ALU_ResultSig~68_combout\ & 
-- (\REG|Mux5~10_combout\)) ) ) ) # ( !\REG|Mux4~10_combout\ & ( \ALU|ALU_ResultSig~158_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & (((!\ALU|ALU_ResultSig~70_combout\ & \REG|Mux3~10_combout\)))) # (\ALU|ALU_ResultSig~68_combout\ & 
-- (\REG|Mux5~10_combout\)) ) ) ) # ( \REG|Mux4~10_combout\ & ( !\ALU|ALU_ResultSig~158_combout\ & ( (!\ALU|ALU_ResultSig~68_combout\ & ((\ALU|ALU_ResultSig~70_combout\))) # (\ALU|ALU_ResultSig~68_combout\ & (\REG|Mux5~10_combout\)) ) ) ) # ( 
-- !\REG|Mux4~10_combout\ & ( !\ALU|ALU_ResultSig~158_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & \REG|Mux5~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101100010001101100010001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datab => \REG|ALT_INV_Mux5~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux3~10_combout\,
	datae => \REG|ALT_INV_Mux4~10_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	combout => \ALU|ALU_Result[25]~109_combout\);

-- Location: LABCELL_X66_Y14_N48
\ALU|ALU_Result[25]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~107_combout\ = ( \REG|Mux2~10_combout\ & ( \REG|Mux1~10_combout\ & ( (((\ALU|ALU_ResultSig~62_combout\ & \REG|Mux0~10_combout\)) # (\ALU|ALU_ResultSig~159_combout\)) # (\ALU|ALU_ResultSig~61_combout\) ) ) ) # ( !\REG|Mux2~10_combout\ & 
-- ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~159_combout\ & (((\ALU|ALU_ResultSig~62_combout\ & \REG|Mux0~10_combout\)) # (\ALU|ALU_ResultSig~61_combout\))) ) ) ) # ( \REG|Mux2~10_combout\ & ( !\REG|Mux1~10_combout\ & ( 
-- ((!\ALU|ALU_ResultSig~61_combout\ & (\ALU|ALU_ResultSig~62_combout\ & \REG|Mux0~10_combout\))) # (\ALU|ALU_ResultSig~159_combout\) ) ) ) # ( !\REG|Mux2~10_combout\ & ( !\REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & 
-- (!\ALU|ALU_ResultSig~159_combout\ & (\ALU|ALU_ResultSig~62_combout\ & \REG|Mux0~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000001100110011101101000100010011000111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \REG|ALT_INV_Mux0~10_combout\,
	datae => \REG|ALT_INV_Mux2~10_combout\,
	dataf => \REG|ALT_INV_Mux1~10_combout\,
	combout => \ALU|ALU_Result[25]~107_combout\);

-- Location: LABCELL_X61_Y13_N18
\ALU|ALU_Result[25]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~111_combout\ = ( \ALU|ALU_Result[25]~109_combout\ & ( \ALU|ALU_Result[25]~107_combout\ & ( \ALU|ALU_Result[25]~110_combout\ ) ) ) # ( !\ALU|ALU_Result[25]~109_combout\ & ( \ALU|ALU_Result[25]~107_combout\ & ( 
-- (\ALU|ALU_Result[25]~110_combout\ & \ALU|ALU_Result[25]~108_combout\) ) ) ) # ( \ALU|ALU_Result[25]~109_combout\ & ( !\ALU|ALU_Result[25]~107_combout\ & ( \ALU|ALU_Result[25]~110_combout\ ) ) ) # ( !\ALU|ALU_Result[25]~109_combout\ & ( 
-- !\ALU|ALU_Result[25]~107_combout\ & ( (\ALU|ALU_Result[25]~106_combout\ & (!\ALU|ALU_Result[25]~140_combout\ & (\ALU|ALU_Result[25]~110_combout\ & \ALU|ALU_Result[25]~108_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000011110000111100000000000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[25]~106_combout\,
	datab => \ALU|ALT_INV_ALU_Result[25]~140_combout\,
	datac => \ALU|ALT_INV_ALU_Result[25]~110_combout\,
	datad => \ALU|ALT_INV_ALU_Result[25]~108_combout\,
	datae => \ALU|ALT_INV_ALU_Result[25]~109_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[25]~107_combout\,
	combout => \ALU|ALU_Result[25]~111_combout\);

-- Location: LABCELL_X61_Y13_N51
\ALU|ALU_Result[25]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[25]~113_combout\ = ( \ALU|Add0~105_sumout\ & ( \ALU|Add1~101_sumout\ & ( (((\ALU|ALU_Result[25]~111_combout\) # (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[25]~112_combout\)) # (\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( 
-- !\ALU|Add0~105_sumout\ & ( \ALU|Add1~101_sumout\ & ( ((\ALU|ALU_Result[25]~111_combout\) # (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[25]~112_combout\) ) ) ) # ( \ALU|Add0~105_sumout\ & ( !\ALU|Add1~101_sumout\ & ( 
-- ((\ALU|ALU_Result[25]~111_combout\) # (\ALU|ALU_Result[25]~112_combout\)) # (\ALU|ALU_Result[3]~5_combout\) ) ) ) # ( !\ALU|Add0~105_sumout\ & ( !\ALU|Add1~101_sumout\ & ( (\ALU|ALU_Result[25]~111_combout\) # (\ALU|ALU_Result[25]~112_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111011101111111111100111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datab => \ALU|ALT_INV_ALU_Result[25]~112_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_ALU_Result[25]~111_combout\,
	datae => \ALU|ALT_INV_Add0~105_sumout\,
	dataf => \ALU|ALT_INV_Add1~101_sumout\,
	combout => \ALU|ALU_Result[25]~113_combout\);

-- Location: FF_X60_Y13_N50
\REG|registers[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][25]~q\);

-- Location: FF_X60_Y12_N14
\REG|registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][25]~q\);

-- Location: FF_X60_Y12_N5
\REG|registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][25]~q\);

-- Location: FF_X60_Y12_N7
\REG|registers[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][25]~q\);

-- Location: LABCELL_X60_Y13_N51
\REG|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~6_combout\ = ( \REG|registers[14][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[15][25]~q\) ) ) ) # ( !\REG|registers[14][25]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[15][25]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REG|registers[14][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[12][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[13][25]~q\))) ) ) ) # ( !\REG|registers[14][25]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[12][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[13][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][25]~q\,
	datab => \REG|ALT_INV_registers[12][25]~q\,
	datac => \REG|ALT_INV_registers[13][25]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[14][25]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux6~6_combout\);

-- Location: FF_X60_Y13_N23
\REG|registers[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][25]~q\);

-- Location: FF_X61_Y9_N43
\REG|registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][25]~q\);

-- Location: LABCELL_X61_Y9_N39
\REG|registers[0][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[0][25]~feeder_combout\);

-- Location: FF_X61_Y9_N41
\REG|registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][25]~q\);

-- Location: FF_X61_Y13_N11
\REG|registers[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][25]~q\);

-- Location: LABCELL_X60_Y13_N3
\REG|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][25]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][25]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][25]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][25]~q\,
	datab => \REG|ALT_INV_registers[1][25]~q\,
	datac => \REG|ALT_INV_registers[0][25]~q\,
	datad => \REG|ALT_INV_registers[3][25]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux6~8_combout\);

-- Location: FF_X60_Y14_N10
\REG|registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][25]~q\);

-- Location: LABCELL_X60_Y14_N0
\REG|registers[6][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[6][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[6][25]~feeder_combout\);

-- Location: FF_X60_Y14_N2
\REG|registers[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[6][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][25]~q\);

-- Location: FF_X60_Y13_N59
\REG|registers[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][25]~q\);

-- Location: MLABCELL_X59_Y12_N27
\REG|registers[5][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[5][25]~feeder_combout\);

-- Location: FF_X59_Y12_N29
\REG|registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][25]~q\);

-- Location: LABCELL_X60_Y13_N27
\REG|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~7_combout\ = ( \REG|registers[5][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[6][25]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[7][25]~q\))) ) ) ) # ( !\REG|registers[5][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REG|registers[6][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[7][25]~q\))) ) ) ) # ( \REG|registers[5][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[4][25]~q\) ) ) ) # ( !\REG|registers[5][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[4][25]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][25]~q\,
	datab => \REG|ALT_INV_registers[6][25]~q\,
	datac => \REG|ALT_INV_registers[7][25]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REG|ALT_INV_registers[5][25]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux6~7_combout\);

-- Location: FF_X61_Y12_N26
\REG|registers[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][25]~q\);

-- Location: LABCELL_X61_Y12_N45
\REG|registers[10][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[10][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[10][25]~feeder_combout\);

-- Location: FF_X61_Y12_N47
\REG|registers[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[10][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][25]~q\);

-- Location: FF_X61_Y12_N56
\REG|registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[25]~113_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][25]~q\);

-- Location: LABCELL_X61_Y10_N42
\REG|registers[8][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][25]~feeder_combout\ = ( \ALU|ALU_Result[25]~113_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[25]~113_combout\,
	combout => \REG|registers[8][25]~feeder_combout\);

-- Location: FF_X61_Y10_N44
\REG|registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][25]~q\);

-- Location: LABCELL_X61_Y12_N51
\REG|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[11][25]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[9][25]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[10][25]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[8][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][25]~q\,
	datab => \REG|ALT_INV_registers[10][25]~q\,
	datac => \REG|ALT_INV_registers[9][25]~q\,
	datad => \REG|ALT_INV_registers[8][25]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REG|Mux6~5_combout\);

-- Location: LABCELL_X60_Y13_N30
\REG|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux6~9_combout\ = ( \REG|Mux6~7_combout\ & ( \REG|Mux6~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|Mux6~8_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\REG|Mux6~6_combout\))) ) ) ) # ( !\REG|Mux6~7_combout\ & ( \REG|Mux6~5_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # (\REG|Mux6~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux6~6_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \REG|Mux6~7_combout\ & ( !\REG|Mux6~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux6~8_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) # (\REG|Mux6~6_combout\))) ) ) ) # ( !\REG|Mux6~7_combout\ & ( 
-- !\REG|Mux6~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (((\REG|Mux6~8_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux6~6_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux6~6_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REG|ALT_INV_Mux6~8_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REG|ALT_INV_Mux6~7_combout\,
	dataf => \REG|ALT_INV_Mux6~5_combout\,
	combout => \REG|Mux6~9_combout\);

-- Location: LABCELL_X61_Y13_N42
\ALU|ALU_Result[24]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~100_combout\ = ( \ALU|ALU_Result[3]~2_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux6~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\REG|Mux6~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000001100000000000000000000010100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux6~9_combout\,
	datab => \REG|ALT_INV_Mux6~4_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	combout => \ALU|ALU_Result[24]~100_combout\);

-- Location: LABCELL_X61_Y13_N33
\ALU|ALU_Result[24]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~101_combout\ = ( \REG|Mux7~10_combout\ & ( (!\ALU|ALU_Result[24]~100_combout\ & (\ALU|ALU_Result[25]~99_combout\ & ((!\ALU|Equal73~0_combout\) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( 
-- !\REG|Mux7~10_combout\ & ( (!\ALU|ALU_Result[24]~100_combout\ & ((!\ALU|Equal73~0_combout\) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100000000000110010000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal73~0_combout\,
	datab => \ALU|ALT_INV_ALU_Result[24]~100_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALU|ALT_INV_ALU_Result[25]~99_combout\,
	dataf => \REG|ALT_INV_Mux7~10_combout\,
	combout => \ALU|ALU_Result[24]~101_combout\);

-- Location: LABCELL_X63_Y14_N27
\ALU|ALU_Result[24]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~97_combout\ = (!\ALU|ALU_ResultSig~68_combout\ & (!\ALU|ALU_ResultSig~66_combout\ & \ALU|ALU_Result[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	combout => \ALU|ALU_Result[24]~97_combout\);

-- Location: LABCELL_X63_Y14_N30
\ALU|ALU_Result[24]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~96_combout\ = ( \REG|Mux4~10_combout\ & ( \REG|Mux5~10_combout\ & ( (((\ALU|ALU_ResultSig~159_combout\ & \REG|Mux3~10_combout\)) # (\ALU|ALU_ResultSig~70_combout\)) # (\ALU|ALU_ResultSig~158_combout\) ) ) ) # ( !\REG|Mux4~10_combout\ & 
-- ( \REG|Mux5~10_combout\ & ( ((\ALU|ALU_ResultSig~159_combout\ & (!\ALU|ALU_ResultSig~158_combout\ & \REG|Mux3~10_combout\))) # (\ALU|ALU_ResultSig~70_combout\) ) ) ) # ( \REG|Mux4~10_combout\ & ( !\REG|Mux5~10_combout\ & ( (!\ALU|ALU_ResultSig~70_combout\ 
-- & (((\ALU|ALU_ResultSig~159_combout\ & \REG|Mux3~10_combout\)) # (\ALU|ALU_ResultSig~158_combout\))) ) ) ) # ( !\REG|Mux4~10_combout\ & ( !\REG|Mux5~10_combout\ & ( (\ALU|ALU_ResultSig~159_combout\ & (!\ALU|ALU_ResultSig~158_combout\ & 
-- (!\ALU|ALU_ResultSig~70_combout\ & \REG|Mux3~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000001100000111000000001111010011110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~159_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~158_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux3~10_combout\,
	datae => \REG|ALT_INV_Mux4~10_combout\,
	dataf => \REG|ALT_INV_Mux5~10_combout\,
	combout => \ALU|ALU_Result[24]~96_combout\);

-- Location: LABCELL_X63_Y14_N15
\ALU|ALU_Result[24]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~93_combout\ = ( \REG|Mux7~4_combout\ & ( \REG|Mux7~9_combout\ & ( \ALU|ALU_ResultSig~560_combout\ ) ) ) # ( !\REG|Mux7~4_combout\ & ( \REG|Mux7~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\ALU|ALU_ResultSig~560_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~559_combout\)) ) ) ) # ( \REG|Mux7~4_combout\ & ( !\REG|Mux7~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\ALU|ALU_ResultSig~559_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\ALU|ALU_ResultSig~560_combout\))) ) ) ) # ( !\REG|Mux7~4_combout\ & ( !\REG|Mux7~9_combout\ & ( \ALU|ALU_ResultSig~559_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010001110100011100011101000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~559_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~560_combout\,
	datae => \REG|ALT_INV_Mux7~4_combout\,
	dataf => \REG|ALT_INV_Mux7~9_combout\,
	combout => \ALU|ALU_Result[24]~93_combout\);

-- Location: LABCELL_X63_Y14_N57
\ALU|ALU_Result[24]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~94_combout\ = ( \ALU|ALU_ResultSig~1_combout\ & ( \ALU|ALU_Result[24]~93_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & (((!\ALU|Equal73~4_combout\)) # (\REG|Mux11~10_combout\))) # (\ALU|ALU_ResultSig~62_combout\ & 
-- (((\REG|Mux1~10_combout\ & !\ALU|Equal73~4_combout\)))) ) ) ) # ( !\ALU|ALU_ResultSig~1_combout\ & ( \ALU|ALU_Result[24]~93_combout\ & ( (!\ALU|ALU_ResultSig~62_combout\ & ((!\ALU|Equal73~4_combout\) # (\REG|Mux11~10_combout\))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~1_combout\ & ( !\ALU|ALU_Result[24]~93_combout\ & ( (!\ALU|Equal73~4_combout\ & (((\REG|Mux1~10_combout\)))) # (\ALU|Equal73~4_combout\ & (\REG|Mux11~10_combout\ & ((!\ALU|ALU_ResultSig~62_combout\)))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~1_combout\ & ( !\ALU|ALU_Result[24]~93_combout\ & ( (\REG|Mux11~10_combout\ & (!\ALU|ALU_ResultSig~62_combout\ & \ALU|Equal73~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000001100110101000011110000010100001111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux11~10_combout\,
	datab => \REG|ALT_INV_Mux1~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datad => \ALU|ALT_INV_Equal73~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[24]~93_combout\,
	combout => \ALU|ALU_Result[24]~94_combout\);

-- Location: LABCELL_X63_Y14_N6
\ALU|ALU_Result[24]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~95_combout\ = ( \REG|Mux2~10_combout\ & ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & (!\ALU|ALU_ResultSig~62_combout\ & ((!\ALU|ALU_ResultSig~63_combout\) # (!\REG|Mux0~10_combout\)))) ) ) ) # ( !\REG|Mux2~10_combout\ 
-- & ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & (!\ALU|ALU_ResultSig~62_combout\ & ((!\ALU|ALU_ResultSig~63_combout\) # (!\REG|Mux0~10_combout\)))) # (\ALU|ALU_ResultSig~61_combout\ & (((!\ALU|ALU_ResultSig~63_combout\) # 
-- (!\REG|Mux0~10_combout\)))) ) ) ) # ( \REG|Mux2~10_combout\ & ( !\REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & ((!\ALU|ALU_ResultSig~63_combout\) # (!\REG|Mux0~10_combout\))) ) ) ) # ( !\REG|Mux2~10_combout\ & ( !\REG|Mux1~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~63_combout\) # (!\REG|Mux0~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000101010101010000011011101110100001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datad => \REG|ALT_INV_Mux0~10_combout\,
	datae => \REG|ALT_INV_Mux2~10_combout\,
	dataf => \REG|ALT_INV_Mux1~10_combout\,
	combout => \ALU|ALU_Result[24]~95_combout\);

-- Location: LABCELL_X63_Y14_N18
\ALU|ALU_Result[24]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~98_combout\ = ( \ALU|ALU_Result[24]~94_combout\ & ( \ALU|ALU_Result[24]~95_combout\ & ( (\ALU|ALU_Result[24]~97_combout\ & (((!\ALU|ALU_ResultSig~140_combout\ & !\ALU|ALU_ResultSig~606_combout\)) # (\ALU|ALU_Result[24]~96_combout\))) ) 
-- ) ) # ( !\ALU|ALU_Result[24]~94_combout\ & ( \ALU|ALU_Result[24]~95_combout\ & ( (\ALU|ALU_Result[24]~97_combout\ & \ALU|ALU_Result[24]~96_combout\) ) ) ) # ( \ALU|ALU_Result[24]~94_combout\ & ( !\ALU|ALU_Result[24]~95_combout\ & ( 
-- (\ALU|ALU_Result[24]~97_combout\ & ((!\ALU|ALU_ResultSig~140_combout\) # (\ALU|ALU_Result[24]~96_combout\))) ) ) ) # ( !\ALU|ALU_Result[24]~94_combout\ & ( !\ALU|ALU_Result[24]~95_combout\ & ( (\ALU|ALU_Result[24]~97_combout\ & 
-- ((!\ALU|ALU_ResultSig~140_combout\) # (\ALU|ALU_Result[24]~96_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001111000010100000111100000000000011110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~140_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~606_combout\,
	datac => \ALU|ALT_INV_ALU_Result[24]~97_combout\,
	datad => \ALU|ALT_INV_ALU_Result[24]~96_combout\,
	datae => \ALU|ALT_INV_ALU_Result[24]~94_combout\,
	dataf => \ALU|ALT_INV_ALU_Result[24]~95_combout\,
	combout => \ALU|ALU_Result[24]~98_combout\);

-- Location: LABCELL_X63_Y14_N45
\ALU|ALU_Result[24]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[24]~102_combout\ = ( \ALU|Add1~97_sumout\ & ( \ALU|Add0~101_sumout\ & ( ((!\ALU|ALU_Result[24]~101_combout\) # ((\ALU|ALU_Result[24]~98_combout\) # (\ALU|ALU_Result[3]~5_combout\))) # (\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( 
-- !\ALU|Add1~97_sumout\ & ( \ALU|Add0~101_sumout\ & ( (!\ALU|ALU_Result[24]~101_combout\) # ((\ALU|ALU_Result[24]~98_combout\) # (\ALU|ALU_Result[3]~5_combout\)) ) ) ) # ( \ALU|Add1~97_sumout\ & ( !\ALU|Add0~101_sumout\ & ( 
-- ((!\ALU|ALU_Result[24]~101_combout\) # (\ALU|ALU_Result[24]~98_combout\)) # (\ALU|ALU_Result[3]~4_combout\) ) ) ) # ( !\ALU|Add1~97_sumout\ & ( !\ALU|Add0~101_sumout\ & ( (!\ALU|ALU_Result[24]~101_combout\) # (\ALU|ALU_Result[24]~98_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110111011111111111001111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datab => \ALU|ALT_INV_ALU_Result[24]~101_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datad => \ALU|ALT_INV_ALU_Result[24]~98_combout\,
	datae => \ALU|ALT_INV_Add1~97_sumout\,
	dataf => \ALU|ALT_INV_Add0~101_sumout\,
	combout => \ALU|ALU_Result[24]~102_combout\);

-- Location: LABCELL_X57_Y14_N45
\REG|registers[9][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[9][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[9][24]~feeder_combout\);

-- Location: FF_X57_Y14_N47
\REG|registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[9][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][24]~q\);

-- Location: FF_X60_Y15_N32
\REG|registers[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][24]~q\);

-- Location: FF_X62_Y17_N23
\REG|registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][24]~q\);

-- Location: FF_X57_Y14_N25
\REG|registers[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][24]~q\);

-- Location: LABCELL_X60_Y15_N33
\REG|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[11][24]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[10][24]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[9][24]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][24]~q\,
	datab => \REG|ALT_INV_registers[11][24]~q\,
	datac => \REG|ALT_INV_registers[8][24]~q\,
	datad => \REG|ALT_INV_registers[10][24]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux7~5_combout\);

-- Location: FF_X60_Y15_N26
\REG|registers[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][24]~q\);

-- Location: FF_X59_Y14_N22
\REG|registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][24]~q\);

-- Location: FF_X64_Y18_N4
\REG|registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][24]~q\);

-- Location: FF_X59_Y14_N32
\REG|registers[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][24]~q\);

-- Location: LABCELL_X60_Y15_N6
\REG|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[13][24]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[15][24]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \REG|registers[14][24]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\REG|registers[12][24]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[14][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|registers[13][24]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|registers[15][24]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\REG|registers[14][24]~q\ & ( (\REG|registers[12][24]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][24]~q\,
	datab => \REG|ALT_INV_registers[13][24]~q\,
	datac => \REG|ALT_INV_registers[12][24]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REG|ALT_INV_registers[14][24]~q\,
	combout => \REG|Mux7~6_combout\);

-- Location: FF_X60_Y15_N2
\REG|registers[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][24]~q\);

-- Location: FF_X63_Y14_N44
\REG|registers[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][24]~q\);

-- Location: FF_X63_Y11_N31
\REG|registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][24]~q\);

-- Location: LABCELL_X64_Y19_N36
\REG|registers[0][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[0][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[0][24]~feeder_combout\);

-- Location: FF_X64_Y19_N37
\REG|registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[0][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][24]~q\);

-- Location: LABCELL_X60_Y15_N21
\REG|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[3][24]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[2][24]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[1][24]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[0][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][24]~q\,
	datab => \REG|ALT_INV_registers[3][24]~q\,
	datac => \REG|ALT_INV_registers[1][24]~q\,
	datad => \REG|ALT_INV_registers[0][24]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux7~8_combout\);

-- Location: LABCELL_X60_Y17_N18
\REG|registers[7][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[7][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[7][24]~feeder_combout\);

-- Location: FF_X60_Y17_N20
\REG|registers[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[7][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][24]~q\);

-- Location: MLABCELL_X59_Y17_N15
\REG|registers[5][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[5][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[5][24]~feeder_combout\);

-- Location: FF_X59_Y17_N17
\REG|registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[5][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][24]~q\);

-- Location: FF_X59_Y17_N55
\REG|registers[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[24]~102_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][24]~q\);

-- Location: LABCELL_X60_Y14_N12
\REG|registers[4][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[4][24]~feeder_combout\ = ( \ALU|ALU_Result[24]~102_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[24]~102_combout\,
	combout => \REG|registers[4][24]~feeder_combout\);

-- Location: FF_X60_Y14_N13
\REG|registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[4][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][24]~q\);

-- Location: LABCELL_X60_Y17_N0
\REG|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][24]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][24]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][24]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][24]~q\,
	datab => \REG|ALT_INV_registers[5][24]~q\,
	datac => \REG|ALT_INV_registers[6][24]~q\,
	datad => \REG|ALT_INV_registers[4][24]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux7~7_combout\);

-- Location: LABCELL_X60_Y15_N12
\REG|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux7~9_combout\ = ( \REG|Mux7~8_combout\ & ( \REG|Mux7~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux7~5_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux7~6_combout\)))) ) ) ) # ( !\REG|Mux7~8_combout\ & ( \REG|Mux7~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux7~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux7~6_combout\)))) ) ) ) # ( 
-- \REG|Mux7~8_combout\ & ( !\REG|Mux7~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24)) # ((\REG|Mux7~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) 
-- & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux7~6_combout\)))) ) ) ) # ( !\REG|Mux7~8_combout\ & ( !\REG|Mux7~7_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|Mux7~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|Mux7~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux7~5_combout\,
	datad => \REG|ALT_INV_Mux7~6_combout\,
	datae => \REG|ALT_INV_Mux7~8_combout\,
	dataf => \REG|ALT_INV_Mux7~7_combout\,
	combout => \REG|Mux7~9_combout\);

-- Location: LABCELL_X75_Y15_N39
\ALU|ALU_ResultSig~561\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~561_combout\ = ( \REG|Mux7~9_combout\ & ( \REG|Mux7~4_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & \ALU|ALU_ResultSig~62_combout\) ) ) ) # ( !\REG|Mux7~9_combout\ & ( \REG|Mux7~4_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~62_combout\)) ) ) ) # ( \REG|Mux7~9_combout\ & ( !\REG|Mux7~4_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~62_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000100000000000001000100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datae => \REG|ALT_INV_Mux7~9_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~561_combout\);

-- Location: LABCELL_X70_Y14_N3
\ALU|ALU_ResultSig~572\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~572_combout\ = ( \ALU|Equal73~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) ) ) # ( \ALU|Equal73~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(6)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALU|ALT_INV_Equal73~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|ALU_ResultSig~572_combout\);

-- Location: MLABCELL_X72_Y15_N24
\ALU|ALU_ResultSig~571\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~571_combout\ = ( \REG|Mux13~4_combout\ & ( !\ALU|ALU_ResultSig~1_combout\ & ( (!\ALU|Equal73~3_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ((\REG|Mux13~9_combout\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) # (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (!\REG|Mux13~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( 
-- !\REG|Mux13~4_combout\ & ( !\ALU|ALU_ResultSig~1_combout\ & ( (!\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux13~9_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(15)))) # 
-- (\ALU|Equal73~3_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(15) & ((!\REG|Mux13~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100100000000010000111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux13~9_combout\,
	datac => \ALU|ALT_INV_Equal73~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \REG|ALT_INV_Mux13~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	combout => \ALU|ALU_ResultSig~571_combout\);

-- Location: LABCELL_X74_Y15_N45
\ALU|ALU_ResultSig~570\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~570_combout\ = ( \REG|Mux7~4_combout\ & ( \REG|Mux7~9_combout\ & ( \ALU|ALU_ResultSig~1_combout\ ) ) ) # ( !\REG|Mux7~4_combout\ & ( \REG|Mux7~9_combout\ & ( (\ALU|ALU_ResultSig~1_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux7~4_combout\ & ( !\REG|Mux7~9_combout\ & ( (\ALU|ALU_ResultSig~1_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010101010101000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux7~4_combout\,
	dataf => \REG|ALT_INV_Mux7~9_combout\,
	combout => \ALU|ALU_ResultSig~570_combout\);

-- Location: LABCELL_X74_Y15_N30
\ALU|ALU_ResultSig~569\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~569_combout\ = ( \REG|Mux0~4_combout\ & ( \REG|Mux0~9_combout\ & ( \ALU|ALU_ResultSig~234_combout\ ) ) ) # ( !\REG|Mux0~4_combout\ & ( \REG|Mux0~9_combout\ & ( (\ALU|ALU_ResultSig~234_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux0~4_combout\ & ( !\REG|Mux0~9_combout\ & ( (\ALU|ALU_ResultSig~234_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100110000001100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~234_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux0~4_combout\,
	dataf => \REG|ALT_INV_Mux0~9_combout\,
	combout => \ALU|ALU_ResultSig~569_combout\);

-- Location: LABCELL_X74_Y15_N36
\ALU|ALU_ResultSig~573\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~573_combout\ = ( \ALU|ALU_ResultSig~570_combout\ & ( !\ALU|ALU_ResultSig~569_combout\ & ( ((!\REG|Mux17~10_combout\ & \ALU|Equal73~4_combout\)) # (\ALU|ALU_ResultSig~572_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~570_combout\ & ( 
-- !\ALU|ALU_ResultSig~569_combout\ & ( ((!\ALU|Equal73~4_combout\ & (!\ALU|ALU_ResultSig~571_combout\)) # (\ALU|Equal73~4_combout\ & ((!\REG|Mux17~10_combout\)))) # (\ALU|ALU_ResultSig~572_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111110101010101011111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~572_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~571_combout\,
	datac => \REG|ALT_INV_Mux17~10_combout\,
	datad => \ALU|ALT_INV_Equal73~4_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~570_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~569_combout\,
	combout => \ALU|ALU_ResultSig~573_combout\);

-- Location: LABCELL_X73_Y12_N3
\ALU|ALU_ResultSig~566\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~566_combout\ = ( \REG|Mux2~9_combout\ & ( \ALU|ALU_ResultSig~60_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux2~4_combout\) ) ) ) # ( !\REG|Mux2~9_combout\ & ( \ALU|ALU_ResultSig~60_combout\ & ( 
-- (\REG|Mux2~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux2~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	combout => \ALU|ALU_ResultSig~566_combout\);

-- Location: LABCELL_X73_Y12_N39
\ALU|ALU_ResultSig~562\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~562_combout\ = ( \REG|Mux6~4_combout\ & ( (\ALU|ALU_ResultSig~236_combout\ & ((\REG|Mux6~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux6~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~236_combout\ & \REG|Mux6~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	datad => \REG|ALT_INV_Mux6~9_combout\,
	dataf => \REG|ALT_INV_Mux6~4_combout\,
	combout => \ALU|ALU_ResultSig~562_combout\);

-- Location: LABCELL_X73_Y12_N36
\ALU|ALU_ResultSig~564\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~564_combout\ = ( \REG|Mux4~4_combout\ & ( (\ALU|ALU_ResultSig~134_combout\ & (!\ALU|ALU_ResultSig~139_combout\ & ((\REG|Mux4~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux4~4_combout\ & ( 
-- (\ALU|ALU_ResultSig~134_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux4~9_combout\ & !\ALU|ALU_ResultSig~139_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000010101000000000001010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~134_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux4~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~139_combout\,
	dataf => \REG|ALT_INV_Mux4~4_combout\,
	combout => \ALU|ALU_ResultSig~564_combout\);

-- Location: LABCELL_X73_Y12_N6
\ALU|ALU_ResultSig~565\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~565_combout\ = ( \REG|Mux3~4_combout\ & ( \REG|Mux3~9_combout\ & ( \ALU|ALU_ResultSig~231_combout\ ) ) ) # ( !\REG|Mux3~4_combout\ & ( \REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~231_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux3~4_combout\ & ( !\REG|Mux3~9_combout\ & ( (\ALU|ALU_ResultSig~231_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000101000100010001000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~231_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux3~4_combout\,
	dataf => \REG|ALT_INV_Mux3~9_combout\,
	combout => \ALU|ALU_ResultSig~565_combout\);

-- Location: LABCELL_X73_Y12_N54
\ALU|ALU_ResultSig~567\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~567_combout\ = ( \REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( \ALU|ALU_ResultSig~232_combout\ ) ) ) # ( !\REG|Mux1~4_combout\ & ( \REG|Mux1~9_combout\ & ( (\ALU|ALU_ResultSig~232_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux1~4_combout\ & ( !\REG|Mux1~9_combout\ & ( (\ALU|ALU_ResultSig~232_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000101000100010001000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~232_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux1~4_combout\,
	dataf => \REG|ALT_INV_Mux1~9_combout\,
	combout => \ALU|ALU_ResultSig~567_combout\);

-- Location: MLABCELL_X65_Y14_N36
\ALU|ALU_ResultSig~563\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~563_combout\ = ( \REG|Mux5~9_combout\ & ( \REG|Mux5~4_combout\ & ( (\ALU|ALU_ResultSig~180_combout\ & !\ALU|ALU_ResultSig~236_combout\) ) ) ) # ( !\REG|Mux5~9_combout\ & ( \REG|Mux5~4_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~180_combout\ & !\ALU|ALU_ResultSig~236_combout\)) ) ) ) # ( \REG|Mux5~9_combout\ & ( !\REG|Mux5~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- (\ALU|ALU_ResultSig~180_combout\ & !\ALU|ALU_ResultSig~236_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000000000000011000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~180_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~236_combout\,
	datae => \REG|ALT_INV_Mux5~9_combout\,
	dataf => \REG|ALT_INV_Mux5~4_combout\,
	combout => \ALU|ALU_ResultSig~563_combout\);

-- Location: LABCELL_X73_Y12_N12
\ALU|ALU_ResultSig~568\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~568_combout\ = ( !\ALU|ALU_ResultSig~567_combout\ & ( !\ALU|ALU_ResultSig~563_combout\ & ( (!\ALU|ALU_ResultSig~566_combout\ & (!\ALU|ALU_ResultSig~562_combout\ & (!\ALU|ALU_ResultSig~564_combout\ & !\ALU|ALU_ResultSig~565_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~566_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~562_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~564_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~565_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~567_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~563_combout\,
	combout => \ALU|ALU_ResultSig~568_combout\);

-- Location: LABCELL_X74_Y15_N51
\ALU|ALU_ResultSig~574\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~574_combout\ = ( \REG|Mux13~9_combout\ & ( \ALU|ALU_ResultSig~66_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux13~4_combout\) ) ) ) # ( !\REG|Mux13~9_combout\ & ( \ALU|ALU_ResultSig~66_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux13~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux13~4_combout\,
	datae => \REG|ALT_INV_Mux13~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	combout => \ALU|ALU_ResultSig~574_combout\);

-- Location: LABCELL_X74_Y15_N6
\ALU|ALU_ResultSig~578\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~578_combout\ = ( \REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( \ALU|ALU_ResultSig~73_combout\ ) ) ) # ( !\REG|Mux9~4_combout\ & ( \REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux9~4_combout\ & ( !\REG|Mux9~9_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100110000001100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux9~4_combout\,
	dataf => \REG|ALT_INV_Mux9~9_combout\,
	combout => \ALU|ALU_ResultSig~578_combout\);

-- Location: LABCELL_X75_Y15_N15
\ALU|ALU_ResultSig~576\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~576_combout\ = ( \REG|Mux11~9_combout\ & ( (\ALU|ALU_ResultSig~70_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux11~4_combout\))) ) ) # ( !\REG|Mux11~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~70_combout\ & \REG|Mux11~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datad => \REG|ALT_INV_Mux11~4_combout\,
	dataf => \REG|ALT_INV_Mux11~9_combout\,
	combout => \ALU|ALU_ResultSig~576_combout\);

-- Location: LABCELL_X75_Y16_N21
\ALU|ALU_ResultSig~579\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~579_combout\ = ( \ALU|ALU_ResultSig~61_combout\ & ( \REG|Mux8~4_combout\ & ( (!\ALU|ALU_ResultSig~53_combout\ & ((\REG|Mux8~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- \ALU|ALU_ResultSig~61_combout\ & ( !\REG|Mux8~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux8~9_combout\ & !\ALU|ALU_ResultSig~53_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000000000000000000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux8~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~579_combout\);

-- Location: LABCELL_X74_Y14_N45
\ALU|ALU_ResultSig~575\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~575_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux12~4_combout\ & ( \ALU|ALU_ResultSig~68_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux12~4_combout\ & ( 
-- (\ALU|ALU_ResultSig~68_combout\ & \REG|Mux12~9_combout\) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux12~4_combout\ & ( (\ALU|ALU_ResultSig~68_combout\ & \REG|Mux12~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000000000000001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datad => \REG|ALT_INV_Mux12~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux12~4_combout\,
	combout => \ALU|ALU_ResultSig~575_combout\);

-- Location: LABCELL_X74_Y17_N30
\ALU|ALU_ResultSig~577\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~577_combout\ = ( \REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & ( \ALU|ALU_ResultSig~72_combout\ ) ) ) # ( !\REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux10~9_combout\ & ( !\REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~72_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000101000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~577_combout\);

-- Location: LABCELL_X74_Y15_N24
\ALU|ALU_ResultSig~580\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~580_combout\ = ( !\ALU|ALU_ResultSig~575_combout\ & ( !\ALU|ALU_ResultSig~577_combout\ & ( (!\ALU|ALU_ResultSig~574_combout\ & (!\ALU|ALU_ResultSig~578_combout\ & (!\ALU|ALU_ResultSig~576_combout\ & !\ALU|ALU_ResultSig~579_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~574_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~578_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~576_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~579_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~575_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~577_combout\,
	combout => \ALU|ALU_ResultSig~580_combout\);

-- Location: LABCELL_X74_Y15_N54
\ALU|ALU_Result[18]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[18]~75_combout\ = ( \ALU|ALU_ResultSig~568_combout\ & ( \ALU|ALU_ResultSig~580_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & (((!\ALU|ALU_ResultSig~573_combout\ & \ALU|ALU_ResultSig~229_combout\)) # (\ALU|ALU_ResultSig~561_combout\))) ) ) 
-- ) # ( !\ALU|ALU_ResultSig~568_combout\ & ( \ALU|ALU_ResultSig~580_combout\ & ( (\ALU|ALU_Result[3]~2_combout\ & ((\ALU|ALU_ResultSig~229_combout\) # (\ALU|ALU_ResultSig~561_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~568_combout\ & ( 
-- !\ALU|ALU_ResultSig~580_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~568_combout\ & ( !\ALU|ALU_ResultSig~580_combout\ & ( \ALU|ALU_Result[3]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100010001001100110001000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~561_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~573_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~229_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~568_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~580_combout\,
	combout => \ALU|ALU_Result[18]~75_combout\);

-- Location: LABCELL_X74_Y15_N21
\ALU|ALU_Result[18]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[18]~77_combout\ = ( \ALU|Add1~73_sumout\ & ( \ALU|Add0~77_sumout\ & ( (((\ALU|ALU_Result[18]~75_combout\) # (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[3]~5_combout\)) # (\ALU|ALU_Result[18]~76_combout\) ) ) ) # ( 
-- !\ALU|Add1~73_sumout\ & ( \ALU|Add0~77_sumout\ & ( ((\ALU|ALU_Result[18]~75_combout\) # (\ALU|ALU_Result[3]~5_combout\)) # (\ALU|ALU_Result[18]~76_combout\) ) ) ) # ( \ALU|Add1~73_sumout\ & ( !\ALU|Add0~77_sumout\ & ( ((\ALU|ALU_Result[18]~75_combout\) # 
-- (\ALU|ALU_Result[3]~4_combout\)) # (\ALU|ALU_Result[18]~76_combout\) ) ) ) # ( !\ALU|Add1~73_sumout\ & ( !\ALU|Add0~77_sumout\ & ( (\ALU|ALU_Result[18]~75_combout\) # (\ALU|ALU_Result[18]~76_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010111111111111101110111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[18]~76_combout\,
	datab => \ALU|ALT_INV_ALU_Result[3]~5_combout\,
	datac => \ALU|ALT_INV_ALU_Result[3]~4_combout\,
	datad => \ALU|ALT_INV_ALU_Result[18]~75_combout\,
	datae => \ALU|ALT_INV_Add1~73_sumout\,
	dataf => \ALU|ALT_INV_Add0~77_sumout\,
	combout => \ALU|ALU_Result[18]~77_combout\);

-- Location: FF_X75_Y15_N47
\REG|registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[9][18]~q\);

-- Location: FF_X74_Y15_N14
\REG|registers[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[11][18]~q\);

-- Location: FF_X74_Y15_N2
\REG|registers[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[10][18]~q\);

-- Location: LABCELL_X70_Y19_N24
\REG|registers[8][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[8][18]~feeder_combout\ = ( \ALU|ALU_Result[18]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[18]~77_combout\,
	combout => \REG|registers[8][18]~feeder_combout\);

-- Location: FF_X70_Y19_N26
\REG|registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[8][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[8][18]~q\);

-- Location: LABCELL_X74_Y15_N15
\REG|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[10][18]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[11][18]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[8][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REG|registers[9][18]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\REG|registers[8][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[10][18]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[11][18]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( !\REG|registers[8][18]~q\ & ( (\REG|registers[9][18]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][18]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REG|ALT_INV_registers[11][18]~q\,
	datad => \REG|ALT_INV_registers[10][18]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REG|ALT_INV_registers[8][18]~q\,
	combout => \REG|Mux13~5_combout\);

-- Location: FF_X74_Y14_N56
\REG|registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[0][18]~q\);

-- Location: FF_X74_Y14_N32
\REG|registers[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[2][18]~q\);

-- Location: FF_X74_Y14_N50
\REG|registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[1][18]~q\);

-- Location: FF_X74_Y15_N44
\REG|registers[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[3][18]~q\);

-- Location: LABCELL_X74_Y14_N33
\REG|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~8_combout\ = ( \REG|registers[3][18]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|registers[2][18]~q\) ) ) ) # ( !\REG|registers[3][18]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (\REG|registers[2][18]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REG|registers[3][18]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[0][18]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[1][18]~q\))) ) ) ) # ( !\REG|registers[3][18]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & (\REG|registers[0][18]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ((\REG|registers[1][18]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][18]~q\,
	datab => \REG|ALT_INV_registers[2][18]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_registers[1][18]~q\,
	datae => \REG|ALT_INV_registers[3][18]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux13~8_combout\);

-- Location: FF_X77_Y15_N50
\REG|registers[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[7][18]~q\);

-- Location: FF_X77_Y15_N32
\REG|registers[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[6][18]~q\);

-- Location: FF_X75_Y17_N38
\REG|registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[5][18]~q\);

-- Location: FF_X77_Y15_N2
\REG|registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[4][18]~q\);

-- Location: LABCELL_X77_Y15_N9
\REG|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[7][18]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[6][18]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[5][18]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[4][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][18]~q\,
	datab => \REG|ALT_INV_registers[6][18]~q\,
	datac => \REG|ALT_INV_registers[5][18]~q\,
	datad => \REG|ALT_INV_registers[4][18]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux13~7_combout\);

-- Location: FF_X73_Y18_N53
\REG|registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[13][18]~q\);

-- Location: FF_X70_Y18_N8
\REG|registers[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[15][18]~q\);

-- Location: FF_X70_Y18_N44
\REG|registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[12][18]~q\);

-- Location: FF_X70_Y18_N26
\REG|registers[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[18]~77_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[14][18]~q\);

-- Location: LABCELL_X70_Y18_N9
\REG|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[15][18]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[14][18]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[13][18]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ( \REG|registers[12][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][18]~q\,
	datab => \REG|ALT_INV_registers[15][18]~q\,
	datac => \REG|ALT_INV_registers[12][18]~q\,
	datad => \REG|ALT_INV_registers[14][18]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REG|Mux13~6_combout\);

-- Location: LABCELL_X71_Y15_N9
\REG|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~9_combout\ = ( \REG|Mux13~7_combout\ & ( \REG|Mux13~6_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux13~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux13~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REG|Mux13~7_combout\ & ( \REG|Mux13~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REG|Mux13~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux13~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) ) ) ) # ( 
-- \REG|Mux13~7_combout\ & ( !\REG|Mux13~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux13~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & (\REG|Mux13~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24))) ) ) ) # ( !\REG|Mux13~7_combout\ & ( 
-- !\REG|Mux13~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ((\REG|Mux13~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REG|Mux13~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REG|ALT_INV_Mux13~5_combout\,
	datad => \REG|ALT_INV_Mux13~8_combout\,
	datae => \REG|ALT_INV_Mux13~7_combout\,
	dataf => \REG|ALT_INV_Mux13~6_combout\,
	combout => \REG|Mux13~9_combout\);

-- Location: MLABCELL_X72_Y15_N33
\REG|Mux13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux13~10_combout\ = ( \REG|Mux13~4_combout\ & ( (\REG|Mux13~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REG|Mux13~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux13~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux13~9_combout\,
	dataf => \REG|ALT_INV_Mux13~4_combout\,
	combout => \REG|Mux13~10_combout\);

-- Location: MLABCELL_X72_Y19_N33
\ALU|ALU_ResultSig~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~42_combout\ = ( \REG|Mux16~9_combout\ & ( (\ALU|ALU_ResultSig~41_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux16~4_combout\))) ) ) # ( !\REG|Mux16~9_combout\ & ( (\ALU|ALU_ResultSig~41_combout\ & 
-- (\REG|Mux16~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010101010000010100000000000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~41_combout\,
	datac => \REG|ALT_INV_Mux16~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux16~9_combout\,
	combout => \ALU|ALU_ResultSig~42_combout\);

-- Location: LABCELL_X71_Y19_N12
\ALU|ALU_ResultSig~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~46_combout\ = ( \ALU|ALU_ResultSig~45_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux14~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux14~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux14~9_combout\,
	datad => \REG|ALT_INV_Mux14~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~45_combout\,
	combout => \ALU|ALU_ResultSig~46_combout\);

-- Location: LABCELL_X71_Y18_N45
\ALU|ALU_ResultSig~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~44_combout\ = ( \REG|Mux15~9_combout\ & ( (\ALU|ALU_ResultSig~43_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux15~4_combout\))) ) ) # ( !\REG|Mux15~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\ALU|ALU_ResultSig~43_combout\ & \REG|Mux15~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~43_combout\,
	datad => \REG|ALT_INV_Mux15~4_combout\,
	dataf => \REG|ALT_INV_Mux15~9_combout\,
	combout => \ALU|ALU_ResultSig~44_combout\);

-- Location: LABCELL_X70_Y19_N36
\ALU|ALU_ResultSig~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~51_combout\ = ( \REG|Mux18~10_combout\ & ( \REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~48_combout\ & (((\ALU|ALU_ResultSig~50_combout\)) # (\ALU|ALU_ResultSig~49_combout\))) # (\ALU|ALU_ResultSig~48_combout\ & 
-- (((\REG|Mux19~10_combout\)))) ) ) ) # ( !\REG|Mux18~10_combout\ & ( \REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~48_combout\ & (!\ALU|ALU_ResultSig~49_combout\ & ((\ALU|ALU_ResultSig~50_combout\)))) # (\ALU|ALU_ResultSig~48_combout\ & 
-- (((\REG|Mux19~10_combout\)))) ) ) ) # ( \REG|Mux18~10_combout\ & ( !\REG|Mux17~10_combout\ & ( (!\ALU|ALU_ResultSig~48_combout\ & (\ALU|ALU_ResultSig~49_combout\)) # (\ALU|ALU_ResultSig~48_combout\ & ((\REG|Mux19~10_combout\))) ) ) ) # ( 
-- !\REG|Mux18~10_combout\ & ( !\REG|Mux17~10_combout\ & ( (\ALU|ALU_ResultSig~48_combout\ & \REG|Mux19~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011100000011100010110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~49_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~48_combout\,
	datac => \REG|ALT_INV_Mux19~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~50_combout\,
	datae => \REG|ALT_INV_Mux18~10_combout\,
	dataf => \REG|ALT_INV_Mux17~10_combout\,
	combout => \ALU|ALU_ResultSig~51_combout\);

-- Location: LABCELL_X71_Y19_N30
\ALU|ALU_ResultSig~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~52_combout\ = ( !\ALU|ALU_ResultSig~44_combout\ & ( !\ALU|ALU_ResultSig~51_combout\ & ( (!\ALU|ALU_ResultSig~42_combout\ & (!\ALU|ALU_ResultSig~46_combout\ & ((!\ALU|ALU_ResultSig~47_combout\) # (!\REG|Mux13~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~47_combout\,
	datab => \REG|ALT_INV_Mux13~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~42_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~46_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~44_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~51_combout\,
	combout => \ALU|ALU_ResultSig~52_combout\);

-- Location: LABCELL_X70_Y19_N57
\ALU|ALU_ResultSig~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~67_combout\ = ( \REG|Mux31~9_combout\ & ( \REG|Mux31~4_combout\ & ( \ALU|ALU_ResultSig~66_combout\ ) ) ) # ( !\REG|Mux31~9_combout\ & ( \REG|Mux31~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~66_combout\) ) ) ) # ( \REG|Mux31~9_combout\ & ( !\REG|Mux31~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~66_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALU|ALT_INV_ALU_ResultSig~66_combout\,
	datae => \REG|ALT_INV_Mux31~9_combout\,
	dataf => \REG|ALT_INV_Mux31~4_combout\,
	combout => \ALU|ALU_ResultSig~67_combout\);

-- Location: LABCELL_X70_Y18_N48
\ALU|ALU_ResultSig~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~71_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux29~4_combout\ & ( \ALU|ALU_ResultSig~70_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( \REG|Mux29~4_combout\ & ( 
-- (\REG|Mux29~9_combout\ & \ALU|ALU_ResultSig~70_combout\) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ( !\REG|Mux29~4_combout\ & ( (\REG|Mux29~9_combout\ & \ALU|ALU_ResultSig~70_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000101000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux29~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~70_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux29~4_combout\,
	combout => \ALU|ALU_ResultSig~71_combout\);

-- Location: LABCELL_X70_Y19_N3
\ALU|ALU_ResultSig~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~69_combout\ = ( \REG|Mux30~4_combout\ & ( \REG|Mux30~9_combout\ & ( \ALU|ALU_ResultSig~68_combout\ ) ) ) # ( !\REG|Mux30~4_combout\ & ( \REG|Mux30~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~68_combout\) ) ) ) # ( \REG|Mux30~4_combout\ & ( !\REG|Mux30~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~68_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100100010001000100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \ALU|ALT_INV_ALU_ResultSig~68_combout\,
	datae => \REG|ALT_INV_Mux30~4_combout\,
	dataf => \REG|ALT_INV_Mux30~9_combout\,
	combout => \ALU|ALU_ResultSig~69_combout\);

-- Location: LABCELL_X67_Y13_N21
\ALU|ALU_ResultSig~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~74_combout\ = ( \REG|Mux27~9_combout\ & ( (\ALU|ALU_ResultSig~73_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux27~4_combout\))) ) ) # ( !\REG|Mux27~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux27~4_combout\ & \ALU|ALU_ResultSig~73_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux27~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~73_combout\,
	dataf => \REG|ALT_INV_Mux27~9_combout\,
	combout => \ALU|ALU_ResultSig~74_combout\);

-- Location: LABCELL_X70_Y19_N30
\ALU|ALU_ResultSig~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~75_combout\ = ( !\ALU|ALU_ResultSig~69_combout\ & ( !\ALU|ALU_ResultSig~74_combout\ & ( (!\ALU|ALU_ResultSig~67_combout\ & (!\ALU|ALU_ResultSig~71_combout\ & ((!\ALU|ALU_ResultSig~72_combout\) # (!\REG|Mux28~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~72_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~67_combout\,
	datac => \REG|ALT_INV_Mux28~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~71_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~69_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~74_combout\,
	combout => \ALU|ALU_ResultSig~75_combout\);

-- Location: LABCELL_X75_Y16_N15
\ALU|ALU_ResultSig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6)) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|Equal73~2_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(10) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010101010101010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~0_combout\);

-- Location: LABCELL_X70_Y19_N9
\ALU|ALU_ResultSig~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~7_combout\ = ( \ALU|Equal68~1_combout\ & ( \ALU|Equal68~0_combout\ & ( \ALU|Equal73~2_combout\ ) ) ) # ( !\ALU|Equal68~1_combout\ & ( \ALU|Equal68~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal73~2_combout\)) ) ) ) # ( \ALU|Equal68~1_combout\ & ( !\ALU|Equal68~0_combout\ & ( \ALU|Equal73~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal73~2_combout\,
	datae => \ALU|ALT_INV_Equal68~1_combout\,
	dataf => \ALU|ALT_INV_Equal68~0_combout\,
	combout => \ALU|ALU_ResultSig~7_combout\);

-- Location: LABCELL_X70_Y19_N48
\ALU|ALU_ResultSig~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~8_combout\ = ( \ALU|Equal73~4_combout\ & ( (!\ALU|ALU_ResultSig~2_combout\ & !\ALU|ALU_ResultSig~7_combout\) ) ) # ( !\ALU|Equal73~4_combout\ & ( !\ALU|ALU_ResultSig~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100000000000011111111000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ALU_ResultSig~2_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~7_combout\,
	datae => \ALU|ALT_INV_Equal73~4_combout\,
	combout => \ALU|ALU_ResultSig~8_combout\);

-- Location: LABCELL_X70_Y19_N12
\ALU|ALU_ResultSig~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~9_combout\ = ( \REG|Mux25~10_combout\ & ( \REG|Mux31~10_combout\ & ( (\ALU|ALU_ResultSig~8_combout\ & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & !\ALU|Equal73~3_combout\)) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( 
-- !\REG|Mux25~10_combout\ & ( \REG|Mux31~10_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & (!\ALU|Equal73~3_combout\ & (\ALU|ALU_ResultSig~8_combout\ & !\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( \REG|Mux25~10_combout\ & ( 
-- !\REG|Mux31~10_combout\ & ( (\ALU|ALU_ResultSig~8_combout\ & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & \ALU|Equal73~3_combout\)) # (\ALU|ALU_ResultSig~1_combout\))) ) ) ) # ( !\REG|Mux25~10_combout\ & ( !\REG|Mux31~10_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(0) & (\ALU|Equal73~3_combout\ & (\ALU|ALU_ResultSig~8_combout\ & !\ALU|ALU_ResultSig~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000111100000100000000000000010000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \ALU|ALT_INV_Equal73~3_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~8_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~1_combout\,
	datae => \REG|ALT_INV_Mux25~10_combout\,
	dataf => \REG|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ALU_ResultSig~9_combout\);

-- Location: LABCELL_X70_Y19_N45
\ALU|ALU_ResultSig~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~30_combout\ = ( \REG|Mux8~9_combout\ & ( \REG|Mux8~4_combout\ & ( \ALU|ALU_ResultSig~29_combout\ ) ) ) # ( !\REG|Mux8~9_combout\ & ( \REG|Mux8~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & 
-- \ALU|ALU_ResultSig~29_combout\) ) ) ) # ( \REG|Mux8~9_combout\ & ( !\REG|Mux8~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \ALU|ALU_ResultSig~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000101000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \ALU|ALT_INV_ALU_ResultSig~29_combout\,
	datae => \REG|ALT_INV_Mux8~9_combout\,
	dataf => \REG|ALT_INV_Mux8~4_combout\,
	combout => \ALU|ALU_ResultSig~30_combout\);

-- Location: LABCELL_X68_Y15_N48
\ALU|ALU_ResultSig~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~28_combout\ = ( \REG|Mux9~4_combout\ & ( (\ALU|ALU_ResultSig~27_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux9~9_combout\))) ) ) # ( !\REG|Mux9~4_combout\ & ( (\REG|Mux9~9_combout\ & 
-- (\ALU|ALU_ResultSig~27_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux9~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~27_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux9~4_combout\,
	combout => \ALU|ALU_ResultSig~28_combout\);

-- Location: LABCELL_X60_Y15_N39
\ALU|ALU_ResultSig~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~33_combout\ = ( \ALU|ALU_ResultSig~31_combout\ & ( \REG|Mux7~4_combout\ & ( (\ALU|ALU_ResultSig~32_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux7~9_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~31_combout\ 
-- & ( !\REG|Mux7~4_combout\ & ( (\REG|Mux7~9_combout\ & (\ALU|ALU_ResultSig~32_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000000000000000000000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux7~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~32_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~31_combout\,
	dataf => \REG|ALT_INV_Mux7~4_combout\,
	combout => \ALU|ALU_ResultSig~33_combout\);

-- Location: LABCELL_X70_Y15_N15
\ALU|ALU_ResultSig~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~22_combout\ = ( \ALU|ALU_ResultSig~21_combout\ & ( \REG|Mux12~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux12~4_combout\) ) ) ) # ( \ALU|ALU_ResultSig~21_combout\ & ( !\REG|Mux12~9_combout\ & ( 
-- (\REG|Mux12~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux12~4_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \ALU|ALT_INV_ALU_ResultSig~21_combout\,
	dataf => \REG|ALT_INV_Mux12~9_combout\,
	combout => \ALU|ALU_ResultSig~22_combout\);

-- Location: LABCELL_X61_Y14_N12
\ALU|ALU_ResultSig~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~26_combout\ = ( \REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & ( \ALU|ALU_ResultSig~25_combout\ ) ) ) # ( !\REG|Mux10~9_combout\ & ( \REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~25_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REG|Mux10~9_combout\ & ( !\REG|Mux10~4_combout\ & ( (\ALU|ALU_ResultSig~25_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000101000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~25_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux10~9_combout\,
	dataf => \REG|ALT_INV_Mux10~4_combout\,
	combout => \ALU|ALU_ResultSig~26_combout\);

-- Location: LABCELL_X61_Y15_N21
\ALU|ALU_ResultSig~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~24_combout\ = ( \REG|Mux11~9_combout\ & ( (\ALU|ALU_ResultSig~23_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux11~4_combout\))) ) ) # ( !\REG|Mux11~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux11~4_combout\ & \ALU|ALU_ResultSig~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux11~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~23_combout\,
	dataf => \REG|ALT_INV_Mux11~9_combout\,
	combout => \ALU|ALU_ResultSig~24_combout\);

-- Location: LABCELL_X71_Y19_N6
\ALU|ALU_ResultSig~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~34_combout\ = ( !\ALU|ALU_ResultSig~26_combout\ & ( !\ALU|ALU_ResultSig~24_combout\ & ( (!\ALU|ALU_ResultSig~30_combout\ & (!\ALU|ALU_ResultSig~28_combout\ & (!\ALU|ALU_ResultSig~33_combout\ & !\ALU|ALU_ResultSig~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~30_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~28_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~33_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~22_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~26_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~24_combout\,
	combout => \ALU|ALU_ResultSig~34_combout\);

-- Location: LABCELL_X63_Y15_N51
\ALU|ALU_ResultSig~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~38_combout\ = ( \REG|Mux6~10_combout\ & ( \REG|Mux5~10_combout\ & ( ((!\ALU|ALU_ResultSig~37_combout\ & \ALU|ALU_ResultSig~36_combout\)) # (\ALU|ALU_ResultSig~35_combout\) ) ) ) # ( !\REG|Mux6~10_combout\ & ( \REG|Mux5~10_combout\ & ( 
-- (!\ALU|ALU_ResultSig~37_combout\ & \ALU|ALU_ResultSig~36_combout\) ) ) ) # ( \REG|Mux6~10_combout\ & ( !\REG|Mux5~10_combout\ & ( \ALU|ALU_ResultSig~35_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000110011000000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ALU_ResultSig~37_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~35_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~36_combout\,
	datae => \REG|ALT_INV_Mux6~10_combout\,
	dataf => \REG|ALT_INV_Mux5~10_combout\,
	combout => \ALU|ALU_ResultSig~38_combout\);

-- Location: LABCELL_X70_Y12_N33
\ALU|ALU_ResultSig~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~16_combout\ = (\ROM_COMP|altsyncram_component|auto_generated|q_a\(7) & (\ALU|Equal73~2_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ALU|Equal68~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALU|ALT_INV_Equal73~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALU|ALT_INV_Equal68~1_combout\,
	combout => \ALU|ALU_ResultSig~16_combout\);

-- Location: LABCELL_X67_Y12_N9
\ALU|ALU_ResultSig~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~18_combout\ = ( \ALU|ALU_ResultSig~17_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux2~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux2~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux2~4_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REG|ALT_INV_Mux2~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~17_combout\,
	combout => \ALU|ALU_ResultSig~18_combout\);

-- Location: LABCELL_X67_Y12_N36
\ALU|ALU_ResultSig~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~11_combout\ = ( \REG|Mux4~4_combout\ & ( \ALU|ALU_ResultSig~10_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux4~9_combout\) ) ) ) # ( !\REG|Mux4~4_combout\ & ( \ALU|ALU_ResultSig~10_combout\ & ( 
-- (\REG|Mux4~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux4~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REG|ALT_INV_Mux4~4_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~10_combout\,
	combout => \ALU|ALU_ResultSig~11_combout\);

-- Location: MLABCELL_X65_Y12_N54
\ALU|ALU_ResultSig~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~14_combout\ = ( !\ALU|Equal68~0_combout\ & ( \ALU|Equal73~2_combout\ & ( (\ALU|Equal68~1_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(6) & \ROM_COMP|altsyncram_component|auto_generated|q_a\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal68~1_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALU|ALT_INV_Equal68~0_combout\,
	dataf => \ALU|ALT_INV_Equal73~2_combout\,
	combout => \ALU|ALU_ResultSig~14_combout\);

-- Location: LABCELL_X66_Y12_N0
\ALU|ALU_ResultSig~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~15_combout\ = ( \ALU|ALU_ResultSig~14_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux0~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & ((\REG|Mux0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux0~9_combout\,
	datac => \REG|ALT_INV_Mux0~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \ALU|ALT_INV_ALU_ResultSig~14_combout\,
	combout => \ALU|ALU_ResultSig~15_combout\);

-- Location: LABCELL_X67_Y12_N3
\ALU|ALU_ResultSig~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~13_combout\ = ( \REG|Mux3~4_combout\ & ( (!\ALU|ALU_ResultSig~10_combout\ & (\ALU|ALU_ResultSig~12_combout\ & ((\REG|Mux3~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25))))) ) ) # ( !\REG|Mux3~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux3~9_combout\ & (!\ALU|ALU_ResultSig~10_combout\ & \ALU|ALU_ResultSig~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REG|ALT_INV_Mux3~9_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~10_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~12_combout\,
	dataf => \REG|ALT_INV_Mux3~4_combout\,
	combout => \ALU|ALU_ResultSig~13_combout\);

-- Location: LABCELL_X67_Y12_N30
\ALU|ALU_ResultSig~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~19_combout\ = ( !\ALU|ALU_ResultSig~13_combout\ & ( \REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~16_combout\ & (!\ALU|ALU_ResultSig~18_combout\ & (!\ALU|ALU_ResultSig~11_combout\ & !\ALU|ALU_ResultSig~15_combout\))) ) ) ) # ( 
-- !\ALU|ALU_ResultSig~13_combout\ & ( !\REG|Mux1~10_combout\ & ( (!\ALU|ALU_ResultSig~18_combout\ & (!\ALU|ALU_ResultSig~11_combout\ & !\ALU|ALU_ResultSig~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~16_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~18_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~11_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~15_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~13_combout\,
	dataf => \REG|ALT_INV_Mux1~10_combout\,
	combout => \ALU|ALU_ResultSig~19_combout\);

-- Location: LABCELL_X71_Y19_N36
\ALU|ALU_ResultSig~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~39_combout\ = ( \ALU|ALU_ResultSig~38_combout\ & ( \ALU|ALU_ResultSig~19_combout\ & ( !\ALU|ALU_ResultSig~20_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~38_combout\ & ( \ALU|ALU_ResultSig~19_combout\ & ( (!\ALU|ALU_ResultSig~20_combout\ & 
-- ((!\ALU|ALU_ResultSig~34_combout\) # ((!\ALU|ALU_ResultSig~0_combout\ & \ALU|ALU_ResultSig~9_combout\)))) ) ) ) # ( \ALU|ALU_ResultSig~38_combout\ & ( !\ALU|ALU_ResultSig~19_combout\ & ( !\ALU|ALU_ResultSig~20_combout\ ) ) ) # ( 
-- !\ALU|ALU_ResultSig~38_combout\ & ( !\ALU|ALU_ResultSig~19_combout\ & ( (!\ALU|ALU_ResultSig~20_combout\ & ((!\ALU|ALU_ResultSig~0_combout\) # (!\ALU|ALU_ResultSig~34_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101010101010101010000010001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~20_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~0_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~34_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~38_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~19_combout\,
	combout => \ALU|ALU_ResultSig~39_combout\);

-- Location: LABCELL_X67_Y19_N48
\ALU|ALU_ResultSig~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~55_combout\ = ( \REG|Mux23~4_combout\ & ( (\ALU|ALU_ResultSig~54_combout\ & ((\REG|Mux23~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)))) ) ) # ( !\REG|Mux23~4_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux23~9_combout\ & \ALU|ALU_ResultSig~54_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux23~9_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~54_combout\,
	dataf => \REG|ALT_INV_Mux23~4_combout\,
	combout => \ALU|ALU_ResultSig~55_combout\);

-- Location: LABCELL_X71_Y19_N15
\ALU|ALU_ResultSig~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~59_combout\ = ( \REG|Mux21~9_combout\ & ( (\ALU|ALU_ResultSig~58_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux21~4_combout\))) ) ) # ( !\REG|Mux21~9_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & (\REG|Mux21~4_combout\ & \ALU|ALU_ResultSig~58_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux21~4_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~58_combout\,
	dataf => \REG|ALT_INV_Mux21~9_combout\,
	combout => \ALU|ALU_ResultSig~59_combout\);

-- Location: LABCELL_X70_Y18_N18
\ALU|ALU_ResultSig~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~57_combout\ = ( \REG|Mux22~9_combout\ & ( \ALU|ALU_ResultSig~56_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux22~4_combout\) ) ) ) # ( !\REG|Mux22~9_combout\ & ( \ALU|ALU_ResultSig~56_combout\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(25) & \REG|Mux22~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REG|ALT_INV_Mux22~4_combout\,
	datae => \REG|ALT_INV_Mux22~9_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~56_combout\,
	combout => \ALU|ALU_ResultSig~57_combout\);

-- Location: LABCELL_X67_Y19_N18
\ALU|ALU_ResultSig~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~64_combout\ = ( \REG|Mux26~10_combout\ & ( \REG|Mux25~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & (!\ALU|ALU_ResultSig~62_combout\ & ((!\ALU|ALU_ResultSig~63_combout\) # (!\REG|Mux24~10_combout\)))) ) ) ) # ( 
-- !\REG|Mux26~10_combout\ & ( \REG|Mux25~10_combout\ & ( (!\ALU|ALU_ResultSig~63_combout\ & (((!\ALU|ALU_ResultSig~62_combout\) # (\ALU|ALU_ResultSig~61_combout\)))) # (\ALU|ALU_ResultSig~63_combout\ & (!\REG|Mux24~10_combout\ & 
-- ((!\ALU|ALU_ResultSig~62_combout\) # (\ALU|ALU_ResultSig~61_combout\)))) ) ) ) # ( \REG|Mux26~10_combout\ & ( !\REG|Mux25~10_combout\ & ( (!\ALU|ALU_ResultSig~61_combout\ & ((!\ALU|ALU_ResultSig~63_combout\) # (!\REG|Mux24~10_combout\))) ) ) ) # ( 
-- !\REG|Mux26~10_combout\ & ( !\REG|Mux25~10_combout\ & ( (!\ALU|ALU_ResultSig~63_combout\) # (!\REG|Mux24~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111000001110000011101110000011101110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~63_combout\,
	datab => \REG|ALT_INV_Mux24~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~61_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~62_combout\,
	datae => \REG|ALT_INV_Mux26~10_combout\,
	dataf => \REG|ALT_INV_Mux25~10_combout\,
	combout => \ALU|ALU_ResultSig~64_combout\);

-- Location: LABCELL_X71_Y19_N18
\ALU|ALU_ResultSig~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~65_combout\ = ( !\ALU|ALU_ResultSig~57_combout\ & ( \ALU|ALU_ResultSig~64_combout\ & ( (!\ALU|ALU_ResultSig~55_combout\ & (!\ALU|ALU_ResultSig~59_combout\ & ((!\REG|Mux20~10_combout\) # (!\ALU|ALU_ResultSig~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~55_combout\,
	datab => \REG|ALT_INV_Mux20~10_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~60_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~59_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~57_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~64_combout\,
	combout => \ALU|ALU_ResultSig~65_combout\);

-- Location: LABCELL_X71_Y19_N45
\ALU|ALU_ResultSig~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_ResultSig~76_combout\ = ( \ALU|ALU_ResultSig~39_combout\ & ( \ALU|ALU_ResultSig~65_combout\ & ( (\ALU|ALU_ResultSig~75_combout\ & ((\ALU|ALU_ResultSig~53_combout\) # (\ALU|ALU_ResultSig~40_combout\))) ) ) ) # ( !\ALU|ALU_ResultSig~39_combout\ & ( 
-- \ALU|ALU_ResultSig~65_combout\ & ( (\ALU|ALU_ResultSig~75_combout\ & (((\ALU|ALU_ResultSig~52_combout\) # (\ALU|ALU_ResultSig~53_combout\)) # (\ALU|ALU_ResultSig~40_combout\))) ) ) ) # ( \ALU|ALU_ResultSig~39_combout\ & ( !\ALU|ALU_ResultSig~65_combout\ & 
-- ( (\ALU|ALU_ResultSig~53_combout\ & \ALU|ALU_ResultSig~75_combout\) ) ) ) # ( !\ALU|ALU_ResultSig~39_combout\ & ( !\ALU|ALU_ResultSig~65_combout\ & ( (\ALU|ALU_ResultSig~53_combout\ & \ALU|ALU_ResultSig~75_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000011111110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_ResultSig~40_combout\,
	datab => \ALU|ALT_INV_ALU_ResultSig~53_combout\,
	datac => \ALU|ALT_INV_ALU_ResultSig~52_combout\,
	datad => \ALU|ALT_INV_ALU_ResultSig~75_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~39_combout\,
	dataf => \ALU|ALT_INV_ALU_ResultSig~65_combout\,
	combout => \ALU|ALU_ResultSig~76_combout\);

-- Location: LABCELL_X71_Y19_N51
\ALU|ALU_Result[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ALU_Result[0]~8_combout\ = ( \ALU|ALU_ResultSig~76_combout\ & ( \ALU|Add0~1_sumout\ & ( (!\ALU|ALU_Result[0]~7_combout\) # ((\ALU|ALU_Result[31]~0_combout\ & \ALU|ALU_Result[0]~3_combout\)) ) ) ) # ( !\ALU|ALU_ResultSig~76_combout\ & ( 
-- \ALU|Add0~1_sumout\ & ( (!\ALU|ALU_Result[0]~7_combout\) # (((\ALU|ALU_Result[31]~0_combout\ & \ALU|ALU_Result[0]~3_combout\)) # (\ALU|ALU_Result[3]~2_combout\)) ) ) ) # ( \ALU|ALU_ResultSig~76_combout\ & ( !\ALU|Add0~1_sumout\ & ( 
-- !\ALU|ALU_Result[0]~7_combout\ ) ) ) # ( !\ALU|ALU_ResultSig~76_combout\ & ( !\ALU|Add0~1_sumout\ & ( (!\ALU|ALU_Result[0]~7_combout\) # (\ALU|ALU_Result[3]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101010101010101011111111111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ALU_Result[0]~7_combout\,
	datab => \ALU|ALT_INV_ALU_Result[31]~0_combout\,
	datac => \ALU|ALT_INV_ALU_Result[0]~3_combout\,
	datad => \ALU|ALT_INV_ALU_Result[3]~2_combout\,
	datae => \ALU|ALT_INV_ALU_ResultSig~76_combout\,
	dataf => \ALU|ALT_INV_Add0~1_sumout\,
	combout => \ALU|ALU_Result[0]~8_combout\);

-- Location: FF_X72_Y15_N5
\REG|registers[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[17][0]~q\);

-- Location: FF_X71_Y16_N8
\REG|registers[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[29][0]~q\);

-- Location: FF_X71_Y16_N32
\REG|registers[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[25][0]~q\);

-- Location: FF_X72_Y15_N53
\REG|registers[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[21][0]~q\);

-- Location: LABCELL_X71_Y16_N51
\REG|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~1_combout\ = ( \REG|registers[21][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ((\REG|registers[25][0]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[29][0]~q\)) ) ) ) # ( !\REG|registers[21][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REG|registers[25][0]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & (\REG|registers[29][0]~q\)) ) ) ) # ( \REG|registers[21][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) # (\REG|registers[17][0]~q\) ) ) ) # ( !\REG|registers[21][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( (\REG|registers[17][0]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][0]~q\,
	datab => \REG|ALT_INV_registers[29][0]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REG|ALT_INV_registers[25][0]~q\,
	datae => \REG|ALT_INV_registers[21][0]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux31~1_combout\);

-- Location: FF_X71_Y16_N13
\REG|registers[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[27][0]~q\);

-- Location: MLABCELL_X72_Y16_N12
\REG|registers[23][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[23][0]~feeder_combout\ = ( \ALU|ALU_Result[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[0]~8_combout\,
	combout => \REG|registers[23][0]~feeder_combout\);

-- Location: FF_X72_Y16_N14
\REG|registers[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[23][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[23][0]~q\);

-- Location: FF_X72_Y16_N8
\REG|registers[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[31][0]~q\);

-- Location: FF_X72_Y16_N23
\REG|registers[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[19][0]~q\);

-- Location: MLABCELL_X72_Y16_N9
\REG|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[31][0]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[23][0]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[27][0]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[27][0]~q\,
	datab => \REG|ALT_INV_registers[23][0]~q\,
	datac => \REG|ALT_INV_registers[31][0]~q\,
	datad => \REG|ALT_INV_registers[19][0]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux31~3_combout\);

-- Location: FF_X74_Y16_N44
\REG|registers[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[26][0]~q\);

-- Location: FF_X74_Y16_N8
\REG|registers[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[30][0]~q\);

-- Location: LABCELL_X71_Y19_N24
\REG|registers[22][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[22][0]~feeder_combout\ = ( \ALU|ALU_Result[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[0]~8_combout\,
	combout => \REG|registers[22][0]~feeder_combout\);

-- Location: FF_X71_Y19_N26
\REG|registers[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[22][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[22][0]~q\);

-- Location: LABCELL_X71_Y19_N0
\REG|registers[18][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[18][0]~feeder_combout\ = ( \ALU|ALU_Result[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[0]~8_combout\,
	combout => \REG|registers[18][0]~feeder_combout\);

-- Location: FF_X71_Y19_N2
\REG|registers[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[18][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[18][0]~q\);

-- Location: LABCELL_X74_Y16_N51
\REG|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[30][0]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[22][0]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[26][0]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \REG|registers[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[26][0]~q\,
	datab => \REG|ALT_INV_registers[30][0]~q\,
	datac => \REG|ALT_INV_registers[22][0]~q\,
	datad => \REG|ALT_INV_registers[18][0]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REG|Mux31~2_combout\);

-- Location: FF_X72_Y20_N4
\REG|registers[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[24][0]~q\);

-- Location: FF_X72_Y18_N41
\REG|registers[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[20][0]~q\);

-- Location: FF_X72_Y18_N14
\REG|registers[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \ALU|ALU_Result[0]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[28][0]~q\);

-- Location: MLABCELL_X72_Y18_N45
\REG|registers[16][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|registers[16][0]~feeder_combout\ = ( \ALU|ALU_Result[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALU|ALT_INV_ALU_Result[0]~8_combout\,
	combout => \REG|registers[16][0]~feeder_combout\);

-- Location: FF_X72_Y18_N47
\REG|registers[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REG|registers[16][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG|registers[16][0]~q\);

-- Location: MLABCELL_X72_Y18_N9
\REG|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~0_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[28][0]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[24][0]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[20][0]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(23) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(24) & ( \REG|registers[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][0]~q\,
	datab => \REG|ALT_INV_registers[20][0]~q\,
	datac => \REG|ALT_INV_registers[28][0]~q\,
	datad => \REG|ALT_INV_registers[16][0]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REG|Mux31~0_combout\);

-- Location: LABCELL_X71_Y16_N3
\REG|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~4_combout\ = ( \REG|Mux31~2_combout\ & ( \REG|Mux31~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux31~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux31~3_combout\)))) ) ) ) # ( !\REG|Mux31~2_combout\ & ( \REG|Mux31~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21))) # (\REG|Mux31~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & \REG|Mux31~3_combout\)))) ) ) ) # ( 
-- \REG|Mux31~2_combout\ & ( !\REG|Mux31~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux31~1_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(21)) # (\REG|Mux31~3_combout\)))) ) ) ) # ( !\REG|Mux31~2_combout\ & ( !\REG|Mux31~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & (\REG|Mux31~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(22) & ((\REG|Mux31~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux31~1_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REG|ALT_INV_Mux31~3_combout\,
	datae => \REG|ALT_INV_Mux31~2_combout\,
	dataf => \REG|ALT_INV_Mux31~0_combout\,
	combout => \REG|Mux31~4_combout\);

-- Location: LABCELL_X70_Y16_N51
\REG|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux31~10_combout\ = ( \REG|Mux31~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) # (\REG|Mux31~4_combout\) ) ) # ( !\REG|Mux31~9_combout\ & ( (\REG|Mux31~4_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(25)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux31~4_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REG|ALT_INV_Mux31~9_combout\,
	combout => \REG|Mux31~10_combout\);

-- Location: LABCELL_X73_Y18_N0
\REG|Mux63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~7_combout\ = ( \REG|registers[14][0]~q\ & ( \REG|registers[13][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[12][0]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[15][0]~q\))) ) ) ) # ( !\REG|registers[14][0]~q\ & ( \REG|registers[13][0]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[12][0]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[15][0]~q\))) ) ) ) # ( \REG|registers[14][0]~q\ & ( !\REG|registers[13][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[12][0]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[15][0]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REG|registers[14][0]~q\ & ( 
-- !\REG|registers[13][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[12][0]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[15][0]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[15][0]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[12][0]~q\,
	datae => \REG|ALT_INV_registers[14][0]~q\,
	dataf => \REG|ALT_INV_registers[13][0]~q\,
	combout => \REG|Mux63~7_combout\);

-- Location: LABCELL_X70_Y16_N54
\REG|Mux63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~6_combout\ = ( \REG|registers[1][0]~q\ & ( \REG|registers[0][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[2][0]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][0]~q\))) ) ) ) # ( !\REG|registers[1][0]~q\ & ( \REG|registers[0][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[2][0]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][0]~q\))) ) ) ) # ( 
-- \REG|registers[1][0]~q\ & ( !\REG|registers[0][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[2][0]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[3][0]~q\)))) ) ) ) # ( !\REG|registers[1][0]~q\ & ( !\REG|registers[0][0]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[2][0]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[3][0]~q\,
	datad => \REG|ALT_INV_registers[2][0]~q\,
	datae => \REG|ALT_INV_registers[1][0]~q\,
	dataf => \REG|ALT_INV_registers[0][0]~q\,
	combout => \REG|Mux63~6_combout\);

-- Location: MLABCELL_X72_Y19_N36
\REG|Mux63~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~8_combout\ = ( \REG|registers[6][0]~q\ & ( \REG|registers[4][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][0]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][0]~q\))) ) ) ) # ( !\REG|registers[6][0]~q\ & ( \REG|registers[4][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][0]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][0]~q\)))) ) ) ) # ( \REG|registers[6][0]~q\ & ( !\REG|registers[4][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][0]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][0]~q\)))) ) ) ) # ( !\REG|registers[6][0]~q\ & ( !\REG|registers[4][0]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][0]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][0]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[5][0]~q\,
	datae => \REG|ALT_INV_registers[6][0]~q\,
	dataf => \REG|ALT_INV_registers[4][0]~q\,
	combout => \REG|Mux63~8_combout\);

-- Location: LABCELL_X68_Y19_N42
\REG|Mux63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~5_combout\ = ( \REG|registers[10][0]~q\ & ( \REG|registers[8][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][0]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][0]~q\)))) ) ) ) # ( !\REG|registers[10][0]~q\ & ( \REG|registers[8][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][0]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][0]~q\))))) ) ) ) # ( \REG|registers[10][0]~q\ & ( !\REG|registers[8][0]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][0]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][0]~q\))))) ) ) ) # ( !\REG|registers[10][0]~q\ & ( !\REG|registers[8][0]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][0]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][0]~q\,
	datab => \REG|ALT_INV_registers[11][0]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[10][0]~q\,
	dataf => \REG|ALT_INV_registers[8][0]~q\,
	combout => \REG|Mux63~5_combout\);

-- Location: LABCELL_X68_Y19_N12
\REG|Mux63~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~9_combout\ = ( \REG|Mux63~8_combout\ & ( \REG|Mux63~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux63~6_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|Mux63~7_combout\))) ) ) ) # ( !\REG|Mux63~8_combout\ & ( \REG|Mux63~5_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|Mux63~6_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|Mux63~7_combout\))) ) ) ) # ( \REG|Mux63~8_combout\ & ( !\REG|Mux63~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux63~6_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux63~7_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|Mux63~8_combout\ & ( !\REG|Mux63~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|Mux63~6_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux63~7_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_Mux63~7_combout\,
	datac => \REG|ALT_INV_Mux63~6_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_Mux63~8_combout\,
	dataf => \REG|ALT_INV_Mux63~5_combout\,
	combout => \REG|Mux63~9_combout\);

-- Location: LABCELL_X71_Y16_N30
\REG|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~1_combout\ = ( \REG|registers[25][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][0]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][0]~q\))) ) ) ) # ( !\REG|registers[25][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[21][0]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][0]~q\))) ) ) ) # ( \REG|registers[25][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[17][0]~q\) ) ) ) # ( !\REG|registers[25][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[17][0]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][0]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[21][0]~q\,
	datad => \REG|ALT_INV_registers[29][0]~q\,
	datae => \REG|ALT_INV_registers[25][0]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux63~1_combout\);

-- Location: LABCELL_X74_Y16_N42
\REG|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~2_combout\ = ( \REG|registers[26][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[30][0]~q\) ) ) ) # ( !\REG|registers[26][0]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[30][0]~q\) ) ) ) # ( \REG|registers[26][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][0]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[22][0]~q\))) ) ) ) # ( !\REG|registers[26][0]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][0]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[22][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[18][0]~q\,
	datac => \REG|ALT_INV_registers[22][0]~q\,
	datad => \REG|ALT_INV_registers[30][0]~q\,
	datae => \REG|ALT_INV_registers[26][0]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux63~2_combout\);

-- Location: MLABCELL_X72_Y20_N3
\REG|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~0_combout\ = ( \REG|registers[24][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[28][0]~q\) ) ) ) # ( !\REG|registers[24][0]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[28][0]~q\) ) ) ) # ( \REG|registers[24][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][0]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][0]~q\)) ) ) ) # ( !\REG|registers[24][0]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][0]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[20][0]~q\,
	datac => \REG|ALT_INV_registers[28][0]~q\,
	datad => \REG|ALT_INV_registers[16][0]~q\,
	datae => \REG|ALT_INV_registers[24][0]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux63~0_combout\);

-- Location: LABCELL_X71_Y16_N12
\REG|Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~3_combout\ = ( \REG|registers[27][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[23][0]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[31][0]~q\))) ) ) ) # ( !\REG|registers[27][0]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[23][0]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[31][0]~q\))) ) ) ) # ( \REG|registers[27][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[19][0]~q\) ) ) ) # ( !\REG|registers[27][0]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[19][0]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][0]~q\,
	datab => \REG|ALT_INV_registers[23][0]~q\,
	datac => \REG|ALT_INV_registers[31][0]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[27][0]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux63~3_combout\);

-- Location: LABCELL_X68_Y19_N27
\REG|Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux63~3_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux63~2_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux63~1_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux63~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux63~1_combout\,
	datab => \REG|ALT_INV_Mux63~2_combout\,
	datac => \REG|ALT_INV_Mux63~0_combout\,
	datad => \REG|ALT_INV_Mux63~3_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux63~4_combout\);

-- Location: LABCELL_X68_Y19_N39
\REG|Mux63~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux63~10_combout\ = ( \REG|Mux63~4_combout\ & ( (\REG|Mux63~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REG|Mux63~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux63~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux63~9_combout\,
	dataf => \REG|ALT_INV_Mux63~4_combout\,
	combout => \REG|Mux63~10_combout\);

-- Location: LABCELL_X71_Y18_N30
\REG|Mux62~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~7_combout\ = ( \REG|registers[14][1]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][1]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][1]~q\))) ) ) ) # ( !\REG|registers[14][1]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[13][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][1]~q\))) ) ) ) # ( \REG|registers[14][1]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[12][1]~q\) ) ) ) # ( !\REG|registers[14][1]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[12][1]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][1]~q\,
	datab => \REG|ALT_INV_registers[15][1]~q\,
	datac => \REG|ALT_INV_registers[12][1]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[14][1]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux62~7_combout\);

-- Location: LABCELL_X68_Y20_N30
\REG|Mux62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~5_combout\ = ( \REG|registers[10][1]~q\ & ( \REG|registers[8][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][1]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][1]~q\))) ) ) ) # ( !\REG|registers[10][1]~q\ & ( \REG|registers[8][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][1]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][1]~q\)))) ) ) ) # ( \REG|registers[10][1]~q\ & ( !\REG|registers[8][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][1]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][1]~q\)))) ) ) ) # ( !\REG|registers[10][1]~q\ & ( !\REG|registers[8][1]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][1]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[11][1]~q\,
	datad => \REG|ALT_INV_registers[9][1]~q\,
	datae => \REG|ALT_INV_registers[10][1]~q\,
	dataf => \REG|ALT_INV_registers[8][1]~q\,
	combout => \REG|Mux62~5_combout\);

-- Location: LABCELL_X71_Y20_N36
\REG|Mux62~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~8_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|registers[7][1]~q\ & ( (\REG|registers[6][1]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|registers[7][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[5][1]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|registers[7][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[6][1]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|registers[7][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[5][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[6][1]~q\,
	datac => \REG|ALT_INV_registers[4][1]~q\,
	datad => \REG|ALT_INV_registers[5][1]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REG|ALT_INV_registers[7][1]~q\,
	combout => \REG|Mux62~8_combout\);

-- Location: LABCELL_X70_Y20_N45
\REG|Mux62~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~6_combout\ = ( \REG|registers[1][1]~q\ & ( \REG|registers[3][1]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[2][1]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|registers[1][1]~q\ & ( \REG|registers[3][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[2][1]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REG|registers[1][1]~q\ & ( !\REG|registers[3][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[0][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[2][1]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- !\REG|registers[1][1]~q\ & ( !\REG|registers[3][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][1]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[2][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][1]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[2][1]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[1][1]~q\,
	dataf => \REG|ALT_INV_registers[3][1]~q\,
	combout => \REG|Mux62~6_combout\);

-- Location: LABCELL_X71_Y20_N51
\REG|Mux62~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~9_combout\ = ( \REG|Mux62~8_combout\ & ( \REG|Mux62~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux62~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux62~7_combout\))) ) ) ) # ( !\REG|Mux62~8_combout\ & ( \REG|Mux62~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux62~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux62~7_combout\)))) ) ) ) # ( \REG|Mux62~8_combout\ & ( !\REG|Mux62~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux62~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux62~7_combout\)))) ) ) ) # ( !\REG|Mux62~8_combout\ & ( !\REG|Mux62~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux62~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux62~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_Mux62~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_Mux62~5_combout\,
	datae => \REG|ALT_INV_Mux62~8_combout\,
	dataf => \REG|ALT_INV_Mux62~6_combout\,
	combout => \REG|Mux62~9_combout\);

-- Location: LABCELL_X74_Y19_N54
\REG|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~2_combout\ = ( \REG|registers[26][1]~q\ & ( \REG|registers[18][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][1]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][1]~q\)))) ) ) ) # ( !\REG|registers[26][1]~q\ & ( \REG|registers[18][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[22][1]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[30][1]~q\)))) ) ) ) # ( 
-- \REG|registers[26][1]~q\ & ( !\REG|registers[18][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][1]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[30][1]~q\)))) ) ) ) # ( !\REG|registers[26][1]~q\ & ( !\REG|registers[18][1]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][1]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][1]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[30][1]~q\,
	datae => \REG|ALT_INV_registers[26][1]~q\,
	dataf => \REG|ALT_INV_registers[18][1]~q\,
	combout => \REG|Mux62~2_combout\);

-- Location: LABCELL_X68_Y8_N39
\REG|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~0_combout\ = ( \REG|registers[16][1]~q\ & ( \REG|registers[28][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[20][1]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[24][1]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REG|registers[16][1]~q\ & ( \REG|registers[28][1]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][1]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[24][1]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[16][1]~q\ & ( !\REG|registers[28][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # 
-- (\REG|registers[20][1]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[24][1]~q\)))) ) ) ) # ( !\REG|registers[16][1]~q\ & ( !\REG|registers[28][1]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][1]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[24][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[20][1]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[24][1]~q\,
	datae => \REG|ALT_INV_registers[16][1]~q\,
	dataf => \REG|ALT_INV_registers[28][1]~q\,
	combout => \REG|Mux62~0_combout\);

-- Location: LABCELL_X73_Y19_N6
\REG|Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~3_combout\ = ( \REG|registers[27][1]~q\ & ( \REG|registers[19][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][1]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][1]~q\))) ) ) ) # ( !\REG|registers[27][1]~q\ & ( \REG|registers[19][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[23][1]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][1]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- \REG|registers[27][1]~q\ & ( !\REG|registers[19][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[23][1]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[31][1]~q\))) ) ) ) # ( !\REG|registers[27][1]~q\ & ( !\REG|registers[19][1]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][1]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][1]~q\,
	datab => \REG|ALT_INV_registers[23][1]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[27][1]~q\,
	dataf => \REG|ALT_INV_registers[19][1]~q\,
	combout => \REG|Mux62~3_combout\);

-- Location: LABCELL_X73_Y19_N48
\REG|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~1_combout\ = ( \REG|registers[25][1]~q\ & ( \REG|registers[17][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][1]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][1]~q\))) ) ) ) # ( !\REG|registers[25][1]~q\ & ( \REG|registers[17][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[21][1]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][1]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- \REG|registers[25][1]~q\ & ( !\REG|registers[17][1]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[21][1]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[29][1]~q\))) ) ) ) # ( !\REG|registers[25][1]~q\ & ( !\REG|registers[17][1]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][1]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[29][1]~q\,
	datac => \REG|ALT_INV_registers[21][1]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[25][1]~q\,
	dataf => \REG|ALT_INV_registers[17][1]~q\,
	combout => \REG|Mux62~1_combout\);

-- Location: LABCELL_X73_Y19_N36
\REG|Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux62~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux62~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|Mux62~3_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux62~1_combout\ & ( (\REG|Mux62~0_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|Mux62~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux62~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|Mux62~3_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|Mux62~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|Mux62~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_Mux62~2_combout\,
	datac => \REG|ALT_INV_Mux62~0_combout\,
	datad => \REG|ALT_INV_Mux62~3_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REG|ALT_INV_Mux62~1_combout\,
	combout => \REG|Mux62~4_combout\);

-- Location: MLABCELL_X72_Y20_N42
\REG|Mux62~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux62~10_combout\ = ( \REG|Mux62~4_combout\ & ( (\REG|Mux62~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REG|Mux62~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux62~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux62~9_combout\,
	datae => \REG|ALT_INV_Mux62~4_combout\,
	combout => \REG|Mux62~10_combout\);

-- Location: LABCELL_X62_Y20_N0
\REG|Mux61~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~8_combout\ = ( \REG|registers[6][2]~q\ & ( \REG|registers[4][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][2]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][2]~q\))) ) ) ) # ( !\REG|registers[6][2]~q\ & ( \REG|registers[4][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[5][2]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][2]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- \REG|registers[6][2]~q\ & ( !\REG|registers[4][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[5][2]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[7][2]~q\))) ) ) ) # ( !\REG|registers[6][2]~q\ & ( !\REG|registers[4][2]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][2]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][2]~q\,
	datab => \REG|ALT_INV_registers[5][2]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[6][2]~q\,
	dataf => \REG|ALT_INV_registers[4][2]~q\,
	combout => \REG|Mux61~8_combout\);

-- Location: LABCELL_X62_Y20_N36
\REG|Mux61~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~7_combout\ = ( \REG|registers[14][2]~q\ & ( \REG|registers[12][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][2]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][2]~q\)))) ) ) ) # ( !\REG|registers[14][2]~q\ & ( \REG|registers[12][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((\REG|registers[13][2]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[15][2]~q\)))) ) ) ) # ( 
-- \REG|registers[14][2]~q\ & ( !\REG|registers[12][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][2]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((\REG|registers[15][2]~q\)))) ) ) ) # ( !\REG|registers[14][2]~q\ & ( !\REG|registers[12][2]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[13][2]~q\,
	datad => \REG|ALT_INV_registers[15][2]~q\,
	datae => \REG|ALT_INV_registers[14][2]~q\,
	dataf => \REG|ALT_INV_registers[12][2]~q\,
	combout => \REG|Mux61~7_combout\);

-- Location: LABCELL_X63_Y19_N54
\REG|Mux61~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~6_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[3][2]~q\ & ( (\REG|registers[1][2]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[3][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][2]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[2][2]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[3][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[1][2]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[3][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][2]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[2][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[2][2]~q\,
	datac => \REG|ALT_INV_registers[0][2]~q\,
	datad => \REG|ALT_INV_registers[1][2]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REG|ALT_INV_registers[3][2]~q\,
	combout => \REG|Mux61~6_combout\);

-- Location: LABCELL_X62_Y20_N6
\REG|Mux61~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~5_combout\ = ( \REG|registers[10][2]~q\ & ( \REG|registers[11][2]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[9][2]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[10][2]~q\ & ( \REG|registers[11][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][2]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[10][2]~q\ & ( !\REG|registers[11][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[8][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][2]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\REG|registers[10][2]~q\ & ( !\REG|registers[11][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][2]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][2]~q\,
	datab => \REG|ALT_INV_registers[9][2]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[10][2]~q\,
	dataf => \REG|ALT_INV_registers[11][2]~q\,
	combout => \REG|Mux61~5_combout\);

-- Location: LABCELL_X62_Y20_N30
\REG|Mux61~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux61~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux61~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|Mux61~7_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux61~5_combout\ & ( (\REG|Mux61~6_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|Mux61~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux61~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|Mux61~7_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|Mux61~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|Mux61~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux61~8_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_Mux61~7_combout\,
	datad => \REG|ALT_INV_Mux61~6_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REG|ALT_INV_Mux61~5_combout\,
	combout => \REG|Mux61~9_combout\);

-- Location: LABCELL_X63_Y20_N42
\REG|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~1_combout\ = ( \REG|registers[25][2]~q\ & ( \REG|registers[29][2]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[21][2]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[25][2]~q\ & ( \REG|registers[29][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][2]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[21][2]~q\)))) ) ) ) # ( \REG|registers[25][2]~q\ & ( 
-- !\REG|registers[29][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[17][2]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\REG|registers[21][2]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REG|registers[25][2]~q\ & ( !\REG|registers[29][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][2]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[21][2]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[25][2]~q\,
	dataf => \REG|ALT_INV_registers[29][2]~q\,
	combout => \REG|Mux61~1_combout\);

-- Location: LABCELL_X62_Y18_N18
\REG|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~0_combout\ = ( \REG|registers[24][2]~q\ & ( \REG|registers[16][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][2]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][2]~q\)))) ) ) ) # ( !\REG|registers[24][2]~q\ & ( \REG|registers[16][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][2]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][2]~q\))))) ) ) ) # ( \REG|registers[24][2]~q\ & ( !\REG|registers[16][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][2]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][2]~q\))))) ) ) ) # ( !\REG|registers[24][2]~q\ & ( !\REG|registers[16][2]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][2]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[28][2]~q\,
	datae => \REG|ALT_INV_registers[24][2]~q\,
	dataf => \REG|ALT_INV_registers[16][2]~q\,
	combout => \REG|Mux61~0_combout\);

-- Location: LABCELL_X63_Y19_N18
\REG|Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~3_combout\ = ( \REG|registers[27][2]~q\ & ( \REG|registers[31][2]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[19][2]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[23][2]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[27][2]~q\ & ( \REG|registers[31][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[19][2]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[23][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( 
-- \REG|registers[27][2]~q\ & ( !\REG|registers[31][2]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[19][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[23][2]~q\))) ) ) ) # ( !\REG|registers[27][2]~q\ & ( !\REG|registers[31][2]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[19][2]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[23][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[23][2]~q\,
	datad => \REG|ALT_INV_registers[19][2]~q\,
	datae => \REG|ALT_INV_registers[27][2]~q\,
	dataf => \REG|ALT_INV_registers[31][2]~q\,
	combout => \REG|Mux61~3_combout\);

-- Location: MLABCELL_X65_Y20_N24
\REG|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~2_combout\ = ( \REG|registers[26][2]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][2]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][2]~q\))) ) ) ) # ( !\REG|registers[26][2]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[22][2]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][2]~q\))) ) ) ) # ( \REG|registers[26][2]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[18][2]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][2]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[18][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][2]~q\,
	datab => \REG|ALT_INV_registers[30][2]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[18][2]~q\,
	datae => \REG|ALT_INV_registers[26][2]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux61~2_combout\);

-- Location: LABCELL_X62_Y20_N12
\REG|Mux61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux61~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux61~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|Mux61~3_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux61~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|Mux61~0_combout\) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|Mux61~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux61~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|Mux61~3_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|Mux61~2_combout\ & ( (\REG|Mux61~0_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux61~1_combout\,
	datab => \REG|ALT_INV_Mux61~0_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_Mux61~3_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REG|ALT_INV_Mux61~2_combout\,
	combout => \REG|Mux61~4_combout\);

-- Location: LABCELL_X62_Y20_N42
\REG|Mux61~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux61~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux61~4_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux61~4_combout\ & ( \REG|Mux61~9_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( !\REG|Mux61~4_combout\ & ( \REG|Mux61~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux61~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REG|ALT_INV_Mux61~4_combout\,
	combout => \REG|Mux61~10_combout\);

-- Location: LABCELL_X66_Y21_N18
\REG|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~1_combout\ = ( \REG|registers[25][3]~q\ & ( \REG|registers[17][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][3]~q\))) ) ) ) # ( !\REG|registers[25][3]~q\ & ( \REG|registers[17][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][3]~q\)))) ) ) ) # ( \REG|registers[25][3]~q\ & ( !\REG|registers[17][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][3]~q\)))) ) ) ) # ( !\REG|registers[25][3]~q\ & ( !\REG|registers[17][3]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][3]~q\,
	datab => \REG|ALT_INV_registers[21][3]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[25][3]~q\,
	dataf => \REG|ALT_INV_registers[17][3]~q\,
	combout => \REG|Mux60~1_combout\);

-- Location: LABCELL_X66_Y21_N12
\REG|Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~2_combout\ = ( \REG|registers[26][3]~q\ & ( \REG|registers[18][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][3]~q\))) ) ) ) # ( !\REG|registers[26][3]~q\ & ( \REG|registers[18][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][3]~q\)))) ) ) ) # ( \REG|registers[26][3]~q\ & ( !\REG|registers[18][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][3]~q\)))) ) ) ) # ( !\REG|registers[26][3]~q\ & ( !\REG|registers[18][3]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][3]~q\,
	datab => \REG|ALT_INV_registers[22][3]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[26][3]~q\,
	dataf => \REG|ALT_INV_registers[18][3]~q\,
	combout => \REG|Mux60~2_combout\);

-- Location: LABCELL_X63_Y19_N30
\REG|Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~3_combout\ = ( \REG|registers[27][3]~q\ & ( \REG|registers[31][3]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][3]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[23][3]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[27][3]~q\ & ( \REG|registers[31][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][3]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][3]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[27][3]~q\ & ( !\REG|registers[31][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[19][3]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][3]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[27][3]~q\ & ( !\REG|registers[31][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][3]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][3]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[23][3]~q\,
	datae => \REG|ALT_INV_registers[27][3]~q\,
	dataf => \REG|ALT_INV_registers[31][3]~q\,
	combout => \REG|Mux60~3_combout\);

-- Location: LABCELL_X66_Y21_N24
\REG|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~0_combout\ = ( \REG|registers[24][3]~q\ & ( \REG|registers[28][3]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[20][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[24][3]~q\ & ( \REG|registers[28][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][3]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[24][3]~q\ & ( !\REG|registers[28][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[16][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][3]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[24][3]~q\ & ( !\REG|registers[28][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][3]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[16][3]~q\,
	datae => \REG|ALT_INV_registers[24][3]~q\,
	dataf => \REG|ALT_INV_registers[28][3]~q\,
	combout => \REG|Mux60~0_combout\);

-- Location: LABCELL_X66_Y21_N54
\REG|Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~4_combout\ = ( \REG|Mux60~3_combout\ & ( \REG|Mux60~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|Mux60~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux60~2_combout\)))) ) ) ) # ( !\REG|Mux60~3_combout\ & ( \REG|Mux60~0_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|Mux60~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|Mux60~2_combout\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|Mux60~3_combout\ & ( !\REG|Mux60~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux60~1_combout\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux60~2_combout\)))) ) ) ) # ( !\REG|Mux60~3_combout\ & ( 
-- !\REG|Mux60~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux60~1_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REG|Mux60~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux60~1_combout\,
	datab => \REG|ALT_INV_Mux60~2_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_Mux60~3_combout\,
	dataf => \REG|ALT_INV_Mux60~0_combout\,
	combout => \REG|Mux60~4_combout\);

-- Location: LABCELL_X62_Y19_N48
\REG|Mux60~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~8_combout\ = ( \REG|registers[6][3]~q\ & ( \REG|registers[5][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[4][3]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[7][3]~q\))) ) ) ) # ( !\REG|registers[6][3]~q\ & ( \REG|registers[5][3]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[4][3]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[7][3]~q\))) ) ) ) # ( \REG|registers[6][3]~q\ & ( !\REG|registers[5][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[4][3]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[7][3]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REG|registers[6][3]~q\ & ( 
-- !\REG|registers[5][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[4][3]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[7][3]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][3]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[4][3]~q\,
	datae => \REG|ALT_INV_registers[6][3]~q\,
	dataf => \REG|ALT_INV_registers[5][3]~q\,
	combout => \REG|Mux60~8_combout\);

-- Location: LABCELL_X62_Y19_N6
\REG|Mux60~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~7_combout\ = ( \REG|registers[14][3]~q\ & ( \REG|registers[12][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][3]~q\))) ) ) ) # ( !\REG|registers[14][3]~q\ & ( \REG|registers[12][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][3]~q\)))) ) ) ) # ( \REG|registers[14][3]~q\ & ( !\REG|registers[12][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][3]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][3]~q\)))) ) ) ) # ( !\REG|registers[14][3]~q\ & ( !\REG|registers[12][3]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][3]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[13][3]~q\,
	datae => \REG|ALT_INV_registers[14][3]~q\,
	dataf => \REG|ALT_INV_registers[12][3]~q\,
	combout => \REG|Mux60~7_combout\);

-- Location: LABCELL_X62_Y19_N18
\REG|Mux60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~5_combout\ = ( \REG|registers[10][3]~q\ & ( \REG|registers[11][3]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[8][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[9][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[10][3]~q\ & ( \REG|registers[11][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[8][3]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[9][3]~q\))) ) ) ) # ( 
-- \REG|registers[10][3]~q\ & ( !\REG|registers[11][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[8][3]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[9][3]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REG|registers[10][3]~q\ & ( !\REG|registers[11][3]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[8][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[9][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][3]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[8][3]~q\,
	datae => \REG|ALT_INV_registers[10][3]~q\,
	dataf => \REG|ALT_INV_registers[11][3]~q\,
	combout => \REG|Mux60~5_combout\);

-- Location: LABCELL_X64_Y19_N18
\REG|Mux60~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~6_combout\ = ( \REG|registers[1][3]~q\ & ( \REG|registers[3][3]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[2][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|registers[1][3]~q\ & ( \REG|registers[3][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[0][3]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[2][3]~q\))) ) ) ) # ( \REG|registers[1][3]~q\ & ( 
-- !\REG|registers[3][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[0][3]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[2][3]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\REG|registers[1][3]~q\ & ( !\REG|registers[3][3]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][3]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[2][3]~q\,
	datac => \REG|ALT_INV_registers[0][3]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[1][3]~q\,
	dataf => \REG|ALT_INV_registers[3][3]~q\,
	combout => \REG|Mux60~6_combout\);

-- Location: LABCELL_X62_Y19_N33
\REG|Mux60~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~9_combout\ = ( \REG|Mux60~6_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux60~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|Mux60~7_combout\))) ) ) ) # ( !\REG|Mux60~6_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux60~8_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux60~7_combout\))) ) ) ) # ( \REG|Mux60~6_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\REG|Mux60~5_combout\) ) ) ) # ( !\REG|Mux60~6_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|Mux60~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux60~8_combout\,
	datab => \REG|ALT_INV_Mux60~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_Mux60~5_combout\,
	datae => \REG|ALT_INV_Mux60~6_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux60~9_combout\);

-- Location: LABCELL_X56_Y15_N54
\REG|Mux60~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux60~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux60~4_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux60~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux60~4_combout\,
	datac => \REG|ALT_INV_Mux60~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Mux60~10_combout\);

-- Location: LABCELL_X71_Y11_N39
\REG|Mux59~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~5_combout\ = ( \REG|registers[10][4]~q\ & ( \REG|registers[11][4]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[9][4]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[10][4]~q\ & ( \REG|registers[11][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][4]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( \REG|registers[10][4]~q\ & ( !\REG|registers[11][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[8][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][4]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( 
-- !\REG|registers[10][4]~q\ & ( !\REG|registers[11][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][4]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[8][4]~q\,
	datad => \REG|ALT_INV_registers[9][4]~q\,
	datae => \REG|ALT_INV_registers[10][4]~q\,
	dataf => \REG|ALT_INV_registers[11][4]~q\,
	combout => \REG|Mux59~5_combout\);

-- Location: LABCELL_X70_Y9_N48
\REG|Mux59~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~8_combout\ = ( \REG|registers[6][4]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][4]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][4]~q\)) ) ) ) # ( !\REG|registers[6][4]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[5][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][4]~q\)) ) ) ) # ( \REG|registers[6][4]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[4][4]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[6][4]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[4][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[7][4]~q\,
	datac => \REG|ALT_INV_registers[4][4]~q\,
	datad => \REG|ALT_INV_registers[5][4]~q\,
	datae => \REG|ALT_INV_registers[6][4]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux59~8_combout\);

-- Location: LABCELL_X68_Y9_N36
\REG|Mux59~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~6_combout\ = ( \REG|registers[1][4]~q\ & ( \REG|registers[2][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[3][4]~q\)))) ) ) ) # ( !\REG|registers[1][4]~q\ & ( \REG|registers[2][4]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[3][4]~q\)))) ) ) ) # ( \REG|registers[1][4]~q\ & ( !\REG|registers[2][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[3][4]~q\)))) ) ) ) # ( 
-- !\REG|registers[1][4]~q\ & ( !\REG|registers[2][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][4]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[3][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[0][4]~q\,
	datad => \REG|ALT_INV_registers[3][4]~q\,
	datae => \REG|ALT_INV_registers[1][4]~q\,
	dataf => \REG|ALT_INV_registers[2][4]~q\,
	combout => \REG|Mux59~6_combout\);

-- Location: MLABCELL_X65_Y9_N12
\REG|Mux59~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~7_combout\ = ( \REG|registers[14][4]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][4]~q\) ) ) ) # ( !\REG|registers[14][4]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[15][4]~q\) ) ) ) # ( \REG|registers[14][4]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][4]~q\)) ) ) ) # ( !\REG|registers[14][4]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][4]~q\,
	datab => \REG|ALT_INV_registers[12][4]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[15][4]~q\,
	datae => \REG|ALT_INV_registers[14][4]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux59~7_combout\);

-- Location: LABCELL_X68_Y9_N21
\REG|Mux59~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~9_combout\ = ( \REG|Mux59~6_combout\ & ( \REG|Mux59~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|Mux59~8_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|Mux59~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REG|Mux59~6_combout\ & ( \REG|Mux59~7_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux59~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|Mux59~5_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \REG|Mux59~6_combout\ & ( !\REG|Mux59~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # 
-- ((\REG|Mux59~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux59~5_combout\))) ) ) ) # ( !\REG|Mux59~6_combout\ & ( !\REG|Mux59~7_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux59~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux59~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_Mux59~5_combout\,
	datad => \REG|ALT_INV_Mux59~8_combout\,
	datae => \REG|ALT_INV_Mux59~6_combout\,
	dataf => \REG|ALT_INV_Mux59~7_combout\,
	combout => \REG|Mux59~9_combout\);

-- Location: LABCELL_X67_Y11_N12
\REG|Mux59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~3_combout\ = ( \REG|registers[27][4]~q\ & ( \REG|registers[31][4]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[23][4]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[27][4]~q\ & ( \REG|registers[31][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][4]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[23][4]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REG|registers[27][4]~q\ & ( 
-- !\REG|registers[31][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[19][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[23][4]~q\)))) ) ) ) # ( !\REG|registers[27][4]~q\ & ( !\REG|registers[31][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][4]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[23][4]~q\,
	datae => \REG|ALT_INV_registers[27][4]~q\,
	dataf => \REG|ALT_INV_registers[31][4]~q\,
	combout => \REG|Mux59~3_combout\);

-- Location: LABCELL_X67_Y11_N6
\REG|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~1_combout\ = ( \REG|registers[25][4]~q\ & ( \REG|registers[21][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[17][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[29][4]~q\)))) ) ) ) # ( !\REG|registers[25][4]~q\ & ( \REG|registers[21][4]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[17][4]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[29][4]~q\))) ) ) ) # ( \REG|registers[25][4]~q\ & ( !\REG|registers[21][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][4]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[29][4]~q\)))) ) ) ) # ( 
-- !\REG|registers[25][4]~q\ & ( !\REG|registers[21][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][4]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[29][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[29][4]~q\,
	datad => \REG|ALT_INV_registers[17][4]~q\,
	datae => \REG|ALT_INV_registers[25][4]~q\,
	dataf => \REG|ALT_INV_registers[21][4]~q\,
	combout => \REG|Mux59~1_combout\);

-- Location: LABCELL_X62_Y10_N36
\REG|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~0_combout\ = ( \REG|registers[24][4]~q\ & ( \REG|registers[28][4]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[20][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[24][4]~q\ & ( \REG|registers[28][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][4]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[24][4]~q\ & ( !\REG|registers[28][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[16][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][4]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[24][4]~q\ & ( !\REG|registers[28][4]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][4]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[20][4]~q\,
	datac => \REG|ALT_INV_registers[16][4]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[24][4]~q\,
	dataf => \REG|ALT_INV_registers[28][4]~q\,
	combout => \REG|Mux59~0_combout\);

-- Location: LABCELL_X70_Y9_N30
\REG|Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~2_combout\ = ( \REG|registers[26][4]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[30][4]~q\) ) ) ) # ( !\REG|registers[26][4]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[30][4]~q\) ) ) ) # ( \REG|registers[26][4]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][4]~q\)) ) ) ) # ( !\REG|registers[26][4]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][4]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][4]~q\,
	datab => \REG|ALT_INV_registers[18][4]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[30][4]~q\,
	datae => \REG|ALT_INV_registers[26][4]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux59~2_combout\);

-- Location: LABCELL_X77_Y17_N39
\REG|Mux59~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~4_combout\ = ( \REG|Mux59~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux59~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) 
-- & (\REG|Mux59~3_combout\)) ) ) ) # ( !\REG|Mux59~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux59~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux59~3_combout\)) ) ) ) # ( \REG|Mux59~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|Mux59~0_combout\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|Mux59~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|Mux59~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux59~3_combout\,
	datab => \REG|ALT_INV_Mux59~1_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_Mux59~0_combout\,
	datae => \REG|ALT_INV_Mux59~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux59~4_combout\);

-- Location: LABCELL_X75_Y17_N42
\REG|Mux59~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux59~10_combout\ = ( \REG|Mux59~4_combout\ & ( (\REG|Mux59~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REG|Mux59~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux59~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux59~9_combout\,
	dataf => \REG|ALT_INV_Mux59~4_combout\,
	combout => \REG|Mux59~10_combout\);

-- Location: LABCELL_X67_Y11_N30
\REG|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~1_combout\ = ( \REG|registers[25][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][5]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][5]~q\)) ) ) ) # ( !\REG|registers[25][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[21][5]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][5]~q\)) ) ) ) # ( \REG|registers[25][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[17][5]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[25][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[17][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[29][5]~q\,
	datac => \REG|ALT_INV_registers[21][5]~q\,
	datad => \REG|ALT_INV_registers[17][5]~q\,
	datae => \REG|ALT_INV_registers[25][5]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux58~1_combout\);

-- Location: LABCELL_X66_Y10_N54
\REG|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~0_combout\ = ( \REG|registers[24][5]~q\ & ( \REG|registers[16][5]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][5]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][5]~q\)))) ) ) ) # ( !\REG|registers[24][5]~q\ & ( \REG|registers[16][5]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][5]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][5]~q\))))) ) ) ) # ( \REG|registers[24][5]~q\ & ( !\REG|registers[16][5]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][5]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][5]~q\))))) ) ) ) # ( !\REG|registers[24][5]~q\ & ( !\REG|registers[16][5]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][5]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][5]~q\,
	datab => \REG|ALT_INV_registers[28][5]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[24][5]~q\,
	dataf => \REG|ALT_INV_registers[16][5]~q\,
	combout => \REG|Mux58~0_combout\);

-- Location: LABCELL_X67_Y11_N54
\REG|Mux58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~3_combout\ = ( \REG|registers[27][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][5]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][5]~q\)) ) ) ) # ( !\REG|registers[27][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[23][5]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][5]~q\)) ) ) ) # ( \REG|registers[27][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[19][5]~q\) ) ) ) # ( !\REG|registers[27][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[19][5]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][5]~q\,
	datab => \REG|ALT_INV_registers[31][5]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[23][5]~q\,
	datae => \REG|ALT_INV_registers[27][5]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux58~3_combout\);

-- Location: LABCELL_X70_Y9_N36
\REG|Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~2_combout\ = ( \REG|registers[26][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[30][5]~q\) ) ) ) # ( !\REG|registers[26][5]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[30][5]~q\) ) ) ) # ( \REG|registers[26][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][5]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][5]~q\)) ) ) ) # ( !\REG|registers[26][5]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][5]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[30][5]~q\,
	datac => \REG|ALT_INV_registers[22][5]~q\,
	datad => \REG|ALT_INV_registers[18][5]~q\,
	datae => \REG|ALT_INV_registers[26][5]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux58~2_combout\);

-- Location: LABCELL_X67_Y11_N24
\REG|Mux58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~4_combout\ = ( \REG|Mux58~3_combout\ & ( \REG|Mux58~2_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux58~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux58~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|Mux58~3_combout\ & ( \REG|Mux58~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|Mux58~0_combout\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux58~1_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( \REG|Mux58~3_combout\ & ( 
-- !\REG|Mux58~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|Mux58~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|Mux58~1_combout\))) ) ) ) # ( !\REG|Mux58~3_combout\ & ( !\REG|Mux58~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux58~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux58~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_Mux58~1_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_Mux58~0_combout\,
	datae => \REG|ALT_INV_Mux58~3_combout\,
	dataf => \REG|ALT_INV_Mux58~2_combout\,
	combout => \REG|Mux58~4_combout\);

-- Location: LABCELL_X70_Y10_N15
\REG|Mux58~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~8_combout\ = ( \REG|registers[6][5]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[7][5]~q\) ) ) ) # ( !\REG|registers[6][5]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[7][5]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[6][5]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][5]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][5]~q\))) ) ) ) # ( !\REG|registers[6][5]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][5]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][5]~q\,
	datab => \REG|ALT_INV_registers[4][5]~q\,
	datac => \REG|ALT_INV_registers[5][5]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[6][5]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux58~8_combout\);

-- Location: LABCELL_X66_Y10_N0
\REG|Mux58~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[15][5]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[13][5]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[14][5]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][5]~q\,
	datab => \REG|ALT_INV_registers[12][5]~q\,
	datac => \REG|ALT_INV_registers[14][5]~q\,
	datad => \REG|ALT_INV_registers[15][5]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux58~7_combout\);

-- Location: LABCELL_X68_Y10_N48
\REG|Mux58~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~6_combout\ = ( \REG|registers[0][5]~q\ & ( \REG|registers[3][5]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((\REG|registers[1][5]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[2][5]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\REG|registers[0][5]~q\ & ( \REG|registers[3][5]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[1][5]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[2][5]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( \REG|registers[0][5]~q\ & ( !\REG|registers[3][5]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\REG|registers[1][5]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][5]~q\))) ) ) ) # ( !\REG|registers[0][5]~q\ & ( !\REG|registers[3][5]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[1][5]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[2][5]~q\,
	datad => \REG|ALT_INV_registers[1][5]~q\,
	datae => \REG|ALT_INV_registers[0][5]~q\,
	dataf => \REG|ALT_INV_registers[3][5]~q\,
	combout => \REG|Mux58~6_combout\);

-- Location: LABCELL_X73_Y11_N48
\REG|Mux58~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~5_combout\ = ( \REG|registers[10][5]~q\ & ( \REG|registers[9][5]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[8][5]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[11][5]~q\)))) ) ) ) # ( !\REG|registers[10][5]~q\ & ( \REG|registers[9][5]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][5]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[11][5]~q\)))) ) ) ) # ( \REG|registers[10][5]~q\ & ( !\REG|registers[9][5]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[8][5]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[11][5]~q\)))) ) ) ) # ( 
-- !\REG|registers[10][5]~q\ & ( !\REG|registers[9][5]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][5]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[11][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[8][5]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[11][5]~q\,
	datae => \REG|ALT_INV_registers[10][5]~q\,
	dataf => \REG|ALT_INV_registers[9][5]~q\,
	combout => \REG|Mux58~5_combout\);

-- Location: LABCELL_X71_Y9_N39
\REG|Mux58~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~9_combout\ = ( \REG|Mux58~5_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux58~7_combout\) ) ) ) # ( !\REG|Mux58~5_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|Mux58~7_combout\) ) ) ) # ( \REG|Mux58~5_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux58~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux58~8_combout\)) ) ) ) # ( !\REG|Mux58~5_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux58~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux58~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux58~8_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_Mux58~7_combout\,
	datad => \REG|ALT_INV_Mux58~6_combout\,
	datae => \REG|ALT_INV_Mux58~5_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux58~9_combout\);

-- Location: LABCELL_X74_Y9_N3
\REG|Mux58~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux58~10_combout\ = ( \REG|Mux58~9_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux58~4_combout\ ) ) ) # ( !\REG|Mux58~9_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux58~4_combout\ ) ) 
-- ) # ( \REG|Mux58~9_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux58~4_combout\,
	datae => \REG|ALT_INV_Mux58~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Mux58~10_combout\);

-- Location: LABCELL_X62_Y18_N0
\REG|Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~2_combout\ = ( \REG|registers[26][6]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[30][6]~q\) ) ) ) # ( !\REG|registers[26][6]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\REG|registers[30][6]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REG|registers[26][6]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][6]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[22][6]~q\))) ) ) ) # ( !\REG|registers[26][6]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][6]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[22][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][6]~q\,
	datab => \REG|ALT_INV_registers[22][6]~q\,
	datac => \REG|ALT_INV_registers[30][6]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[26][6]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux57~2_combout\);

-- Location: LABCELL_X61_Y19_N21
\REG|Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~3_combout\ = ( \REG|registers[27][6]~q\ & ( \REG|registers[23][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[19][6]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[31][6]~q\)))) ) ) ) # ( !\REG|registers[27][6]~q\ & ( \REG|registers[23][6]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][6]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[31][6]~q\)))) ) ) ) # ( \REG|registers[27][6]~q\ & ( !\REG|registers[23][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[19][6]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[31][6]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\REG|registers[27][6]~q\ & ( !\REG|registers[23][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][6]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[31][6]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[19][6]~q\,
	datac => \REG|ALT_INV_registers[31][6]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[27][6]~q\,
	dataf => \REG|ALT_INV_registers[23][6]~q\,
	combout => \REG|Mux57~3_combout\);

-- Location: LABCELL_X60_Y18_N24
\REG|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~1_combout\ = ( \REG|registers[21][6]~q\ & ( \REG|registers[25][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[17][6]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[29][6]~q\))) ) ) ) # ( !\REG|registers[21][6]~q\ & ( \REG|registers[25][6]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[17][6]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[29][6]~q\))) ) ) ) # ( \REG|registers[21][6]~q\ & ( !\REG|registers[25][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[17][6]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][6]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[21][6]~q\ & ( !\REG|registers[25][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[17][6]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][6]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[29][6]~q\,
	datac => \REG|ALT_INV_registers[17][6]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[21][6]~q\,
	dataf => \REG|ALT_INV_registers[25][6]~q\,
	combout => \REG|Mux57~1_combout\);

-- Location: LABCELL_X62_Y18_N42
\REG|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~0_combout\ = ( \REG|registers[24][6]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[28][6]~q\) ) ) ) # ( !\REG|registers[24][6]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\REG|registers[28][6]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REG|registers[24][6]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][6]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][6]~q\))) ) ) ) # ( !\REG|registers[24][6]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][6]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[28][6]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[16][6]~q\,
	datad => \REG|ALT_INV_registers[20][6]~q\,
	datae => \REG|ALT_INV_registers[24][6]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux57~0_combout\);

-- Location: LABCELL_X61_Y18_N42
\REG|Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~4_combout\ = ( \REG|Mux57~1_combout\ & ( \REG|Mux57~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux57~2_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux57~3_combout\)))) ) ) ) # ( !\REG|Mux57~1_combout\ & ( \REG|Mux57~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux57~2_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux57~3_combout\))))) ) ) ) # ( \REG|Mux57~1_combout\ & ( !\REG|Mux57~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux57~2_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux57~3_combout\))))) ) ) ) # ( !\REG|Mux57~1_combout\ & ( !\REG|Mux57~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux57~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux57~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux57~2_combout\,
	datab => \REG|ALT_INV_Mux57~3_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_Mux57~1_combout\,
	dataf => \REG|ALT_INV_Mux57~0_combout\,
	combout => \REG|Mux57~4_combout\);

-- Location: MLABCELL_X65_Y21_N54
\REG|Mux57~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~5_combout\ = ( \REG|registers[10][6]~q\ & ( \REG|registers[8][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][6]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][6]~q\)))) ) ) ) # ( !\REG|registers[10][6]~q\ & ( \REG|registers[8][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][6]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][6]~q\))))) ) ) ) # ( \REG|registers[10][6]~q\ & ( !\REG|registers[8][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][6]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][6]~q\))))) ) ) ) # ( !\REG|registers[10][6]~q\ & ( !\REG|registers[8][6]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][6]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[9][6]~q\,
	datad => \REG|ALT_INV_registers[11][6]~q\,
	datae => \REG|ALT_INV_registers[10][6]~q\,
	dataf => \REG|ALT_INV_registers[8][6]~q\,
	combout => \REG|Mux57~5_combout\);

-- Location: MLABCELL_X65_Y21_N6
\REG|Mux57~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~8_combout\ = ( \REG|registers[6][6]~q\ & ( \REG|registers[5][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[4][6]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[7][6]~q\))) ) ) ) # ( !\REG|registers[6][6]~q\ & ( \REG|registers[5][6]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[4][6]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][6]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( \REG|registers[6][6]~q\ & ( !\REG|registers[5][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- \REG|registers[4][6]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[7][6]~q\))) ) ) ) # ( !\REG|registers[6][6]~q\ & ( !\REG|registers[5][6]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[4][6]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][6]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][6]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[4][6]~q\,
	datae => \REG|ALT_INV_registers[6][6]~q\,
	dataf => \REG|ALT_INV_registers[5][6]~q\,
	combout => \REG|Mux57~8_combout\);

-- Location: MLABCELL_X65_Y21_N0
\REG|Mux57~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~7_combout\ = ( \REG|registers[14][6]~q\ & ( \REG|registers[12][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][6]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][6]~q\)))) ) ) ) # ( !\REG|registers[14][6]~q\ & ( \REG|registers[12][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[13][6]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[15][6]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- \REG|registers[14][6]~q\ & ( !\REG|registers[12][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][6]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][6]~q\)))) ) ) ) # ( !\REG|registers[14][6]~q\ & ( !\REG|registers[12][6]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][6]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][6]~q\,
	datab => \REG|ALT_INV_registers[15][6]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[14][6]~q\,
	dataf => \REG|ALT_INV_registers[12][6]~q\,
	combout => \REG|Mux57~7_combout\);

-- Location: LABCELL_X64_Y19_N3
\REG|Mux57~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~6_combout\ = ( \REG|registers[1][6]~q\ & ( \REG|registers[2][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[0][6]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[3][6]~q\))) ) ) ) # ( !\REG|registers[1][6]~q\ & ( \REG|registers[2][6]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[0][6]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][6]~q\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REG|registers[1][6]~q\ & ( !\REG|registers[2][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][6]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[3][6]~q\))) ) ) ) # ( !\REG|registers[1][6]~q\ & ( 
-- !\REG|registers[2][6]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][6]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[3][6]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[3][6]~q\,
	datac => \REG|ALT_INV_registers[0][6]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[1][6]~q\,
	dataf => \REG|ALT_INV_registers[2][6]~q\,
	combout => \REG|Mux57~6_combout\);

-- Location: LABCELL_X60_Y16_N0
\REG|Mux57~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux57~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux57~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux57~7_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux57~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux57~8_combout\) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|Mux57~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux57~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux57~7_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|Mux57~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|Mux57~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux57~5_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_Mux57~8_combout\,
	datad => \REG|ALT_INV_Mux57~7_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REG|ALT_INV_Mux57~6_combout\,
	combout => \REG|Mux57~9_combout\);

-- Location: MLABCELL_X59_Y16_N42
\REG|Mux57~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux57~10_combout\ = ( \REG|Mux57~9_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux57~4_combout\ ) ) ) # ( !\REG|Mux57~9_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux57~4_combout\ ) ) 
-- ) # ( \REG|Mux57~9_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG|ALT_INV_Mux57~4_combout\,
	datae => \REG|ALT_INV_Mux57~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Mux57~10_combout\);

-- Location: LABCELL_X63_Y20_N6
\REG|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~1_combout\ = ( \REG|registers[25][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][7]~q\)) ) ) ) # ( !\REG|registers[25][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[21][7]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][7]~q\)) ) ) ) # ( \REG|registers[25][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[17][7]~q\) ) ) ) # ( !\REG|registers[25][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[17][7]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][7]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[29][7]~q\,
	datad => \REG|ALT_INV_registers[21][7]~q\,
	datae => \REG|ALT_INV_registers[25][7]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux56~1_combout\);

-- Location: LABCELL_X66_Y19_N42
\REG|Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~3_combout\ = ( \REG|registers[27][7]~q\ & ( \REG|registers[23][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[19][7]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[31][7]~q\))) ) ) ) # ( !\REG|registers[27][7]~q\ & ( \REG|registers[23][7]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[19][7]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][7]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \REG|registers[27][7]~q\ & ( !\REG|registers[23][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- \REG|registers[19][7]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[31][7]~q\))) ) ) ) # ( !\REG|registers[27][7]~q\ & ( !\REG|registers[23][7]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[19][7]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][7]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][7]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[19][7]~q\,
	datae => \REG|ALT_INV_registers[27][7]~q\,
	dataf => \REG|ALT_INV_registers[23][7]~q\,
	combout => \REG|Mux56~3_combout\);

-- Location: LABCELL_X61_Y20_N39
\REG|Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~2_combout\ = ( \REG|registers[26][7]~q\ & ( \REG|registers[22][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[18][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[30][7]~q\)))) ) ) ) # ( !\REG|registers[26][7]~q\ & ( \REG|registers[22][7]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][7]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[30][7]~q\)))) ) ) ) # ( \REG|registers[26][7]~q\ & ( !\REG|registers[22][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[18][7]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[30][7]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\REG|registers[26][7]~q\ & ( !\REG|registers[22][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][7]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[30][7]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[18][7]~q\,
	datac => \REG|ALT_INV_registers[30][7]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[26][7]~q\,
	dataf => \REG|ALT_INV_registers[22][7]~q\,
	combout => \REG|Mux56~2_combout\);

-- Location: LABCELL_X62_Y18_N48
\REG|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~0_combout\ = ( \REG|registers[24][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[20][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][7]~q\)) ) ) ) # ( !\REG|registers[24][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[20][7]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][7]~q\)) ) ) ) # ( \REG|registers[24][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[16][7]~q\) ) ) ) # ( !\REG|registers[24][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[16][7]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][7]~q\,
	datab => \REG|ALT_INV_registers[28][7]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[20][7]~q\,
	datae => \REG|ALT_INV_registers[24][7]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux56~0_combout\);

-- Location: LABCELL_X61_Y18_N12
\REG|Mux56~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~4_combout\ = ( \REG|Mux56~2_combout\ & ( \REG|Mux56~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux56~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux56~3_combout\)))) ) ) ) # ( !\REG|Mux56~2_combout\ & ( \REG|Mux56~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|Mux56~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|Mux56~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- \REG|Mux56~2_combout\ & ( !\REG|Mux56~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux56~1_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) 
-- & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux56~3_combout\)))) ) ) ) # ( !\REG|Mux56~2_combout\ & ( !\REG|Mux56~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux56~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux56~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_Mux56~1_combout\,
	datac => \REG|ALT_INV_Mux56~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_Mux56~2_combout\,
	dataf => \REG|ALT_INV_Mux56~0_combout\,
	combout => \REG|Mux56~4_combout\);

-- Location: LABCELL_X62_Y20_N18
\REG|Mux56~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~7_combout\ = ( \REG|registers[14][7]~q\ & ( \REG|registers[13][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[12][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][7]~q\)))) ) ) ) # ( !\REG|registers[14][7]~q\ & ( \REG|registers[13][7]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[12][7]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[15][7]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[14][7]~q\ & ( !\REG|registers[13][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][7]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][7]~q\)))) ) ) ) # ( !\REG|registers[14][7]~q\ & ( 
-- !\REG|registers[13][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][7]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REG|registers[15][7]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[12][7]~q\,
	datab => \REG|ALT_INV_registers[15][7]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[14][7]~q\,
	dataf => \REG|ALT_INV_registers[13][7]~q\,
	combout => \REG|Mux56~7_combout\);

-- Location: LABCELL_X60_Y20_N51
\REG|Mux56~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~5_combout\ = ( \REG|registers[9][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[10][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[11][7]~q\)) ) ) ) # ( !\REG|registers[9][7]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[10][7]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[11][7]~q\)) ) ) ) # ( \REG|registers[9][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[8][7]~q\) ) ) ) # ( !\REG|registers[9][7]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[8][7]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][7]~q\,
	datab => \REG|ALT_INV_registers[8][7]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[10][7]~q\,
	datae => \REG|ALT_INV_registers[9][7]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux56~5_combout\);

-- Location: LABCELL_X62_Y20_N24
\REG|Mux56~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~8_combout\ = ( \REG|registers[6][7]~q\ & ( \REG|registers[4][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][7]~q\))) ) ) ) # ( !\REG|registers[6][7]~q\ & ( \REG|registers[4][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][7]~q\)))) ) ) ) # ( \REG|registers[6][7]~q\ & ( !\REG|registers[4][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][7]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][7]~q\)))) ) ) ) # ( !\REG|registers[6][7]~q\ & ( !\REG|registers[4][7]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][7]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][7]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[5][7]~q\,
	datae => \REG|ALT_INV_registers[6][7]~q\,
	dataf => \REG|ALT_INV_registers[4][7]~q\,
	combout => \REG|Mux56~8_combout\);

-- Location: LABCELL_X64_Y14_N27
\REG|Mux56~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~6_combout\ = ( \REG|registers[1][7]~q\ & ( \REG|registers[2][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[0][7]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[3][7]~q\))) ) ) ) # ( !\REG|registers[1][7]~q\ & ( \REG|registers[2][7]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[0][7]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[3][7]~q\))) ) ) ) # ( \REG|registers[1][7]~q\ & ( !\REG|registers[2][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[0][7]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][7]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\REG|registers[1][7]~q\ & ( 
-- !\REG|registers[2][7]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[0][7]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[3][7]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][7]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[0][7]~q\,
	datae => \REG|ALT_INV_registers[1][7]~q\,
	dataf => \REG|ALT_INV_registers[2][7]~q\,
	combout => \REG|Mux56~6_combout\);

-- Location: LABCELL_X61_Y20_N18
\REG|Mux56~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux56~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux56~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REG|Mux56~7_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux56~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|Mux56~5_combout\) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|Mux56~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux56~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|Mux56~7_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|Mux56~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|Mux56~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_Mux56~7_combout\,
	datac => \REG|ALT_INV_Mux56~5_combout\,
	datad => \REG|ALT_INV_Mux56~8_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REG|ALT_INV_Mux56~6_combout\,
	combout => \REG|Mux56~9_combout\);

-- Location: LABCELL_X62_Y20_N57
\REG|Mux56~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux56~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux56~4_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux56~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux56~4_combout\,
	datac => \REG|ALT_INV_Mux56~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Mux56~10_combout\);

-- Location: LABCELL_X60_Y17_N33
\REG|Mux55~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~7_combout\ = ( \REG|registers[14][8]~q\ & ( \REG|registers[12][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][8]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][8]~q\)))) ) ) ) # ( !\REG|registers[14][8]~q\ & ( \REG|registers[12][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[13][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[15][8]~q\)))) ) ) ) # ( 
-- \REG|registers[14][8]~q\ & ( !\REG|registers[12][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][8]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][8]~q\)))) ) ) ) # ( !\REG|registers[14][8]~q\ & ( !\REG|registers[12][8]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][8]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[13][8]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[15][8]~q\,
	datae => \REG|ALT_INV_registers[14][8]~q\,
	dataf => \REG|ALT_INV_registers[12][8]~q\,
	combout => \REG|Mux55~7_combout\);

-- Location: LABCELL_X62_Y19_N54
\REG|Mux55~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~8_combout\ = ( \REG|registers[6][8]~q\ & ( \REG|registers[5][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[4][8]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((\REG|registers[7][8]~q\)))) ) ) ) # ( !\REG|registers[6][8]~q\ & ( \REG|registers[5][8]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[4][8]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[7][8]~q\)))) ) ) ) # ( \REG|registers[6][8]~q\ & ( !\REG|registers[5][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((\REG|registers[7][8]~q\)))) ) ) ) # ( 
-- !\REG|registers[6][8]~q\ & ( !\REG|registers[5][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][8]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[7][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[4][8]~q\,
	datad => \REG|ALT_INV_registers[7][8]~q\,
	datae => \REG|ALT_INV_registers[6][8]~q\,
	dataf => \REG|ALT_INV_registers[5][8]~q\,
	combout => \REG|Mux55~8_combout\);

-- Location: LABCELL_X63_Y19_N6
\REG|Mux55~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~6_combout\ = ( \REG|registers[1][8]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[3][8]~q\) ) ) ) # ( !\REG|registers[1][8]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[3][8]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REG|registers[1][8]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][8]~q\)) ) ) ) # ( !\REG|registers[1][8]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][8]~q\,
	datab => \REG|ALT_INV_registers[2][8]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[0][8]~q\,
	datae => \REG|ALT_INV_registers[1][8]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux55~6_combout\);

-- Location: MLABCELL_X65_Y21_N24
\REG|Mux55~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~5_combout\ = ( \REG|registers[10][8]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][8]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][8]~q\)) ) ) ) # ( !\REG|registers[10][8]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[9][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][8]~q\)) ) ) ) # ( \REG|registers[10][8]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[8][8]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[10][8]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[8][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][8]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[9][8]~q\,
	datad => \REG|ALT_INV_registers[8][8]~q\,
	datae => \REG|ALT_INV_registers[10][8]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux55~5_combout\);

-- Location: LABCELL_X62_Y19_N24
\REG|Mux55~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~9_combout\ = ( \REG|Mux55~6_combout\ & ( \REG|Mux55~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux55~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux55~7_combout\))) ) ) ) # ( !\REG|Mux55~6_combout\ & ( \REG|Mux55~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux55~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux55~7_combout\)))) ) ) ) # ( \REG|Mux55~6_combout\ & ( !\REG|Mux55~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux55~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux55~7_combout\)))) ) ) ) # ( !\REG|Mux55~6_combout\ & ( !\REG|Mux55~5_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux55~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux55~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_Mux55~7_combout\,
	datac => \REG|ALT_INV_Mux55~8_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_Mux55~6_combout\,
	dataf => \REG|ALT_INV_Mux55~5_combout\,
	combout => \REG|Mux55~9_combout\);

-- Location: LABCELL_X66_Y9_N24
\REG|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~0_combout\ = ( \REG|registers[24][8]~q\ & ( \REG|registers[20][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[16][8]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[28][8]~q\))) ) ) ) # ( !\REG|registers[24][8]~q\ & ( \REG|registers[20][8]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[16][8]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][8]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \REG|registers[24][8]~q\ & ( !\REG|registers[20][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- \REG|registers[16][8]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[28][8]~q\))) ) ) ) # ( !\REG|registers[24][8]~q\ & ( !\REG|registers[20][8]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[16][8]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][8]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[28][8]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[16][8]~q\,
	datae => \REG|ALT_INV_registers[24][8]~q\,
	dataf => \REG|ALT_INV_registers[20][8]~q\,
	combout => \REG|Mux55~0_combout\);

-- Location: LABCELL_X66_Y19_N12
\REG|Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~3_combout\ = ( \REG|registers[27][8]~q\ & ( \REG|registers[19][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][8]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][8]~q\))) ) ) ) # ( !\REG|registers[27][8]~q\ & ( \REG|registers[19][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[23][8]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][8]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( 
-- \REG|registers[27][8]~q\ & ( !\REG|registers[19][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[23][8]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[31][8]~q\))) ) ) ) # ( !\REG|registers[27][8]~q\ & ( !\REG|registers[19][8]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][8]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[23][8]~q\,
	datae => \REG|ALT_INV_registers[27][8]~q\,
	dataf => \REG|ALT_INV_registers[19][8]~q\,
	combout => \REG|Mux55~3_combout\);

-- Location: LABCELL_X66_Y21_N36
\REG|Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~2_combout\ = ( \REG|registers[26][8]~q\ & ( \REG|registers[18][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][8]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][8]~q\))) ) ) ) # ( !\REG|registers[26][8]~q\ & ( \REG|registers[18][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[22][8]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][8]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( 
-- \REG|registers[26][8]~q\ & ( !\REG|registers[18][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[22][8]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][8]~q\))) ) ) ) # ( !\REG|registers[26][8]~q\ & ( !\REG|registers[18][8]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][8]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[22][8]~q\,
	datae => \REG|ALT_INV_registers[26][8]~q\,
	dataf => \REG|ALT_INV_registers[18][8]~q\,
	combout => \REG|Mux55~2_combout\);

-- Location: LABCELL_X66_Y21_N48
\REG|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~1_combout\ = ( \REG|registers[25][8]~q\ & ( \REG|registers[21][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[17][8]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[29][8]~q\)))) ) ) ) # ( !\REG|registers[25][8]~q\ & ( \REG|registers[21][8]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[17][8]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[29][8]~q\)))) ) ) ) # ( \REG|registers[25][8]~q\ & ( !\REG|registers[21][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[17][8]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[29][8]~q\)))) ) ) ) # ( !\REG|registers[25][8]~q\ & ( 
-- !\REG|registers[21][8]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[17][8]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[29][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][8]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[29][8]~q\,
	datae => \REG|ALT_INV_registers[25][8]~q\,
	dataf => \REG|ALT_INV_registers[21][8]~q\,
	combout => \REG|Mux55~1_combout\);

-- Location: LABCELL_X66_Y21_N42
\REG|Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~4_combout\ = ( \REG|Mux55~2_combout\ & ( \REG|Mux55~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|Mux55~0_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux55~3_combout\)))) ) ) ) # ( !\REG|Mux55~2_combout\ & ( \REG|Mux55~1_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|Mux55~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|Mux55~3_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|Mux55~2_combout\ & ( !\REG|Mux55~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux55~0_combout\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux55~3_combout\)))) ) ) ) # ( !\REG|Mux55~2_combout\ & ( 
-- !\REG|Mux55~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux55~0_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REG|Mux55~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux55~0_combout\,
	datab => \REG|ALT_INV_Mux55~3_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_Mux55~2_combout\,
	dataf => \REG|ALT_INV_Mux55~1_combout\,
	combout => \REG|Mux55~4_combout\);

-- Location: LABCELL_X50_Y3_N24
\REG|Mux55~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux55~10_combout\ = ( \REG|Mux55~4_combout\ & ( (\REG|Mux55~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REG|Mux55~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux55~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux55~9_combout\,
	dataf => \REG|ALT_INV_Mux55~4_combout\,
	combout => \REG|Mux55~10_combout\);

-- Location: MLABCELL_X65_Y12_N48
\REG|Mux54~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~8_combout\ = ( \REG|registers[6][9]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[7][9]~q\) ) ) ) # ( !\REG|registers[6][9]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[7][9]~q\) ) ) ) # ( \REG|registers[6][9]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][9]~q\))) ) ) ) # ( !\REG|registers[6][9]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[4][9]~q\,
	datac => \REG|ALT_INV_registers[7][9]~q\,
	datad => \REG|ALT_INV_registers[5][9]~q\,
	datae => \REG|ALT_INV_registers[6][9]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux54~8_combout\);

-- Location: LABCELL_X68_Y19_N30
\REG|Mux54~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[11][9]~q\ & ( (\REG|registers[9][9]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[11][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[8][9]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[10][9]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[11][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[9][9]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[11][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[8][9]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[10][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[9][9]~q\,
	datac => \REG|ALT_INV_registers[10][9]~q\,
	datad => \REG|ALT_INV_registers[8][9]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REG|ALT_INV_registers[11][9]~q\,
	combout => \REG|Mux54~5_combout\);

-- Location: MLABCELL_X65_Y12_N18
\REG|Mux54~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~6_combout\ = ( \REG|registers[1][9]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][9]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][9]~q\))) ) ) ) # ( !\REG|registers[1][9]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[2][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][9]~q\))) ) ) ) # ( \REG|registers[1][9]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[0][9]~q\) ) ) ) # ( !\REG|registers[1][9]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[0][9]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][9]~q\,
	datab => \REG|ALT_INV_registers[2][9]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[3][9]~q\,
	datae => \REG|ALT_INV_registers[1][9]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux54~6_combout\);

-- Location: LABCELL_X64_Y15_N42
\REG|Mux54~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~7_combout\ = ( \REG|registers[14][9]~q\ & ( \REG|registers[13][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[12][9]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[15][9]~q\))) ) ) ) # ( !\REG|registers[14][9]~q\ & ( \REG|registers[13][9]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[12][9]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[15][9]~q\))) ) ) ) # ( \REG|registers[14][9]~q\ & ( !\REG|registers[13][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[12][9]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[15][9]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- !\REG|registers[14][9]~q\ & ( !\REG|registers[13][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[12][9]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[15][9]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][9]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[12][9]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[14][9]~q\,
	dataf => \REG|ALT_INV_registers[13][9]~q\,
	combout => \REG|Mux54~7_combout\);

-- Location: LABCELL_X56_Y15_N48
\REG|Mux54~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~9_combout\ = ( \REG|Mux54~6_combout\ & ( \REG|Mux54~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|Mux54~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|Mux54~8_combout\))) ) ) ) # ( !\REG|Mux54~6_combout\ & ( \REG|Mux54~7_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|Mux54~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|Mux54~8_combout\))) ) ) ) # ( \REG|Mux54~6_combout\ & ( !\REG|Mux54~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|Mux54~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux54~8_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( 
-- !\REG|Mux54~6_combout\ & ( !\REG|Mux54~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|Mux54~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux54~8_combout\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux54~8_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_Mux54~5_combout\,
	datae => \REG|ALT_INV_Mux54~6_combout\,
	dataf => \REG|ALT_INV_Mux54~7_combout\,
	combout => \REG|Mux54~9_combout\);

-- Location: LABCELL_X64_Y16_N48
\REG|Mux54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~3_combout\ = ( \REG|registers[27][9]~q\ & ( \REG|registers[23][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[19][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[31][9]~q\)))) ) ) ) # ( !\REG|registers[27][9]~q\ & ( \REG|registers[23][9]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[19][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[31][9]~q\)))) ) ) ) # ( \REG|registers[27][9]~q\ & ( !\REG|registers[23][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][9]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[31][9]~q\)))) ) ) ) # ( 
-- !\REG|registers[27][9]~q\ & ( !\REG|registers[23][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][9]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[31][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[19][9]~q\,
	datad => \REG|ALT_INV_registers[31][9]~q\,
	datae => \REG|ALT_INV_registers[27][9]~q\,
	dataf => \REG|ALT_INV_registers[23][9]~q\,
	combout => \REG|Mux54~3_combout\);

-- Location: LABCELL_X62_Y18_N36
\REG|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~0_combout\ = ( \REG|registers[24][9]~q\ & ( \REG|registers[16][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][9]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][9]~q\)))) ) ) ) # ( !\REG|registers[24][9]~q\ & ( \REG|registers[16][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][9]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][9]~q\))))) ) ) ) # ( \REG|registers[24][9]~q\ & ( !\REG|registers[16][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][9]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][9]~q\))))) ) ) ) # ( !\REG|registers[24][9]~q\ & ( !\REG|registers[16][9]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][9]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[28][9]~q\,
	datae => \REG|ALT_INV_registers[24][9]~q\,
	dataf => \REG|ALT_INV_registers[16][9]~q\,
	combout => \REG|Mux54~0_combout\);

-- Location: LABCELL_X63_Y20_N24
\REG|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~1_combout\ = ( \REG|registers[25][9]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][9]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][9]~q\))) ) ) ) # ( !\REG|registers[25][9]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[21][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][9]~q\))) ) ) ) # ( \REG|registers[25][9]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[17][9]~q\) ) ) ) # ( !\REG|registers[25][9]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[17][9]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][9]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[21][9]~q\,
	datad => \REG|ALT_INV_registers[29][9]~q\,
	datae => \REG|ALT_INV_registers[25][9]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux54~1_combout\);

-- Location: LABCELL_X63_Y18_N12
\REG|Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~2_combout\ = ( \REG|registers[26][9]~q\ & ( \REG|registers[18][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][9]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][9]~q\)))) ) ) ) # ( !\REG|registers[26][9]~q\ & ( \REG|registers[18][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[22][9]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[30][9]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- \REG|registers[26][9]~q\ & ( !\REG|registers[18][9]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][9]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[30][9]~q\)))) ) ) ) # ( !\REG|registers[26][9]~q\ & ( !\REG|registers[18][9]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][9]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][9]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[30][9]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[26][9]~q\,
	dataf => \REG|ALT_INV_registers[18][9]~q\,
	combout => \REG|Mux54~2_combout\);

-- Location: LABCELL_X62_Y18_N57
\REG|Mux54~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~4_combout\ = ( \REG|Mux54~1_combout\ & ( \REG|Mux54~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|Mux54~0_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|Mux54~3_combout\))) ) ) ) # ( !\REG|Mux54~1_combout\ & ( \REG|Mux54~2_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|Mux54~0_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux54~3_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( \REG|Mux54~1_combout\ & ( !\REG|Mux54~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- \REG|Mux54~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|Mux54~3_combout\))) ) ) ) # ( !\REG|Mux54~1_combout\ & ( !\REG|Mux54~2_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|Mux54~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux54~3_combout\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux54~3_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_Mux54~0_combout\,
	datae => \REG|ALT_INV_Mux54~1_combout\,
	dataf => \REG|ALT_INV_Mux54~2_combout\,
	combout => \REG|Mux54~4_combout\);

-- Location: LABCELL_X68_Y10_N24
\REG|Mux54~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux54~10_combout\ = (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & (\REG|Mux54~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ((\REG|Mux54~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux54~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REG|ALT_INV_Mux54~4_combout\,
	combout => \REG|Mux54~10_combout\);

-- Location: LABCELL_X60_Y17_N51
\REG|Mux53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~3_combout\ = ( \REG|registers[19][10]~q\ & ( \REG|registers[31][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[23][10]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[27][10]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REG|registers[19][10]~q\ & ( \REG|registers[31][10]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][10]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[27][10]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \REG|registers[19][10]~q\ & ( !\REG|registers[31][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # 
-- ((\REG|registers[23][10]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[27][10]~q\))) ) ) ) # ( !\REG|registers[19][10]~q\ & ( !\REG|registers[31][10]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][10]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[27][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[27][10]~q\,
	datad => \REG|ALT_INV_registers[23][10]~q\,
	datae => \REG|ALT_INV_registers[19][10]~q\,
	dataf => \REG|ALT_INV_registers[31][10]~q\,
	combout => \REG|Mux53~3_combout\);

-- Location: MLABCELL_X59_Y16_N27
\REG|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~1_combout\ = ( \REG|registers[25][10]~q\ & ( \REG|registers[29][10]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][10]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[21][10]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[25][10]~q\ & ( \REG|registers[29][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[17][10]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[21][10]~q\))) ) ) ) # ( 
-- \REG|registers[25][10]~q\ & ( !\REG|registers[29][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[17][10]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[21][10]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( !\REG|registers[25][10]~q\ & ( !\REG|registers[29][10]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][10]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[21][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[21][10]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[17][10]~q\,
	datae => \REG|ALT_INV_registers[25][10]~q\,
	dataf => \REG|ALT_INV_registers[29][10]~q\,
	combout => \REG|Mux53~1_combout\);

-- Location: LABCELL_X62_Y12_N0
\REG|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~0_combout\ = ( \REG|registers[24][10]~q\ & ( \REG|registers[16][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[20][10]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][10]~q\))) ) ) ) # ( !\REG|registers[24][10]~q\ & ( \REG|registers[16][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[20][10]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][10]~q\)))) ) ) ) # ( \REG|registers[24][10]~q\ & ( !\REG|registers[16][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[20][10]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][10]~q\)))) ) ) ) # ( !\REG|registers[24][10]~q\ & ( !\REG|registers[16][10]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[20][10]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[28][10]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[20][10]~q\,
	datae => \REG|ALT_INV_registers[24][10]~q\,
	dataf => \REG|ALT_INV_registers[16][10]~q\,
	combout => \REG|Mux53~0_combout\);

-- Location: LABCELL_X57_Y16_N57
\REG|Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~2_combout\ = ( \REG|registers[26][10]~q\ & ( \REG|registers[22][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[18][10]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][10]~q\))) ) ) ) # ( !\REG|registers[26][10]~q\ & ( \REG|registers[22][10]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[18][10]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][10]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \REG|registers[26][10]~q\ & ( !\REG|registers[22][10]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- \REG|registers[18][10]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][10]~q\))) ) ) ) # ( !\REG|registers[26][10]~q\ & ( !\REG|registers[22][10]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[18][10]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][10]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][10]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[18][10]~q\,
	datae => \REG|ALT_INV_registers[26][10]~q\,
	dataf => \REG|ALT_INV_registers[22][10]~q\,
	combout => \REG|Mux53~2_combout\);

-- Location: MLABCELL_X59_Y17_N0
\REG|Mux53~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~4_combout\ = ( \REG|Mux53~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux53~3_combout\) ) ) ) # ( !\REG|Mux53~2_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|Mux53~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|Mux53~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux53~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux53~1_combout\)) ) ) ) # ( !\REG|Mux53~2_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux53~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux53~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux53~3_combout\,
	datab => \REG|ALT_INV_Mux53~1_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_Mux53~0_combout\,
	datae => \REG|ALT_INV_Mux53~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux53~4_combout\);

-- Location: LABCELL_X61_Y12_N0
\REG|Mux53~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~5_combout\ = ( \REG|registers[10][10]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][10]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][10]~q\))) ) ) ) # ( !\REG|registers[10][10]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[9][10]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][10]~q\))) ) ) ) # ( \REG|registers[10][10]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[8][10]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[10][10]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[8][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[9][10]~q\,
	datac => \REG|ALT_INV_registers[8][10]~q\,
	datad => \REG|ALT_INV_registers[11][10]~q\,
	datae => \REG|ALT_INV_registers[10][10]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux53~5_combout\);

-- Location: MLABCELL_X59_Y14_N12
\REG|Mux53~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~7_combout\ = ( \REG|registers[14][10]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][10]~q\) ) ) ) # ( !\REG|registers[14][10]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[15][10]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[14][10]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][10]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][10]~q\)) ) ) ) # ( !\REG|registers[14][10]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][10]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][10]~q\,
	datab => \REG|ALT_INV_registers[13][10]~q\,
	datac => \REG|ALT_INV_registers[12][10]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[14][10]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux53~7_combout\);

-- Location: MLABCELL_X59_Y17_N6
\REG|Mux53~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~8_combout\ = ( \REG|registers[6][10]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][10]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][10]~q\))) ) ) ) # ( !\REG|registers[6][10]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[5][10]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][10]~q\))) ) ) ) # ( \REG|registers[6][10]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[4][10]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[6][10]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[4][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][10]~q\,
	datab => \REG|ALT_INV_registers[7][10]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[4][10]~q\,
	datae => \REG|ALT_INV_registers[6][10]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux53~8_combout\);

-- Location: LABCELL_X63_Y11_N42
\REG|Mux53~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~6_combout\ = ( \REG|registers[1][10]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][10]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][10]~q\))) ) ) ) # ( !\REG|registers[1][10]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[2][10]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][10]~q\))) ) ) ) # ( \REG|registers[1][10]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[0][10]~q\) ) ) ) # ( !\REG|registers[1][10]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[0][10]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][10]~q\,
	datab => \REG|ALT_INV_registers[0][10]~q\,
	datac => \REG|ALT_INV_registers[3][10]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[1][10]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux53~6_combout\);

-- Location: MLABCELL_X59_Y17_N18
\REG|Mux53~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~9_combout\ = ( \REG|Mux53~6_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux53~5_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux53~7_combout\))) ) ) ) # ( !\REG|Mux53~6_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux53~5_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux53~7_combout\))) ) ) ) # ( \REG|Mux53~6_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\REG|Mux53~8_combout\) ) ) ) # ( !\REG|Mux53~6_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|Mux53~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux53~5_combout\,
	datab => \REG|ALT_INV_Mux53~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_Mux53~8_combout\,
	datae => \REG|ALT_INV_Mux53~6_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux53~9_combout\);

-- Location: MLABCELL_X59_Y17_N36
\REG|Mux53~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux53~10_combout\ = ( \REG|Mux53~4_combout\ & ( \REG|Mux53~9_combout\ ) ) # ( !\REG|Mux53~4_combout\ & ( \REG|Mux53~9_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) ) ) ) # ( \REG|Mux53~4_combout\ & ( !\REG|Mux53~9_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REG|ALT_INV_Mux53~4_combout\,
	dataf => \REG|ALT_INV_Mux53~9_combout\,
	combout => \REG|Mux53~10_combout\);

-- Location: LABCELL_X73_Y19_N24
\REG|Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~3_combout\ = ( \REG|registers[27][11]~q\ & ( \REG|registers[31][11]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][11]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[23][11]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[27][11]~q\ & ( \REG|registers[31][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][11]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[23][11]~q\)))) ) ) ) # ( \REG|registers[27][11]~q\ & ( 
-- !\REG|registers[31][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[19][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\REG|registers[23][11]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REG|registers[27][11]~q\ & ( !\REG|registers[31][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][11]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][11]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[23][11]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[27][11]~q\,
	dataf => \REG|ALT_INV_registers[31][11]~q\,
	combout => \REG|Mux52~3_combout\);

-- Location: LABCELL_X74_Y16_N12
\REG|Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~2_combout\ = ( \REG|registers[26][11]~q\ & ( \REG|registers[18][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][11]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][11]~q\))) ) ) ) # ( !\REG|registers[26][11]~q\ & ( \REG|registers[18][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[22][11]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][11]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- \REG|registers[26][11]~q\ & ( !\REG|registers[18][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[22][11]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][11]~q\))) ) ) ) # ( !\REG|registers[26][11]~q\ & ( !\REG|registers[18][11]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][11]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[22][11]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[26][11]~q\,
	dataf => \REG|ALT_INV_registers[18][11]~q\,
	combout => \REG|Mux52~2_combout\);

-- Location: MLABCELL_X72_Y17_N0
\REG|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~0_combout\ = ( \REG|registers[16][11]~q\ & ( \REG|registers[20][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[24][11]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[28][11]~q\))) ) ) ) # ( !\REG|registers[16][11]~q\ & ( \REG|registers[20][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[24][11]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[28][11]~q\)))) ) ) ) # ( \REG|registers[16][11]~q\ & ( !\REG|registers[20][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[24][11]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[28][11]~q\)))) ) ) ) # ( !\REG|registers[16][11]~q\ & ( !\REG|registers[20][11]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[24][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[28][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[28][11]~q\,
	datad => \REG|ALT_INV_registers[24][11]~q\,
	datae => \REG|ALT_INV_registers[16][11]~q\,
	dataf => \REG|ALT_INV_registers[20][11]~q\,
	combout => \REG|Mux52~0_combout\);

-- Location: LABCELL_X73_Y19_N15
\REG|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~1_combout\ = ( \REG|registers[25][11]~q\ & ( \REG|registers[17][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][11]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][11]~q\))) ) ) ) # ( !\REG|registers[25][11]~q\ & ( \REG|registers[17][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[21][11]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][11]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( 
-- \REG|registers[25][11]~q\ & ( !\REG|registers[17][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[21][11]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[29][11]~q\))) ) ) ) # ( !\REG|registers[25][11]~q\ & ( !\REG|registers[17][11]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[29][11]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[21][11]~q\,
	datae => \REG|ALT_INV_registers[25][11]~q\,
	dataf => \REG|ALT_INV_registers[17][11]~q\,
	combout => \REG|Mux52~1_combout\);

-- Location: LABCELL_X73_Y19_N0
\REG|Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux52~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux52~2_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) 
-- & (\REG|Mux52~3_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux52~1_combout\ & ( (\REG|Mux52~0_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|Mux52~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux52~2_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|Mux52~3_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|Mux52~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|Mux52~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_Mux52~3_combout\,
	datac => \REG|ALT_INV_Mux52~2_combout\,
	datad => \REG|ALT_INV_Mux52~0_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REG|ALT_INV_Mux52~1_combout\,
	combout => \REG|Mux52~4_combout\);

-- Location: MLABCELL_X72_Y19_N0
\REG|Mux52~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~8_combout\ = ( \REG|registers[6][11]~q\ & ( \REG|registers[7][11]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[4][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[5][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[6][11]~q\ & ( \REG|registers[7][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[4][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[5][11]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[6][11]~q\ & ( !\REG|registers[7][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[4][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[5][11]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\REG|registers[6][11]~q\ & ( !\REG|registers[7][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[4][11]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[5][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][11]~q\,
	datab => \REG|ALT_INV_registers[4][11]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[6][11]~q\,
	dataf => \REG|ALT_INV_registers[7][11]~q\,
	combout => \REG|Mux52~8_combout\);

-- Location: LABCELL_X73_Y17_N12
\REG|Mux52~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~6_combout\ = ( \REG|registers[1][11]~q\ & ( \REG|registers[0][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][11]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][11]~q\)))) ) ) ) # ( !\REG|registers[1][11]~q\ & ( \REG|registers[0][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][11]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][11]~q\))))) ) ) ) # ( \REG|registers[1][11]~q\ & ( !\REG|registers[0][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][11]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][11]~q\))))) ) ) ) # ( !\REG|registers[1][11]~q\ & ( !\REG|registers[0][11]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][11]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[2][11]~q\,
	datac => \REG|ALT_INV_registers[3][11]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[1][11]~q\,
	dataf => \REG|ALT_INV_registers[0][11]~q\,
	combout => \REG|Mux52~6_combout\);

-- Location: LABCELL_X73_Y20_N48
\REG|Mux52~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~5_combout\ = ( \REG|registers[10][11]~q\ & ( \REG|registers[9][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[8][11]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][11]~q\)))) ) ) ) # ( !\REG|registers[10][11]~q\ & ( \REG|registers[9][11]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[8][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[11][11]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[10][11]~q\ & ( !\REG|registers[9][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[8][11]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][11]~q\)))) ) ) ) # ( !\REG|registers[10][11]~q\ & ( 
-- !\REG|registers[9][11]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[8][11]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REG|registers[11][11]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[8][11]~q\,
	datac => \REG|ALT_INV_registers[11][11]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[10][11]~q\,
	dataf => \REG|ALT_INV_registers[9][11]~q\,
	combout => \REG|Mux52~5_combout\);

-- Location: LABCELL_X73_Y20_N54
\REG|Mux52~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~7_combout\ = ( \REG|registers[14][11]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][11]~q\) ) ) ) # ( !\REG|registers[14][11]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[15][11]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[14][11]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][11]~q\)) ) ) ) # ( !\REG|registers[14][11]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][11]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][11]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[13][11]~q\,
	datad => \REG|ALT_INV_registers[12][11]~q\,
	datae => \REG|ALT_INV_registers[14][11]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux52~7_combout\);

-- Location: LABCELL_X73_Y20_N30
\REG|Mux52~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~9_combout\ = ( \REG|Mux52~7_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux52~5_combout\) ) ) ) # ( !\REG|Mux52~7_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\REG|Mux52~5_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REG|Mux52~7_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux52~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux52~8_combout\)) ) ) ) # ( !\REG|Mux52~7_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux52~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux52~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux52~8_combout\,
	datab => \REG|ALT_INV_Mux52~6_combout\,
	datac => \REG|ALT_INV_Mux52~5_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_Mux52~7_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux52~9_combout\);

-- Location: LABCELL_X73_Y20_N12
\REG|Mux52~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux52~10_combout\ = ( \REG|Mux52~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) # (\REG|Mux52~4_combout\) ) ) # ( !\REG|Mux52~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux52~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux52~4_combout\,
	dataf => \REG|ALT_INV_Mux52~9_combout\,
	combout => \REG|Mux52~10_combout\);

-- Location: LABCELL_X74_Y16_N36
\REG|Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~2_combout\ = ( \REG|registers[26][12]~q\ & ( \REG|registers[30][12]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[22][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][12]~q\ & ( \REG|registers[30][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][12]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[26][12]~q\ & ( !\REG|registers[30][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[18][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][12]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[26][12]~q\ & ( !\REG|registers[30][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][12]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][12]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[18][12]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[26][12]~q\,
	dataf => \REG|ALT_INV_registers[30][12]~q\,
	combout => \REG|Mux51~2_combout\);

-- Location: MLABCELL_X72_Y18_N57
\REG|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~0_combout\ = ( \REG|registers[20][12]~q\ & ( \REG|registers[24][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[16][12]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[28][12]~q\))) ) ) ) # ( !\REG|registers[20][12]~q\ & ( \REG|registers[24][12]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[16][12]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[28][12]~q\))) ) ) ) # ( \REG|registers[20][12]~q\ & ( !\REG|registers[24][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[16][12]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][12]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[20][12]~q\ & ( !\REG|registers[24][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[16][12]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[28][12]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[28][12]~q\,
	datac => \REG|ALT_INV_registers[16][12]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[20][12]~q\,
	dataf => \REG|ALT_INV_registers[24][12]~q\,
	combout => \REG|Mux51~0_combout\);

-- Location: LABCELL_X71_Y16_N36
\REG|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~1_combout\ = ( \REG|registers[25][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[29][12]~q\) ) ) ) # ( !\REG|registers[25][12]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[29][12]~q\) ) ) ) # ( \REG|registers[25][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[21][12]~q\)) ) ) ) # ( !\REG|registers[25][12]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[21][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[21][12]~q\,
	datab => \REG|ALT_INV_registers[17][12]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[29][12]~q\,
	datae => \REG|ALT_INV_registers[25][12]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux51~1_combout\);

-- Location: LABCELL_X71_Y16_N6
\REG|Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~3_combout\ = ( \REG|registers[23][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[31][12]~q\) ) ) ) # ( !\REG|registers[23][12]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[31][12]~q\) ) ) ) # ( \REG|registers[23][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[19][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[27][12]~q\)) ) ) ) # ( !\REG|registers[23][12]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[19][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[27][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[27][12]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[19][12]~q\,
	datad => \REG|ALT_INV_registers[31][12]~q\,
	datae => \REG|ALT_INV_registers[23][12]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux51~3_combout\);

-- Location: LABCELL_X73_Y18_N24
\REG|Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~4_combout\ = ( \REG|Mux51~1_combout\ & ( \REG|Mux51~3_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux51~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux51~2_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|Mux51~1_combout\ & ( \REG|Mux51~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- \REG|Mux51~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|Mux51~2_combout\))) ) ) ) # ( \REG|Mux51~1_combout\ & ( !\REG|Mux51~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|Mux51~0_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux51~2_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\REG|Mux51~1_combout\ & ( !\REG|Mux51~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|Mux51~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux51~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux51~2_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_Mux51~0_combout\,
	datae => \REG|ALT_INV_Mux51~1_combout\,
	dataf => \REG|ALT_INV_Mux51~3_combout\,
	combout => \REG|Mux51~4_combout\);

-- Location: MLABCELL_X72_Y19_N24
\REG|Mux51~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~8_combout\ = ( \REG|registers[6][12]~q\ & ( \REG|registers[7][12]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[5][12]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[6][12]~q\ & ( \REG|registers[7][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][12]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[5][12]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REG|registers[6][12]~q\ & ( 
-- !\REG|registers[7][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[4][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[5][12]~q\)))) ) ) ) # ( !\REG|registers[6][12]~q\ & ( !\REG|registers[7][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][12]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[5][12]~q\,
	datae => \REG|ALT_INV_registers[6][12]~q\,
	dataf => \REG|ALT_INV_registers[7][12]~q\,
	combout => \REG|Mux51~8_combout\);

-- Location: LABCELL_X75_Y13_N36
\REG|Mux51~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~6_combout\ = ( \REG|registers[1][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[2][12]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][12]~q\)) ) ) ) # ( !\REG|registers[1][12]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[2][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][12]~q\)) ) ) ) # ( \REG|registers[1][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[0][12]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|registers[1][12]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[0][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[3][12]~q\,
	datac => \REG|ALT_INV_registers[0][12]~q\,
	datad => \REG|ALT_INV_registers[2][12]~q\,
	datae => \REG|ALT_INV_registers[1][12]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux51~6_combout\);

-- Location: LABCELL_X73_Y18_N12
\REG|Mux51~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~7_combout\ = ( \REG|registers[15][12]~q\ & ( \REG|registers[14][12]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[13][12]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[15][12]~q\ & ( \REG|registers[14][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[12][12]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[13][12]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- \REG|registers[15][12]~q\ & ( !\REG|registers[14][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][12]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[13][12]~q\)))) ) ) ) # ( !\REG|registers[15][12]~q\ & ( !\REG|registers[14][12]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][12]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[12][12]~q\,
	datac => \REG|ALT_INV_registers[13][12]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[15][12]~q\,
	dataf => \REG|ALT_INV_registers[14][12]~q\,
	combout => \REG|Mux51~7_combout\);

-- Location: LABCELL_X77_Y17_N12
\REG|Mux51~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~5_combout\ = ( \REG|registers[11][12]~q\ & ( \REG|registers[8][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[10][12]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[9][12]~q\))) ) ) ) # ( !\REG|registers[11][12]~q\ & ( \REG|registers[8][12]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[10][12]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[9][12]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REG|registers[11][12]~q\ & ( !\REG|registers[8][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[10][12]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[9][12]~q\))) ) ) ) # ( !\REG|registers[11][12]~q\ & ( 
-- !\REG|registers[8][12]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[10][12]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[9][12]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][12]~q\,
	datab => \REG|ALT_INV_registers[10][12]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[11][12]~q\,
	dataf => \REG|ALT_INV_registers[8][12]~q\,
	combout => \REG|Mux51~5_combout\);

-- Location: LABCELL_X74_Y20_N48
\REG|Mux51~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~9_combout\ = ( \REG|Mux51~7_combout\ & ( \REG|Mux51~5_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux51~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux51~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|Mux51~7_combout\ & ( \REG|Mux51~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux51~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux51~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( 
-- \REG|Mux51~7_combout\ & ( !\REG|Mux51~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux51~6_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux51~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( !\REG|Mux51~7_combout\ & ( 
-- !\REG|Mux51~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux51~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|Mux51~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_Mux51~8_combout\,
	datad => \REG|ALT_INV_Mux51~6_combout\,
	datae => \REG|ALT_INV_Mux51~7_combout\,
	dataf => \REG|ALT_INV_Mux51~5_combout\,
	combout => \REG|Mux51~9_combout\);

-- Location: LABCELL_X73_Y18_N36
\REG|Mux51~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux51~10_combout\ = (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ((\REG|Mux51~9_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & (\REG|Mux51~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REG|ALT_INV_Mux51~4_combout\,
	datac => \REG|ALT_INV_Mux51~9_combout\,
	combout => \REG|Mux51~10_combout\);

-- Location: LABCELL_X74_Y14_N6
\REG|Mux50~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~6_combout\ = ( \REG|registers[2][13]~q\ & ( \REG|registers[0][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[1][13]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][13]~q\))) ) ) ) # ( !\REG|registers[2][13]~q\ & ( \REG|registers[0][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[1][13]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][13]~q\)))) ) ) ) # ( \REG|registers[2][13]~q\ & ( !\REG|registers[0][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[1][13]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][13]~q\)))) ) ) ) # ( !\REG|registers[2][13]~q\ & ( !\REG|registers[0][13]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[1][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[3][13]~q\,
	datac => \REG|ALT_INV_registers[1][13]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[2][13]~q\,
	dataf => \REG|ALT_INV_registers[0][13]~q\,
	combout => \REG|Mux50~6_combout\);

-- Location: LABCELL_X74_Y10_N36
\REG|Mux50~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~7_combout\ = ( \REG|registers[14][13]~q\ & ( \REG|registers[13][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[12][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[15][13]~q\)))) ) ) ) # ( !\REG|registers[14][13]~q\ & ( \REG|registers[13][13]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[15][13]~q\)))) ) ) ) # ( \REG|registers[14][13]~q\ & ( !\REG|registers[13][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[12][13]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][13]~q\)))) ) ) ) # ( !\REG|registers[14][13]~q\ & ( 
-- !\REG|registers[13][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[12][13]~q\,
	datad => \REG|ALT_INV_registers[15][13]~q\,
	datae => \REG|ALT_INV_registers[14][13]~q\,
	dataf => \REG|ALT_INV_registers[13][13]~q\,
	combout => \REG|Mux50~7_combout\);

-- Location: LABCELL_X70_Y10_N30
\REG|Mux50~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~8_combout\ = ( \REG|registers[4][13]~q\ & ( \REG|registers[6][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][13]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][13]~q\))) ) ) ) # ( !\REG|registers[4][13]~q\ & ( \REG|registers[6][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[5][13]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[7][13]~q\))) ) ) ) # ( 
-- \REG|registers[4][13]~q\ & ( !\REG|registers[6][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[5][13]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][13]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\REG|registers[4][13]~q\ & ( !\REG|registers[6][13]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[7][13]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[5][13]~q\,
	datae => \REG|ALT_INV_registers[4][13]~q\,
	dataf => \REG|ALT_INV_registers[6][13]~q\,
	combout => \REG|Mux50~8_combout\);

-- Location: LABCELL_X70_Y20_N24
\REG|Mux50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~5_combout\ = ( \REG|registers[10][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][13]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][13]~q\))) ) ) ) # ( !\REG|registers[10][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[9][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][13]~q\))) ) ) ) # ( \REG|registers[10][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[8][13]~q\) ) ) ) # ( !\REG|registers[10][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[8][13]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][13]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[9][13]~q\,
	datad => \REG|ALT_INV_registers[11][13]~q\,
	datae => \REG|ALT_INV_registers[10][13]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux50~5_combout\);

-- Location: LABCELL_X73_Y20_N0
\REG|Mux50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~9_combout\ = ( \REG|Mux50~8_combout\ & ( \REG|Mux50~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|Mux50~6_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux50~7_combout\)))) ) ) ) # ( !\REG|Mux50~8_combout\ & ( \REG|Mux50~5_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux50~6_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux50~7_combout\)))) ) ) ) # ( \REG|Mux50~8_combout\ & ( !\REG|Mux50~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|Mux50~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|Mux50~7_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|Mux50~8_combout\ & ( !\REG|Mux50~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux50~6_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|Mux50~7_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_Mux50~6_combout\,
	datac => \REG|ALT_INV_Mux50~7_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_Mux50~8_combout\,
	dataf => \REG|ALT_INV_Mux50~5_combout\,
	combout => \REG|Mux50~9_combout\);

-- Location: LABCELL_X75_Y14_N54
\REG|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~1_combout\ = ( \REG|registers[21][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[29][13]~q\) ) ) ) # ( !\REG|registers[21][13]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[29][13]~q\) ) ) ) # ( \REG|registers[21][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[17][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[25][13]~q\))) ) ) ) # ( !\REG|registers[21][13]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[17][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[25][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[17][13]~q\,
	datac => \REG|ALT_INV_registers[29][13]~q\,
	datad => \REG|ALT_INV_registers[25][13]~q\,
	datae => \REG|ALT_INV_registers[21][13]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux50~1_combout\);

-- Location: LABCELL_X73_Y10_N42
\REG|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~0_combout\ = ( \REG|registers[24][13]~q\ & ( \REG|registers[16][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][13]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][13]~q\)))) ) ) ) # ( !\REG|registers[24][13]~q\ & ( \REG|registers[16][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][13]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][13]~q\))))) ) ) ) # ( \REG|registers[24][13]~q\ & ( !\REG|registers[16][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][13]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][13]~q\))))) ) ) ) # ( !\REG|registers[24][13]~q\ & ( !\REG|registers[16][13]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[20][13]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[28][13]~q\,
	datae => \REG|ALT_INV_registers[24][13]~q\,
	dataf => \REG|ALT_INV_registers[16][13]~q\,
	combout => \REG|Mux50~0_combout\);

-- Location: LABCELL_X74_Y13_N36
\REG|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~2_combout\ = ( \REG|registers[26][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][13]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][13]~q\))) ) ) ) # ( !\REG|registers[26][13]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[22][13]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][13]~q\))) ) ) ) # ( \REG|registers[26][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[18][13]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][13]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[18][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][13]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[18][13]~q\,
	datad => \REG|ALT_INV_registers[30][13]~q\,
	datae => \REG|ALT_INV_registers[26][13]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux50~2_combout\);

-- Location: LABCELL_X74_Y12_N42
\REG|Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~3_combout\ = ( \REG|registers[27][13]~q\ & ( \REG|registers[19][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][13]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][13]~q\))) ) ) ) # ( !\REG|registers[27][13]~q\ & ( \REG|registers[19][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][13]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][13]~q\)))) ) ) ) # ( \REG|registers[27][13]~q\ & ( !\REG|registers[19][13]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][13]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][13]~q\)))) ) ) ) # ( !\REG|registers[27][13]~q\ & ( !\REG|registers[19][13]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][13]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][13]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[23][13]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[27][13]~q\,
	dataf => \REG|ALT_INV_registers[19][13]~q\,
	combout => \REG|Mux50~3_combout\);

-- Location: LABCELL_X73_Y20_N6
\REG|Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~4_combout\ = ( \REG|Mux50~2_combout\ & ( \REG|Mux50~3_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux50~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux50~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|Mux50~2_combout\ & ( \REG|Mux50~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- \REG|Mux50~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|Mux50~1_combout\))) ) ) ) # ( \REG|Mux50~2_combout\ & ( !\REG|Mux50~3_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|Mux50~0_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux50~1_combout\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REG|Mux50~2_combout\ & ( !\REG|Mux50~3_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|Mux50~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux50~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux50~1_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_Mux50~0_combout\,
	datae => \REG|ALT_INV_Mux50~2_combout\,
	dataf => \REG|ALT_INV_Mux50~3_combout\,
	combout => \REG|Mux50~4_combout\);

-- Location: LABCELL_X73_Y20_N18
\REG|Mux50~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux50~10_combout\ = ( \REG|Mux50~4_combout\ & ( (\REG|Mux50~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REG|Mux50~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux50~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux50~9_combout\,
	dataf => \REG|ALT_INV_Mux50~4_combout\,
	combout => \REG|Mux50~10_combout\);

-- Location: LABCELL_X75_Y17_N48
\REG|Mux49~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~8_combout\ = ( \REG|registers[6][14]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[7][14]~q\) ) ) ) # ( !\REG|registers[6][14]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[7][14]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[6][14]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][14]~q\))) ) ) ) # ( !\REG|registers[6][14]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][14]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[4][14]~q\,
	datad => \REG|ALT_INV_registers[5][14]~q\,
	datae => \REG|ALT_INV_registers[6][14]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux49~8_combout\);

-- Location: LABCELL_X74_Y17_N0
\REG|Mux49~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~5_combout\ = ( \REG|registers[10][14]~q\ & ( \REG|registers[9][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[8][14]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[11][14]~q\)))) ) ) ) # ( !\REG|registers[10][14]~q\ & ( \REG|registers[9][14]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][14]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[11][14]~q\)))) ) ) ) # ( \REG|registers[10][14]~q\ & ( !\REG|registers[9][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[8][14]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[11][14]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- !\REG|registers[10][14]~q\ & ( !\REG|registers[9][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][14]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[11][14]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[8][14]~q\,
	datac => \REG|ALT_INV_registers[11][14]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[10][14]~q\,
	dataf => \REG|ALT_INV_registers[9][14]~q\,
	combout => \REG|Mux49~5_combout\);

-- Location: MLABCELL_X72_Y11_N54
\REG|Mux49~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~7_combout\ = ( \REG|registers[14][14]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][14]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][14]~q\))) ) ) ) # ( !\REG|registers[14][14]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[13][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][14]~q\))) ) ) ) # ( \REG|registers[14][14]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[12][14]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[14][14]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[12][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][14]~q\,
	datab => \REG|ALT_INV_registers[15][14]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[12][14]~q\,
	datae => \REG|ALT_INV_registers[14][14]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux49~7_combout\);

-- Location: LABCELL_X68_Y9_N12
\REG|Mux49~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~6_combout\ = ( \REG|registers[1][14]~q\ & ( \REG|registers[2][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[3][14]~q\)))) ) ) ) # ( !\REG|registers[1][14]~q\ & ( \REG|registers[2][14]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][14]~q\))) ) ) ) # ( \REG|registers[1][14]~q\ & ( !\REG|registers[2][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][14]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[3][14]~q\)))) ) ) ) # ( 
-- !\REG|registers[1][14]~q\ & ( !\REG|registers[2][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][14]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[3][14]~q\,
	datad => \REG|ALT_INV_registers[0][14]~q\,
	datae => \REG|ALT_INV_registers[1][14]~q\,
	dataf => \REG|ALT_INV_registers[2][14]~q\,
	combout => \REG|Mux49~6_combout\);

-- Location: LABCELL_X75_Y17_N54
\REG|Mux49~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux49~7_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux49~5_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux49~8_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux49~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux49~8_combout\,
	datab => \REG|ALT_INV_Mux49~5_combout\,
	datac => \REG|ALT_INV_Mux49~7_combout\,
	datad => \REG|ALT_INV_Mux49~6_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux49~9_combout\);

-- Location: LABCELL_X73_Y10_N48
\REG|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~0_combout\ = ( \REG|registers[24][14]~q\ & ( \REG|registers[28][14]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[20][14]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[24][14]~q\ & ( \REG|registers[28][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][14]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[24][14]~q\ & ( !\REG|registers[28][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[16][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][14]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[24][14]~q\ & ( !\REG|registers[28][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][14]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[16][14]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[20][14]~q\,
	datae => \REG|ALT_INV_registers[24][14]~q\,
	dataf => \REG|ALT_INV_registers[28][14]~q\,
	combout => \REG|Mux49~0_combout\);

-- Location: LABCELL_X75_Y14_N12
\REG|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~1_combout\ = ( \REG|registers[25][14]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[29][14]~q\) ) ) ) # ( !\REG|registers[25][14]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[29][14]~q\) ) ) ) # ( \REG|registers[25][14]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][14]~q\))) ) ) ) # ( !\REG|registers[25][14]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][14]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][14]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[21][14]~q\,
	datad => \REG|ALT_INV_registers[29][14]~q\,
	datae => \REG|ALT_INV_registers[25][14]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux49~1_combout\);

-- Location: LABCELL_X74_Y12_N6
\REG|Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~3_combout\ = ( \REG|registers[27][14]~q\ & ( \REG|registers[19][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][14]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][14]~q\))) ) ) ) # ( !\REG|registers[27][14]~q\ & ( \REG|registers[19][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][14]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][14]~q\)))) ) ) ) # ( \REG|registers[27][14]~q\ & ( !\REG|registers[19][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][14]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][14]~q\)))) ) ) ) # ( !\REG|registers[27][14]~q\ & ( !\REG|registers[19][14]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][14]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[31][14]~q\,
	datac => \REG|ALT_INV_registers[23][14]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[27][14]~q\,
	dataf => \REG|ALT_INV_registers[19][14]~q\,
	combout => \REG|Mux49~3_combout\);

-- Location: LABCELL_X74_Y13_N48
\REG|Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~2_combout\ = ( \REG|registers[26][14]~q\ & ( \REG|registers[22][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[18][14]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][14]~q\))) ) ) ) # ( !\REG|registers[26][14]~q\ & ( \REG|registers[22][14]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[18][14]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][14]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \REG|registers[26][14]~q\ & ( !\REG|registers[22][14]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- \REG|registers[18][14]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][14]~q\))) ) ) ) # ( !\REG|registers[26][14]~q\ & ( !\REG|registers[22][14]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[18][14]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][14]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][14]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[18][14]~q\,
	datae => \REG|ALT_INV_registers[26][14]~q\,
	dataf => \REG|ALT_INV_registers[22][14]~q\,
	combout => \REG|Mux49~2_combout\);

-- Location: LABCELL_X74_Y12_N39
\REG|Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux49~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux49~3_combout\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux49~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux49~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|Mux49~1_combout\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|Mux49~2_combout\ & ( (\REG|Mux49~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|Mux49~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux49~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|Mux49~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux49~0_combout\,
	datab => \REG|ALT_INV_Mux49~1_combout\,
	datac => \REG|ALT_INV_Mux49~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REG|ALT_INV_Mux49~2_combout\,
	combout => \REG|Mux49~4_combout\);

-- Location: LABCELL_X74_Y12_N48
\REG|Mux49~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux49~10_combout\ = ( \REG|Mux49~4_combout\ & ( (\REG|Mux49~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REG|Mux49~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux49~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux49~9_combout\,
	datae => \REG|ALT_INV_Mux49~4_combout\,
	combout => \REG|Mux49~10_combout\);

-- Location: LABCELL_X73_Y19_N42
\REG|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~1_combout\ = ( \REG|registers[25][15]~q\ & ( \REG|registers[29][15]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[21][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[25][15]~q\ & ( \REG|registers[29][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[21][15]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[25][15]~q\ & ( !\REG|registers[29][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[17][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[21][15]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[25][15]~q\ & ( !\REG|registers[29][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[21][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[21][15]~q\,
	datac => \REG|ALT_INV_registers[17][15]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[25][15]~q\,
	dataf => \REG|ALT_INV_registers[29][15]~q\,
	combout => \REG|Mux48~1_combout\);

-- Location: MLABCELL_X72_Y17_N48
\REG|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~0_combout\ = ( \REG|registers[24][15]~q\ & ( \REG|registers[20][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[16][15]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[28][15]~q\)))) ) ) ) # ( !\REG|registers[24][15]~q\ & ( \REG|registers[20][15]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[16][15]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[28][15]~q\)))) ) ) ) # ( \REG|registers[24][15]~q\ & ( !\REG|registers[20][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[28][15]~q\)))) ) ) ) # ( 
-- !\REG|registers[24][15]~q\ & ( !\REG|registers[20][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[28][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[16][15]~q\,
	datad => \REG|ALT_INV_registers[28][15]~q\,
	datae => \REG|ALT_INV_registers[24][15]~q\,
	dataf => \REG|ALT_INV_registers[20][15]~q\,
	combout => \REG|Mux48~0_combout\);

-- Location: LABCELL_X73_Y19_N54
\REG|Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~3_combout\ = ( \REG|registers[27][15]~q\ & ( \REG|registers[31][15]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[19][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[23][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[27][15]~q\ & ( \REG|registers[31][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[19][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[23][15]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[27][15]~q\ & ( !\REG|registers[31][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[19][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[23][15]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[27][15]~q\ & ( !\REG|registers[31][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[19][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[23][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][15]~q\,
	datab => \REG|ALT_INV_registers[19][15]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[27][15]~q\,
	dataf => \REG|ALT_INV_registers[31][15]~q\,
	combout => \REG|Mux48~3_combout\);

-- Location: LABCELL_X74_Y19_N0
\REG|Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~2_combout\ = ( \REG|registers[26][15]~q\ & ( \REG|registers[22][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[18][15]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[30][15]~q\))) ) ) ) # ( !\REG|registers[26][15]~q\ & ( \REG|registers[22][15]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[18][15]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[30][15]~q\))) ) ) ) # ( \REG|registers[26][15]~q\ & ( !\REG|registers[22][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[18][15]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[30][15]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\REG|registers[26][15]~q\ & ( !\REG|registers[22][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[18][15]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[30][15]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][15]~q\,
	datab => \REG|ALT_INV_registers[18][15]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[26][15]~q\,
	dataf => \REG|ALT_INV_registers[22][15]~q\,
	combout => \REG|Mux48~2_combout\);

-- Location: LABCELL_X75_Y17_N18
\REG|Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~4_combout\ = ( \REG|Mux48~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux48~3_combout\) ) ) ) # ( !\REG|Mux48~2_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|Mux48~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|Mux48~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux48~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux48~1_combout\)) ) ) ) # ( !\REG|Mux48~2_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux48~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux48~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux48~1_combout\,
	datab => \REG|ALT_INV_Mux48~0_combout\,
	datac => \REG|ALT_INV_Mux48~3_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_Mux48~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux48~4_combout\);

-- Location: MLABCELL_X72_Y19_N18
\REG|Mux48~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~8_combout\ = ( \REG|registers[6][15]~q\ & ( \REG|registers[5][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[4][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[7][15]~q\)))) ) ) ) # ( !\REG|registers[6][15]~q\ & ( \REG|registers[5][15]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[4][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[7][15]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[6][15]~q\ & ( !\REG|registers[5][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[4][15]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[7][15]~q\)))) ) ) ) # ( !\REG|registers[6][15]~q\ & ( 
-- !\REG|registers[5][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[4][15]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REG|registers[7][15]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[4][15]~q\,
	datac => \REG|ALT_INV_registers[7][15]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[6][15]~q\,
	dataf => \REG|ALT_INV_registers[5][15]~q\,
	combout => \REG|Mux48~8_combout\);

-- Location: LABCELL_X74_Y17_N24
\REG|Mux48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[10][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][15]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[10][15]~q\ & ( (\REG|registers[8][15]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[10][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][15]~q\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[10][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- \REG|registers[8][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][15]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[9][15]~q\,
	datad => \REG|ALT_INV_registers[8][15]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REG|ALT_INV_registers[10][15]~q\,
	combout => \REG|Mux48~5_combout\);

-- Location: MLABCELL_X72_Y9_N30
\REG|Mux48~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~7_combout\ = ( \REG|registers[14][15]~q\ & ( \REG|registers[13][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[12][15]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][15]~q\)))) ) ) ) # ( !\REG|registers[14][15]~q\ & ( \REG|registers[13][15]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[12][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[15][15]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[14][15]~q\ & ( !\REG|registers[13][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][15]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][15]~q\)))) ) ) ) # ( !\REG|registers[14][15]~q\ & ( 
-- !\REG|registers[13][15]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][15]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REG|registers[15][15]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[12][15]~q\,
	datac => \REG|ALT_INV_registers[15][15]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[14][15]~q\,
	dataf => \REG|ALT_INV_registers[13][15]~q\,
	combout => \REG|Mux48~7_combout\);

-- Location: LABCELL_X74_Y14_N54
\REG|Mux48~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~6_combout\ = ( \REG|registers[3][15]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[1][15]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[3][15]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[1][15]~q\) ) ) ) # ( \REG|registers[3][15]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][15]~q\)) ) ) ) # ( !\REG|registers[3][15]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][15]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[2][15]~q\,
	datac => \REG|ALT_INV_registers[0][15]~q\,
	datad => \REG|ALT_INV_registers[1][15]~q\,
	datae => \REG|ALT_INV_registers[3][15]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux48~6_combout\);

-- Location: LABCELL_X75_Y17_N39
\REG|Mux48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux48~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux48~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|Mux48~7_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux48~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|Mux48~5_combout\) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|Mux48~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux48~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|Mux48~7_combout\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|Mux48~6_combout\ & ( (\REG|Mux48~5_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux48~8_combout\,
	datab => \REG|ALT_INV_Mux48~5_combout\,
	datac => \REG|ALT_INV_Mux48~7_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REG|ALT_INV_Mux48~6_combout\,
	combout => \REG|Mux48~9_combout\);

-- Location: LABCELL_X74_Y17_N6
\REG|Mux48~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux48~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux48~9_combout\ & ( \REG|Mux48~4_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux48~9_combout\ ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( !\REG|Mux48~9_combout\ & ( \REG|Mux48~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux48~4_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REG|ALT_INV_Mux48~9_combout\,
	combout => \REG|Mux48~10_combout\);

-- Location: LABCELL_X62_Y10_N42
\REG|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~1_combout\ = ( \REG|registers[25][16]~q\ & ( \REG|registers[29][16]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][16]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[21][16]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[25][16]~q\ & ( \REG|registers[29][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][16]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[21][16]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REG|registers[25][16]~q\ & ( 
-- !\REG|registers[29][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[17][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[21][16]~q\)))) ) ) ) # ( !\REG|registers[25][16]~q\ & ( !\REG|registers[29][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][16]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][16]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[21][16]~q\,
	datae => \REG|ALT_INV_registers[25][16]~q\,
	dataf => \REG|ALT_INV_registers[29][16]~q\,
	combout => \REG|Mux47~1_combout\);

-- Location: LABCELL_X63_Y15_N12
\REG|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~2_combout\ = ( \REG|registers[26][16]~q\ & ( \REG|registers[22][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[18][16]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[30][16]~q\)))) ) ) ) # ( !\REG|registers[26][16]~q\ & ( \REG|registers[22][16]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[18][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[30][16]~q\)))) ) ) ) # ( \REG|registers[26][16]~q\ & ( !\REG|registers[22][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[18][16]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[30][16]~q\)))) ) ) ) # ( !\REG|registers[26][16]~q\ & ( 
-- !\REG|registers[22][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[18][16]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[30][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[18][16]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[30][16]~q\,
	datae => \REG|ALT_INV_registers[26][16]~q\,
	dataf => \REG|ALT_INV_registers[22][16]~q\,
	combout => \REG|Mux47~2_combout\);

-- Location: LABCELL_X57_Y15_N30
\REG|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~0_combout\ = ( \REG|registers[24][16]~q\ & ( \REG|registers[28][16]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[20][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[24][16]~q\ & ( \REG|registers[28][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[16][16]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[20][16]~q\))) ) ) ) # ( \REG|registers[24][16]~q\ & ( 
-- !\REG|registers[28][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[16][16]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[20][16]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REG|registers[24][16]~q\ & ( !\REG|registers[28][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][16]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[16][16]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[24][16]~q\,
	dataf => \REG|ALT_INV_registers[28][16]~q\,
	combout => \REG|Mux47~0_combout\);

-- Location: LABCELL_X61_Y15_N24
\REG|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~3_combout\ = ( \REG|registers[27][16]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[31][16]~q\) ) ) ) # ( !\REG|registers[27][16]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[31][16]~q\) ) ) ) # ( \REG|registers[27][16]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][16]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][16]~q\))) ) ) ) # ( !\REG|registers[27][16]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][16]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][16]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][16]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[31][16]~q\,
	datad => \REG|ALT_INV_registers[23][16]~q\,
	datae => \REG|ALT_INV_registers[27][16]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux47~3_combout\);

-- Location: LABCELL_X56_Y14_N33
\REG|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~4_combout\ = ( \REG|Mux47~3_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|Mux47~1_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|Mux47~3_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|Mux47~1_combout\) ) ) ) # ( \REG|Mux47~3_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux47~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux47~2_combout\)) ) ) ) # ( !\REG|Mux47~3_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux47~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux47~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_Mux47~1_combout\,
	datac => \REG|ALT_INV_Mux47~2_combout\,
	datad => \REG|ALT_INV_Mux47~0_combout\,
	datae => \REG|ALT_INV_Mux47~3_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux47~4_combout\);

-- Location: MLABCELL_X59_Y14_N0
\REG|Mux47~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~7_combout\ = ( \REG|registers[14][16]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][16]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][16]~q\)) ) ) ) # ( !\REG|registers[14][16]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[13][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][16]~q\)) ) ) ) # ( \REG|registers[14][16]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[12][16]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[14][16]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[12][16]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[12][16]~q\,
	datac => \REG|ALT_INV_registers[15][16]~q\,
	datad => \REG|ALT_INV_registers[13][16]~q\,
	datae => \REG|ALT_INV_registers[14][16]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux47~7_combout\);

-- Location: MLABCELL_X65_Y15_N30
\REG|Mux47~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~8_combout\ = ( \REG|registers[6][16]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][16]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][16]~q\)) ) ) ) # ( !\REG|registers[6][16]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[5][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][16]~q\)) ) ) ) # ( \REG|registers[6][16]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[4][16]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[6][16]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[4][16]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][16]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[4][16]~q\,
	datad => \REG|ALT_INV_registers[5][16]~q\,
	datae => \REG|ALT_INV_registers[6][16]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux47~8_combout\);

-- Location: LABCELL_X61_Y12_N18
\REG|Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~5_combout\ = ( \REG|registers[10][16]~q\ & ( \REG|registers[11][16]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[8][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[9][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[10][16]~q\ & ( \REG|registers[11][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[8][16]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[9][16]~q\))) ) ) ) # ( 
-- \REG|registers[10][16]~q\ & ( !\REG|registers[11][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[8][16]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[9][16]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REG|registers[10][16]~q\ & ( !\REG|registers[11][16]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[8][16]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[9][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][16]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[8][16]~q\,
	datae => \REG|ALT_INV_registers[10][16]~q\,
	dataf => \REG|ALT_INV_registers[11][16]~q\,
	combout => \REG|Mux47~5_combout\);

-- Location: LABCELL_X74_Y14_N36
\REG|Mux47~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~6_combout\ = ( \REG|registers[1][16]~q\ & ( \REG|registers[2][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[0][16]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[3][16]~q\))) ) ) ) # ( !\REG|registers[1][16]~q\ & ( \REG|registers[2][16]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[0][16]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][16]~q\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REG|registers[1][16]~q\ & ( !\REG|registers[2][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][16]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[3][16]~q\))) ) ) ) # ( !\REG|registers[1][16]~q\ & ( 
-- !\REG|registers[2][16]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][16]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[3][16]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][16]~q\,
	datab => \REG|ALT_INV_registers[0][16]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[1][16]~q\,
	dataf => \REG|ALT_INV_registers[2][16]~q\,
	combout => \REG|Mux47~6_combout\);

-- Location: MLABCELL_X59_Y16_N36
\REG|Mux47~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~9_combout\ = ( \REG|Mux47~5_combout\ & ( \REG|Mux47~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux47~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux47~7_combout\))) ) ) ) # ( !\REG|Mux47~5_combout\ & ( \REG|Mux47~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux47~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux47~7_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( 
-- \REG|Mux47~5_combout\ & ( !\REG|Mux47~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|Mux47~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) 
-- & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|Mux47~7_combout\))) ) ) ) # ( !\REG|Mux47~5_combout\ & ( !\REG|Mux47~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux47~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux47~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux47~7_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_Mux47~8_combout\,
	datae => \REG|ALT_INV_Mux47~5_combout\,
	dataf => \REG|ALT_INV_Mux47~6_combout\,
	combout => \REG|Mux47~9_combout\);

-- Location: MLABCELL_X59_Y17_N33
\REG|Mux47~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux47~10_combout\ = ( \REG|Mux47~4_combout\ & ( \REG|Mux47~9_combout\ ) ) # ( !\REG|Mux47~4_combout\ & ( \REG|Mux47~9_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) ) ) ) # ( \REG|Mux47~4_combout\ & ( !\REG|Mux47~9_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REG|ALT_INV_Mux47~4_combout\,
	dataf => \REG|ALT_INV_Mux47~9_combout\,
	combout => \REG|Mux47~10_combout\);

-- Location: LABCELL_X71_Y17_N24
\REG|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|registers[17][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[25][17]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[29][17]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|registers[17][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\REG|registers[21][17]~q\) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|registers[17][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[25][17]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[29][17]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|registers[17][17]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- \REG|registers[21][17]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[25][17]~q\,
	datac => \REG|ALT_INV_registers[29][17]~q\,
	datad => \REG|ALT_INV_registers[21][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REG|ALT_INV_registers[17][17]~q\,
	combout => \REG|Mux46~1_combout\);

-- Location: LABCELL_X75_Y16_N42
\REG|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~3_combout\ = ( \REG|registers[27][17]~q\ & ( \REG|registers[23][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[19][17]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[31][17]~q\))) ) ) ) # ( !\REG|registers[27][17]~q\ & ( \REG|registers[23][17]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[19][17]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[31][17]~q\))) ) ) ) # ( \REG|registers[27][17]~q\ & ( !\REG|registers[23][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[19][17]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[31][17]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\REG|registers[27][17]~q\ & ( !\REG|registers[23][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[19][17]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[31][17]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][17]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[19][17]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[27][17]~q\,
	dataf => \REG|ALT_INV_registers[23][17]~q\,
	combout => \REG|Mux46~3_combout\);

-- Location: LABCELL_X77_Y17_N54
\REG|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~2_combout\ = ( \REG|registers[26][17]~q\ & ( \REG|registers[30][17]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][17]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[22][17]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][17]~q\ & ( \REG|registers[30][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][17]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[22][17]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REG|registers[26][17]~q\ & ( 
-- !\REG|registers[30][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[18][17]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[22][17]~q\)))) ) ) ) # ( !\REG|registers[26][17]~q\ & ( !\REG|registers[30][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][17]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[22][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][17]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[22][17]~q\,
	datae => \REG|ALT_INV_registers[26][17]~q\,
	dataf => \REG|ALT_INV_registers[30][17]~q\,
	combout => \REG|Mux46~2_combout\);

-- Location: MLABCELL_X72_Y17_N18
\REG|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~0_combout\ = ( \REG|registers[24][17]~q\ & ( \REG|registers[28][17]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][17]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[20][17]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[24][17]~q\ & ( \REG|registers[28][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][17]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][17]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( \REG|registers[24][17]~q\ & ( !\REG|registers[28][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[16][17]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][17]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( 
-- !\REG|registers[24][17]~q\ & ( !\REG|registers[28][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][17]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[20][17]~q\,
	datad => \REG|ALT_INV_registers[16][17]~q\,
	datae => \REG|ALT_INV_registers[24][17]~q\,
	dataf => \REG|ALT_INV_registers[28][17]~q\,
	combout => \REG|Mux46~0_combout\);

-- Location: LABCELL_X77_Y17_N42
\REG|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~4_combout\ = ( \REG|Mux46~2_combout\ & ( \REG|Mux46~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux46~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux46~3_combout\)))) ) ) ) # ( !\REG|Mux46~2_combout\ & ( \REG|Mux46~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|Mux46~1_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|Mux46~3_combout\)))) ) ) ) # ( 
-- \REG|Mux46~2_combout\ & ( !\REG|Mux46~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux46~1_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux46~3_combout\)))) ) ) ) # ( !\REG|Mux46~2_combout\ & ( !\REG|Mux46~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux46~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux46~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux46~1_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_Mux46~3_combout\,
	datae => \REG|ALT_INV_Mux46~2_combout\,
	dataf => \REG|ALT_INV_Mux46~0_combout\,
	combout => \REG|Mux46~4_combout\);

-- Location: LABCELL_X75_Y17_N12
\REG|Mux46~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~8_combout\ = ( \REG|registers[6][17]~q\ & ( \REG|registers[5][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[4][17]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[7][17]~q\)))) ) ) ) # ( !\REG|registers[6][17]~q\ & ( \REG|registers[5][17]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][17]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[7][17]~q\)))) ) ) ) # ( \REG|registers[6][17]~q\ & ( !\REG|registers[5][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[4][17]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[7][17]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- !\REG|registers[6][17]~q\ & ( !\REG|registers[5][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][17]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[7][17]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][17]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[7][17]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[6][17]~q\,
	dataf => \REG|ALT_INV_registers[5][17]~q\,
	combout => \REG|Mux46~8_combout\);

-- Location: LABCELL_X71_Y20_N54
\REG|Mux46~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~6_combout\ = ( \REG|registers[1][17]~q\ & ( \REG|registers[2][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][17]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[3][17]~q\)))) ) ) ) # ( !\REG|registers[1][17]~q\ & ( \REG|registers[2][17]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][17]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][17]~q\))) ) ) ) # ( \REG|registers[1][17]~q\ & ( !\REG|registers[2][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][17]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[3][17]~q\)))) ) ) ) # ( 
-- !\REG|registers[1][17]~q\ & ( !\REG|registers[2][17]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][17]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[3][17]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[3][17]~q\,
	datad => \REG|ALT_INV_registers[0][17]~q\,
	datae => \REG|ALT_INV_registers[1][17]~q\,
	dataf => \REG|ALT_INV_registers[2][17]~q\,
	combout => \REG|Mux46~6_combout\);

-- Location: LABCELL_X74_Y17_N48
\REG|Mux46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|registers[11][17]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|registers[10][17]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|registers[9][17]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|registers[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[10][17]~q\,
	datab => \REG|ALT_INV_registers[11][17]~q\,
	datac => \REG|ALT_INV_registers[9][17]~q\,
	datad => \REG|ALT_INV_registers[8][17]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux46~5_combout\);

-- Location: LABCELL_X73_Y18_N54
\REG|Mux46~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~7_combout\ = ( \REG|registers[14][17]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][17]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][17]~q\)) ) ) ) # ( !\REG|registers[14][17]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[13][17]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][17]~q\)) ) ) ) # ( \REG|registers[14][17]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[12][17]~q\) ) ) ) # ( !\REG|registers[14][17]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[12][17]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[12][17]~q\,
	datab => \REG|ALT_INV_registers[15][17]~q\,
	datac => \REG|ALT_INV_registers[13][17]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[14][17]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux46~7_combout\);

-- Location: LABCELL_X73_Y20_N24
\REG|Mux46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~9_combout\ = ( \REG|Mux46~5_combout\ & ( \REG|Mux46~7_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux46~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux46~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|Mux46~5_combout\ & ( \REG|Mux46~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux46~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux46~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( 
-- \REG|Mux46~5_combout\ & ( !\REG|Mux46~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux46~6_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux46~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( !\REG|Mux46~5_combout\ & ( 
-- !\REG|Mux46~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux46~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|Mux46~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_Mux46~8_combout\,
	datad => \REG|ALT_INV_Mux46~6_combout\,
	datae => \REG|ALT_INV_Mux46~5_combout\,
	dataf => \REG|ALT_INV_Mux46~7_combout\,
	combout => \REG|Mux46~9_combout\);

-- Location: LABCELL_X73_Y20_N42
\REG|Mux46~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux46~10_combout\ = ( \REG|Mux46~4_combout\ & ( \REG|Mux46~9_combout\ ) ) # ( !\REG|Mux46~4_combout\ & ( \REG|Mux46~9_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) ) ) ) # ( \REG|Mux46~4_combout\ & ( !\REG|Mux46~9_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REG|ALT_INV_Mux46~4_combout\,
	dataf => \REG|ALT_INV_Mux46~9_combout\,
	combout => \REG|Mux46~10_combout\);

-- Location: LABCELL_X70_Y18_N24
\REG|Mux45~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~7_combout\ = ( \REG|registers[14][18]~q\ & ( \REG|registers[15][18]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[13][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[14][18]~q\ & ( \REG|registers[15][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][18]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[14][18]~q\ & ( !\REG|registers[15][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[12][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][18]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\REG|registers[14][18]~q\ & ( !\REG|registers[15][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][18]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][18]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[12][18]~q\,
	datae => \REG|ALT_INV_registers[14][18]~q\,
	dataf => \REG|ALT_INV_registers[15][18]~q\,
	combout => \REG|Mux45~7_combout\);

-- Location: LABCELL_X74_Y15_N0
\REG|Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~5_combout\ = ( \REG|registers[10][18]~q\ & ( \REG|registers[8][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][18]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][18]~q\)))) ) ) ) # ( !\REG|registers[10][18]~q\ & ( \REG|registers[8][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[9][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[11][18]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- \REG|registers[10][18]~q\ & ( !\REG|registers[8][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][18]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][18]~q\)))) ) ) ) # ( !\REG|registers[10][18]~q\ & ( !\REG|registers[8][18]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][18]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][18]~q\,
	datab => \REG|ALT_INV_registers[11][18]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[10][18]~q\,
	dataf => \REG|ALT_INV_registers[8][18]~q\,
	combout => \REG|Mux45~5_combout\);

-- Location: LABCELL_X77_Y15_N30
\REG|Mux45~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~8_combout\ = ( \REG|registers[6][18]~q\ & ( \REG|registers[7][18]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[4][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[5][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[6][18]~q\ & ( \REG|registers[7][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[4][18]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[5][18]~q\))) ) ) ) # ( \REG|registers[6][18]~q\ & ( 
-- !\REG|registers[7][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[4][18]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[5][18]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\REG|registers[6][18]~q\ & ( !\REG|registers[7][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[4][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[5][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[5][18]~q\,
	datac => \REG|ALT_INV_registers[4][18]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[6][18]~q\,
	dataf => \REG|ALT_INV_registers[7][18]~q\,
	combout => \REG|Mux45~8_combout\);

-- Location: LABCELL_X74_Y14_N48
\REG|Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~6_combout\ = ( \REG|registers[1][18]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[2][18]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][18]~q\)) ) ) ) # ( !\REG|registers[1][18]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[2][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][18]~q\)) ) ) ) # ( \REG|registers[1][18]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[0][18]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|registers[1][18]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[0][18]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[3][18]~q\,
	datac => \REG|ALT_INV_registers[0][18]~q\,
	datad => \REG|ALT_INV_registers[2][18]~q\,
	datae => \REG|ALT_INV_registers[1][18]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux45~6_combout\);

-- Location: LABCELL_X77_Y15_N36
\REG|Mux45~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux45~7_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux45~8_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux45~5_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux45~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux45~7_combout\,
	datab => \REG|ALT_INV_Mux45~5_combout\,
	datac => \REG|ALT_INV_Mux45~8_combout\,
	datad => \REG|ALT_INV_Mux45~6_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux45~9_combout\);

-- Location: LABCELL_X71_Y17_N42
\REG|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~1_combout\ = ( \REG|registers[25][18]~q\ & ( \REG|registers[29][18]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][18]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[21][18]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[25][18]~q\ & ( \REG|registers[29][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][18]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[21][18]~q\)))) ) ) ) # ( \REG|registers[25][18]~q\ & ( 
-- !\REG|registers[29][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[17][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\REG|registers[21][18]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REG|registers[25][18]~q\ & ( !\REG|registers[29][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][18]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][18]~q\,
	datab => \REG|ALT_INV_registers[21][18]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[25][18]~q\,
	dataf => \REG|ALT_INV_registers[29][18]~q\,
	combout => \REG|Mux45~1_combout\);

-- Location: LABCELL_X75_Y18_N39
\REG|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~0_combout\ = ( \REG|registers[24][18]~q\ & ( \REG|registers[20][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[16][18]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[28][18]~q\)))) ) ) ) # ( !\REG|registers[24][18]~q\ & ( \REG|registers[20][18]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][18]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[28][18]~q\)))) ) ) ) # ( \REG|registers[24][18]~q\ & ( !\REG|registers[20][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[16][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[28][18]~q\)))) ) ) ) # ( 
-- !\REG|registers[24][18]~q\ & ( !\REG|registers[20][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][18]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[28][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[16][18]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[28][18]~q\,
	datae => \REG|ALT_INV_registers[24][18]~q\,
	dataf => \REG|ALT_INV_registers[20][18]~q\,
	combout => \REG|Mux45~0_combout\);

-- Location: LABCELL_X75_Y13_N30
\REG|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~3_combout\ = ( \REG|registers[27][18]~q\ & ( \REG|registers[23][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[19][18]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[31][18]~q\)))) ) ) ) # ( !\REG|registers[27][18]~q\ & ( \REG|registers[23][18]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[19][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[31][18]~q\)))) ) ) ) # ( \REG|registers[27][18]~q\ & ( !\REG|registers[23][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[19][18]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[31][18]~q\)))) ) ) ) # ( !\REG|registers[27][18]~q\ & ( 
-- !\REG|registers[23][18]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[19][18]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[31][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[19][18]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[31][18]~q\,
	datae => \REG|ALT_INV_registers[27][18]~q\,
	dataf => \REG|ALT_INV_registers[23][18]~q\,
	combout => \REG|Mux45~3_combout\);

-- Location: LABCELL_X74_Y16_N18
\REG|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~2_combout\ = ( \REG|registers[26][18]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][18]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][18]~q\)) ) ) ) # ( !\REG|registers[26][18]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[22][18]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][18]~q\)) ) ) ) # ( \REG|registers[26][18]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[18][18]~q\) ) ) ) # ( !\REG|registers[26][18]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[18][18]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][18]~q\,
	datab => \REG|ALT_INV_registers[22][18]~q\,
	datac => \REG|ALT_INV_registers[18][18]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[26][18]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux45~2_combout\);

-- Location: LABCELL_X77_Y18_N42
\REG|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~4_combout\ = ( \REG|Mux45~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux45~3_combout\) ) ) ) # ( !\REG|Mux45~2_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|Mux45~3_combout\) ) ) ) # ( \REG|Mux45~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux45~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux45~1_combout\)) ) ) ) # ( !\REG|Mux45~2_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux45~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux45~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_Mux45~1_combout\,
	datac => \REG|ALT_INV_Mux45~0_combout\,
	datad => \REG|ALT_INV_Mux45~3_combout\,
	datae => \REG|ALT_INV_Mux45~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux45~4_combout\);

-- Location: LABCELL_X77_Y18_N39
\REG|Mux45~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux45~10_combout\ = ( \REG|Mux45~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) # (\REG|Mux45~9_combout\) ) ) # ( !\REG|Mux45~4_combout\ & ( (\REG|Mux45~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux45~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REG|ALT_INV_Mux45~4_combout\,
	combout => \REG|Mux45~10_combout\);

-- Location: LABCELL_X67_Y12_N54
\REG|Mux44~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~7_combout\ = ( \REG|registers[14][19]~q\ & ( \REG|registers[15][19]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[13][19]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[14][19]~q\ & ( \REG|registers[15][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][19]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[14][19]~q\ & ( !\REG|registers[15][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[12][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][19]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\REG|registers[14][19]~q\ & ( !\REG|registers[15][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][19]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[12][19]~q\,
	datac => \REG|ALT_INV_registers[13][19]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[14][19]~q\,
	dataf => \REG|ALT_INV_registers[15][19]~q\,
	combout => \REG|Mux44~7_combout\);

-- Location: LABCELL_X68_Y20_N48
\REG|Mux44~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~8_combout\ = ( \REG|registers[6][19]~q\ & ( \REG|registers[4][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][19]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][19]~q\)))) ) ) ) # ( !\REG|registers[6][19]~q\ & ( \REG|registers[4][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][19]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][19]~q\))))) ) ) ) # ( \REG|registers[6][19]~q\ & ( !\REG|registers[4][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][19]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][19]~q\))))) ) ) ) # ( !\REG|registers[6][19]~q\ & ( !\REG|registers[4][19]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][19]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[7][19]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[6][19]~q\,
	dataf => \REG|ALT_INV_registers[4][19]~q\,
	combout => \REG|Mux44~8_combout\);

-- Location: LABCELL_X68_Y18_N6
\REG|Mux44~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~6_combout\ = ( \REG|registers[1][19]~q\ & ( \REG|registers[2][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[0][19]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[3][19]~q\)))) ) ) ) # ( !\REG|registers[1][19]~q\ & ( \REG|registers[2][19]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][19]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[3][19]~q\)))) ) ) ) # ( \REG|registers[1][19]~q\ & ( !\REG|registers[2][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[0][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[3][19]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\REG|registers[1][19]~q\ & ( !\REG|registers[2][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][19]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[3][19]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][19]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[3][19]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[1][19]~q\,
	dataf => \REG|ALT_INV_registers[2][19]~q\,
	combout => \REG|Mux44~6_combout\);

-- Location: LABCELL_X68_Y19_N9
\REG|Mux44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[10][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][19]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][19]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[10][19]~q\ & ( (\REG|registers[8][19]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[10][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][19]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][19]~q\))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[10][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- \REG|registers[8][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][19]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[8][19]~q\,
	datad => \REG|ALT_INV_registers[11][19]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REG|ALT_INV_registers[10][19]~q\,
	combout => \REG|Mux44~5_combout\);

-- Location: LABCELL_X67_Y20_N12
\REG|Mux44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux44~7_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux44~5_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux44~8_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux44~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux44~7_combout\,
	datab => \REG|ALT_INV_Mux44~8_combout\,
	datac => \REG|ALT_INV_Mux44~6_combout\,
	datad => \REG|ALT_INV_Mux44~5_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux44~9_combout\);

-- Location: LABCELL_X68_Y10_N9
\REG|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~0_combout\ = ( \REG|registers[28][19]~q\ & ( \REG|registers[16][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[20][19]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[24][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REG|registers[28][19]~q\ & ( \REG|registers[16][19]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[20][19]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[24][19]~q\)))) ) ) ) # ( \REG|registers[28][19]~q\ & ( !\REG|registers[16][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[24][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( 
-- !\REG|registers[28][19]~q\ & ( !\REG|registers[16][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][19]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[24][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[20][19]~q\,
	datad => \REG|ALT_INV_registers[24][19]~q\,
	datae => \REG|ALT_INV_registers[28][19]~q\,
	dataf => \REG|ALT_INV_registers[16][19]~q\,
	combout => \REG|Mux44~0_combout\);

-- Location: LABCELL_X68_Y19_N54
\REG|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~2_combout\ = ( \REG|registers[26][19]~q\ & ( \REG|registers[30][19]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[22][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][19]~q\ & ( \REG|registers[30][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[18][19]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[22][19]~q\))) ) ) ) # ( 
-- \REG|registers[26][19]~q\ & ( !\REG|registers[30][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[18][19]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][19]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( !\REG|registers[26][19]~q\ & ( !\REG|registers[30][19]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][19]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[18][19]~q\,
	datae => \REG|ALT_INV_registers[26][19]~q\,
	dataf => \REG|ALT_INV_registers[30][19]~q\,
	combout => \REG|Mux44~2_combout\);

-- Location: LABCELL_X66_Y19_N3
\REG|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~3_combout\ = ( \REG|registers[27][19]~q\ & ( \REG|registers[31][19]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[23][19]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[27][19]~q\ & ( \REG|registers[31][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][19]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[23][19]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REG|registers[27][19]~q\ & ( 
-- !\REG|registers[31][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[19][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[23][19]~q\)))) ) ) ) # ( !\REG|registers[27][19]~q\ & ( !\REG|registers[31][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][19]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[19][19]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[23][19]~q\,
	datae => \REG|ALT_INV_registers[27][19]~q\,
	dataf => \REG|ALT_INV_registers[31][19]~q\,
	combout => \REG|Mux44~3_combout\);

-- Location: LABCELL_X70_Y10_N18
\REG|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~1_combout\ = ( \REG|registers[29][19]~q\ & ( \REG|registers[17][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[21][19]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[25][19]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REG|registers[29][19]~q\ & ( \REG|registers[17][19]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[21][19]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[25][19]~q\)))) ) ) ) # ( \REG|registers[29][19]~q\ & ( !\REG|registers[17][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][19]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[25][19]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REG|registers[29][19]~q\ & ( 
-- !\REG|registers[17][19]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][19]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[25][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[21][19]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[25][19]~q\,
	datae => \REG|ALT_INV_registers[29][19]~q\,
	dataf => \REG|ALT_INV_registers[17][19]~q\,
	combout => \REG|Mux44~1_combout\);

-- Location: LABCELL_X70_Y10_N27
\REG|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~4_combout\ = ( \REG|Mux44~3_combout\ & ( \REG|Mux44~1_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux44~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux44~2_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|Mux44~3_combout\ & ( \REG|Mux44~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # 
-- (\REG|Mux44~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|Mux44~2_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|Mux44~3_combout\ & ( !\REG|Mux44~1_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux44~0_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux44~2_combout\)))) ) ) ) # ( !\REG|Mux44~3_combout\ & ( !\REG|Mux44~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux44~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux44~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_Mux44~0_combout\,
	datac => \REG|ALT_INV_Mux44~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_Mux44~3_combout\,
	dataf => \REG|ALT_INV_Mux44~1_combout\,
	combout => \REG|Mux44~4_combout\);

-- Location: LABCELL_X67_Y20_N33
\REG|Mux44~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux44~10_combout\ = ( \REG|Mux44~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) # (\REG|Mux44~9_combout\) ) ) # ( !\REG|Mux44~4_combout\ & ( (\REG|Mux44~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux44~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REG|ALT_INV_Mux44~4_combout\,
	combout => \REG|Mux44~10_combout\);

-- Location: MLABCELL_X59_Y12_N12
\REG|Mux43~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~8_combout\ = ( \REG|registers[6][20]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[7][20]~q\) ) ) ) # ( !\REG|registers[6][20]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[7][20]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[6][20]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[4][20]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[5][20]~q\)) ) ) ) # ( !\REG|registers[6][20]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[4][20]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[5][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][20]~q\,
	datab => \REG|ALT_INV_registers[5][20]~q\,
	datac => \REG|ALT_INV_registers[4][20]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[6][20]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux43~8_combout\);

-- Location: MLABCELL_X59_Y14_N39
\REG|Mux43~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~7_combout\ = ( \REG|registers[14][20]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][20]~q\) ) ) ) # ( !\REG|registers[14][20]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[15][20]~q\) ) ) ) # ( \REG|registers[14][20]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][20]~q\))) ) ) ) # ( !\REG|registers[14][20]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[12][20]~q\,
	datab => \REG|ALT_INV_registers[13][20]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[15][20]~q\,
	datae => \REG|ALT_INV_registers[14][20]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux43~7_combout\);

-- Location: LABCELL_X57_Y14_N57
\REG|Mux43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~5_combout\ = ( \REG|registers[10][20]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][20]~q\) ) ) ) # ( !\REG|registers[10][20]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[11][20]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[10][20]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][20]~q\))) ) ) ) # ( !\REG|registers[10][20]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][20]~q\,
	datab => \REG|ALT_INV_registers[8][20]~q\,
	datac => \REG|ALT_INV_registers[9][20]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[10][20]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux43~5_combout\);

-- Location: LABCELL_X63_Y11_N48
\REG|Mux43~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~6_combout\ = ( \REG|registers[1][20]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[3][20]~q\) ) ) ) # ( !\REG|registers[1][20]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[3][20]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REG|registers[1][20]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[2][20]~q\))) ) ) ) # ( !\REG|registers[1][20]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[2][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][20]~q\,
	datab => \REG|ALT_INV_registers[0][20]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[2][20]~q\,
	datae => \REG|ALT_INV_registers[1][20]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux43~6_combout\);

-- Location: MLABCELL_X59_Y14_N51
\REG|Mux43~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~9_combout\ = ( \REG|Mux43~5_combout\ & ( \REG|Mux43~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux43~8_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux43~7_combout\)))) ) ) ) # ( !\REG|Mux43~5_combout\ & ( \REG|Mux43~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux43~8_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux43~7_combout\))))) ) ) ) # ( \REG|Mux43~5_combout\ & ( !\REG|Mux43~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux43~8_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux43~7_combout\))))) ) ) ) # ( !\REG|Mux43~5_combout\ & ( !\REG|Mux43~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux43~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux43~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_Mux43~8_combout\,
	datac => \REG|ALT_INV_Mux43~7_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_Mux43~5_combout\,
	dataf => \REG|ALT_INV_Mux43~6_combout\,
	combout => \REG|Mux43~9_combout\);

-- Location: LABCELL_X61_Y15_N54
\REG|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~3_combout\ = ( \REG|registers[19][20]~q\ & ( \REG|registers[31][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[23][20]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[27][20]~q\))) ) ) ) # ( !\REG|registers[19][20]~q\ & ( \REG|registers[31][20]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[23][20]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[27][20]~q\))) ) ) ) # ( \REG|registers[19][20]~q\ & ( !\REG|registers[31][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[23][20]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[27][20]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[19][20]~q\ & ( !\REG|registers[31][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[23][20]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[27][20]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[27][20]~q\,
	datac => \REG|ALT_INV_registers[23][20]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[19][20]~q\,
	dataf => \REG|ALT_INV_registers[31][20]~q\,
	combout => \REG|Mux43~3_combout\);

-- Location: LABCELL_X62_Y13_N48
\REG|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~1_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|registers[25][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[29][20]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|registers[25][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[21][20]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|registers[25][20]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[29][20]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|registers[25][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[21][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][20]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[21][20]~q\,
	datad => \REG|ALT_INV_registers[29][20]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REG|ALT_INV_registers[25][20]~q\,
	combout => \REG|Mux43~1_combout\);

-- Location: LABCELL_X57_Y15_N6
\REG|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~0_combout\ = ( \REG|registers[28][20]~q\ & ( \REG|registers[24][20]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[20][20]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[28][20]~q\ & ( \REG|registers[24][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][20]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[28][20]~q\ & ( !\REG|registers[24][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[16][20]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][20]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[28][20]~q\ & ( !\REG|registers[24][20]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][20]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[16][20]~q\,
	datac => \REG|ALT_INV_registers[20][20]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[28][20]~q\,
	dataf => \REG|ALT_INV_registers[24][20]~q\,
	combout => \REG|Mux43~0_combout\);

-- Location: LABCELL_X63_Y15_N54
\REG|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~2_combout\ = ( \REG|registers[26][20]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][20]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][20]~q\)) ) ) ) # ( !\REG|registers[26][20]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[22][20]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][20]~q\)) ) ) ) # ( \REG|registers[26][20]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[18][20]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][20]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[18][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[30][20]~q\,
	datac => \REG|ALT_INV_registers[18][20]~q\,
	datad => \REG|ALT_INV_registers[22][20]~q\,
	datae => \REG|ALT_INV_registers[26][20]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux43~2_combout\);

-- Location: MLABCELL_X59_Y12_N21
\REG|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~4_combout\ = ( \REG|Mux43~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux43~3_combout\) ) ) ) # ( !\REG|Mux43~2_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|Mux43~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|Mux43~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux43~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux43~1_combout\)) ) ) ) # ( !\REG|Mux43~2_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux43~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux43~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux43~3_combout\,
	datab => \REG|ALT_INV_Mux43~1_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_Mux43~0_combout\,
	datae => \REG|ALT_INV_Mux43~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux43~4_combout\);

-- Location: MLABCELL_X78_Y16_N12
\REG|Mux43~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux43~10_combout\ = ( \REG|Mux43~4_combout\ & ( (\REG|Mux43~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REG|Mux43~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux43~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux43~9_combout\,
	dataf => \REG|ALT_INV_Mux43~4_combout\,
	combout => \REG|Mux43~10_combout\);

-- Location: LABCELL_X63_Y21_N27
\REG|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~3_combout\ = ( \REG|registers[31][21]~q\ & ( \REG|registers[19][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[23][21]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[27][21]~q\))) ) ) ) # ( !\REG|registers[31][21]~q\ & ( \REG|registers[19][21]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[23][21]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[27][21]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[31][21]~q\ & ( !\REG|registers[19][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[23][21]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[27][21]~q\))) ) ) ) # ( !\REG|registers[31][21]~q\ & ( 
-- !\REG|registers[19][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[23][21]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[27][21]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[27][21]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[23][21]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[31][21]~q\,
	dataf => \REG|ALT_INV_registers[19][21]~q\,
	combout => \REG|Mux42~3_combout\);

-- Location: LABCELL_X61_Y18_N39
\REG|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~2_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|registers[22][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[30][21]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|registers[22][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[18][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[26][21]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|registers[22][21]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[30][21]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|registers[22][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[18][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[26][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[26][21]~q\,
	datac => \REG|ALT_INV_registers[18][21]~q\,
	datad => \REG|ALT_INV_registers[30][21]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REG|ALT_INV_registers[22][21]~q\,
	combout => \REG|Mux42~2_combout\);

-- Location: LABCELL_X62_Y8_N39
\REG|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~0_combout\ = ( \REG|registers[20][21]~q\ & ( \REG|registers[28][21]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[16][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[24][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|registers[20][21]~q\ & ( \REG|registers[28][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[16][21]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[24][21]~q\))) ) ) ) # ( \REG|registers[20][21]~q\ & ( 
-- !\REG|registers[28][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[16][21]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[24][21]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REG|registers[20][21]~q\ & ( !\REG|registers[28][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[16][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[24][21]~q\,
	datac => \REG|ALT_INV_registers[16][21]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[20][21]~q\,
	dataf => \REG|ALT_INV_registers[28][21]~q\,
	combout => \REG|Mux42~0_combout\);

-- Location: LABCELL_X62_Y18_N24
\REG|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~1_combout\ = ( \REG|registers[17][21]~q\ & ( \REG|registers[29][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[21][21]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[25][21]~q\)))) ) ) ) # ( !\REG|registers[17][21]~q\ & ( \REG|registers[29][21]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][21]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[25][21]~q\)))) ) ) ) # ( \REG|registers[17][21]~q\ & ( !\REG|registers[29][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[21][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[25][21]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[17][21]~q\ & ( !\REG|registers[29][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][21]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[25][21]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[21][21]~q\,
	datac => \REG|ALT_INV_registers[25][21]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[17][21]~q\,
	dataf => \REG|ALT_INV_registers[29][21]~q\,
	combout => \REG|Mux42~1_combout\);

-- Location: MLABCELL_X59_Y16_N30
\REG|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~4_combout\ = ( \REG|Mux42~0_combout\ & ( \REG|Mux42~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux42~2_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux42~3_combout\))) ) ) ) # ( !\REG|Mux42~0_combout\ & ( \REG|Mux42~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|Mux42~2_combout\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|Mux42~3_combout\))) ) ) ) # ( \REG|Mux42~0_combout\ & ( 
-- !\REG|Mux42~1_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|Mux42~2_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|Mux42~3_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\REG|Mux42~0_combout\ & ( !\REG|Mux42~1_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux42~2_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux42~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux42~3_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_Mux42~2_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_Mux42~0_combout\,
	dataf => \REG|ALT_INV_Mux42~1_combout\,
	combout => \REG|Mux42~4_combout\);

-- Location: LABCELL_X63_Y11_N24
\REG|Mux42~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~6_combout\ = ( \REG|registers[2][21]~q\ & ( \REG|registers[0][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[1][21]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[3][21]~q\)))) ) ) ) # ( !\REG|registers[2][21]~q\ & ( \REG|registers[0][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[1][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[3][21]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- \REG|registers[2][21]~q\ & ( !\REG|registers[0][21]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[1][21]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[3][21]~q\)))) ) ) ) # ( !\REG|registers[2][21]~q\ & ( !\REG|registers[0][21]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[1][21]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[3][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[1][21]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[3][21]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[2][21]~q\,
	dataf => \REG|ALT_INV_registers[0][21]~q\,
	combout => \REG|Mux42~6_combout\);

-- Location: MLABCELL_X59_Y12_N42
\REG|Mux42~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~8_combout\ = ( \REG|registers[6][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[7][21]~q\) ) ) ) # ( !\REG|registers[6][21]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[7][21]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[6][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][21]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][21]~q\))) ) ) ) # ( !\REG|registers[6][21]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][21]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][21]~q\,
	datab => \REG|ALT_INV_registers[4][21]~q\,
	datac => \REG|ALT_INV_registers[5][21]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[6][21]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux42~8_combout\);

-- Location: LABCELL_X60_Y12_N18
\REG|Mux42~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~7_combout\ = ( \REG|registers[14][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][21]~q\) ) ) ) # ( !\REG|registers[14][21]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[15][21]~q\) ) ) ) # ( \REG|registers[14][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][21]~q\)) ) ) ) # ( !\REG|registers[14][21]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[15][21]~q\,
	datac => \REG|ALT_INV_registers[13][21]~q\,
	datad => \REG|ALT_INV_registers[12][21]~q\,
	datae => \REG|ALT_INV_registers[14][21]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux42~7_combout\);

-- Location: LABCELL_X57_Y14_N48
\REG|Mux42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~5_combout\ = ( \REG|registers[10][21]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][21]~q\) ) ) ) # ( !\REG|registers[10][21]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[11][21]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[10][21]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[8][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[9][21]~q\)) ) ) ) # ( !\REG|registers[10][21]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[8][21]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[9][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][21]~q\,
	datab => \REG|ALT_INV_registers[11][21]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[8][21]~q\,
	datae => \REG|ALT_INV_registers[10][21]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux42~5_combout\);

-- Location: MLABCELL_X59_Y12_N9
\REG|Mux42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux42~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux42~7_combout\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux42~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux42~6_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux42~8_combout\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|Mux42~5_combout\ & ( (\REG|Mux42~7_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|Mux42~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux42~6_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux42~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux42~6_combout\,
	datab => \REG|ALT_INV_Mux42~8_combout\,
	datac => \REG|ALT_INV_Mux42~7_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REG|ALT_INV_Mux42~5_combout\,
	combout => \REG|Mux42~9_combout\);

-- Location: MLABCELL_X59_Y16_N15
\REG|Mux42~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux42~10_combout\ = ( \REG|Mux42~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) # (\REG|Mux42~4_combout\) ) ) # ( !\REG|Mux42~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux42~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux42~4_combout\,
	dataf => \REG|ALT_INV_Mux42~9_combout\,
	combout => \REG|Mux42~10_combout\);

-- Location: MLABCELL_X72_Y15_N48
\REG|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~1_combout\ = ( \REG|registers[21][22]~q\ & ( \REG|registers[25][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[17][22]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[29][22]~q\)))) ) ) ) # ( !\REG|registers[21][22]~q\ & ( \REG|registers[25][22]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[17][22]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[29][22]~q\)))) ) ) ) # ( \REG|registers[21][22]~q\ & ( !\REG|registers[25][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[17][22]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[29][22]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[21][22]~q\ & ( !\REG|registers[25][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[17][22]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[29][22]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][22]~q\,
	datab => \REG|ALT_INV_registers[29][22]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[21][22]~q\,
	dataf => \REG|ALT_INV_registers[25][22]~q\,
	combout => \REG|Mux41~1_combout\);

-- Location: LABCELL_X75_Y16_N24
\REG|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~3_combout\ = ( \REG|registers[31][22]~q\ & ( \REG|registers[19][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[27][22]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[23][22]~q\))) ) ) ) # ( !\REG|registers[31][22]~q\ & ( \REG|registers[19][22]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[27][22]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[23][22]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REG|registers[31][22]~q\ & ( !\REG|registers[19][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[27][22]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[23][22]~q\))) ) ) ) # ( !\REG|registers[31][22]~q\ & ( 
-- !\REG|registers[19][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[27][22]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[23][22]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][22]~q\,
	datab => \REG|ALT_INV_registers[27][22]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[31][22]~q\,
	dataf => \REG|ALT_INV_registers[19][22]~q\,
	combout => \REG|Mux41~3_combout\);

-- Location: MLABCELL_X72_Y18_N24
\REG|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~0_combout\ = ( \REG|registers[28][22]~q\ & ( \REG|registers[16][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[20][22]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[24][22]~q\))) ) ) ) # ( !\REG|registers[28][22]~q\ & ( \REG|registers[16][22]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[20][22]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][22]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \REG|registers[28][22]~q\ & ( !\REG|registers[16][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- \REG|registers[20][22]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[24][22]~q\))) ) ) ) # ( !\REG|registers[28][22]~q\ & ( !\REG|registers[16][22]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[20][22]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][22]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[24][22]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[20][22]~q\,
	datae => \REG|ALT_INV_registers[28][22]~q\,
	dataf => \REG|ALT_INV_registers[16][22]~q\,
	combout => \REG|Mux41~0_combout\);

-- Location: LABCELL_X68_Y17_N48
\REG|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~2_combout\ = ( \REG|registers[22][22]~q\ & ( \REG|registers[30][22]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[18][22]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[26][22]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|registers[22][22]~q\ & ( \REG|registers[30][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[18][22]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[26][22]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REG|registers[22][22]~q\ & ( !\REG|registers[30][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[18][22]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[26][22]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\REG|registers[22][22]~q\ & ( !\REG|registers[30][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[18][22]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[26][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][22]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[26][22]~q\,
	datae => \REG|ALT_INV_registers[22][22]~q\,
	dataf => \REG|ALT_INV_registers[30][22]~q\,
	combout => \REG|Mux41~2_combout\);

-- Location: MLABCELL_X72_Y15_N18
\REG|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~4_combout\ = ( \REG|Mux41~0_combout\ & ( \REG|Mux41~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux41~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux41~3_combout\)))) ) ) ) # ( !\REG|Mux41~0_combout\ & ( \REG|Mux41~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux41~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux41~3_combout\))))) ) ) ) # ( \REG|Mux41~0_combout\ & ( !\REG|Mux41~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux41~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux41~3_combout\))))) ) ) ) # ( !\REG|Mux41~0_combout\ & ( !\REG|Mux41~2_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux41~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux41~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_Mux41~1_combout\,
	datad => \REG|ALT_INV_Mux41~3_combout\,
	datae => \REG|ALT_INV_Mux41~0_combout\,
	dataf => \REG|ALT_INV_Mux41~2_combout\,
	combout => \REG|Mux41~4_combout\);

-- Location: MLABCELL_X72_Y14_N42
\REG|Mux41~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~7_combout\ = ( \REG|registers[14][22]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][22]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][22]~q\))) ) ) ) # ( !\REG|registers[14][22]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[13][22]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][22]~q\))) ) ) ) # ( \REG|registers[14][22]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[12][22]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[14][22]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[12][22]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[13][22]~q\,
	datac => \REG|ALT_INV_registers[12][22]~q\,
	datad => \REG|ALT_INV_registers[15][22]~q\,
	datae => \REG|ALT_INV_registers[14][22]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux41~7_combout\);

-- Location: LABCELL_X70_Y16_N36
\REG|Mux41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~6_combout\ = ( \REG|registers[2][22]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[3][22]~q\) ) ) ) # ( !\REG|registers[2][22]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[3][22]~q\) ) ) ) # ( \REG|registers[2][22]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[0][22]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[1][22]~q\)) ) ) ) # ( !\REG|registers[2][22]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[0][22]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[1][22]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[1][22]~q\,
	datac => \REG|ALT_INV_registers[3][22]~q\,
	datad => \REG|ALT_INV_registers[0][22]~q\,
	datae => \REG|ALT_INV_registers[2][22]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux41~6_combout\);

-- Location: MLABCELL_X72_Y10_N0
\REG|Mux41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~5_combout\ = ( \REG|registers[11][22]~q\ & ( \REG|registers[8][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[9][22]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[10][22]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\REG|registers[11][22]~q\ & ( \REG|registers[8][22]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[9][22]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[10][22]~q\)))) ) ) ) # ( \REG|registers[11][22]~q\ & ( !\REG|registers[8][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][22]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[10][22]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\REG|registers[11][22]~q\ & ( 
-- !\REG|registers[8][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][22]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[10][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[9][22]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[10][22]~q\,
	datae => \REG|ALT_INV_registers[11][22]~q\,
	dataf => \REG|ALT_INV_registers[8][22]~q\,
	combout => \REG|Mux41~5_combout\);

-- Location: LABCELL_X77_Y15_N54
\REG|Mux41~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~8_combout\ = ( \REG|registers[6][22]~q\ & ( \REG|registers[4][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][22]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][22]~q\)))) ) ) ) # ( !\REG|registers[6][22]~q\ & ( \REG|registers[4][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][22]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][22]~q\))))) ) ) ) # ( \REG|registers[6][22]~q\ & ( !\REG|registers[4][22]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][22]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][22]~q\))))) ) ) ) # ( !\REG|registers[6][22]~q\ & ( !\REG|registers[4][22]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][22]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[5][22]~q\,
	datac => \REG|ALT_INV_registers[7][22]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[6][22]~q\,
	dataf => \REG|ALT_INV_registers[4][22]~q\,
	combout => \REG|Mux41~8_combout\);

-- Location: LABCELL_X71_Y17_N36
\REG|Mux41~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~9_combout\ = ( \REG|Mux41~8_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux41~5_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) 
-- & (\REG|Mux41~7_combout\)) ) ) ) # ( !\REG|Mux41~8_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux41~5_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux41~7_combout\)) ) ) ) # ( \REG|Mux41~8_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\REG|Mux41~6_combout\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|Mux41~8_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|Mux41~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux41~7_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_Mux41~6_combout\,
	datad => \REG|ALT_INV_Mux41~5_combout\,
	datae => \REG|ALT_INV_Mux41~8_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux41~9_combout\);

-- Location: MLABCELL_X72_Y18_N51
\REG|Mux41~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux41~10_combout\ = ( \REG|Mux41~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) # (\REG|Mux41~4_combout\) ) ) # ( !\REG|Mux41~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux41~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux41~4_combout\,
	dataf => \REG|ALT_INV_Mux41~9_combout\,
	combout => \REG|Mux41~10_combout\);

-- Location: LABCELL_X64_Y15_N18
\REG|Mux40~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[13][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[15][23]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[13][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][23]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[14][23]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[13][23]~q\ & ( (\REG|registers[15][23]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[13][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][23]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[14][23]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][23]~q\,
	datab => \REG|ALT_INV_registers[12][23]~q\,
	datac => \REG|ALT_INV_registers[14][23]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REG|ALT_INV_registers[13][23]~q\,
	combout => \REG|Mux40~7_combout\);

-- Location: LABCELL_X64_Y21_N42
\REG|Mux40~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~6_combout\ = ( \REG|registers[1][23]~q\ & ( \REG|registers[2][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[0][23]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[3][23]~q\)))) ) ) ) # ( !\REG|registers[1][23]~q\ & ( \REG|registers[2][23]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][23]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[3][23]~q\)))) ) ) ) # ( \REG|registers[1][23]~q\ & ( !\REG|registers[2][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[0][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[3][23]~q\)))) ) ) ) # ( 
-- !\REG|registers[1][23]~q\ & ( !\REG|registers[2][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][23]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[3][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[0][23]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[3][23]~q\,
	datae => \REG|ALT_INV_registers[1][23]~q\,
	dataf => \REG|ALT_INV_registers[2][23]~q\,
	combout => \REG|Mux40~6_combout\);

-- Location: LABCELL_X64_Y21_N24
\REG|Mux40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~5_combout\ = ( \REG|registers[10][23]~q\ & ( \REG|registers[9][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[8][23]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][23]~q\)))) ) ) ) # ( !\REG|registers[10][23]~q\ & ( \REG|registers[9][23]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[8][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[11][23]~q\)))) ) ) ) # ( \REG|registers[10][23]~q\ & ( !\REG|registers[9][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[8][23]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][23]~q\)))) ) ) ) # ( !\REG|registers[10][23]~q\ & ( 
-- !\REG|registers[9][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[8][23]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[11][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][23]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[11][23]~q\,
	datae => \REG|ALT_INV_registers[10][23]~q\,
	dataf => \REG|ALT_INV_registers[9][23]~q\,
	combout => \REG|Mux40~5_combout\);

-- Location: MLABCELL_X59_Y16_N48
\REG|Mux40~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~8_combout\ = ( \REG|registers[6][23]~q\ & ( \REG|registers[4][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][23]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][23]~q\))) ) ) ) # ( !\REG|registers[6][23]~q\ & ( \REG|registers[4][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][23]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][23]~q\)))) ) ) ) # ( \REG|registers[6][23]~q\ & ( !\REG|registers[4][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][23]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][23]~q\)))) ) ) ) # ( !\REG|registers[6][23]~q\ & ( !\REG|registers[4][23]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][23]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[5][23]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[6][23]~q\,
	dataf => \REG|ALT_INV_registers[4][23]~q\,
	combout => \REG|Mux40~8_combout\);

-- Location: LABCELL_X64_Y21_N6
\REG|Mux40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux40~7_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux40~8_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux40~5_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux40~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux40~7_combout\,
	datab => \REG|ALT_INV_Mux40~6_combout\,
	datac => \REG|ALT_INV_Mux40~5_combout\,
	datad => \REG|ALT_INV_Mux40~8_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux40~9_combout\);

-- Location: LABCELL_X60_Y18_N48
\REG|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~1_combout\ = ( \REG|registers[29][23]~q\ & ( \REG|registers[21][23]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[17][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[25][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|registers[29][23]~q\ & ( \REG|registers[21][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[17][23]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[25][23]~q\))) ) ) ) # ( \REG|registers[29][23]~q\ & ( 
-- !\REG|registers[21][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][23]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\REG|registers[25][23]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REG|registers[29][23]~q\ & ( !\REG|registers[21][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[17][23]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[25][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[25][23]~q\,
	datad => \REG|ALT_INV_registers[17][23]~q\,
	datae => \REG|ALT_INV_registers[29][23]~q\,
	dataf => \REG|ALT_INV_registers[21][23]~q\,
	combout => \REG|Mux40~1_combout\);

-- Location: LABCELL_X60_Y16_N36
\REG|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~0_combout\ = ( \REG|registers[28][23]~q\ & ( \REG|registers[24][23]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][23]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[20][23]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[28][23]~q\ & ( \REG|registers[24][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][23]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][23]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[28][23]~q\ & ( !\REG|registers[24][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[16][23]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][23]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[28][23]~q\ & ( !\REG|registers[24][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][23]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[16][23]~q\,
	datab => \REG|ALT_INV_registers[20][23]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[28][23]~q\,
	dataf => \REG|ALT_INV_registers[24][23]~q\,
	combout => \REG|Mux40~0_combout\);

-- Location: LABCELL_X63_Y21_N39
\REG|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~3_combout\ = ( \REG|registers[27][23]~q\ & ( \REG|registers[23][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[19][23]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[31][23]~q\))) ) ) ) # ( !\REG|registers[27][23]~q\ & ( \REG|registers[23][23]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[19][23]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][23]~q\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[27][23]~q\ & ( !\REG|registers[23][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[19][23]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[31][23]~q\))) ) ) ) # ( !\REG|registers[27][23]~q\ & ( 
-- !\REG|registers[23][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[19][23]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[31][23]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][23]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[19][23]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[27][23]~q\,
	dataf => \REG|ALT_INV_registers[23][23]~q\,
	combout => \REG|Mux40~3_combout\);

-- Location: LABCELL_X63_Y10_N36
\REG|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~2_combout\ = ( \REG|registers[26][23]~q\ & ( \REG|registers[18][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][23]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][23]~q\)))) ) ) ) # ( !\REG|registers[26][23]~q\ & ( \REG|registers[18][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][23]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][23]~q\))))) ) ) ) # ( \REG|registers[26][23]~q\ & ( !\REG|registers[18][23]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][23]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][23]~q\))))) ) ) ) # ( !\REG|registers[26][23]~q\ & ( !\REG|registers[18][23]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][23]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[22][23]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[30][23]~q\,
	datae => \REG|ALT_INV_registers[26][23]~q\,
	dataf => \REG|ALT_INV_registers[18][23]~q\,
	combout => \REG|Mux40~2_combout\);

-- Location: LABCELL_X64_Y21_N48
\REG|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux40~3_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux40~1_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux40~2_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux40~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux40~1_combout\,
	datab => \REG|ALT_INV_Mux40~0_combout\,
	datac => \REG|ALT_INV_Mux40~3_combout\,
	datad => \REG|ALT_INV_Mux40~2_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux40~4_combout\);

-- Location: LABCELL_X64_Y21_N39
\REG|Mux40~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux40~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux40~4_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux40~4_combout\ & ( \REG|Mux40~9_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( !\REG|Mux40~4_combout\ & ( \REG|Mux40~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG|ALT_INV_Mux40~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REG|ALT_INV_Mux40~4_combout\,
	combout => \REG|Mux40~10_combout\);

-- Location: MLABCELL_X59_Y17_N54
\REG|Mux39~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~8_combout\ = ( \REG|registers[6][24]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][24]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][24]~q\)) ) ) ) # ( !\REG|registers[6][24]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[5][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][24]~q\)) ) ) ) # ( \REG|registers[6][24]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[4][24]~q\) ) ) ) # ( !\REG|registers[6][24]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[4][24]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[4][24]~q\,
	datab => \REG|ALT_INV_registers[7][24]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[5][24]~q\,
	datae => \REG|ALT_INV_registers[6][24]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux39~8_combout\);

-- Location: MLABCELL_X59_Y14_N54
\REG|Mux39~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~7_combout\ = ( \REG|registers[14][24]~q\ & ( \REG|registers[12][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][24]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][24]~q\))) ) ) ) # ( !\REG|registers[14][24]~q\ & ( \REG|registers[12][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[13][24]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][24]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( 
-- \REG|registers[14][24]~q\ & ( !\REG|registers[12][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[13][24]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[15][24]~q\))) ) ) ) # ( !\REG|registers[14][24]~q\ & ( !\REG|registers[12][24]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[15][24]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[13][24]~q\,
	datae => \REG|ALT_INV_registers[14][24]~q\,
	dataf => \REG|ALT_INV_registers[12][24]~q\,
	combout => \REG|Mux39~7_combout\);

-- Location: LABCELL_X57_Y14_N24
\REG|Mux39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~5_combout\ = ( \REG|registers[10][24]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][24]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][24]~q\)) ) ) ) # ( !\REG|registers[10][24]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[9][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][24]~q\)) ) ) ) # ( \REG|registers[10][24]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[8][24]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[10][24]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[8][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[8][24]~q\,
	datac => \REG|ALT_INV_registers[11][24]~q\,
	datad => \REG|ALT_INV_registers[9][24]~q\,
	datae => \REG|ALT_INV_registers[10][24]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux39~5_combout\);

-- Location: LABCELL_X63_Y11_N30
\REG|Mux39~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~6_combout\ = ( \REG|registers[1][24]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[3][24]~q\) ) ) ) # ( !\REG|registers[1][24]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[3][24]~q\) ) ) ) # ( \REG|registers[1][24]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][24]~q\)) ) ) ) # ( !\REG|registers[1][24]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[3][24]~q\,
	datac => \REG|ALT_INV_registers[2][24]~q\,
	datad => \REG|ALT_INV_registers[0][24]~q\,
	datae => \REG|ALT_INV_registers[1][24]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux39~6_combout\);

-- Location: MLABCELL_X59_Y14_N9
\REG|Mux39~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~9_combout\ = ( \REG|Mux39~5_combout\ & ( \REG|Mux39~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux39~8_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux39~7_combout\)))) ) ) ) # ( !\REG|Mux39~5_combout\ & ( \REG|Mux39~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|Mux39~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|Mux39~7_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- \REG|Mux39~5_combout\ & ( !\REG|Mux39~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux39~8_combout\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) 
-- & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux39~7_combout\)))) ) ) ) # ( !\REG|Mux39~5_combout\ & ( !\REG|Mux39~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux39~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux39~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_Mux39~8_combout\,
	datac => \REG|ALT_INV_Mux39~7_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_Mux39~5_combout\,
	dataf => \REG|ALT_INV_Mux39~6_combout\,
	combout => \REG|Mux39~9_combout\);

-- Location: LABCELL_X56_Y14_N0
\REG|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~1_combout\ = ( \REG|registers[25][24]~q\ & ( \REG|registers[29][24]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][24]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[21][24]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[25][24]~q\ & ( \REG|registers[29][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][24]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][24]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[25][24]~q\ & ( !\REG|registers[29][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[17][24]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][24]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[25][24]~q\ & ( !\REG|registers[29][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][24]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][24]~q\,
	datab => \REG|ALT_INV_registers[21][24]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[25][24]~q\,
	dataf => \REG|ALT_INV_registers[29][24]~q\,
	combout => \REG|Mux39~1_combout\);

-- Location: LABCELL_X61_Y15_N0
\REG|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~3_combout\ = ( \REG|registers[19][24]~q\ & ( \REG|registers[31][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[23][24]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[27][24]~q\)))) ) ) ) # ( !\REG|registers[19][24]~q\ & ( \REG|registers[31][24]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[23][24]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[27][24]~q\)))) ) ) ) # ( \REG|registers[19][24]~q\ & ( !\REG|registers[31][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[23][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[27][24]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[19][24]~q\ & ( !\REG|registers[31][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[23][24]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[27][24]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[23][24]~q\,
	datab => \REG|ALT_INV_registers[27][24]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[19][24]~q\,
	dataf => \REG|ALT_INV_registers[31][24]~q\,
	combout => \REG|Mux39~3_combout\);

-- Location: LABCELL_X57_Y15_N54
\REG|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~0_combout\ = ( \REG|registers[28][24]~q\ & ( \REG|registers[20][24]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[16][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[24][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|registers[28][24]~q\ & ( \REG|registers[20][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[16][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][24]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REG|registers[28][24]~q\ & ( !\REG|registers[20][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[16][24]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][24]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\REG|registers[28][24]~q\ & ( !\REG|registers[20][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[16][24]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][24]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[16][24]~q\,
	datae => \REG|ALT_INV_registers[28][24]~q\,
	dataf => \REG|ALT_INV_registers[20][24]~q\,
	combout => \REG|Mux39~0_combout\);

-- Location: LABCELL_X60_Y11_N6
\REG|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~2_combout\ = ( \REG|registers[26][24]~q\ & ( \REG|registers[18][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][24]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][24]~q\)))) ) ) ) # ( !\REG|registers[26][24]~q\ & ( \REG|registers[18][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][24]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][24]~q\))))) ) ) ) # ( \REG|registers[26][24]~q\ & ( !\REG|registers[18][24]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][24]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][24]~q\))))) ) ) ) # ( !\REG|registers[26][24]~q\ & ( !\REG|registers[18][24]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][24]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[22][24]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[30][24]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[26][24]~q\,
	dataf => \REG|ALT_INV_registers[18][24]~q\,
	combout => \REG|Mux39~2_combout\);

-- Location: LABCELL_X60_Y15_N24
\REG|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~4_combout\ = ( \REG|Mux39~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux39~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|Mux39~3_combout\))) ) ) ) # ( !\REG|Mux39~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux39~1_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux39~3_combout\))) ) ) ) # ( \REG|Mux39~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|Mux39~0_combout\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|Mux39~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|Mux39~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_Mux39~1_combout\,
	datac => \REG|ALT_INV_Mux39~3_combout\,
	datad => \REG|ALT_INV_Mux39~0_combout\,
	datae => \REG|ALT_INV_Mux39~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux39~4_combout\);

-- Location: LABCELL_X75_Y17_N45
\REG|Mux39~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux39~10_combout\ = (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & (\REG|Mux39~9_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ((\REG|Mux39~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux39~9_combout\,
	datad => \REG|ALT_INV_Mux39~4_combout\,
	combout => \REG|Mux39~10_combout\);

-- Location: LABCELL_X61_Y9_N42
\REG|Mux38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~6_combout\ = ( \REG|registers[1][25]~q\ & ( \REG|registers[3][25]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[2][25]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|registers[1][25]~q\ & ( \REG|registers[3][25]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][25]~q\ & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[2][25]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[1][25]~q\ & ( 
-- !\REG|registers[3][25]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[0][25]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[2][25]~q\)))) ) ) ) # ( !\REG|registers[1][25]~q\ & ( !\REG|registers[3][25]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[0][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[2][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[0][25]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[2][25]~q\,
	datae => \REG|ALT_INV_registers[1][25]~q\,
	dataf => \REG|ALT_INV_registers[3][25]~q\,
	combout => \REG|Mux38~6_combout\);

-- Location: LABCELL_X60_Y15_N3
\REG|Mux38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~5_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[11][25]~q\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[9][25]~q\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[10][25]~q\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[8][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[10][25]~q\,
	datab => \REG|ALT_INV_registers[9][25]~q\,
	datac => \REG|ALT_INV_registers[8][25]~q\,
	datad => \REG|ALT_INV_registers[11][25]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux38~5_combout\);

-- Location: LABCELL_X60_Y12_N6
\REG|Mux38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~7_combout\ = ( \REG|registers[14][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][25]~q\) ) ) ) # ( !\REG|registers[14][25]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[15][25]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[14][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][25]~q\))) ) ) ) # ( !\REG|registers[14][25]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[15][25]~q\,
	datab => \REG|ALT_INV_registers[12][25]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[13][25]~q\,
	datae => \REG|ALT_INV_registers[14][25]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux38~7_combout\);

-- Location: LABCELL_X60_Y14_N9
\REG|Mux38~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~8_combout\ = ( \REG|registers[4][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][25]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][25]~q\)) ) ) ) # ( !\REG|registers[4][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[5][25]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][25]~q\)) ) ) ) # ( \REG|registers[4][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[6][25]~q\) ) ) ) # ( !\REG|registers[4][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[6][25]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[6][25]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[7][25]~q\,
	datad => \REG|ALT_INV_registers[5][25]~q\,
	datae => \REG|ALT_INV_registers[4][25]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux38~8_combout\);

-- Location: LABCELL_X60_Y16_N24
\REG|Mux38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~9_combout\ = ( \REG|Mux38~7_combout\ & ( \REG|Mux38~8_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux38~6_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux38~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|Mux38~7_combout\ & ( \REG|Mux38~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # 
-- (\REG|Mux38~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|Mux38~5_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|Mux38~7_combout\ & ( !\REG|Mux38~8_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux38~6_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux38~5_combout\)))) ) ) ) # ( !\REG|Mux38~7_combout\ & ( !\REG|Mux38~8_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux38~6_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux38~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux38~6_combout\,
	datab => \REG|ALT_INV_Mux38~5_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_Mux38~7_combout\,
	dataf => \REG|ALT_INV_Mux38~8_combout\,
	combout => \REG|Mux38~9_combout\);

-- Location: LABCELL_X61_Y13_N36
\REG|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~3_combout\ = ( \REG|registers[27][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[31][25]~q\) ) ) ) # ( !\REG|registers[27][25]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[31][25]~q\) ) ) ) # ( \REG|registers[27][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][25]~q\))) ) ) ) # ( !\REG|registers[27][25]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[31][25]~q\,
	datac => \REG|ALT_INV_registers[19][25]~q\,
	datad => \REG|ALT_INV_registers[23][25]~q\,
	datae => \REG|ALT_INV_registers[27][25]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux38~3_combout\);

-- Location: LABCELL_X57_Y13_N45
\REG|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~0_combout\ = ( \REG|registers[24][25]~q\ & ( \REG|registers[16][25]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][25]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][25]~q\)))) ) ) ) # ( !\REG|registers[24][25]~q\ & ( \REG|registers[16][25]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][25]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][25]~q\))))) ) ) ) # ( \REG|registers[24][25]~q\ & ( !\REG|registers[16][25]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][25]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][25]~q\))))) ) ) ) # ( !\REG|registers[24][25]~q\ & ( !\REG|registers[16][25]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[20][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[20][25]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[28][25]~q\,
	datae => \REG|ALT_INV_registers[24][25]~q\,
	dataf => \REG|ALT_INV_registers[16][25]~q\,
	combout => \REG|Mux38~0_combout\);

-- Location: LABCELL_X63_Y15_N24
\REG|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~2_combout\ = ( \REG|registers[26][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[22][25]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][25]~q\))) ) ) ) # ( !\REG|registers[26][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[22][25]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[30][25]~q\))) ) ) ) # ( \REG|registers[26][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[18][25]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[18][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[18][25]~q\,
	datac => \REG|ALT_INV_registers[22][25]~q\,
	datad => \REG|ALT_INV_registers[30][25]~q\,
	datae => \REG|ALT_INV_registers[26][25]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux38~2_combout\);

-- Location: LABCELL_X62_Y10_N15
\REG|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~1_combout\ = ( \REG|registers[25][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][25]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][25]~q\)) ) ) ) # ( !\REG|registers[25][25]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[21][25]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][25]~q\)) ) ) ) # ( \REG|registers[25][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[17][25]~q\) ) ) ) # ( !\REG|registers[25][25]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[17][25]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[29][25]~q\,
	datab => \REG|ALT_INV_registers[21][25]~q\,
	datac => \REG|ALT_INV_registers[17][25]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[25][25]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux38~1_combout\);

-- Location: LABCELL_X56_Y14_N36
\REG|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~4_combout\ = ( \REG|Mux38~1_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|Mux38~3_combout\) ) ) ) # ( !\REG|Mux38~1_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|Mux38~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REG|Mux38~1_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux38~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux38~2_combout\))) ) ) ) # ( !\REG|Mux38~1_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux38~0_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux38~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux38~3_combout\,
	datab => \REG|ALT_INV_Mux38~0_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_Mux38~2_combout\,
	datae => \REG|ALT_INV_Mux38~1_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux38~4_combout\);

-- Location: MLABCELL_X59_Y16_N21
\REG|Mux38~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux38~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux38~4_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux38~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux38~9_combout\,
	datab => \REG|ALT_INV_Mux38~4_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Mux38~10_combout\);

-- Location: LABCELL_X68_Y20_N42
\REG|Mux37~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~8_combout\ = ( \REG|registers[6][26]~q\ & ( \REG|registers[7][26]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][26]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[5][26]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[6][26]~q\ & ( \REG|registers[7][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][26]~q\ & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[5][26]~q\)))) ) ) ) # ( \REG|registers[6][26]~q\ & ( 
-- !\REG|registers[7][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[4][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\REG|registers[5][26]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\REG|registers[6][26]~q\ & ( !\REG|registers[7][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[4][26]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[5][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[4][26]~q\,
	datac => \REG|ALT_INV_registers[5][26]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[6][26]~q\,
	dataf => \REG|ALT_INV_registers[7][26]~q\,
	combout => \REG|Mux37~8_combout\);

-- Location: LABCELL_X68_Y18_N12
\REG|Mux37~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~6_combout\ = ( \REG|registers[1][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[2][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][26]~q\)) ) ) ) # ( !\REG|registers[1][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[2][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][26]~q\)) ) ) ) # ( \REG|registers[1][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[0][26]~q\) ) ) ) # ( !\REG|registers[1][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[0][26]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[0][26]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[3][26]~q\,
	datad => \REG|ALT_INV_registers[2][26]~q\,
	datae => \REG|ALT_INV_registers[1][26]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux37~6_combout\);

-- Location: MLABCELL_X72_Y11_N30
\REG|Mux37~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~7_combout\ = ( \REG|registers[14][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[13][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][26]~q\)) ) ) ) # ( !\REG|registers[14][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[13][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[15][26]~q\)) ) ) ) # ( \REG|registers[14][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[12][26]~q\) ) ) ) # ( !\REG|registers[14][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[12][26]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[12][26]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[15][26]~q\,
	datad => \REG|ALT_INV_registers[13][26]~q\,
	datae => \REG|ALT_INV_registers[14][26]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux37~7_combout\);

-- Location: MLABCELL_X65_Y14_N3
\REG|Mux37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~5_combout\ = ( \REG|registers[10][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][26]~q\) ) ) ) # ( !\REG|registers[10][26]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[11][26]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|registers[10][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][26]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][26]~q\))) ) ) ) # ( !\REG|registers[10][26]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][26]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][26]~q\,
	datab => \REG|ALT_INV_registers[9][26]~q\,
	datac => \REG|ALT_INV_registers[11][26]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[10][26]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux37~5_combout\);

-- Location: LABCELL_X67_Y20_N3
\REG|Mux37~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~9_combout\ = ( \REG|Mux37~7_combout\ & ( \REG|Mux37~5_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux37~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux37~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|Mux37~7_combout\ & ( \REG|Mux37~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux37~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux37~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- \REG|Mux37~7_combout\ & ( !\REG|Mux37~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux37~6_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux37~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REG|Mux37~7_combout\ & ( 
-- !\REG|Mux37~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|Mux37~6_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|Mux37~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_Mux37~8_combout\,
	datac => \REG|ALT_INV_Mux37~6_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_Mux37~7_combout\,
	dataf => \REG|ALT_INV_Mux37~5_combout\,
	combout => \REG|Mux37~9_combout\);

-- Location: LABCELL_X71_Y17_N30
\REG|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~2_combout\ = ( \REG|registers[18][26]~q\ & ( \REG|registers[26][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][26]~q\))) ) ) ) # ( !\REG|registers[18][26]~q\ & ( \REG|registers[26][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][26]~q\)))) ) ) ) # ( \REG|registers[18][26]~q\ & ( !\REG|registers[26][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][26]~q\)))) ) ) ) # ( !\REG|registers[18][26]~q\ & ( !\REG|registers[26][26]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][26]~q\,
	datab => \REG|ALT_INV_registers[22][26]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[18][26]~q\,
	dataf => \REG|ALT_INV_registers[26][26]~q\,
	combout => \REG|Mux37~2_combout\);

-- Location: LABCELL_X66_Y19_N6
\REG|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~3_combout\ = ( \REG|registers[27][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][26]~q\)) ) ) ) # ( !\REG|registers[27][26]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[23][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][26]~q\)) ) ) ) # ( \REG|registers[27][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[19][26]~q\) ) ) ) # ( !\REG|registers[27][26]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[19][26]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][26]~q\,
	datab => \REG|ALT_INV_registers[19][26]~q\,
	datac => \REG|ALT_INV_registers[23][26]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[27][26]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux37~3_combout\);

-- Location: LABCELL_X71_Y14_N30
\REG|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~1_combout\ = ( \REG|registers[17][26]~q\ & ( \REG|registers[25][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][26]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][26]~q\)))) ) ) ) # ( !\REG|registers[17][26]~q\ & ( \REG|registers[25][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][26]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][26]~q\))))) ) ) ) # ( \REG|registers[17][26]~q\ & ( !\REG|registers[25][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][26]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][26]~q\))))) ) ) ) # ( !\REG|registers[17][26]~q\ & ( !\REG|registers[25][26]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][26]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[21][26]~q\,
	datad => \REG|ALT_INV_registers[29][26]~q\,
	datae => \REG|ALT_INV_registers[17][26]~q\,
	dataf => \REG|ALT_INV_registers[25][26]~q\,
	combout => \REG|Mux37~1_combout\);

-- Location: LABCELL_X64_Y20_N33
\REG|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~0_combout\ = ( \REG|registers[28][26]~q\ & ( \REG|registers[20][26]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[16][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[24][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|registers[28][26]~q\ & ( \REG|registers[20][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[16][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][26]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REG|registers[28][26]~q\ & ( !\REG|registers[20][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[16][26]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][26]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\REG|registers[28][26]~q\ & ( !\REG|registers[20][26]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[16][26]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[24][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[24][26]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[16][26]~q\,
	datae => \REG|ALT_INV_registers[28][26]~q\,
	dataf => \REG|ALT_INV_registers[20][26]~q\,
	combout => \REG|Mux37~0_combout\);

-- Location: LABCELL_X71_Y18_N15
\REG|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~4_combout\ = ( \REG|Mux37~1_combout\ & ( \REG|Mux37~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux37~2_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux37~3_combout\)))) ) ) ) # ( !\REG|Mux37~1_combout\ & ( \REG|Mux37~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|Mux37~2_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux37~3_combout\)))) ) ) ) # ( 
-- \REG|Mux37~1_combout\ & ( !\REG|Mux37~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux37~2_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|Mux37~3_combout\)))) ) ) ) # ( !\REG|Mux37~1_combout\ & ( !\REG|Mux37~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux37~2_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux37~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_Mux37~2_combout\,
	datad => \REG|ALT_INV_Mux37~3_combout\,
	datae => \REG|ALT_INV_Mux37~1_combout\,
	dataf => \REG|ALT_INV_Mux37~0_combout\,
	combout => \REG|Mux37~4_combout\);

-- Location: LABCELL_X71_Y18_N42
\REG|Mux37~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux37~10_combout\ = ( \REG|Mux37~4_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) # (\REG|Mux37~9_combout\) ) ) # ( !\REG|Mux37~4_combout\ & ( (\REG|Mux37~9_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux37~9_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REG|ALT_INV_Mux37~4_combout\,
	combout => \REG|Mux37~10_combout\);

-- Location: LABCELL_X74_Y12_N3
\REG|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~2_combout\ = ( \REG|registers[26][27]~q\ & ( \REG|registers[22][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[18][27]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][27]~q\))) ) ) ) # ( !\REG|registers[26][27]~q\ & ( \REG|registers[22][27]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[18][27]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][27]~q\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[26][27]~q\ & ( !\REG|registers[22][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[18][27]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][27]~q\))) ) ) ) # ( !\REG|registers[26][27]~q\ & ( 
-- !\REG|registers[22][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[18][27]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[30][27]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][27]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[18][27]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[26][27]~q\,
	dataf => \REG|ALT_INV_registers[22][27]~q\,
	combout => \REG|Mux36~2_combout\);

-- Location: LABCELL_X73_Y10_N30
\REG|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~0_combout\ = ( \REG|registers[24][27]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[28][27]~q\) ) ) ) # ( !\REG|registers[24][27]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[28][27]~q\) ) ) ) # ( \REG|registers[24][27]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][27]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][27]~q\))) ) ) ) # ( !\REG|registers[24][27]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][27]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[16][27]~q\,
	datac => \REG|ALT_INV_registers[20][27]~q\,
	datad => \REG|ALT_INV_registers[28][27]~q\,
	datae => \REG|ALT_INV_registers[24][27]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux36~0_combout\);

-- Location: LABCELL_X75_Y12_N36
\REG|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~1_combout\ = ( \REG|registers[25][27]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[21][27]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][27]~q\))) ) ) ) # ( !\REG|registers[25][27]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[21][27]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[29][27]~q\))) ) ) ) # ( \REG|registers[25][27]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[17][27]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[25][27]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[17][27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[21][27]~q\,
	datac => \REG|ALT_INV_registers[17][27]~q\,
	datad => \REG|ALT_INV_registers[29][27]~q\,
	datae => \REG|ALT_INV_registers[25][27]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux36~1_combout\);

-- Location: LABCELL_X74_Y12_N12
\REG|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~3_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|registers[31][27]~q\ & ( (\REG|registers[27][27]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|registers[31][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[19][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[23][27]~q\)) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|registers[31][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[27][27]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|registers[31][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[19][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[23][27]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[23][27]~q\,
	datac => \REG|ALT_INV_registers[27][27]~q\,
	datad => \REG|ALT_INV_registers[19][27]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REG|ALT_INV_registers[31][27]~q\,
	combout => \REG|Mux36~3_combout\);

-- Location: LABCELL_X74_Y12_N24
\REG|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux36~3_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux36~1_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux36~2_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux36~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux36~2_combout\,
	datab => \REG|ALT_INV_Mux36~0_combout\,
	datac => \REG|ALT_INV_Mux36~1_combout\,
	datad => \REG|ALT_INV_Mux36~3_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux36~4_combout\);

-- Location: LABCELL_X67_Y9_N12
\REG|Mux36~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~7_combout\ = ( \REG|registers[15][27]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[14][27]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|registers[15][27]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[14][27]~q\) ) ) ) # ( \REG|registers[15][27]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][27]~q\)) ) ) ) # ( !\REG|registers[15][27]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[12][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[13][27]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][27]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[12][27]~q\,
	datad => \REG|ALT_INV_registers[14][27]~q\,
	datae => \REG|ALT_INV_registers[15][27]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux36~7_combout\);

-- Location: LABCELL_X75_Y12_N54
\REG|Mux36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~6_combout\ = ( \REG|registers[1][27]~q\ & ( \REG|registers[3][27]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[2][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REG|registers[1][27]~q\ & ( \REG|registers[3][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][27]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REG|registers[1][27]~q\ & ( !\REG|registers[3][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[0][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][27]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- !\REG|registers[1][27]~q\ & ( !\REG|registers[3][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[0][27]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[2][27]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_registers[0][27]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[1][27]~q\,
	dataf => \REG|ALT_INV_registers[3][27]~q\,
	combout => \REG|Mux36~6_combout\);

-- Location: LABCELL_X73_Y14_N42
\REG|Mux36~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~8_combout\ = ( \REG|registers[6][27]~q\ & ( \REG|registers[4][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][27]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][27]~q\))) ) ) ) # ( !\REG|registers[6][27]~q\ & ( \REG|registers[4][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[5][27]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][27]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- \REG|registers[6][27]~q\ & ( !\REG|registers[4][27]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[5][27]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[7][27]~q\))) ) ) ) # ( !\REG|registers[6][27]~q\ & ( !\REG|registers[4][27]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][27]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][27]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[5][27]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[6][27]~q\,
	dataf => \REG|ALT_INV_registers[4][27]~q\,
	combout => \REG|Mux36~8_combout\);

-- Location: LABCELL_X75_Y13_N48
\REG|Mux36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~5_combout\ = ( \REG|registers[10][27]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][27]~q\) ) ) ) # ( !\REG|registers[10][27]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[11][27]~q\) ) ) ) # ( \REG|registers[10][27]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][27]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][27]~q\))) ) ) ) # ( !\REG|registers[10][27]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][27]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[8][27]~q\,
	datac => \REG|ALT_INV_registers[11][27]~q\,
	datad => \REG|ALT_INV_registers[9][27]~q\,
	datae => \REG|ALT_INV_registers[10][27]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux36~5_combout\);

-- Location: LABCELL_X75_Y13_N24
\REG|Mux36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux36~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux36~7_combout\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( \REG|Mux36~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux36~6_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux36~8_combout\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|Mux36~5_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|Mux36~7_combout\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( !\REG|Mux36~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux36~6_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|Mux36~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_Mux36~7_combout\,
	datac => \REG|ALT_INV_Mux36~6_combout\,
	datad => \REG|ALT_INV_Mux36~8_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REG|ALT_INV_Mux36~5_combout\,
	combout => \REG|Mux36~9_combout\);

-- Location: LABCELL_X75_Y7_N24
\REG|Mux36~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux36~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux36~4_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux36~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux36~4_combout\,
	datac => \REG|ALT_INV_Mux36~9_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \REG|Mux36~10_combout\);

-- Location: LABCELL_X64_Y10_N33
\REG|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~3_combout\ = ( \REG|registers[27][28]~q\ & ( \REG|registers[19][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[23][28]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[31][28]~q\)))) ) ) ) # ( !\REG|registers[27][28]~q\ & ( \REG|registers[19][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[23][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[31][28]~q\)))) ) ) ) # ( 
-- \REG|registers[27][28]~q\ & ( !\REG|registers[19][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[23][28]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[31][28]~q\)))) ) ) ) # ( !\REG|registers[27][28]~q\ & ( !\REG|registers[19][28]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[23][28]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[31][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[23][28]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[31][28]~q\,
	datae => \REG|ALT_INV_registers[27][28]~q\,
	dataf => \REG|ALT_INV_registers[19][28]~q\,
	combout => \REG|Mux35~3_combout\);

-- Location: MLABCELL_X59_Y16_N0
\REG|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~1_combout\ = ( \REG|registers[29][28]~q\ & ( \REG|registers[25][28]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][28]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[21][28]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[29][28]~q\ & ( \REG|registers[25][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[17][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[21][28]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- \REG|registers[29][28]~q\ & ( !\REG|registers[25][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][28]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[21][28]~q\)))) ) ) ) # ( !\REG|registers[29][28]~q\ & ( !\REG|registers[25][28]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][28]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[17][28]~q\,
	datab => \REG|ALT_INV_registers[21][28]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[29][28]~q\,
	dataf => \REG|ALT_INV_registers[25][28]~q\,
	combout => \REG|Mux35~1_combout\);

-- Location: LABCELL_X63_Y10_N12
\REG|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~2_combout\ = ( \REG|registers[26][28]~q\ & ( \REG|registers[22][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[18][28]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[30][28]~q\)))) ) ) ) # ( !\REG|registers[26][28]~q\ & ( \REG|registers[22][28]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][28]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[30][28]~q\)))) ) ) ) # ( \REG|registers[26][28]~q\ & ( !\REG|registers[22][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[18][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[30][28]~q\)))) ) ) ) # ( 
-- !\REG|registers[26][28]~q\ & ( !\REG|registers[22][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[18][28]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[30][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[18][28]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[30][28]~q\,
	datae => \REG|ALT_INV_registers[26][28]~q\,
	dataf => \REG|ALT_INV_registers[22][28]~q\,
	combout => \REG|Mux35~2_combout\);

-- Location: LABCELL_X57_Y15_N18
\REG|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~0_combout\ = ( \REG|registers[28][28]~q\ & ( \REG|registers[16][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[24][28]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[20][28]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REG|registers[28][28]~q\ & ( \REG|registers[16][28]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[24][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[20][28]~q\)))) ) ) ) # ( \REG|registers[28][28]~q\ & ( !\REG|registers[16][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[24][28]~q\ & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[20][28]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REG|registers[28][28]~q\ & ( 
-- !\REG|registers[16][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[24][28]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[20][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[24][28]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[20][28]~q\,
	datae => \REG|ALT_INV_registers[28][28]~q\,
	dataf => \REG|ALT_INV_registers[16][28]~q\,
	combout => \REG|Mux35~0_combout\);

-- Location: LABCELL_X57_Y15_N24
\REG|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux35~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux35~2_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) 
-- & (\REG|Mux35~3_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \REG|Mux35~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux35~1_combout\) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|Mux35~0_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux35~2_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|Mux35~3_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\REG|Mux35~0_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|Mux35~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux35~3_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REG|ALT_INV_Mux35~1_combout\,
	datad => \REG|ALT_INV_Mux35~2_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REG|ALT_INV_Mux35~0_combout\,
	combout => \REG|Mux35~4_combout\);

-- Location: LABCELL_X60_Y14_N54
\REG|Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~8_combout\ = ( \REG|registers[6][28]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][28]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][28]~q\)) ) ) ) # ( !\REG|registers[6][28]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[5][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][28]~q\)) ) ) ) # ( \REG|registers[6][28]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[4][28]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[6][28]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[4][28]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[7][28]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[5][28]~q\,
	datad => \REG|ALT_INV_registers[4][28]~q\,
	datae => \REG|ALT_INV_registers[6][28]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux35~8_combout\);

-- Location: LABCELL_X60_Y12_N36
\REG|Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~7_combout\ = ( \REG|registers[14][28]~q\ & ( \REG|registers[13][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[12][28]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[15][28]~q\))) ) ) ) # ( !\REG|registers[14][28]~q\ & ( \REG|registers[13][28]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[12][28]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[15][28]~q\))) ) ) ) # ( \REG|registers[14][28]~q\ & ( !\REG|registers[13][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[12][28]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[15][28]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- !\REG|registers[14][28]~q\ & ( !\REG|registers[13][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[12][28]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[15][28]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[15][28]~q\,
	datac => \REG|ALT_INV_registers[12][28]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[14][28]~q\,
	dataf => \REG|ALT_INV_registers[13][28]~q\,
	combout => \REG|Mux35~7_combout\);

-- Location: LABCELL_X63_Y11_N12
\REG|Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~6_combout\ = ( \REG|registers[1][28]~q\ & ( \REG|registers[0][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][28]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][28]~q\)))) ) ) ) # ( !\REG|registers[1][28]~q\ & ( \REG|registers[0][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][28]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][28]~q\))))) ) ) ) # ( \REG|registers[1][28]~q\ & ( !\REG|registers[0][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][28]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][28]~q\))))) ) ) ) # ( !\REG|registers[1][28]~q\ & ( !\REG|registers[0][28]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][28]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[2][28]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[3][28]~q\,
	datae => \REG|ALT_INV_registers[1][28]~q\,
	dataf => \REG|ALT_INV_registers[0][28]~q\,
	combout => \REG|Mux35~6_combout\);

-- Location: LABCELL_X57_Y12_N42
\REG|Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~5_combout\ = ( \REG|registers[10][28]~q\ & ( \REG|registers[8][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][28]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][28]~q\)))) ) ) ) # ( !\REG|registers[10][28]~q\ & ( \REG|registers[8][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[9][28]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[11][28]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- \REG|registers[10][28]~q\ & ( !\REG|registers[8][28]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][28]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][28]~q\)))) ) ) ) # ( !\REG|registers[10][28]~q\ & ( !\REG|registers[8][28]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[9][28]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[11][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[9][28]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[11][28]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[10][28]~q\,
	dataf => \REG|ALT_INV_registers[8][28]~q\,
	combout => \REG|Mux35~5_combout\);

-- Location: LABCELL_X60_Y14_N36
\REG|Mux35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~9_combout\ = ( \REG|Mux35~5_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux35~8_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|Mux35~7_combout\))) ) ) ) # ( !\REG|Mux35~5_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux35~8_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux35~7_combout\))) ) ) ) # ( \REG|Mux35~5_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|Mux35~6_combout\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|Mux35~5_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|Mux35~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux35~8_combout\,
	datab => \REG|ALT_INV_Mux35~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_Mux35~6_combout\,
	datae => \REG|ALT_INV_Mux35~5_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux35~9_combout\);

-- Location: MLABCELL_X59_Y16_N12
\REG|Mux35~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux35~10_combout\ = ( \REG|Mux35~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) # (\REG|Mux35~4_combout\) ) ) # ( !\REG|Mux35~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux35~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REG|ALT_INV_Mux35~4_combout\,
	dataf => \REG|ALT_INV_Mux35~9_combout\,
	combout => \REG|Mux35~10_combout\);

-- Location: LABCELL_X66_Y14_N0
\REG|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~1_combout\ = ( \REG|registers[25][29]~q\ & ( \REG|registers[17][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][29]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][29]~q\))) ) ) ) # ( !\REG|registers[25][29]~q\ & ( \REG|registers[17][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][29]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][29]~q\)))) ) ) ) # ( \REG|registers[25][29]~q\ & ( !\REG|registers[17][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][29]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][29]~q\)))) ) ) ) # ( !\REG|registers[25][29]~q\ & ( !\REG|registers[17][29]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[21][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[29][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[29][29]~q\,
	datac => \REG|ALT_INV_registers[21][29]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[25][29]~q\,
	dataf => \REG|ALT_INV_registers[17][29]~q\,
	combout => \REG|Mux34~1_combout\);

-- Location: LABCELL_X74_Y11_N48
\REG|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~3_combout\ = ( \REG|registers[27][29]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[31][29]~q\) ) ) ) # ( !\REG|registers[27][29]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\REG|registers[31][29]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REG|registers[27][29]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][29]~q\))) ) ) ) # ( !\REG|registers[27][29]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[19][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[23][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][29]~q\,
	datab => \REG|ALT_INV_registers[31][29]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_registers[23][29]~q\,
	datae => \REG|ALT_INV_registers[27][29]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux34~3_combout\);

-- Location: LABCELL_X66_Y9_N42
\REG|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~0_combout\ = ( \REG|registers[24][29]~q\ & ( \REG|registers[20][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[16][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # ((\REG|registers[28][29]~q\)))) ) ) ) # ( !\REG|registers[24][29]~q\ & ( \REG|registers[20][29]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[16][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # ((\REG|registers[28][29]~q\)))) ) ) ) # ( \REG|registers[24][29]~q\ & ( !\REG|registers[20][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[16][29]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][29]~q\)))) ) ) ) # ( !\REG|registers[24][29]~q\ & ( 
-- !\REG|registers[20][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[16][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[28][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[16][29]~q\,
	datad => \REG|ALT_INV_registers[28][29]~q\,
	datae => \REG|ALT_INV_registers[24][29]~q\,
	dataf => \REG|ALT_INV_registers[20][29]~q\,
	combout => \REG|Mux34~0_combout\);

-- Location: LABCELL_X68_Y17_N12
\REG|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~2_combout\ = ( \REG|registers[26][29]~q\ & ( \REG|registers[30][29]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REG|registers[22][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][29]~q\ & ( \REG|registers[30][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][29]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[26][29]~q\ & ( !\REG|registers[30][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[18][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][29]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REG|registers[26][29]~q\ & ( !\REG|registers[30][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[18][29]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[22][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_registers[22][29]~q\,
	datac => \REG|ALT_INV_registers[18][29]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[26][29]~q\,
	dataf => \REG|ALT_INV_registers[30][29]~q\,
	combout => \REG|Mux34~2_combout\);

-- Location: LABCELL_X75_Y13_N54
\REG|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~4_combout\ = ( \REG|Mux34~2_combout\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|Mux34~3_combout\) ) ) ) # ( !\REG|Mux34~2_combout\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|Mux34~3_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REG|Mux34~2_combout\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux34~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux34~1_combout\)) ) ) ) # ( !\REG|Mux34~2_combout\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux34~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux34~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux34~1_combout\,
	datab => \REG|ALT_INV_Mux34~3_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_Mux34~0_combout\,
	datae => \REG|ALT_INV_Mux34~2_combout\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux34~4_combout\);

-- Location: MLABCELL_X72_Y10_N42
\REG|Mux34~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~7_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[13][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[15][29]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|registers[13][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[14][29]~q\))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[13][29]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[15][29]~q\) ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( !\REG|registers[13][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[12][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REG|registers[14][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[12][29]~q\,
	datab => \REG|ALT_INV_registers[14][29]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[15][29]~q\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REG|ALT_INV_registers[13][29]~q\,
	combout => \REG|Mux34~7_combout\);

-- Location: LABCELL_X67_Y10_N36
\REG|Mux34~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~6_combout\ = ( \REG|registers[3][29]~q\ & ( \REG|registers[2][29]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[0][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[1][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[3][29]~q\ & ( \REG|registers[2][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[0][29]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[1][29]~q\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- \REG|registers[3][29]~q\ & ( !\REG|registers[2][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|registers[0][29]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[1][29]~q\))) ) ) ) # ( !\REG|registers[3][29]~q\ & ( !\REG|registers[2][29]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[0][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[1][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[1][29]~q\,
	datab => \REG|ALT_INV_registers[0][29]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[3][29]~q\,
	dataf => \REG|ALT_INV_registers[2][29]~q\,
	combout => \REG|Mux34~6_combout\);

-- Location: LABCELL_X73_Y14_N27
\REG|Mux34~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~8_combout\ = ( \REG|registers[5][29]~q\ & ( \REG|registers[4][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[6][29]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[7][29]~q\)))) ) ) ) # ( !\REG|registers[5][29]~q\ & ( \REG|registers[4][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))) # (\REG|registers[6][29]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & \REG|registers[7][29]~q\)))) ) ) ) # ( 
-- \REG|registers[5][29]~q\ & ( !\REG|registers[4][29]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[6][29]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[7][29]~q\)))) ) ) ) # ( !\REG|registers[5][29]~q\ & ( !\REG|registers[4][29]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[6][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[7][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[6][29]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REG|ALT_INV_registers[7][29]~q\,
	datae => \REG|ALT_INV_registers[5][29]~q\,
	dataf => \REG|ALT_INV_registers[4][29]~q\,
	combout => \REG|Mux34~8_combout\);

-- Location: LABCELL_X75_Y13_N42
\REG|Mux34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~5_combout\ = ( \REG|registers[10][29]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[11][29]~q\) ) ) ) # ( !\REG|registers[10][29]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[11][29]~q\) ) ) ) # ( \REG|registers[10][29]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][29]~q\))) ) ) ) # ( !\REG|registers[10][29]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][29]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[11][29]~q\,
	datac => \REG|ALT_INV_registers[8][29]~q\,
	datad => \REG|ALT_INV_registers[9][29]~q\,
	datae => \REG|ALT_INV_registers[10][29]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux34~5_combout\);

-- Location: LABCELL_X75_Y13_N15
\REG|Mux34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~9_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux34~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux34~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REG|Mux34~7_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( \REG|Mux34~5_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|Mux34~6_combout\) ) ) ) # ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|Mux34~5_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux34~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|Mux34~7_combout\)) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( !\REG|Mux34~5_combout\ & ( (\REG|Mux34~6_combout\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux34~7_combout\,
	datab => \REG|ALT_INV_Mux34~6_combout\,
	datac => \REG|ALT_INV_Mux34~8_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REG|ALT_INV_Mux34~5_combout\,
	combout => \REG|Mux34~9_combout\);

-- Location: LABCELL_X75_Y13_N18
\REG|Mux34~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux34~10_combout\ = ( \REG|Mux34~9_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) # (\REG|Mux34~4_combout\) ) ) # ( !\REG|Mux34~9_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux34~4_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux34~4_combout\,
	dataf => \REG|ALT_INV_Mux34~9_combout\,
	combout => \REG|Mux34~10_combout\);

-- Location: LABCELL_X73_Y14_N12
\REG|Mux33~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~8_combout\ = ( \REG|registers[6][30]~q\ & ( \REG|registers[4][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][30]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][30]~q\)))) ) ) ) # ( !\REG|registers[6][30]~q\ & ( \REG|registers[4][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[5][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\REG|registers[7][30]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- \REG|registers[6][30]~q\ & ( !\REG|registers[4][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][30]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[7][30]~q\)))) ) ) ) # ( !\REG|registers[6][30]~q\ & ( !\REG|registers[4][30]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[5][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[7][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[5][30]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[7][30]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[6][30]~q\,
	dataf => \REG|ALT_INV_registers[4][30]~q\,
	combout => \REG|Mux33~8_combout\);

-- Location: LABCELL_X68_Y20_N24
\REG|Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~5_combout\ = ( \REG|registers[10][30]~q\ & ( \REG|registers[11][30]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[9][30]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|registers[10][30]~q\ & ( \REG|registers[11][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][30]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REG|registers[10][30]~q\ & ( !\REG|registers[11][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REG|registers[8][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][30]~q\))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\REG|registers[10][30]~q\ & ( !\REG|registers[11][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[8][30]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[9][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[8][30]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[9][30]~q\,
	datae => \REG|ALT_INV_registers[10][30]~q\,
	dataf => \REG|ALT_INV_registers[11][30]~q\,
	combout => \REG|Mux33~5_combout\);

-- Location: LABCELL_X67_Y10_N42
\REG|Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~6_combout\ = ( \REG|registers[1][30]~q\ & ( \REG|registers[0][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][30]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][30]~q\)))) ) ) ) # ( !\REG|registers[1][30]~q\ & ( \REG|registers[0][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[2][30]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[3][30]~q\)))) ) ) ) # ( 
-- \REG|registers[1][30]~q\ & ( !\REG|registers[0][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[2][30]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # ((\REG|registers[3][30]~q\)))) ) ) ) # ( !\REG|registers[1][30]~q\ & ( !\REG|registers[0][30]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[2][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[3][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_registers[2][30]~q\,
	datad => \REG|ALT_INV_registers[3][30]~q\,
	datae => \REG|ALT_INV_registers[1][30]~q\,
	dataf => \REG|ALT_INV_registers[0][30]~q\,
	combout => \REG|Mux33~6_combout\);

-- Location: LABCELL_X68_Y18_N45
\REG|Mux33~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~7_combout\ = ( \REG|registers[12][30]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[13][30]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][30]~q\))) ) ) ) # ( !\REG|registers[12][30]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REG|registers[13][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[15][30]~q\))) ) ) ) # ( \REG|registers[12][30]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) # (\REG|registers[14][30]~q\) ) ) ) # ( !\REG|registers[12][30]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( (\REG|registers[14][30]~q\ & 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[13][30]~q\,
	datab => \REG|ALT_INV_registers[14][30]~q\,
	datac => \REG|ALT_INV_registers[15][30]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[12][30]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux33~7_combout\);

-- Location: LABCELL_X70_Y18_N30
\REG|Mux33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~9_combout\ = ( \REG|Mux33~6_combout\ & ( \REG|Mux33~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|Mux33~5_combout\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|Mux33~8_combout\))) ) ) ) # ( !\REG|Mux33~6_combout\ & ( \REG|Mux33~7_combout\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|Mux33~5_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|Mux33~8_combout\))) ) ) ) # ( \REG|Mux33~6_combout\ & ( !\REG|Mux33~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|Mux33~5_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux33~8_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\REG|Mux33~6_combout\ & ( !\REG|Mux33~7_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|Mux33~5_combout\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|Mux33~8_combout\ & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux33~8_combout\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_Mux33~5_combout\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_Mux33~6_combout\,
	dataf => \REG|ALT_INV_Mux33~7_combout\,
	combout => \REG|Mux33~9_combout\);

-- Location: LABCELL_X75_Y14_N36
\REG|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~1_combout\ = ( \REG|registers[25][30]~q\ & ( \REG|registers[21][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[17][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[29][30]~q\)))) ) ) ) # ( !\REG|registers[25][30]~q\ & ( \REG|registers[21][30]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[17][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[29][30]~q\))) ) ) ) # ( \REG|registers[25][30]~q\ & ( !\REG|registers[21][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][30]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((\REG|registers[29][30]~q\)))) ) ) ) # ( 
-- !\REG|registers[25][30]~q\ & ( !\REG|registers[21][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[17][30]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[29][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[29][30]~q\,
	datad => \REG|ALT_INV_registers[17][30]~q\,
	datae => \REG|ALT_INV_registers[25][30]~q\,
	dataf => \REG|ALT_INV_registers[21][30]~q\,
	combout => \REG|Mux33~1_combout\);

-- Location: LABCELL_X73_Y10_N54
\REG|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~0_combout\ = ( \REG|registers[28][30]~q\ & ( \REG|registers[24][30]~q\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REG|registers[20][30]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[28][30]~q\ & ( \REG|registers[24][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))) # (\REG|registers[16][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[20][30]~q\)))) ) ) ) # ( 
-- \REG|registers[28][30]~q\ & ( !\REG|registers[24][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][30]~q\ & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (((\REG|registers[20][30]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REG|registers[28][30]~q\ & ( !\REG|registers[24][30]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[16][30]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[20][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[16][30]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REG|ALT_INV_registers[20][30]~q\,
	datae => \REG|ALT_INV_registers[28][30]~q\,
	dataf => \REG|ALT_INV_registers[24][30]~q\,
	combout => \REG|Mux33~0_combout\);

-- Location: LABCELL_X75_Y16_N6
\REG|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~3_combout\ = ( \REG|registers[27][30]~q\ & ( \REG|registers[19][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][30]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][30]~q\))) ) ) ) # ( !\REG|registers[27][30]~q\ & ( \REG|registers[19][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[23][30]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][30]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- \REG|registers[27][30]~q\ & ( !\REG|registers[19][30]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[23][30]~q\ & \ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[31][30]~q\))) ) ) ) # ( !\REG|registers[27][30]~q\ & ( !\REG|registers[19][30]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[23][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[31][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[31][30]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[23][30]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[27][30]~q\,
	dataf => \REG|ALT_INV_registers[19][30]~q\,
	combout => \REG|Mux33~3_combout\);

-- Location: LABCELL_X74_Y13_N54
\REG|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~2_combout\ = ( \REG|registers[26][30]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[22][30]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][30]~q\)) ) ) ) # ( !\REG|registers[26][30]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REG|registers[22][30]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][30]~q\)) ) ) ) # ( \REG|registers[26][30]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[18][30]~q\) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REG|registers[26][30]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & \REG|registers[18][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][30]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REG|ALT_INV_registers[22][30]~q\,
	datad => \REG|ALT_INV_registers[18][30]~q\,
	datae => \REG|ALT_INV_registers[26][30]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux33~2_combout\);

-- Location: LABCELL_X77_Y15_N24
\REG|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~4_combout\ = ( \REG|Mux33~3_combout\ & ( \REG|Mux33~2_combout\ & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux33~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux33~1_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REG|Mux33~3_combout\ & ( \REG|Mux33~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (((\REG|Mux33~0_combout\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|Mux33~1_combout\))) ) ) ) # ( \REG|Mux33~3_combout\ & ( 
-- !\REG|Mux33~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|Mux33~0_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\REG|Mux33~1_combout\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REG|Mux33~3_combout\ & ( !\REG|Mux33~2_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|Mux33~0_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|Mux33~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REG|ALT_INV_Mux33~1_combout\,
	datad => \REG|ALT_INV_Mux33~0_combout\,
	datae => \REG|ALT_INV_Mux33~3_combout\,
	dataf => \REG|ALT_INV_Mux33~2_combout\,
	combout => \REG|Mux33~4_combout\);

-- Location: MLABCELL_X78_Y16_N54
\REG|Mux33~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux33~10_combout\ = ( \REG|Mux33~4_combout\ & ( (\REG|Mux33~9_combout\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REG|Mux33~4_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & \REG|Mux33~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REG|ALT_INV_Mux33~9_combout\,
	dataf => \REG|ALT_INV_Mux33~4_combout\,
	combout => \REG|Mux33~10_combout\);

-- Location: LABCELL_X64_Y15_N36
\REG|Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~7_combout\ = ( \REG|registers[14][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[15][31]~q\) ) ) ) # ( !\REG|registers[14][31]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[15][31]~q\) ) ) ) # ( \REG|registers[14][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][31]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][31]~q\))) ) ) ) # ( !\REG|registers[14][31]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[12][31]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[13][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REG|ALT_INV_registers[12][31]~q\,
	datac => \REG|ALT_INV_registers[15][31]~q\,
	datad => \REG|ALT_INV_registers[13][31]~q\,
	datae => \REG|ALT_INV_registers[14][31]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux32~7_combout\);

-- Location: LABCELL_X63_Y11_N18
\REG|Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~8_combout\ = ( \REG|registers[6][31]~q\ & ( \REG|registers[4][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][31]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][31]~q\))) ) ) ) # ( !\REG|registers[6][31]~q\ & ( \REG|registers[4][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[5][31]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][31]~q\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( 
-- \REG|registers[6][31]~q\ & ( !\REG|registers[4][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & \REG|registers[5][31]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16))) # (\REG|registers[7][31]~q\))) ) ) ) # ( !\REG|registers[6][31]~q\ & ( !\REG|registers[4][31]~q\ & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[5][31]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[7][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REG|ALT_INV_registers[7][31]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REG|ALT_INV_registers[5][31]~q\,
	datae => \REG|ALT_INV_registers[6][31]~q\,
	dataf => \REG|ALT_INV_registers[4][31]~q\,
	combout => \REG|Mux32~8_combout\);

-- Location: LABCELL_X61_Y12_N33
\REG|Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~5_combout\ = ( \REG|registers[8][31]~q\ & ( \REG|registers[10][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][31]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][31]~q\))) ) ) ) # ( !\REG|registers[8][31]~q\ & ( \REG|registers[10][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][31]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][31]~q\)))) ) ) ) # ( \REG|registers[8][31]~q\ & ( !\REG|registers[10][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][31]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][31]~q\)))) ) ) ) # ( !\REG|registers[8][31]~q\ & ( !\REG|registers[10][31]~q\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ((\REG|registers[9][31]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & (\REG|registers[11][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[11][31]~q\,
	datab => \REG|ALT_INV_registers[9][31]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REG|ALT_INV_registers[8][31]~q\,
	dataf => \REG|ALT_INV_registers[10][31]~q\,
	combout => \REG|Mux32~5_combout\);

-- Location: LABCELL_X55_Y14_N39
\REG|Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~6_combout\ = ( \REG|registers[1][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ((\REG|registers[2][31]~q\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][31]~q\)) ) ) ) # ( !\REG|registers[1][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REG|registers[2][31]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & (\REG|registers[3][31]~q\)) ) ) ) # ( \REG|registers[1][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) # (\REG|registers[0][31]~q\) ) ) ) # ( !\REG|registers[1][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( (\REG|registers[0][31]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[3][31]~q\,
	datab => \REG|ALT_INV_registers[0][31]~q\,
	datac => \REG|ALT_INV_registers[2][31]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REG|ALT_INV_registers[1][31]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REG|Mux32~6_combout\);

-- Location: LABCELL_X56_Y15_N33
\REG|Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~9_combout\ = ( \REG|Mux32~5_combout\ & ( \REG|Mux32~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux32~8_combout\))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux32~7_combout\))) ) ) ) # ( !\REG|Mux32~5_combout\ & ( \REG|Mux32~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|Mux32~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux32~7_combout\ & (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( 
-- \REG|Mux32~5_combout\ & ( !\REG|Mux32~6_combout\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|Mux32~8_combout\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) 
-- & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|Mux32~7_combout\))) ) ) ) # ( !\REG|Mux32~5_combout\ & ( !\REG|Mux32~6_combout\ & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|Mux32~8_combout\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|Mux32~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REG|ALT_INV_Mux32~7_combout\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REG|ALT_INV_Mux32~8_combout\,
	datae => \REG|ALT_INV_Mux32~5_combout\,
	dataf => \REG|ALT_INV_Mux32~6_combout\,
	combout => \REG|Mux32~9_combout\);

-- Location: LABCELL_X63_Y10_N0
\REG|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~2_combout\ = ( \REG|registers[26][31]~q\ & ( \REG|registers[22][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[18][31]~q\)))) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][31]~q\))) ) ) ) # ( !\REG|registers[26][31]~q\ & ( \REG|registers[22][31]~q\ & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) # (\REG|registers[18][31]~q\)))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[30][31]~q\ & 
-- ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REG|registers[26][31]~q\ & ( !\REG|registers[22][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[18][31]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))) # (\REG|registers[30][31]~q\))) ) ) ) # ( !\REG|registers[26][31]~q\ & ( 
-- !\REG|registers[22][31]~q\ & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (((\REG|registers[18][31]~q\ & !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[30][31]~q\ & ((\ROM_COMP|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[30][31]~q\,
	datab => \REG|ALT_INV_registers[18][31]~q\,
	datac => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REG|ALT_INV_registers[26][31]~q\,
	dataf => \REG|ALT_INV_registers[22][31]~q\,
	combout => \REG|Mux32~2_combout\);

-- Location: MLABCELL_X65_Y8_N42
\REG|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~3_combout\ = ( \REG|registers[27][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & (\REG|registers[23][31]~q\)) # 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[31][31]~q\))) ) ) ) # ( !\REG|registers[27][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REG|registers[23][31]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ((\REG|registers[31][31]~q\))) ) ) ) # ( \REG|registers[27][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) # (\REG|registers[19][31]~q\) ) ) ) # ( !\REG|registers[27][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ( (\REG|registers[19][31]~q\ & 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[19][31]~q\,
	datab => \REG|ALT_INV_registers[23][31]~q\,
	datac => \REG|ALT_INV_registers[31][31]~q\,
	datad => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REG|ALT_INV_registers[27][31]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REG|Mux32~3_combout\);

-- Location: LABCELL_X66_Y12_N48
\REG|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~0_combout\ = ( \REG|registers[28][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\REG|registers[24][31]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|registers[28][31]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[24][31]~q\) ) ) ) # ( \REG|registers[28][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][31]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][31]~q\)) ) ) ) # ( !\REG|registers[28][31]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[16][31]~q\))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[20][31]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_registers[20][31]~q\,
	datab => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REG|ALT_INV_registers[16][31]~q\,
	datad => \REG|ALT_INV_registers[24][31]~q\,
	datae => \REG|ALT_INV_registers[28][31]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux32~0_combout\);

-- Location: LABCELL_X66_Y12_N54
\REG|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~1_combout\ = ( \REG|registers[29][31]~q\ & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (\REG|registers[25][31]~q\) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REG|registers[29][31]~q\ & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & \REG|registers[25][31]~q\) ) ) ) # ( \REG|registers[29][31]~q\ & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][31]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][31]~q\))) ) ) ) # ( !\REG|registers[29][31]~q\ & ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(19) & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & (\REG|registers[17][31]~q\)) # (\ROM_COMP|altsyncram_component|auto_generated|q_a\(18) & ((\REG|registers[21][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REG|ALT_INV_registers[17][31]~q\,
	datac => \REG|ALT_INV_registers[21][31]~q\,
	datad => \REG|ALT_INV_registers[25][31]~q\,
	datae => \REG|ALT_INV_registers[29][31]~q\,
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REG|Mux32~1_combout\);

-- Location: MLABCELL_X65_Y8_N48
\REG|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~4_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux32~3_combout\ ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux32~1_combout\ ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux32~2_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(17) & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(16) & ( \REG|Mux32~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG|ALT_INV_Mux32~2_combout\,
	datab => \REG|ALT_INV_Mux32~3_combout\,
	datac => \REG|ALT_INV_Mux32~0_combout\,
	datad => \REG|ALT_INV_Mux32~1_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REG|Mux32~4_combout\);

-- Location: MLABCELL_X65_Y8_N54
\REG|Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG|Mux32~10_combout\ = ( \ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux32~4_combout\ ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( \REG|Mux32~4_combout\ & ( \REG|Mux32~9_combout\ ) ) ) # ( 
-- !\ROM_COMP|altsyncram_component|auto_generated|q_a\(20) & ( !\REG|Mux32~4_combout\ & ( \REG|Mux32~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG|ALT_INV_Mux32~9_combout\,
	datae => \ROM_COMP|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REG|ALT_INV_Mux32~4_combout\,
	combout => \REG|Mux32~10_combout\);
END structure;


