{
  "design": {
    "design_info": {
      "boundary_crc": "0xDEDAEDBEC9D7DFDF",
      "device": "xcku060-ffva1156-2-e",
      "name": "data_acq",
      "synth_flow_mode": "Singular",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "adc_ch0_acq": {
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "blk_mem_gen_0": "",
        "acq_flowcntl": "",
        "pretrig_dly": "",
        "dma_ppkt2pcie": ""
      },
      "dac_ch1_acq": {
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "axis_dacflowctl": "",
        "dma_pcie2pd": ""
      },
      "dac_ch0_acq": {
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "axis_dacflowctl": "",
        "dma_pcie2pd": ""
      },
      "adc_ch1_acq": {
        "acq_flowcntl": "",
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "blk_mem_gen_0": "",
        "dma_ppkt2pcie": "",
        "pretrig_dly": ""
      },
      "adc_ch2_acq": {
        "acq_flowcntl": "",
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "blk_mem_gen_0": "",
        "dma_ppkt2pcie": "",
        "pretrig_dly": ""
      },
      "rtlost_or": "",
      "irq_concat": "",
      "axi_interct0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        }
      },
      "axi_interct1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        }
      },
      "pcie_cntl_broadcast": "",
      "ctl_broadcast": "",
      "ch0_broadcast": "",
      "subset_combine": "",
      "rq_regslice_0": "",
      "ch0_subset": "",
      "ch1_subset": "",
      "rq_arb": "",
      "ch1_broadcast": "",
      "rc_broadcast": "",
      "dac_ddr2wave": "",
      "dac_out_mux": "",
      "dma_pcie2ddr": "",
      "px_irq_pls_aggr_0": "",
      "shutdown_vctr": "",
      "flowcntl_irqvctr": "",
      "rtlost_s2v": "",
      "dma_irq_vctr": "",
      "cdc_async_rst": "",
      "ddr_rqst_arb": "",
      "rq_regslice_1": "",
      "rq_regslice_4": "",
      "rq_regslice_2": "",
      "rq_regslice_3": "",
      "rsp_regslice0": "",
      "rq_regslice_6": "",
      "rq_regslice_5": "",
      "rsp_regslice1": "",
      "rsp_regslice2": "",
      "empty_irq": "",
      "zero": "",
      "const0": ""
    },
    "interface_ports": {
      "s_axi_csr": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "26"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axi_csr_aclk",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_ch0_pdti": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "128"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axis_adc_pdti_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_ch1_pdti": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "128"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axis_adc_pdti_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_ch2_pdti": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "128"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axis_adc_pdti_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_dac_pctl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axis_dac_pdti_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_dma_pcie_cntl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axi_csr_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_pcie_rq": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "32",
            "value_src": "default_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "60",
            "value_src": "default_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axi_csr_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_pcie_rc": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "32"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "75"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axi_csr_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_ddr_rqst": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "default_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "TUSER_WIDTH": {
            "value": "256",
            "value_src": "default_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_ddr4_ui_clk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_wave_ddr_rsp": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "8"
          },
          "TUSER_WIDTH": {
            "value": "256"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_ddr4_ui_clk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_dac_pdti": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "128",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axis_dac_pdti_aclk"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "s_axi_csr_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_csr:s_axis_dma_pcie_cntl:m_axis_pcie_rq:s_axis_pcie_rc"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_csr_aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axi_csr_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axi_csr_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_pdti_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis_adc_ch0_pdti:s_axis_adc_ch1_pdti:s_axis_adc_ch2_pdti"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_adc_pdti_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axis_adc_pdti_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_pdti_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "shutdown_rqst": {
        "direction": "I"
      },
      "rq_shutdown_ok": {
        "direction": "O"
      },
      "pcie_dma_irq": {
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "16",
            "value_src": "ip_prop"
          }
        }
      },
      "adc0_fifo_full_stat": {
        "direction": "O"
      },
      "pdti2ppkt_irq": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "realtime_lost_stat": {
        "direction": "O"
      },
      "s_axis_dac_pdti_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis_dac_pctl:m_axis_dac_pdti:s_axis_dac_pctl"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_dac_pdti_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_s_axis_dac_pdti_aclk"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axis_dac_pdti_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "adc1_fifo_full_stat": {
        "direction": "O"
      },
      "adc2_fifo_full_stat": {
        "direction": "O"
      },
      "ddr4_ui_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axis_ddr_rqst:s_axis_wave_ddr_rsp",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_csr_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "data_acq_ddr4_ui_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "adc_ch0_acq": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_pcie_rq": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_cntl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "flowcntl_irq": {
            "direction": "O"
          },
          "dma_irq": {
            "direction": "O"
          },
          "fifo_full_stat": {
            "direction": "O"
          },
          "s_axis_pdti_aclk": {
            "direction": "I"
          },
          "s_axis_pdti_aresetn": {
            "direction": "I"
          }
        },
        "components": {
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "data_acq_axi_interconnect_0_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "4"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "data_acq_xbar_17",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "data_acq_s00_regslice_44"
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "data_acq_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_axi_interc": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "data_acq_blk_mem_gen_0_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Byte_Size": {
                "value": "8"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "160"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "160"
              },
              "Write_Width_B": {
                "value": "160"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "acq_flowcntl": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti2ppkt_1:1.2",
            "xci_name": "data_acq_px_axis_pdti2ppkt_1_0_0"
          },
          "pretrig_dly": {
            "vlnv": "pentek.com:user:px_axis_pdti_adv:1.0",
            "xci_name": "data_acq_px_axis_pdti_adv_0_0",
            "parameters": {
              "data_byte_width": {
                "value": "4"
              },
              "delay_ctl_width": {
                "value": "10"
              }
            }
          },
          "dma_ppkt2pcie": {
            "vlnv": "pentek.com:px_ip:px_dma_ppkt2pcie:1.2",
            "xci_name": "data_acq_px_dma_ppkt2pcie_0_0",
            "parameters": {
              "fifo_size": {
                "value": "2"
              },
              "input_word_width": {
                "value": "2"
              },
              "lite": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "dma_ppkt2pcie_m_axis_pcie_rq": {
            "interface_ports": [
              "m_axis_pcie_rq",
              "dma_ppkt2pcie/m_axis_pcie_rq"
            ]
          },
          "axi_interc_M03_AXI": {
            "interface_ports": [
              "pretrig_dly/s_axi_csr",
              "axi_interc/M03_AXI"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interc/M01_AXI",
              "dma_ppkt2pcie/s_axi_csr"
            ]
          },
          "acq_flowcntl_m_axis_ppkt": {
            "interface_ports": [
              "dma_ppkt2pcie/s_axis_ppkt",
              "acq_flowcntl/m_axis_ppkt"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interc/M02_AXI",
              "dma_ppkt2pcie/s_axi_descr"
            ]
          },
          "s_axis_pdti_1": {
            "interface_ports": [
              "s_axis_pdti",
              "pretrig_dly/s_axis_pdti"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interc/M00_AXI",
              "acq_flowcntl/s_axi_csr"
            ]
          },
          "pretrig_dly_bram_wrport": {
            "interface_ports": [
              "blk_mem_gen_0/BRAM_PORTA",
              "pretrig_dly/bram_wrport"
            ]
          },
          "pretrig_dly_m_axis_pdti": {
            "interface_ports": [
              "pretrig_dly/m_axis_pdti",
              "acq_flowcntl/s_axis_pdti"
            ]
          },
          "s_axis_cntl_1": {
            "interface_ports": [
              "s_axis_cntl",
              "dma_ppkt2pcie/s_axis_cntl"
            ]
          },
          "pretrig_dly_bram_rdport": {
            "interface_ports": [
              "pretrig_dly/bram_rdport",
              "blk_mem_gen_0/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "axi_interc/M03_ACLK",
              "acq_flowcntl/s_axi_csr_aclk",
              "pretrig_dly/s_axi_csr_aclk",
              "dma_ppkt2pcie/aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "axi_interc/M03_ARESETN",
              "acq_flowcntl/s_axi_csr_aresetn",
              "pretrig_dly/s_axi_csr_aresetn",
              "dma_ppkt2pcie/aresetn",
              "dma_ppkt2pcie/s_axi_csr_aresetn"
            ]
          },
          "acq_flowcntl_irq": {
            "ports": [
              "acq_flowcntl/irq",
              "flowcntl_irq"
            ]
          },
          "dma_ppkt2pcie_irq": {
            "ports": [
              "dma_ppkt2pcie/irq",
              "dma_irq"
            ]
          },
          "dma_ppkt2pcie_fifo_full_led": {
            "ports": [
              "dma_ppkt2pcie/fifo_full_led",
              "fifo_full_stat"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_pdti_aclk",
              "acq_flowcntl/s_axis_aclk",
              "pretrig_dly/s_axis_aclk",
              "dma_ppkt2pcie/s_axis_ppkt_aclk"
            ]
          },
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_pdti_aresetn",
              "acq_flowcntl/s_axis_aresetn",
              "pretrig_dly/s_axis_aresetn",
              "dma_ppkt2pcie/s_axis_ppkt_aresetn"
            ]
          }
        }
      },
      "dac_ch1_acq": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_pctl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_pcie_rq": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_cntl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_pcie_rc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "flowcntl_irq": {
            "direction": "O"
          },
          "dma_irq": {
            "direction": "O"
          },
          "realtime_lost_stat": {
            "direction": "O"
          },
          "s_axis_pdti_aclk": {
            "direction": "I"
          },
          "s_axis_pdti_aresetn": {
            "direction": "I"
          }
        },
        "components": {
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "data_acq_axi_interc_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "data_acq_xbar_14",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "data_acq_s00_regslice_45"
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "data_acq_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axis_dacflowctl": {
            "vlnv": "xilinx.com:px_ip:px_axis_dacflowctl_1:1.2",
            "xci_name": "data_acq_axis_dacflowctl_0"
          },
          "dma_pcie2pd": {
            "vlnv": "pentek.com:px_ip:px_dma_pcie2pd:1.2",
            "xci_name": "data_acq_dma_pcie2pd_0",
            "parameters": {
              "pcie_channel": {
                "value": "5"
              }
            }
          }
        },
        "interface_nets": {
          "s_axis_pctl_1": {
            "interface_ports": [
              "s_axis_pctl",
              "axis_dacflowctl/s_axis_pctl"
            ]
          },
          "axi_interc_M01_AXI": {
            "interface_ports": [
              "dma_pcie2pd/s_axi_csr",
              "axi_interc/M01_AXI"
            ]
          },
          "axi_interc_M00_AXI": {
            "interface_ports": [
              "axis_dacflowctl/s_axi_csr",
              "axi_interc/M00_AXI"
            ]
          },
          "dma_pcie2pd_m_axis_rcv_buf": {
            "interface_ports": [
              "axis_dacflowctl/s_axis_pd",
              "dma_pcie2pd/m_axis_rcv_buf"
            ]
          },
          "s_axis_pcie_rc_1": {
            "interface_ports": [
              "s_axis_pcie_rc",
              "dma_pcie2pd/s_axis_pcie_rc"
            ]
          },
          "px_dma_pcie2pd_0_m_axis_pcie_rq": {
            "interface_ports": [
              "m_axis_pcie_rq",
              "dma_pcie2pd/m_axis_pcie_rq"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "s_axis_cntl_1": {
            "interface_ports": [
              "s_axis_cntl",
              "dma_pcie2pd/s_axis_cntl"
            ]
          },
          "axi_interc_M02_AXI": {
            "interface_ports": [
              "dma_pcie2pd/s_axi_descr",
              "axi_interc/M02_AXI"
            ]
          },
          "axis_dacflowctl_m_axis_pdti": {
            "interface_ports": [
              "m_axis_pdti",
              "axis_dacflowctl/m_axis_pdti"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "axis_dacflowctl/s_axi_csr_aclk",
              "dma_pcie2pd/aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "axis_dacflowctl/s_axi_csr_aresetn",
              "dma_pcie2pd/aresetn",
              "dma_pcie2pd/s_axi_csr_aresetn"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_pdti_aclk",
              "axis_dacflowctl/s_axis_aclk"
            ]
          },
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_pdti_aresetn",
              "axis_dacflowctl/s_axis_aresetn"
            ]
          },
          "px_dma_pcie2pd_0_irq": {
            "ports": [
              "dma_pcie2pd/irq",
              "dma_irq"
            ]
          },
          "axis_dacflowctl_irq": {
            "ports": [
              "axis_dacflowctl/irq",
              "flowcntl_irq"
            ]
          },
          "axis_dacflowctl_realtime_lost": {
            "ports": [
              "axis_dacflowctl/realtime_lost",
              "realtime_lost_stat"
            ]
          }
        }
      },
      "dac_ch0_acq": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_pctl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_pcie_rq": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_cntl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_pcie_rc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "flowcntl_irq": {
            "direction": "O"
          },
          "dma_irq": {
            "direction": "O"
          },
          "realtime_lost_stat": {
            "direction": "O"
          },
          "s_axis_pdti_aclk": {
            "direction": "I"
          },
          "s_axis_pdti_aresetn": {
            "direction": "I"
          }
        },
        "components": {
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "data_acq_axi_interconnect_0_3",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "data_acq_xbar_18",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "data_acq_s00_regslice_46"
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "data_acq_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axis_dacflowctl": {
            "vlnv": "xilinx.com:px_ip:px_axis_dacflowctl_1:1.2",
            "xci_name": "data_acq_px_axis_dacflowctl_1_0_0"
          },
          "dma_pcie2pd": {
            "vlnv": "pentek.com:px_ip:px_dma_pcie2pd:1.2",
            "xci_name": "data_acq_px_dma_pcie2pd_0_0",
            "parameters": {
              "pcie_channel": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "s_axis_cntl_1": {
            "interface_ports": [
              "s_axis_cntl",
              "dma_pcie2pd/s_axis_cntl"
            ]
          },
          "axis_dacflowctl_m_axis_pdti": {
            "interface_ports": [
              "m_axis_pdti",
              "axis_dacflowctl/m_axis_pdti"
            ]
          },
          "axi_interc_M00_AXI": {
            "interface_ports": [
              "axis_dacflowctl/s_axi_csr",
              "axi_interc/M00_AXI"
            ]
          },
          "dma_pcie2pd_m_axis_rcv_buf": {
            "interface_ports": [
              "axis_dacflowctl/s_axis_pd",
              "dma_pcie2pd/m_axis_rcv_buf"
            ]
          },
          "axi_interc_M01_AXI": {
            "interface_ports": [
              "dma_pcie2pd/s_axi_csr",
              "axi_interc/M01_AXI"
            ]
          },
          "axi_interc_M02_AXI": {
            "interface_ports": [
              "dma_pcie2pd/s_axi_descr",
              "axi_interc/M02_AXI"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "s_axis_pcie_rc_1": {
            "interface_ports": [
              "s_axis_pcie_rc",
              "dma_pcie2pd/s_axis_pcie_rc"
            ]
          },
          "px_dma_pcie2pd_0_m_axis_pcie_rq": {
            "interface_ports": [
              "m_axis_pcie_rq",
              "dma_pcie2pd/m_axis_pcie_rq"
            ]
          },
          "s_axis_pctl_1": {
            "interface_ports": [
              "s_axis_pctl",
              "axis_dacflowctl/s_axis_pctl"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "axis_dacflowctl/s_axi_csr_aclk",
              "dma_pcie2pd/aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "axis_dacflowctl/s_axi_csr_aresetn",
              "dma_pcie2pd/aresetn",
              "dma_pcie2pd/s_axi_csr_aresetn"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_pdti_aclk",
              "axis_dacflowctl/s_axis_aclk"
            ]
          },
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_pdti_aresetn",
              "axis_dacflowctl/s_axis_aresetn"
            ]
          },
          "px_dma_pcie2pd_0_irq": {
            "ports": [
              "dma_pcie2pd/irq",
              "dma_irq"
            ]
          },
          "axis_dacflowctl_irq": {
            "ports": [
              "axis_dacflowctl/irq",
              "flowcntl_irq"
            ]
          },
          "axis_dacflowctl_realtime_lost": {
            "ports": [
              "axis_dacflowctl/realtime_lost",
              "realtime_lost_stat"
            ]
          }
        }
      },
      "adc_ch1_acq": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_pcie_rq": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_cntl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "flowcntl_irq": {
            "direction": "O"
          },
          "dma_irq": {
            "direction": "O"
          },
          "fifo_full_stat": {
            "direction": "O"
          },
          "s_axis_pdti_aclk": {
            "direction": "I"
          },
          "s_axis_pdti_aresetn": {
            "direction": "I"
          }
        },
        "components": {
          "acq_flowcntl": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti2ppkt_1:1.2",
            "xci_name": "data_acq_acq_flowcntl_2"
          },
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "data_acq_axi_interc_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "4"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "data_acq_xbar_15",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "data_acq_s00_regslice_47"
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "data_acq_auto_pc_3",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interc": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "data_acq_blk_mem_gen_0_1",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Byte_Size": {
                "value": "8"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "160"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "160"
              },
              "Write_Width_B": {
                "value": "160"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "dma_ppkt2pcie": {
            "vlnv": "pentek.com:px_ip:px_dma_ppkt2pcie:1.2",
            "xci_name": "data_acq_dma_ppkt2pcie_2",
            "parameters": {
              "fifo_size": {
                "value": "2"
              },
              "input_word_width": {
                "value": "2"
              },
              "lite": {
                "value": "false"
              },
              "pcie_channel": {
                "value": "1"
              }
            }
          },
          "pretrig_dly": {
            "vlnv": "pentek.com:user:px_axis_pdti_adv:1.0",
            "xci_name": "data_acq_pretrig_dly_0",
            "parameters": {
              "data_byte_width": {
                "value": "4"
              },
              "delay_ctl_width": {
                "value": "10"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "pretrig_dly_m_axis_pdti": {
            "interface_ports": [
              "pretrig_dly/m_axis_pdti",
              "acq_flowcntl/s_axis_pdti"
            ]
          },
          "pretrig_dly_bram_wrport": {
            "interface_ports": [
              "blk_mem_gen_0/BRAM_PORTA",
              "pretrig_dly/bram_wrport"
            ]
          },
          "pretrig_dly_bram_rdport": {
            "interface_ports": [
              "pretrig_dly/bram_rdport",
              "blk_mem_gen_0/BRAM_PORTB"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interc/M00_AXI",
              "acq_flowcntl/s_axi_csr"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interc/M02_AXI",
              "dma_ppkt2pcie/s_axi_descr"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interc/M01_AXI",
              "dma_ppkt2pcie/s_axi_csr"
            ]
          },
          "s_axis_cntl_1": {
            "interface_ports": [
              "s_axis_cntl",
              "dma_ppkt2pcie/s_axis_cntl"
            ]
          },
          "axi_interc_M03_AXI": {
            "interface_ports": [
              "pretrig_dly/s_axi_csr",
              "axi_interc/M03_AXI"
            ]
          },
          "dma_ppkt2pcie_m_axis_pcie_rq": {
            "interface_ports": [
              "m_axis_pcie_rq",
              "dma_ppkt2pcie/m_axis_pcie_rq"
            ]
          },
          "s_axis_pdti_1": {
            "interface_ports": [
              "s_axis_pdti",
              "pretrig_dly/s_axis_pdti"
            ]
          },
          "acq_flowcntl_m_axis_ppkt": {
            "interface_ports": [
              "dma_ppkt2pcie/s_axis_ppkt",
              "acq_flowcntl/m_axis_ppkt"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "acq_flowcntl/s_axi_csr_aclk",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "axi_interc/M03_ACLK",
              "dma_ppkt2pcie/aclk",
              "pretrig_dly/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "acq_flowcntl/s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "axi_interc/M03_ARESETN",
              "dma_ppkt2pcie/aresetn",
              "dma_ppkt2pcie/s_axi_csr_aresetn",
              "pretrig_dly/s_axi_csr_aresetn"
            ]
          },
          "acq_flowcntl_irq": {
            "ports": [
              "acq_flowcntl/irq",
              "flowcntl_irq"
            ]
          },
          "dma_ppkt2pcie_irq": {
            "ports": [
              "dma_ppkt2pcie/irq",
              "dma_irq"
            ]
          },
          "dma_ppkt2pcie_fifo_full_led": {
            "ports": [
              "dma_ppkt2pcie/fifo_full_led",
              "fifo_full_stat"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_pdti_aclk",
              "acq_flowcntl/s_axis_aclk",
              "dma_ppkt2pcie/s_axis_ppkt_aclk",
              "pretrig_dly/s_axis_aclk"
            ]
          },
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_pdti_aresetn",
              "acq_flowcntl/s_axis_aresetn",
              "dma_ppkt2pcie/s_axis_ppkt_aresetn",
              "pretrig_dly/s_axis_aresetn"
            ]
          }
        }
      },
      "adc_ch2_acq": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_pcie_rq": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_cntl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "flowcntl_irq": {
            "direction": "O"
          },
          "dma_irq": {
            "direction": "O"
          },
          "fifo_full_stat": {
            "direction": "O"
          },
          "s_axis_pdti_aclk": {
            "direction": "I"
          },
          "s_axis_pdti_aresetn": {
            "direction": "I"
          }
        },
        "components": {
          "acq_flowcntl": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti2ppkt_1:1.2",
            "xci_name": "data_acq_acq_flowcntl_3"
          },
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "data_acq_axi_interc_2",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "4"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "data_acq_xbar_16",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "data_acq_s00_regslice_48"
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "data_acq_auto_pc_4",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interc": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "data_acq_blk_mem_gen_0_2",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Byte_Size": {
                "value": "8"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "160"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "160"
              },
              "Write_Width_B": {
                "value": "160"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "dma_ppkt2pcie": {
            "vlnv": "pentek.com:px_ip:px_dma_ppkt2pcie:1.2",
            "xci_name": "data_acq_dma_ppkt2pcie_3",
            "parameters": {
              "fifo_size": {
                "value": "2"
              },
              "input_word_width": {
                "value": "2"
              },
              "lite": {
                "value": "false"
              },
              "pcie_channel": {
                "value": "2"
              }
            }
          },
          "pretrig_dly": {
            "vlnv": "pentek.com:user:px_axis_pdti_adv:1.0",
            "xci_name": "data_acq_pretrig_dly_1",
            "parameters": {
              "data_byte_width": {
                "value": "4"
              },
              "delay_ctl_width": {
                "value": "10"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "s_axis_pdti_1": {
            "interface_ports": [
              "s_axis_pdti",
              "pretrig_dly/s_axis_pdti"
            ]
          },
          "s_axis_cntl_1": {
            "interface_ports": [
              "s_axis_cntl",
              "dma_ppkt2pcie/s_axis_cntl"
            ]
          },
          "dma_ppkt2pcie_m_axis_pcie_rq": {
            "interface_ports": [
              "m_axis_pcie_rq",
              "dma_ppkt2pcie/m_axis_pcie_rq"
            ]
          },
          "axi_interc_M03_AXI": {
            "interface_ports": [
              "pretrig_dly/s_axi_csr",
              "axi_interc/M03_AXI"
            ]
          },
          "pretrig_dly_bram_wrport": {
            "interface_ports": [
              "blk_mem_gen_0/BRAM_PORTA",
              "pretrig_dly/bram_wrport"
            ]
          },
          "pretrig_dly_m_axis_pdti": {
            "interface_ports": [
              "pretrig_dly/m_axis_pdti",
              "acq_flowcntl/s_axis_pdti"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interc/M00_AXI",
              "acq_flowcntl/s_axi_csr"
            ]
          },
          "acq_flowcntl_m_axis_ppkt": {
            "interface_ports": [
              "dma_ppkt2pcie/s_axis_ppkt",
              "acq_flowcntl/m_axis_ppkt"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interc/M01_AXI",
              "dma_ppkt2pcie/s_axi_csr"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interc/M02_AXI",
              "dma_ppkt2pcie/s_axi_descr"
            ]
          },
          "pretrig_dly_bram_rdport": {
            "interface_ports": [
              "pretrig_dly/bram_rdport",
              "blk_mem_gen_0/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "acq_flowcntl/s_axi_csr_aclk",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "axi_interc/M03_ACLK",
              "dma_ppkt2pcie/aclk",
              "pretrig_dly/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "acq_flowcntl/s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "axi_interc/M03_ARESETN",
              "dma_ppkt2pcie/aresetn",
              "dma_ppkt2pcie/s_axi_csr_aresetn",
              "pretrig_dly/s_axi_csr_aresetn"
            ]
          },
          "acq_flowcntl_irq": {
            "ports": [
              "acq_flowcntl/irq",
              "flowcntl_irq"
            ]
          },
          "dma_ppkt2pcie_irq": {
            "ports": [
              "dma_ppkt2pcie/irq",
              "dma_irq"
            ]
          },
          "dma_ppkt2pcie_fifo_full_led": {
            "ports": [
              "dma_ppkt2pcie/fifo_full_led",
              "fifo_full_stat"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_pdti_aclk",
              "acq_flowcntl/s_axis_aclk",
              "dma_ppkt2pcie/s_axis_ppkt_aclk",
              "pretrig_dly/s_axis_aclk"
            ]
          },
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_pdti_aresetn",
              "acq_flowcntl/s_axis_aresetn",
              "dma_ppkt2pcie/s_axis_ppkt_aresetn",
              "pretrig_dly/s_axis_aresetn"
            ]
          }
        }
      },
      "rtlost_or": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "data_acq_util_reduced_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "3"
          }
        }
      },
      "irq_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "data_acq_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "9"
          },
          "IN1_WIDTH": {
            "value": "7"
          },
          "dout_width": {
            "value": "16"
          }
        }
      },
      "axi_interct0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "data_acq_axi_interconnect_0_4",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "3"
          },
          "M01_HAS_REGSLICE": {
            "value": "3"
          },
          "M02_HAS_REGSLICE": {
            "value": "3"
          },
          "M03_HAS_REGSLICE": {
            "value": "3"
          },
          "M04_HAS_REGSLICE": {
            "value": "3"
          },
          "M05_HAS_REGSLICE": {
            "value": "3"
          },
          "M06_HAS_REGSLICE": {
            "value": "3"
          },
          "M07_HAS_REGSLICE": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "6"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "data_acq_xbar_19",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "data_acq_s00_regslice_42"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "data_acq_auto_pc_7",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_pc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "data_acq_auto_pc_5",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "data_acq_auto_pc_6",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interct0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "axi_interct0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m03_couplers_to_axi_interct0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interct0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interct0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interct0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interct0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interct0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "axi_interct0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interct1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "data_acq_axi_interct0_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "3"
          },
          "M01_HAS_REGSLICE": {
            "value": "3"
          },
          "M02_HAS_REGSLICE": {
            "value": "3"
          },
          "M03_HAS_REGSLICE": {
            "value": "3"
          },
          "M04_HAS_REGSLICE": {
            "value": "3"
          },
          "M05_HAS_REGSLICE": {
            "value": "3"
          },
          "M06_HAS_REGSLICE": {
            "value": "3"
          },
          "M07_HAS_REGSLICE": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "4"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "data_acq_xbar_20",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "data_acq_s00_regslice_43"
              }
            },
            "interface_nets": {
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "data_acq_auto_pc_8",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "data_acq_auto_pc_9",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interct1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interct1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interct1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "axi_interct1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interct1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interct1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interct1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "pcie_cntl_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "data_acq_axis_broadcaster_0_0",
        "parameters": {
          "HAS_TREADY": {
            "value": "0"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[7:0]"
          },
          "M03_TDATA_REMAP": {
            "value": "tdata[7:0]"
          },
          "M04_TDATA_REMAP": {
            "value": "tdata[7:0]"
          },
          "M05_TDATA_REMAP": {
            "value": "tdata[7:0]"
          },
          "NUM_MI": {
            "value": "6"
          }
        }
      },
      "ctl_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "data_acq_axis_broadcaster_0_1",
        "parameters": {
          "HAS_TREADY": {
            "value": "0"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[7:0]"
          },
          "NUM_MI": {
            "value": "3"
          }
        }
      },
      "ch0_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "data_acq_axis_broadcaster_0_2",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M00_TUSER_REMAP": {
            "value": "tuser[127:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M01_TUSER_REMAP": {
            "value": "tuser[127:0]"
          }
        }
      },
      "subset_combine": {
        "vlnv": "xilinx.com:ip:axis_combiner:1.1",
        "xci_name": "data_acq_axis_combiner_0_0"
      },
      "rq_regslice_0": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_axis_register_slice_0_0"
      },
      "ch0_subset": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "data_acq_axis_subset_converter_0_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          },
          "M_TUSER_WIDTH": {
            "value": "64"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TUSER_WIDTH": {
            "value": "128"
          },
          "TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "TUSER_REMAP": {
            "value": "tuser[63:0]"
          }
        }
      },
      "ch1_subset": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "data_acq_axis_subset_converter_0_1",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          },
          "M_TUSER_WIDTH": {
            "value": "64"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TUSER_WIDTH": {
            "value": "128"
          },
          "TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "TUSER_REMAP": {
            "value": "tuser[127:64]"
          }
        }
      },
      "rq_arb": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "data_acq_axis_switch_0_0",
        "parameters": {
          "ARB_ALGORITHM": {
            "value": "3"
          },
          "ARB_ON_MAX_XFERS": {
            "value": "0"
          },
          "ARB_ON_TLAST": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "6"
          },
          "TDATA_NUM_BYTES": {
            "value": "32"
          },
          "TUSER_WIDTH": {
            "value": "60"
          }
        }
      },
      "ch1_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "data_acq_ch0_broadcast_0",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M00_TUSER_REMAP": {
            "value": "tuser[127:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M01_TUSER_REMAP": {
            "value": "tuser[127:0]"
          }
        }
      },
      "rc_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "data_acq_ctl_broadcast_0",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[255:0]"
          },
          "M00_TUSER_REMAP": {
            "value": "tuser[74:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[255:0]"
          },
          "M01_TUSER_REMAP": {
            "value": "tuser[74:0]"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[255:0]"
          },
          "M02_TUSER_REMAP": {
            "value": "tuser[74:0]"
          },
          "NUM_MI": {
            "value": "3"
          }
        }
      },
      "dac_ddr2wave": {
        "vlnv": "pentek.com:px_ip:px_axis_ddr2wave_1:2.1",
        "xci_name": "data_acq_px_axis_ddr2wave_1_0_0",
        "parameters": {
          "ddr4_requestor_id": {
            "value": "1"
          }
        }
      },
      "dac_out_mux": {
        "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
        "xci_name": "data_acq_px_axis_pdti_mux_0_0",
        "parameters": {
          "data_byte_width": {
            "value": "4"
          },
          "num_input_streams": {
            "value": "4"
          }
        }
      },
      "dma_pcie2ddr": {
        "vlnv": "pentek.com:px_ip:px_dma_pcie2ddr:1.1",
        "xci_name": "data_acq_px_dma_pcie2ddr_0_0",
        "parameters": {
          "pcie_channel": {
            "value": "6"
          }
        }
      },
      "px_irq_pls_aggr_0": {
        "vlnv": "pentek.com:px_ip:px_irq_pls_aggr:1.0",
        "xci_name": "data_acq_px_irq_pls_aggr_0_0",
        "parameters": {
          "num_interrupt_sources": {
            "value": "9"
          }
        }
      },
      "shutdown_vctr": {
        "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
        "xci_name": "data_acq_px_scalar2vctr_0_0",
        "parameters": {
          "number_inputs": {
            "value": "6"
          }
        }
      },
      "flowcntl_irqvctr": {
        "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
        "xci_name": "data_acq_px_scalar2vctr_0_1",
        "parameters": {
          "number_inputs": {
            "value": "9"
          }
        }
      },
      "rtlost_s2v": {
        "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
        "xci_name": "data_acq_px_scalar2vctr_0_2",
        "parameters": {
          "number_inputs": {
            "value": "3"
          }
        }
      },
      "dma_irq_vctr": {
        "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
        "xci_name": "data_acq_px_scalar2vctr_1_0",
        "parameters": {
          "number_inputs": {
            "value": "9"
          }
        }
      },
      "cdc_async_rst": {
        "vlnv": "pentek.com:px_ip:px_xpm_cdc_async_rst:1.1",
        "xci_name": "data_acq_px_xpm_cdc_async_rst_0_0",
        "parameters": {
          "DEST_SYNC_FF": {
            "value": "3"
          }
        }
      },
      "ddr_rqst_arb": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "data_acq_rq_arb_0",
        "parameters": {
          "ARB_ALGORITHM": {
            "value": "3"
          },
          "ARB_ON_MAX_XFERS": {
            "value": "0"
          },
          "ARB_ON_TLAST": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TUSER_WIDTH": {
            "value": "256"
          }
        }
      },
      "rq_regslice_1": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rq_regslice_0_0"
      },
      "rq_regslice_4": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rq_regslice_0_1"
      },
      "rq_regslice_2": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rq_regslice_1_0"
      },
      "rq_regslice_3": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rq_regslice_2_0"
      },
      "rsp_regslice0": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rq_regslice_2_1"
      },
      "rq_regslice_6": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rq_regslice_3_0"
      },
      "rq_regslice_5": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rq_regslice_4_0"
      },
      "rsp_regslice1": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rq_regslice_7_0"
      },
      "rsp_regslice2": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "data_acq_rsp_regslice1_0"
      },
      "empty_irq": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "data_acq_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "7"
          }
        }
      },
      "zero": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "data_acq_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "const0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "data_acq_xlconstant_0_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "s_axis_ddr_rsp_1": {
        "interface_ports": [
          "s_axis_wave_ddr_rsp",
          "dac_ddr2wave/s_axis_ddr_rsp"
        ]
      },
      "px_axis_pdti_mux_0_m_axis_pdti": {
        "interface_ports": [
          "m_axis_dac_pdti",
          "dac_out_mux/m_axis_pdti"
        ]
      },
      "s_axis_dac_pctl_1": {
        "interface_ports": [
          "s_axis_dac_pctl",
          "ctl_broadcast/S_AXIS"
        ]
      },
      "s_axis_pcie_rc_1": {
        "interface_ports": [
          "s_axis_pcie_rc",
          "rc_broadcast/S_AXIS"
        ]
      },
      "adc_ch2_acq_m_axis_pcie_rq": {
        "interface_ports": [
          "adc_ch2_acq/m_axis_pcie_rq",
          "rq_regslice_2/S_AXIS"
        ]
      },
      "axi_interct1_M00_AXI": {
        "interface_ports": [
          "axi_interct1/M00_AXI",
          "dac_ch0_acq/s_axi_csr"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "ctl_broadcast/M00_AXIS",
          "dac_ch0_acq/s_axis_pctl"
        ]
      },
      "rq_regslice_2_M_AXIS": {
        "interface_ports": [
          "rq_arb/S02_AXIS",
          "rq_regslice_2/M_AXIS"
        ]
      },
      "rq_regslice_6_M_AXIS": {
        "interface_ports": [
          "rq_arb/S04_AXIS",
          "rq_regslice_6/M_AXIS"
        ]
      },
      "dac_ch0_acq1_m_axis_pcie_rq": {
        "interface_ports": [
          "dac_ch1_acq/m_axis_pcie_rq",
          "rq_regslice_6/S_AXIS"
        ]
      },
      "axi_interct0_M05_AXI": {
        "interface_ports": [
          "axi_interct0/M05_AXI",
          "dac_out_mux/s_axi_csr"
        ]
      },
      "ch3_adc_acq_m_axis_pcie_rq": {
        "interface_ports": [
          "dac_ch0_acq/m_axis_pcie_rq",
          "rq_regslice_3/S_AXIS"
        ]
      },
      "pcie_cntl_broadcast_M00_AXIS": {
        "interface_ports": [
          "pcie_cntl_broadcast/M00_AXIS",
          "adc_ch0_acq/s_axis_cntl"
        ]
      },
      "ch0_adc_acq_m_axis_pcie_rq": {
        "interface_ports": [
          "adc_ch0_acq/m_axis_pcie_rq",
          "rq_regslice_0/S_AXIS"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interct0/M02_AXI",
          "adc_ch2_acq/s_axi_csr"
        ]
      },
      "ch0_broadcast1_M01_AXIS": {
        "interface_ports": [
          "ch1_broadcast/M01_AXIS",
          "dac_out_mux/s_axis_i2_pdti"
        ]
      },
      "rq_regslice_1_M_AXIS": {
        "interface_ports": [
          "rq_regslice_1/M_AXIS",
          "rq_arb/S01_AXIS"
        ]
      },
      "axi_interct1_M01_AXI": {
        "interface_ports": [
          "axi_interct1/M01_AXI",
          "dac_ch1_acq/s_axi_csr"
        ]
      },
      "dac_ch1_acq_m_axis_pdti": {
        "interface_ports": [
          "ch1_broadcast/S_AXIS",
          "dac_ch1_acq/m_axis_pdti"
        ]
      },
      "axis_combiner_0_M_AXIS": {
        "interface_ports": [
          "subset_combine/M_AXIS",
          "dac_out_mux/s_axis_i1_pdti"
        ]
      },
      "axis_broadcaster_0_M00_AXIS1": {
        "interface_ports": [
          "ch0_broadcast/M00_AXIS",
          "dac_out_mux/s_axis_i0_pdti"
        ]
      },
      "rq_arb_M00_AXIS": {
        "interface_ports": [
          "rq_arb/M00_AXIS",
          "rq_regslice_4/S_AXIS"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interct0/M00_AXI",
          "adc_ch0_acq/s_axi_csr"
        ]
      },
      "rsp_regslice2_M_AXIS": {
        "interface_ports": [
          "rsp_regslice2/M_AXIS",
          "dma_pcie2ddr/s_axis_pcie_rc"
        ]
      },
      "rc_broadcast_M02_AXIS": {
        "interface_ports": [
          "rc_broadcast/M02_AXIS",
          "rsp_regslice2/S_AXIS"
        ]
      },
      "axis_subset_converter_0_M_AXIS": {
        "interface_ports": [
          "ch0_subset/M_AXIS",
          "subset_combine/S00_AXIS"
        ]
      },
      "axi_interct1_M02_AXI": {
        "interface_ports": [
          "axi_interct1/M02_AXI",
          "dac_ddr2wave/s_axi_csr"
        ]
      },
      "dac_ddr2wave_m_axis_pdti": {
        "interface_ports": [
          "dac_ddr2wave/m_axis_pdti",
          "dac_out_mux/s_axis_i3_pdti"
        ]
      },
      "adc_ch1_acq_m_axis_pcie_rq": {
        "interface_ports": [
          "adc_ch1_acq/m_axis_pcie_rq",
          "rq_regslice_1/S_AXIS"
        ]
      },
      "s_axis_cntl_3": {
        "interface_ports": [
          "dac_ch1_acq/s_axis_cntl",
          "pcie_cntl_broadcast/M04_AXIS"
        ]
      },
      "axis_subset_converter_1_M_AXIS": {
        "interface_ports": [
          "ch1_subset/M_AXIS",
          "subset_combine/S01_AXIS"
        ]
      },
      "ctl_broadcast_M02_AXIS": {
        "interface_ports": [
          "dac_ddr2wave/s_axis_pctl",
          "ctl_broadcast/M02_AXIS"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "s_axi_csr",
          "axi_interct0/S00_AXI"
        ]
      },
      "rq_regslice_0_M_AXIS": {
        "interface_ports": [
          "rq_regslice_0/M_AXIS",
          "rq_arb/S00_AXIS"
        ]
      },
      "axi_interct1_M03_AXI": {
        "interface_ports": [
          "axi_interct1/M03_AXI",
          "dma_pcie2ddr/s_axi_csr"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interct0/M01_AXI",
          "adc_ch1_acq/s_axi_csr"
        ]
      },
      "ch0_broadcast1_M00_AXIS": {
        "interface_ports": [
          "ch1_broadcast/M00_AXIS",
          "ch1_subset/S_AXIS"
        ]
      },
      "pcie_cntl_broadcast_M02_AXIS": {
        "interface_ports": [
          "pcie_cntl_broadcast/M02_AXIS",
          "adc_ch2_acq/s_axis_cntl"
        ]
      },
      "rc_broadcast_M00_AXIS": {
        "interface_ports": [
          "rc_broadcast/M00_AXIS",
          "rsp_regslice0/S_AXIS"
        ]
      },
      "s_axis_pdti_1": {
        "interface_ports": [
          "s_axis_adc_ch0_pdti",
          "adc_ch0_acq/s_axis_pdti"
        ]
      },
      "s_axis_adc_ch1_pdti_1": {
        "interface_ports": [
          "s_axis_adc_ch1_pdti",
          "adc_ch1_acq/s_axis_pdti"
        ]
      },
      "rq_regslice_7_M_AXIS": {
        "interface_ports": [
          "rsp_regslice0/M_AXIS",
          "dac_ch0_acq/s_axis_pcie_rc"
        ]
      },
      "rc_broadcast_M01_AXIS": {
        "interface_ports": [
          "rc_broadcast/M01_AXIS",
          "rsp_regslice1/S_AXIS"
        ]
      },
      "s_axis_cntl_2": {
        "interface_ports": [
          "dac_ch0_acq/s_axis_cntl",
          "pcie_cntl_broadcast/M03_AXIS"
        ]
      },
      "rq_regslice_5_M_AXIS": {
        "interface_ports": [
          "m_axis_pcie_rq",
          "rq_regslice_5/M_AXIS"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interct0/M04_AXI",
          "px_irq_pls_aggr_0/s_axi_csr"
        ]
      },
      "dac_ch0_acq_m_axis_pdti": {
        "interface_ports": [
          "ch0_broadcast/S_AXIS",
          "dac_ch0_acq/m_axis_pdti"
        ]
      },
      "px_dma_pcie2ddr_0_m_axis_rqst": {
        "interface_ports": [
          "dma_pcie2ddr/m_axis_rqst",
          "ddr_rqst_arb/S01_AXIS"
        ]
      },
      "axis_broadcaster_0_M01_AXIS1": {
        "interface_ports": [
          "ch0_broadcast/M01_AXIS",
          "ch0_subset/S_AXIS"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "ctl_broadcast/M01_AXIS",
          "dac_ch1_acq/s_axis_pctl"
        ]
      },
      "px_dma_pcie2ddr_0_m_axis_pcie_rq": {
        "interface_ports": [
          "dma_pcie2ddr/m_axis_pcie_rq",
          "rq_arb/S05_AXIS"
        ]
      },
      "dac_ddr2wave_m_axis_ddr_rqst": {
        "interface_ports": [
          "dac_ddr2wave/m_axis_ddr_rqst",
          "ddr_rqst_arb/S00_AXIS"
        ]
      },
      "rq_regslice_8_M_AXIS": {
        "interface_ports": [
          "rsp_regslice1/M_AXIS",
          "dac_ch1_acq/s_axis_pcie_rc"
        ]
      },
      "s_axis_dma_pcie_cntl_1": {
        "interface_ports": [
          "s_axis_dma_pcie_cntl",
          "pcie_cntl_broadcast/S_AXIS"
        ]
      },
      "pcie_cntl_broadcast_M01_AXIS": {
        "interface_ports": [
          "pcie_cntl_broadcast/M01_AXIS",
          "adc_ch1_acq/s_axis_cntl"
        ]
      },
      "rq_regslice_3_M_AXIS": {
        "interface_ports": [
          "rq_arb/S03_AXIS",
          "rq_regslice_3/M_AXIS"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "axi_interct1/S00_AXI",
          "axi_interct0/M03_AXI"
        ]
      },
      "pcie_cntl_broadcast_M05_AXIS": {
        "interface_ports": [
          "dma_pcie2ddr/s_axis_cntl",
          "pcie_cntl_broadcast/M05_AXIS"
        ]
      },
      "rq_regslice_4_M_AXIS": {
        "interface_ports": [
          "rq_regslice_4/M_AXIS",
          "rq_regslice_5/S_AXIS"
        ]
      },
      "ddr_rqst_arb_M00_AXIS": {
        "interface_ports": [
          "m_axis_ddr_rqst",
          "ddr_rqst_arb/M00_AXIS"
        ]
      },
      "s_axis_adc_ch2_pdti_1": {
        "interface_ports": [
          "s_axis_adc_ch2_pdti",
          "adc_ch2_acq/s_axis_pdti"
        ]
      }
    },
    "nets": {
      "ACLK_1": {
        "ports": [
          "s_axi_csr_aclk",
          "adc_ch0_acq/s_axi_csr_aclk",
          "dac_ch1_acq/s_axi_csr_aclk",
          "dac_ch0_acq/s_axi_csr_aclk",
          "adc_ch1_acq/s_axi_csr_aclk",
          "adc_ch2_acq/s_axi_csr_aclk",
          "axi_interct0/ACLK",
          "axi_interct0/S00_ACLK",
          "axi_interct0/M00_ACLK",
          "axi_interct0/M01_ACLK",
          "axi_interct0/M02_ACLK",
          "axi_interct0/M03_ACLK",
          "axi_interct0/M04_ACLK",
          "axi_interct0/M05_ACLK",
          "axi_interct1/ACLK",
          "axi_interct1/S00_ACLK",
          "axi_interct1/M00_ACLK",
          "axi_interct1/M01_ACLK",
          "axi_interct1/M02_ACLK",
          "axi_interct1/M03_ACLK",
          "pcie_cntl_broadcast/aclk",
          "rq_regslice_0/aclk",
          "rq_arb/aclk",
          "rc_broadcast/aclk",
          "dac_ddr2wave/s_axi_csr_aclk",
          "dac_out_mux/s_axi_csr_aclk",
          "dma_pcie2ddr/aclk",
          "px_irq_pls_aggr_0/s_axi_csr_aclk",
          "rq_regslice_1/aclk",
          "rq_regslice_4/aclk",
          "rq_regslice_2/aclk",
          "rq_regslice_3/aclk",
          "rsp_regslice0/aclk",
          "rq_regslice_6/aclk",
          "rq_regslice_5/aclk",
          "rsp_regslice1/aclk",
          "rsp_regslice2/aclk"
        ]
      },
      "s_axi_csr_aresetn_1": {
        "ports": [
          "s_axi_csr_aresetn",
          "adc_ch0_acq/s_axi_csr_aresetn",
          "dac_ch1_acq/s_axi_csr_aresetn",
          "dac_ch0_acq/s_axi_csr_aresetn",
          "adc_ch1_acq/s_axi_csr_aresetn",
          "adc_ch2_acq/s_axi_csr_aresetn",
          "axi_interct0/ARESETN",
          "axi_interct0/S00_ARESETN",
          "axi_interct0/M00_ARESETN",
          "axi_interct0/M01_ARESETN",
          "axi_interct0/M02_ARESETN",
          "axi_interct0/M03_ARESETN",
          "axi_interct0/M04_ARESETN",
          "axi_interct0/M05_ARESETN",
          "axi_interct1/ARESETN",
          "axi_interct1/S00_ARESETN",
          "axi_interct1/M00_ARESETN",
          "axi_interct1/M01_ARESETN",
          "axi_interct1/M02_ARESETN",
          "axi_interct1/M03_ARESETN",
          "pcie_cntl_broadcast/aresetn",
          "rq_regslice_0/aresetn",
          "rq_arb/aresetn",
          "rc_broadcast/aresetn",
          "dac_ddr2wave/s_axi_csr_aresetn",
          "dac_out_mux/s_axi_csr_aresetn",
          "dma_pcie2ddr/aresetn",
          "dma_pcie2ddr/s_axi_csr_aresetn",
          "px_irq_pls_aggr_0/s_axi_csr_aresetn",
          "cdc_async_rst/src_arst",
          "rq_regslice_1/aresetn",
          "rq_regslice_4/aresetn",
          "rq_regslice_2/aresetn",
          "rq_regslice_3/aresetn",
          "rsp_regslice0/aresetn",
          "rq_regslice_6/aresetn",
          "rq_regslice_5/aresetn",
          "rsp_regslice1/aresetn",
          "rsp_regslice2/aresetn"
        ]
      },
      "s_axis_adc_pdti_aclk_1": {
        "ports": [
          "s_axis_adc_pdti_aclk",
          "adc_ch0_acq/s_axis_pdti_aclk",
          "adc_ch1_acq/s_axis_pdti_aclk",
          "adc_ch2_acq/s_axis_pdti_aclk"
        ]
      },
      "s_axis_adc_pdti_aresetn_1": {
        "ports": [
          "s_axis_adc_pdti_aresetn",
          "adc_ch0_acq/s_axis_pdti_aresetn",
          "adc_ch1_acq/s_axis_pdti_aresetn",
          "adc_ch2_acq/s_axis_pdti_aresetn"
        ]
      },
      "shutdown_rqst_1": {
        "ports": [
          "shutdown_rqst",
          "rq_shutdown_ok",
          "shutdown_vctr/input0",
          "shutdown_vctr/input1",
          "shutdown_vctr/input2",
          "shutdown_vctr/input3",
          "shutdown_vctr/input4",
          "shutdown_vctr/input5"
        ]
      },
      "px_scalar2vctr_0_output_vector": {
        "ports": [
          "shutdown_vctr/output_vector",
          "rq_arb/s_req_suppress"
        ]
      },
      "ch0_adc_acq_dma_irq": {
        "ports": [
          "adc_ch0_acq/dma_irq",
          "dma_irq_vctr/input0"
        ]
      },
      "dma_irq_vctr_output_vector": {
        "ports": [
          "dma_irq_vctr/output_vector",
          "irq_concat/In0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "empty_irq/dout",
          "irq_concat/In1"
        ]
      },
      "irq_concat_dout": {
        "ports": [
          "irq_concat/dout",
          "pcie_dma_irq"
        ]
      },
      "ch0_adc_acq_fifo_full_stat": {
        "ports": [
          "adc_ch0_acq/fifo_full_stat",
          "adc0_fifo_full_stat"
        ]
      },
      "ch0_adc_acq_flowcntl_irq": {
        "ports": [
          "adc_ch0_acq/flowcntl_irq",
          "flowcntl_irqvctr/input0"
        ]
      },
      "flowcntl_irqvctr_output_vector": {
        "ports": [
          "flowcntl_irqvctr/output_vector",
          "px_irq_pls_aggr_0/intrpt_in"
        ]
      },
      "px_irq_pls_aggr_0_irq_out": {
        "ports": [
          "px_irq_pls_aggr_0/irq_out",
          "pdti2ppkt_irq"
        ]
      },
      "util_reduced_logic_0_Res": {
        "ports": [
          "rtlost_or/Res",
          "realtime_lost_stat"
        ]
      },
      "px_scalar2vctr_0_output_vector1": {
        "ports": [
          "rtlost_s2v/output_vector",
          "rtlost_or/Op1"
        ]
      },
      "dac_ch0_acq1_realtime_lost_stat": {
        "ports": [
          "dac_ch1_acq/realtime_lost_stat",
          "rtlost_s2v/input1"
        ]
      },
      "dac_ch0_acq1_flowcntl_irq": {
        "ports": [
          "dac_ch1_acq/flowcntl_irq",
          "flowcntl_irqvctr/input5"
        ]
      },
      "zero_dout": {
        "ports": [
          "zero/dout",
          "flowcntl_irqvctr/input3",
          "flowcntl_irqvctr/input6",
          "flowcntl_irqvctr/input7",
          "dma_irq_vctr/input3",
          "dma_irq_vctr/input6",
          "dma_irq_vctr/input7"
        ]
      },
      "dac_ch0_acq1_dma_irq": {
        "ports": [
          "dac_ch1_acq/dma_irq",
          "dma_irq_vctr/input5"
        ]
      },
      "s_axis_dac_pdti_aclk_1": {
        "ports": [
          "s_axis_dac_pdti_aclk",
          "dac_ch1_acq/s_axis_pdti_aclk",
          "dac_ch0_acq/s_axis_pdti_aclk",
          "ctl_broadcast/aclk",
          "ch0_broadcast/aclk",
          "subset_combine/aclk",
          "ch0_subset/aclk",
          "ch1_subset/aclk",
          "ch1_broadcast/aclk",
          "dac_ddr2wave/s_axis_aclk",
          "dac_out_mux/s_axis_aclk"
        ]
      },
      "s_axis_dac_pdti_aresetn_1": {
        "ports": [
          "s_axis_dac_pdti_aresetn",
          "dac_ch1_acq/s_axis_pdti_aresetn",
          "dac_ch0_acq/s_axis_pdti_aresetn",
          "ctl_broadcast/aresetn",
          "ch0_broadcast/aresetn",
          "subset_combine/aresetn",
          "ch0_subset/aresetn",
          "ch1_subset/aresetn",
          "ch1_broadcast/aresetn",
          "dac_ddr2wave/s_axis_aresetn",
          "dac_out_mux/s_axis_aresetn"
        ]
      },
      "dac_ddr2wave_irq": {
        "ports": [
          "dac_ddr2wave/irq",
          "flowcntl_irqvctr/input8"
        ]
      },
      "dac_ddr2wave_realtime_lost": {
        "ports": [
          "dac_ddr2wave/realtime_lost",
          "rtlost_s2v/input2"
        ]
      },
      "dac_ch0_acq_realtime_lost_stat": {
        "ports": [
          "dac_ch0_acq/realtime_lost_stat",
          "rtlost_s2v/input0"
        ]
      },
      "dac_ch0_acq_dma_irq": {
        "ports": [
          "dac_ch0_acq/dma_irq",
          "dma_irq_vctr/input4"
        ]
      },
      "dac_ch0_acq_flowcntl_irq": {
        "ports": [
          "dac_ch0_acq/flowcntl_irq",
          "flowcntl_irqvctr/input4"
        ]
      },
      "adc_ch1_acq_flowcntl_irq": {
        "ports": [
          "adc_ch1_acq/flowcntl_irq",
          "flowcntl_irqvctr/input1"
        ]
      },
      "adc_ch2_acq_flowcntl_irq": {
        "ports": [
          "adc_ch2_acq/flowcntl_irq",
          "flowcntl_irqvctr/input2"
        ]
      },
      "adc_ch1_acq_dma_irq": {
        "ports": [
          "adc_ch1_acq/dma_irq",
          "dma_irq_vctr/input1"
        ]
      },
      "adc_ch2_acq_dma_irq": {
        "ports": [
          "adc_ch2_acq/dma_irq",
          "dma_irq_vctr/input2"
        ]
      },
      "adc_ch1_acq_fifo_full_stat": {
        "ports": [
          "adc_ch1_acq/fifo_full_stat",
          "adc1_fifo_full_stat"
        ]
      },
      "adc_ch2_acq_fifo_full_stat": {
        "ports": [
          "adc_ch2_acq/fifo_full_stat",
          "adc2_fifo_full_stat"
        ]
      },
      "const0_dout": {
        "ports": [
          "const0/dout",
          "ddr_rqst_arb/s_req_suppress"
        ]
      },
      "ddr4_ui_clk_1": {
        "ports": [
          "ddr4_ui_clk",
          "dac_ddr2wave/m_axis_ddr_aclk",
          "dma_pcie2ddr/axis_ddr_aclk",
          "cdc_async_rst/dest_clk",
          "ddr_rqst_arb/aclk"
        ]
      },
      "cdc_async_rst_dest_arst": {
        "ports": [
          "cdc_async_rst/dest_arst",
          "ddr_rqst_arb/aresetn"
        ]
      },
      "dma_pcie2ddr_irq": {
        "ports": [
          "dma_pcie2ddr/irq",
          "dma_irq_vctr/input8"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_csr": {
            "range": "64M",
            "width": "32",
            "segments": {
              "SEG_acq_flowcntl_reg0": {
                "address_block": "/adc_ch0_acq/acq_flowcntl/s_axi_csr/reg0",
                "offset": "0x0800000",
                "range": "4K"
              },
              "SEG_acq_flowcntl_reg02": {
                "address_block": "/adc_ch1_acq/acq_flowcntl/s_axi_csr/reg0",
                "offset": "0x0801000",
                "range": "4K"
              },
              "SEG_acq_flowcntl_reg010": {
                "address_block": "/adc_ch2_acq/acq_flowcntl/s_axi_csr/reg0",
                "offset": "0x0802000",
                "range": "4K"
              },
              "SEG_axis_dacflowctl_reg0": {
                "address_block": "/dac_ch0_acq/axis_dacflowctl/s_axi_csr/reg0",
                "offset": "0x0804000",
                "range": "4K"
              },
              "SEG_axis_dacflowctl_reg022": {
                "address_block": "/dac_ch1_acq/axis_dacflowctl/s_axi_csr/reg0",
                "offset": "0x0805000",
                "range": "4K"
              },
              "SEG_dac_ddr2wave_reg0": {
                "address_block": "/dac_ddr2wave/s_axi_csr/reg0",
                "offset": "0x0D08000",
                "range": "4K"
              },
              "SEG_dac_out_mux_reg0": {
                "address_block": "/dac_out_mux/s_axi_csr/reg0",
                "offset": "0x0D10000",
                "range": "4K"
              },
              "SEG_dma_pcie2pd_reg0": {
                "address_block": "/dac_ch0_acq/dma_pcie2pd/s_axi_csr/reg0",
                "offset": "0x0A00000",
                "range": "128K"
              },
              "SEG_dma_pcie2pd_reg020": {
                "address_block": "/dac_ch0_acq/dma_pcie2pd/s_axi_descr/reg0",
                "offset": "0x0A20000",
                "range": "128K"
              },
              "SEG_dma_pcie2pd_reg024": {
                "address_block": "/dac_ch1_acq/dma_pcie2pd/s_axi_csr/reg0",
                "offset": "0x0A40000",
                "range": "128K"
              },
              "SEG_dma_pcie2pd_reg026": {
                "address_block": "/dac_ch1_acq/dma_pcie2pd/s_axi_descr/reg0",
                "offset": "0x0A60000",
                "range": "128K"
              },
              "SEG_dma_ppkt2pcie_reg0": {
                "address_block": "/adc_ch0_acq/dma_ppkt2pcie/s_axi_csr/reg0",
                "offset": "0x0900000",
                "range": "128K"
              },
              "SEG_dma_ppkt2pcie_reg01": {
                "address_block": "/adc_ch0_acq/dma_ppkt2pcie/s_axi_descr/reg0",
                "offset": "0x0920000",
                "range": "128K"
              },
              "SEG_dma_ppkt2pcie_reg04": {
                "address_block": "/adc_ch1_acq/dma_ppkt2pcie/s_axi_csr/reg0",
                "offset": "0x0940000",
                "range": "128K"
              },
              "SEG_dma_ppkt2pcie_reg06": {
                "address_block": "/adc_ch1_acq/dma_ppkt2pcie/s_axi_descr/reg0",
                "offset": "0x0960000",
                "range": "128K"
              },
              "SEG_dma_ppkt2pcie_reg012": {
                "address_block": "/adc_ch2_acq/dma_ppkt2pcie/s_axi_csr/reg0",
                "offset": "0x0980000",
                "range": "128K"
              },
              "SEG_dma_ppkt2pcie_reg014": {
                "address_block": "/adc_ch2_acq/dma_ppkt2pcie/s_axi_descr/reg0",
                "offset": "0x09A0000",
                "range": "128K"
              },
              "SEG_pretrig_dly_reg0": {
                "address_block": "/adc_ch0_acq/pretrig_dly/s_axi_csr/reg0",
                "offset": "0x0808000",
                "range": "4K"
              },
              "SEG_pretrig_dly_reg08": {
                "address_block": "/adc_ch1_acq/pretrig_dly/s_axi_csr/reg0",
                "offset": "0x0809000",
                "range": "4K"
              },
              "SEG_pretrig_dly_reg016": {
                "address_block": "/adc_ch2_acq/pretrig_dly/s_axi_csr/reg0",
                "offset": "0x080A000",
                "range": "4K"
              },
              "SEG_px_dma_pcie2ddr_0_reg0": {
                "address_block": "/dma_pcie2ddr/s_axi_csr/reg0",
                "offset": "0x0D0C000",
                "range": "4K"
              },
              "SEG_px_irq_pls_aggr_0_reg0": {
                "address_block": "/px_irq_pls_aggr_0/s_axi_csr/reg0",
                "offset": "0x0D00000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}