{
  "DESIGN_NAME": "tt_um_obriensp_be8_nomacro",
  "VERILOG_FILES": ["src/tt_top.v", "src/cpu/alu.v", "src/cpu/bus_mux.v", "src/cpu/control.v", "src/cpu/core.v", "src/debugger/cpu_access.v", "src/cpu/datapath.v", "src/debugger/debugger_apb.v", "src/debugger/debugger_microcode.v", "src/cpu/full_adder.v", "src/i2c/i2c_slave.v", "src/i2c/i2c_to_apb.v", "src/cpu/microcode.v", "src/cpu/pc.v", "src/cpu/ram.v", "src/cpu/RAM16.v", "src/cpu/register.v", "src/cpu/register4.v", "src/debugger/status_reg.v", "src/i2c/I2C.v"],

  "FP_PDN_CHECK_NODES": false,
  "FP_PDN_CFG": "pdn_cfg.tcl",
  "MAGIC_LEF_WRITE_USE_GDS": true,
  "MAGIC_WRITE_LEF_PINONLY": true,

  "GRT_ALLOW_CONGESTION": true,

  "GRT_ANTENNA_MARGIN": 15,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
  "PL_WIRE_LENGTH_COEF": 0.05,

  "DESIGN_REPAIR_BUFFER_INPUT_PORTS": false,
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": false,

  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 161.00, 225.76],
  "FP_DEF_TEMPLATE": "dir::tt/def/tt_block_1x2_pg.def",

  "//": "use alternative efabless decap cells to solve LI density issue",
  "DECAP_CELL": [
    "sky130_fd_sc_hd__decap_3",
    "sky130_fd_sc_hd__decap_4",
    "sky130_fd_sc_hd__decap_6",
    "sky130_fd_sc_hd__decap_8",
    "sky130_ef_sc_hd__decap_12"
  ],

  "//": "period is in ns, so 20ns == 50mHz",
  "CLOCK_PERIOD": 20,
  "CLOCK_PORT": "clk",

  "STA_MACRO_PRIORITIZE_NL": false,

  "//": "don't use power rings or met5",
  "DESIGN_IS_CORE": false,
  "RT_MAX_LAYER": "met4",

  "RUN_KLAYOUT_XOR": false,
  "RUN_KLAYOUT_DRC": false,

  "//": "reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6
}
