{
  "module_name": "clk-exynos5433.c",
  "hash_id": "33b0c49b41ec848d3e46511cfcc4cd5848fa786dec252e50689175381dadfc0f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos5433.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/slab.h>\n\n#include <dt-bindings/clock/exynos5433.h>\n\n#include \"clk.h\"\n#include \"clk-cpu.h\"\n#include \"clk-exynos-arm64.h\"\n#include \"clk-pll.h\"\n\n \n#define CLKS_NR_TOP\t\t\t(CLK_SCLK_HDMI_SPDIF_DISP + 1)\n#define CLKS_NR_CPIF\t\t\t(CLK_SCLK_UFS_MPHY + 1)\n#define CLKS_NR_MIF\t\t\t(CLK_SCLK_BUS_PLL_ATLAS + 1)\n#define CLKS_NR_PERIC\t\t\t(CLK_DIV_SCLK_SC_IN + 1)\n#define CLKS_NR_PERIS\t\t\t(CLK_SCLK_OTP_CON + 1)\n#define CLKS_NR_FSYS\t\t\t(CLK_PCIE + 1)\n#define CLKS_NR_G2D\t\t\t(CLK_PCLK_SMMU_G2D + 1)\n#define CLKS_NR_DISP\t\t\t(CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY + 1)\n#define CLKS_NR_AUD\t\t\t(CLK_SCLK_AUD_I2S + 1)\n#define CLKS_NR_BUSX\t\t\t(CLK_ACLK_BUS2RTND_400 + 1)\n#define CLKS_NR_G3D\t\t\t(CLK_SCLK_HPM_G3D + 1)\n#define CLKS_NR_GSCL\t\t\t(CLK_PCLK_SMMU_GSCL2 + 1)\n#define CLKS_NR_APOLLO\t\t\t(CLK_SCLK_APOLLO + 1)\n#define CLKS_NR_ATLAS\t\t\t(CLK_SCLK_ATLAS + 1)\n#define CLKS_NR_MSCL\t\t\t(CLK_SCLK_JPEG + 1)\n#define CLKS_NR_MFC\t\t\t(CLK_PCLK_SMMU_MFC_0 + 1)\n#define CLKS_NR_HEVC\t\t\t(CLK_PCLK_SMMU_HEVC_0 + 1)\n#define CLKS_NR_ISP\t\t\t(CLK_SCLK_PIXELASYNCM_ISPC + 1)\n#define CLKS_NR_CAM0\t\t\t(CLK_SCLK_PIXELASYNCS_LITE_C_INIT + 1)\n#define CLKS_NR_CAM1\t\t\t(CLK_SCLK_ISP_CA5 + 1)\n#define CLKS_NR_IMEM\t\t\t(CLK_PCLK_SLIMSSS + 1)\n\n \n#define ISP_PLL_LOCK\t\t\t0x0000\n#define AUD_PLL_LOCK\t\t\t0x0004\n#define ISP_PLL_CON0\t\t\t0x0100\n#define ISP_PLL_CON1\t\t\t0x0104\n#define ISP_PLL_FREQ_DET\t\t0x0108\n#define AUD_PLL_CON0\t\t\t0x0110\n#define AUD_PLL_CON1\t\t\t0x0114\n#define AUD_PLL_CON2\t\t\t0x0118\n#define AUD_PLL_FREQ_DET\t\t0x011c\n#define MUX_SEL_TOP0\t\t\t0x0200\n#define MUX_SEL_TOP1\t\t\t0x0204\n#define MUX_SEL_TOP2\t\t\t0x0208\n#define MUX_SEL_TOP3\t\t\t0x020c\n#define MUX_SEL_TOP4\t\t\t0x0210\n#define MUX_SEL_TOP_MSCL\t\t0x0220\n#define MUX_SEL_TOP_CAM1\t\t0x0224\n#define MUX_SEL_TOP_DISP\t\t0x0228\n#define MUX_SEL_TOP_FSYS0\t\t0x0230\n#define MUX_SEL_TOP_FSYS1\t\t0x0234\n#define MUX_SEL_TOP_PERIC0\t\t0x0238\n#define MUX_SEL_TOP_PERIC1\t\t0x023c\n#define MUX_ENABLE_TOP0\t\t\t0x0300\n#define MUX_ENABLE_TOP1\t\t\t0x0304\n#define MUX_ENABLE_TOP2\t\t\t0x0308\n#define MUX_ENABLE_TOP3\t\t\t0x030c\n#define MUX_ENABLE_TOP4\t\t\t0x0310\n#define MUX_ENABLE_TOP_MSCL\t\t0x0320\n#define MUX_ENABLE_TOP_CAM1\t\t0x0324\n#define MUX_ENABLE_TOP_DISP\t\t0x0328\n#define MUX_ENABLE_TOP_FSYS0\t\t0x0330\n#define MUX_ENABLE_TOP_FSYS1\t\t0x0334\n#define MUX_ENABLE_TOP_PERIC0\t\t0x0338\n#define MUX_ENABLE_TOP_PERIC1\t\t0x033c\n#define MUX_STAT_TOP0\t\t\t0x0400\n#define MUX_STAT_TOP1\t\t\t0x0404\n#define MUX_STAT_TOP2\t\t\t0x0408\n#define MUX_STAT_TOP3\t\t\t0x040c\n#define MUX_STAT_TOP4\t\t\t0x0410\n#define MUX_STAT_TOP_MSCL\t\t0x0420\n#define MUX_STAT_TOP_CAM1\t\t0x0424\n#define MUX_STAT_TOP_FSYS0\t\t0x0430\n#define MUX_STAT_TOP_FSYS1\t\t0x0434\n#define MUX_STAT_TOP_PERIC0\t\t0x0438\n#define MUX_STAT_TOP_PERIC1\t\t0x043c\n#define DIV_TOP0\t\t\t0x0600\n#define DIV_TOP1\t\t\t0x0604\n#define DIV_TOP2\t\t\t0x0608\n#define DIV_TOP3\t\t\t0x060c\n#define DIV_TOP4\t\t\t0x0610\n#define DIV_TOP_MSCL\t\t\t0x0618\n#define DIV_TOP_CAM10\t\t\t0x061c\n#define DIV_TOP_CAM11\t\t\t0x0620\n#define DIV_TOP_FSYS0\t\t\t0x062c\n#define DIV_TOP_FSYS1\t\t\t0x0630\n#define DIV_TOP_FSYS2\t\t\t0x0634\n#define DIV_TOP_PERIC0\t\t\t0x0638\n#define DIV_TOP_PERIC1\t\t\t0x063c\n#define DIV_TOP_PERIC2\t\t\t0x0640\n#define DIV_TOP_PERIC3\t\t\t0x0644\n#define DIV_TOP_PERIC4\t\t\t0x0648\n#define DIV_TOP_PLL_FREQ_DET\t\t0x064c\n#define DIV_STAT_TOP0\t\t\t0x0700\n#define DIV_STAT_TOP1\t\t\t0x0704\n#define DIV_STAT_TOP2\t\t\t0x0708\n#define DIV_STAT_TOP3\t\t\t0x070c\n#define DIV_STAT_TOP4\t\t\t0x0710\n#define DIV_STAT_TOP_MSCL\t\t0x0718\n#define DIV_STAT_TOP_CAM10\t\t0x071c\n#define DIV_STAT_TOP_CAM11\t\t0x0720\n#define DIV_STAT_TOP_FSYS0\t\t0x072c\n#define DIV_STAT_TOP_FSYS1\t\t0x0730\n#define DIV_STAT_TOP_FSYS2\t\t0x0734\n#define DIV_STAT_TOP_PERIC0\t\t0x0738\n#define DIV_STAT_TOP_PERIC1\t\t0x073c\n#define DIV_STAT_TOP_PERIC2\t\t0x0740\n#define DIV_STAT_TOP_PERIC3\t\t0x0744\n#define DIV_STAT_TOP_PLL_FREQ_DET\t0x074c\n#define ENABLE_ACLK_TOP\t\t\t0x0800\n#define ENABLE_SCLK_TOP\t\t\t0x0a00\n#define ENABLE_SCLK_TOP_MSCL\t\t0x0a04\n#define ENABLE_SCLK_TOP_CAM1\t\t0x0a08\n#define ENABLE_SCLK_TOP_DISP\t\t0x0a0c\n#define ENABLE_SCLK_TOP_FSYS\t\t0x0a10\n#define ENABLE_SCLK_TOP_PERIC\t\t0x0a14\n#define ENABLE_IP_TOP\t\t\t0x0b00\n#define ENABLE_CMU_TOP\t\t\t0x0c00\n#define ENABLE_CMU_TOP_DIV_STAT\t\t0x0c04\n\nstatic const unsigned long top_clk_regs[] __initconst = {\n\tISP_PLL_LOCK,\n\tAUD_PLL_LOCK,\n\tISP_PLL_CON0,\n\tISP_PLL_CON1,\n\tISP_PLL_FREQ_DET,\n\tAUD_PLL_CON0,\n\tAUD_PLL_CON1,\n\tAUD_PLL_CON2,\n\tAUD_PLL_FREQ_DET,\n\tMUX_SEL_TOP0,\n\tMUX_SEL_TOP1,\n\tMUX_SEL_TOP2,\n\tMUX_SEL_TOP3,\n\tMUX_SEL_TOP4,\n\tMUX_SEL_TOP_MSCL,\n\tMUX_SEL_TOP_CAM1,\n\tMUX_SEL_TOP_DISP,\n\tMUX_SEL_TOP_FSYS0,\n\tMUX_SEL_TOP_FSYS1,\n\tMUX_SEL_TOP_PERIC0,\n\tMUX_SEL_TOP_PERIC1,\n\tMUX_ENABLE_TOP0,\n\tMUX_ENABLE_TOP1,\n\tMUX_ENABLE_TOP2,\n\tMUX_ENABLE_TOP3,\n\tMUX_ENABLE_TOP4,\n\tMUX_ENABLE_TOP_MSCL,\n\tMUX_ENABLE_TOP_CAM1,\n\tMUX_ENABLE_TOP_DISP,\n\tMUX_ENABLE_TOP_FSYS0,\n\tMUX_ENABLE_TOP_FSYS1,\n\tMUX_ENABLE_TOP_PERIC0,\n\tMUX_ENABLE_TOP_PERIC1,\n\tDIV_TOP0,\n\tDIV_TOP1,\n\tDIV_TOP2,\n\tDIV_TOP3,\n\tDIV_TOP4,\n\tDIV_TOP_MSCL,\n\tDIV_TOP_CAM10,\n\tDIV_TOP_CAM11,\n\tDIV_TOP_FSYS0,\n\tDIV_TOP_FSYS1,\n\tDIV_TOP_FSYS2,\n\tDIV_TOP_PERIC0,\n\tDIV_TOP_PERIC1,\n\tDIV_TOP_PERIC2,\n\tDIV_TOP_PERIC3,\n\tDIV_TOP_PERIC4,\n\tDIV_TOP_PLL_FREQ_DET,\n\tENABLE_ACLK_TOP,\n\tENABLE_SCLK_TOP,\n\tENABLE_SCLK_TOP_MSCL,\n\tENABLE_SCLK_TOP_CAM1,\n\tENABLE_SCLK_TOP_DISP,\n\tENABLE_SCLK_TOP_FSYS,\n\tENABLE_SCLK_TOP_PERIC,\n\tENABLE_IP_TOP,\n\tENABLE_CMU_TOP,\n\tENABLE_CMU_TOP_DIV_STAT,\n};\n\nstatic const struct samsung_clk_reg_dump top_suspend_regs[] = {\n\t \n\t{ ENABLE_ACLK_TOP, 0x67ecffed },\n\t \n\t{ ENABLE_SCLK_TOP_PERIC, 0x38 },\n\t \n\t{ ISP_PLL_CON0, 0x85cc0502 },\n\t \n\t{ AUD_PLL_CON0, 0x84830202 },\n};\n\n \nPNAME(mout_aud_pll_p)\t\t= { \"oscclk\", \"fout_aud_pll\", };\nPNAME(mout_isp_pll_p)\t\t= { \"oscclk\", \"fout_isp_pll\", };\nPNAME(mout_aud_pll_user_p)\t= { \"oscclk\", \"mout_aud_pll\", };\nPNAME(mout_mphy_pll_user_p)\t= { \"oscclk\", \"sclk_mphy_pll\", };\nPNAME(mout_mfc_pll_user_p)\t= { \"oscclk\", \"sclk_mfc_pll\", };\nPNAME(mout_bus_pll_user_p)\t= { \"oscclk\", \"sclk_bus_pll\", };\nPNAME(mout_bus_pll_user_t_p)\t= { \"oscclk\", \"mout_bus_pll_user\", };\nPNAME(mout_mphy_pll_user_t_p)\t= { \"oscclk\", \"mout_mphy_pll_user\", };\n\nPNAME(mout_bus_mfc_pll_user_p)\t= { \"mout_bus_pll_user\", \"mout_mfc_pll_user\",};\nPNAME(mout_mfc_bus_pll_user_p)\t= { \"mout_mfc_pll_user\", \"mout_bus_pll_user\",};\nPNAME(mout_aclk_cam1_552_b_p)\t= { \"mout_aclk_cam1_552_a\",\n\t\t\t\t    \"mout_mfc_pll_user\", };\nPNAME(mout_aclk_cam1_552_a_p)\t= { \"mout_isp_pll\", \"mout_bus_pll_user\", };\n\nPNAME(mout_aclk_mfc_400_c_p)\t= { \"mout_aclk_mfc_400_b\",\n\t\t\t\t    \"mout_mphy_pll_user\", };\nPNAME(mout_aclk_mfc_400_b_p)\t= { \"mout_aclk_mfc_400_a\",\n\t\t\t\t    \"mout_bus_pll_user\", };\nPNAME(mout_aclk_mfc_400_a_p)\t= { \"mout_mfc_pll_user\", \"mout_isp_pll\", };\n\nPNAME(mout_bus_mphy_pll_user_p)\t= { \"mout_bus_pll_user\",\n\t\t\t\t    \"mout_mphy_pll_user\", };\nPNAME(mout_aclk_mscl_b_p)\t= { \"mout_aclk_mscl_400_a\",\n\t\t\t\t    \"mout_mphy_pll_user\", };\nPNAME(mout_aclk_g2d_400_b_p)\t= { \"mout_aclk_g2d_400_a\",\n\t\t\t\t    \"mout_mphy_pll_user\", };\n\nPNAME(mout_sclk_jpeg_c_p)\t= { \"mout_sclk_jpeg_b\", \"mout_mphy_pll_user\",};\nPNAME(mout_sclk_jpeg_b_p)\t= { \"mout_sclk_jpeg_a\", \"mout_mfc_pll_user\", };\n\nPNAME(mout_sclk_mmc2_b_p)\t= { \"mout_sclk_mmc2_a\", \"mout_mfc_pll_user\",};\nPNAME(mout_sclk_mmc1_b_p)\t= { \"mout_sclk_mmc1_a\", \"mout_mfc_pll_user\",};\nPNAME(mout_sclk_mmc0_d_p)\t= { \"mout_sclk_mmc0_c\", \"mout_isp_pll\", };\nPNAME(mout_sclk_mmc0_c_p)\t= { \"mout_sclk_mmc0_b\", \"mout_mphy_pll_user\",};\nPNAME(mout_sclk_mmc0_b_p)\t= { \"mout_sclk_mmc0_a\", \"mout_mfc_pll_user\", };\n\nPNAME(mout_sclk_spdif_p)\t= { \"sclk_audio0\", \"sclk_audio1\",\n\t\t\t\t    \"oscclk\", \"ioclk_spdif_extclk\", };\nPNAME(mout_sclk_audio1_p)\t= { \"ioclk_audiocdclk1\", \"oscclk\",\n\t\t\t\t    \"mout_aud_pll_user_t\",};\nPNAME(mout_sclk_audio0_p)\t= { \"ioclk_audiocdclk0\", \"oscclk\",\n\t\t\t\t    \"mout_aud_pll_user_t\",};\n\nPNAME(mout_sclk_hdmi_spdif_p)\t= { \"sclk_audio1\", \"ioclk_spdif_extclk\", };\n\nstatic const struct samsung_fixed_factor_clock top_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"oscclk_efuse_common\", \"oscclk\", 1, 1, 0),\n};\n\nstatic const struct samsung_fixed_rate_clock top_fixed_clks[] __initconst = {\n\t \n\tFRATE(0, \"ioclk_audiocdclk1\", NULL, 0, 100000000),\n\tFRATE(0, \"ioclk_audiocdclk0\", NULL, 0, 100000000),\n\t \n\tFRATE(0, \"ioclk_spdif_extclk\", NULL, 0, 100000000),\n\t \n\tFRATE(0, \"ioclk_spi4_clk_in\", NULL, 0, 50000000),\n\tFRATE(0, \"ioclk_spi3_clk_in\", NULL, 0, 50000000),\n\tFRATE(0, \"ioclk_spi2_clk_in\", NULL, 0, 50000000),\n\tFRATE(0, \"ioclk_spi1_clk_in\", NULL, 0, 50000000),\n\tFRATE(0, \"ioclk_spi0_clk_in\", NULL, 0, 50000000),\n\t \n\tFRATE(0, \"ioclk_i2s1_bclk_in\", NULL, 0, 12288000),\n};\n\nstatic const struct samsung_mux_clock top_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_AUD_PLL, \"mout_aud_pll\", mout_aud_pll_p, MUX_SEL_TOP0,\n\t\t\t4, 1),\n\tMUX(CLK_MOUT_ISP_PLL, \"mout_isp_pll\", mout_isp_pll_p, MUX_SEL_TOP0,\n\t\t\t0, 1),\n\n\t \n\tMUX(CLK_MOUT_AUD_PLL_USER_T, \"mout_aud_pll_user_t\",\n\t\t\tmout_aud_pll_user_p, MUX_SEL_TOP1, 12, 1),\n\tMUX(CLK_MOUT_MPHY_PLL_USER, \"mout_mphy_pll_user\", mout_mphy_pll_user_p,\n\t\t\tMUX_SEL_TOP1, 8, 1),\n\tMUX(CLK_MOUT_MFC_PLL_USER, \"mout_mfc_pll_user\", mout_mfc_pll_user_p,\n\t\t\tMUX_SEL_TOP1, 4, 1),\n\tMUX(CLK_MOUT_BUS_PLL_USER, \"mout_bus_pll_user\", mout_bus_pll_user_p,\n\t\t\tMUX_SEL_TOP1, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_ACLK_HEVC_400, \"mout_aclk_hevc_400\",\n\t\t\tmout_bus_mfc_pll_user_p, MUX_SEL_TOP2, 28, 1),\n\tMUX(CLK_MOUT_ACLK_CAM1_333, \"mout_aclk_cam1_333\",\n\t\t\tmout_mfc_bus_pll_user_p, MUX_SEL_TOP2, 16, 1),\n\tMUX(CLK_MOUT_ACLK_CAM1_552_B, \"mout_aclk_cam1_552_b\",\n\t\t\tmout_aclk_cam1_552_b_p, MUX_SEL_TOP2, 12, 1),\n\tMUX(CLK_MOUT_ACLK_CAM1_552_A, \"mout_aclk_cam1_552_a\",\n\t\t\tmout_aclk_cam1_552_a_p, MUX_SEL_TOP2, 8, 1),\n\tMUX(CLK_MOUT_ACLK_ISP_DIS_400, \"mout_aclk_isp_dis_400\",\n\t\t\tmout_bus_mfc_pll_user_p, MUX_SEL_TOP2, 4, 1),\n\tMUX(CLK_MOUT_ACLK_ISP_400, \"mout_aclk_isp_400\",\n\t\t\tmout_bus_mfc_pll_user_p, MUX_SEL_TOP2, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_ACLK_BUS0_400, \"mout_aclk_bus0_400\",\n\t\t\tmout_bus_mphy_pll_user_p, MUX_SEL_TOP3, 20, 1),\n\tMUX(CLK_MOUT_ACLK_MSCL_400_B, \"mout_aclk_mscl_400_b\",\n\t\t\tmout_aclk_mscl_b_p, MUX_SEL_TOP3, 16, 1),\n\tMUX(CLK_MOUT_ACLK_MSCL_400_A, \"mout_aclk_mscl_400_a\",\n\t\t\tmout_bus_mfc_pll_user_p, MUX_SEL_TOP3, 12, 1),\n\tMUX(CLK_MOUT_ACLK_GSCL_333, \"mout_aclk_gscl_333\",\n\t\t\tmout_mfc_bus_pll_user_p, MUX_SEL_TOP3, 8, 1),\n\tMUX(CLK_MOUT_ACLK_G2D_400_B, \"mout_aclk_g2d_400_b\",\n\t\t\tmout_aclk_g2d_400_b_p, MUX_SEL_TOP3, 4, 1),\n\tMUX(CLK_MOUT_ACLK_G2D_400_A, \"mout_aclk_g2d_400_a\",\n\t\t\tmout_bus_mfc_pll_user_p, MUX_SEL_TOP3, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_ACLK_MFC_400_C, \"mout_aclk_mfc_400_c\",\n\t\t\tmout_aclk_mfc_400_c_p, MUX_SEL_TOP4, 8, 1),\n\tMUX(CLK_MOUT_ACLK_MFC_400_B, \"mout_aclk_mfc_400_b\",\n\t\t\tmout_aclk_mfc_400_b_p, MUX_SEL_TOP4, 4, 1),\n\tMUX(CLK_MOUT_ACLK_MFC_400_A, \"mout_aclk_mfc_400_a\",\n\t\t\tmout_aclk_mfc_400_a_p, MUX_SEL_TOP4, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_JPEG_C, \"mout_sclk_jpeg_c\", mout_sclk_jpeg_c_p,\n\t\t\tMUX_SEL_TOP_MSCL, 8, 1),\n\tMUX(CLK_MOUT_SCLK_JPEG_B, \"mout_sclk_jpeg_b\", mout_sclk_jpeg_b_p,\n\t\t\tMUX_SEL_TOP_MSCL, 4, 1),\n\tMUX(CLK_MOUT_SCLK_JPEG_A, \"mout_sclk_jpeg_a\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_MSCL, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_ISP_SENSOR2, \"mout_sclk_isp_sensor2\",\n\t\t\tmout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 24, 1),\n\tMUX(CLK_MOUT_SCLK_ISP_SENSOR1, \"mout_sclk_isp_sensor1\",\n\t\t\tmout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 20, 1),\n\tMUX(CLK_MOUT_SCLK_ISP_SENSOR0, \"mout_sclk_isp_sensor0\",\n\t\t\tmout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 16, 1),\n\tMUX(CLK_MOUT_SCLK_ISP_UART, \"mout_sclk_isp_uart\",\n\t\t\tmout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 8, 1),\n\tMUX(CLK_MOUT_SCLK_ISP_SPI1, \"mout_sclk_isp_spi1\",\n\t\t\tmout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 4, 1),\n\tMUX(CLK_MOUT_SCLK_ISP_SPI0, \"mout_sclk_isp_spi0\",\n\t\t\tmout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_MMC2_B, \"mout_sclk_mmc2_b\", mout_sclk_mmc2_b_p,\n\t\t\tMUX_SEL_TOP_FSYS0, 28, 1),\n\tMUX(CLK_MOUT_SCLK_MMC2_A, \"mout_sclk_mmc2_a\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_FSYS0, 24, 1),\n\tMUX(CLK_MOUT_SCLK_MMC1_B, \"mout_sclk_mmc1_b\", mout_sclk_mmc1_b_p,\n\t\t\tMUX_SEL_TOP_FSYS0, 20, 1),\n\tMUX(CLK_MOUT_SCLK_MMC1_A, \"mout_sclk_mmc1_a\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_FSYS0, 16, 1),\n\tMUX(CLK_MOUT_SCLK_MMC0_D, \"mout_sclk_mmc0_d\", mout_sclk_mmc0_d_p,\n\t\t\tMUX_SEL_TOP_FSYS0, 12, 1),\n\tMUX(CLK_MOUT_SCLK_MMC0_C, \"mout_sclk_mmc0_c\", mout_sclk_mmc0_c_p,\n\t\t\tMUX_SEL_TOP_FSYS0, 8, 1),\n\tMUX(CLK_MOUT_SCLK_MMC0_B, \"mout_sclk_mmc0_b\", mout_sclk_mmc0_b_p,\n\t\t\tMUX_SEL_TOP_FSYS0, 4, 1),\n\tMUX(CLK_MOUT_SCLK_MMC0_A, \"mout_sclk_mmc0_a\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_FSYS0, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_PCIE_100, \"mout_sclk_pcie_100\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_FSYS1, 12, 1),\n\tMUX(CLK_MOUT_SCLK_UFSUNIPRO, \"mout_sclk_ufsunipro\",\n\t\t\tmout_mphy_pll_user_t_p, MUX_SEL_TOP_FSYS1, 8, 1),\n\tMUX(CLK_MOUT_SCLK_USBHOST30, \"mout_sclk_usbhost30\",\n\t\t\tmout_bus_pll_user_t_p, MUX_SEL_TOP_FSYS1, 4, 1),\n\tMUX(CLK_MOUT_SCLK_USBDRD30, \"mout_sclk_usbdrd30\",\n\t\t\tmout_bus_pll_user_t_p, MUX_SEL_TOP_FSYS1, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_SPI4, \"mout_sclk_spi4\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_PERIC0, 28, 1),\n\tMUX(CLK_MOUT_SCLK_SPI3, \"mout_sclk_spi3\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_PERIC0, 24, 1),\n\tMUX(CLK_MOUT_SCLK_UART2, \"mout_sclk_uart2\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_PERIC0, 20, 1),\n\tMUX(CLK_MOUT_SCLK_UART1, \"mout_sclk_uart1\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_PERIC0, 16, 1),\n\tMUX(CLK_MOUT_SCLK_UART0, \"mout_sclk_uart0\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_PERIC0, 12, 1),\n\tMUX(CLK_MOUT_SCLK_SPI2, \"mout_sclk_spi2\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_PERIC0, 8, 1),\n\tMUX(CLK_MOUT_SCLK_SPI1, \"mout_sclk_spi1\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_PERIC0, 4, 1),\n\tMUX(CLK_MOUT_SCLK_SPI0, \"mout_sclk_spi0\", mout_bus_pll_user_t_p,\n\t\t\tMUX_SEL_TOP_PERIC0, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_SLIMBUS, \"mout_sclk_slimbus\", mout_aud_pll_user_p,\n\t\t\tMUX_SEL_TOP_PERIC1, 16, 1),\n\tMUX(CLK_MOUT_SCLK_SPDIF, \"mout_sclk_spdif\", mout_sclk_spdif_p,\n\t\t\tMUX_SEL_TOP_PERIC1, 12, 2),\n\tMUX(CLK_MOUT_SCLK_AUDIO1, \"mout_sclk_audio1\", mout_sclk_audio1_p,\n\t\t\tMUX_SEL_TOP_PERIC1, 4, 2),\n\tMUX(CLK_MOUT_SCLK_AUDIO0, \"mout_sclk_audio0\", mout_sclk_audio0_p,\n\t\t\tMUX_SEL_TOP_PERIC1, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_SCLK_HDMI_SPDIF, \"mout_sclk_hdmi_spdif\",\n\t\t\tmout_sclk_hdmi_spdif_p, MUX_SEL_TOP_DISP, 0, 1),\n};\n\nstatic const struct samsung_div_clock top_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_ACLK_CAM1_333, \"div_aclk_cam1_333\", \"mout_aclk_cam1_333\",\n\t\t\tDIV_TOP0, 28, 3),\n\tDIV(CLK_DIV_ACLK_CAM1_400, \"div_aclk_cam1_400\", \"mout_bus_pll_user\",\n\t\t\tDIV_TOP0, 24, 3),\n\tDIV(CLK_DIV_ACLK_CAM1_552, \"div_aclk_cam1_552\", \"mout_aclk_cam1_552_b\",\n\t\t\tDIV_TOP0, 20, 3),\n\tDIV(CLK_DIV_ACLK_CAM0_333, \"div_aclk_cam0_333\", \"mout_mfc_pll_user\",\n\t\t\tDIV_TOP0, 16, 3),\n\tDIV(CLK_DIV_ACLK_CAM0_400, \"div_aclk_cam0_400\", \"mout_bus_pll_user\",\n\t\t\tDIV_TOP0, 12, 3),\n\tDIV(CLK_DIV_ACLK_CAM0_552, \"div_aclk_cam0_552\", \"mout_isp_pll\",\n\t\t\tDIV_TOP0, 8, 3),\n\tDIV(CLK_DIV_ACLK_ISP_DIS_400, \"div_aclk_isp_dis_400\",\n\t\t\t\"mout_aclk_isp_dis_400\", DIV_TOP0, 4, 4),\n\tDIV(CLK_DIV_ACLK_ISP_400, \"div_aclk_isp_400\",\n\t\t\t\"mout_aclk_isp_400\", DIV_TOP0, 0, 4),\n\n\t \n\tDIV(CLK_DIV_ACLK_GSCL_111, \"div_aclk_gscl_111\", \"mout_aclk_gscl_333\",\n\t\t\tDIV_TOP1, 28, 3),\n\tDIV(CLK_DIV_ACLK_GSCL_333, \"div_aclk_gscl_333\", \"mout_aclk_gscl_333\",\n\t\t\tDIV_TOP1, 24, 3),\n\tDIV(CLK_DIV_ACLK_HEVC_400, \"div_aclk_hevc_400\", \"mout_aclk_hevc_400\",\n\t\t\tDIV_TOP1, 20, 3),\n\tDIV(CLK_DIV_ACLK_MFC_400, \"div_aclk_mfc_400\", \"mout_aclk_mfc_400_c\",\n\t\t\tDIV_TOP1, 12, 3),\n\tDIV(CLK_DIV_ACLK_G2D_266, \"div_aclk_g2d_266\", \"mout_bus_pll_user\",\n\t\t\tDIV_TOP1, 8, 3),\n\tDIV(CLK_DIV_ACLK_G2D_400, \"div_aclk_g2d_400\", \"mout_aclk_g2d_400_b\",\n\t\t\tDIV_TOP1, 0, 3),\n\n\t \n\tDIV(CLK_DIV_ACLK_MSCL_400, \"div_aclk_mscl_400\", \"mout_aclk_mscl_400_b\",\n\t\t\tDIV_TOP2, 4, 3),\n\tDIV(CLK_DIV_ACLK_FSYS_200, \"div_aclk_fsys_200\", \"mout_bus_pll_user\",\n\t\t\tDIV_TOP2, 0, 3),\n\n\t \n\tDIV(CLK_DIV_ACLK_IMEM_SSSX_266, \"div_aclk_imem_sssx_266\",\n\t\t\t\"mout_bus_pll_user\", DIV_TOP3, 24, 3),\n\tDIV(CLK_DIV_ACLK_IMEM_200, \"div_aclk_imem_200\",\n\t\t\t\"mout_bus_pll_user\", DIV_TOP3, 20, 3),\n\tDIV(CLK_DIV_ACLK_IMEM_266, \"div_aclk_imem_266\",\n\t\t\t\"mout_bus_pll_user\", DIV_TOP3, 16, 3),\n\tDIV(CLK_DIV_ACLK_PERIC_66_B, \"div_aclk_peric_66_b\",\n\t\t\t\"div_aclk_peric_66_a\", DIV_TOP3, 12, 3),\n\tDIV(CLK_DIV_ACLK_PERIC_66_A, \"div_aclk_peric_66_a\",\n\t\t\t\"mout_bus_pll_user\", DIV_TOP3, 8, 3),\n\tDIV(CLK_DIV_ACLK_PERIS_66_B, \"div_aclk_peris_66_b\",\n\t\t\t\"div_aclk_peris_66_a\", DIV_TOP3, 4, 3),\n\tDIV(CLK_DIV_ACLK_PERIS_66_A, \"div_aclk_peris_66_a\",\n\t\t\t\"mout_bus_pll_user\", DIV_TOP3, 0, 3),\n\n\t \n\tDIV(CLK_DIV_ACLK_G3D_400, \"div_aclk_g3d_400\", \"mout_bus_pll_user\",\n\t\t\tDIV_TOP4, 8, 3),\n\tDIV(CLK_DIV_ACLK_BUS0_400, \"div_aclk_bus0_400\", \"mout_aclk_bus0_400\",\n\t\t\tDIV_TOP4, 4, 3),\n\tDIV(CLK_DIV_ACLK_BUS1_400, \"div_aclk_bus1_400\", \"mout_bus_pll_user\",\n\t\t\tDIV_TOP4, 0, 3),\n\n\t \n\tDIV(CLK_DIV_SCLK_JPEG, \"div_sclk_jpeg\", \"mout_sclk_jpeg_c\",\n\t\t\tDIV_TOP_MSCL, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_ISP_UART, \"div_sclk_isp_uart\", \"mout_sclk_isp_uart\",\n\t\t\tDIV_TOP_CAM10, 24, 5),\n\tDIV(CLK_DIV_SCLK_ISP_SPI1_B, \"div_sclk_isp_spi1_b\",\n\t\t\t\"div_sclk_isp_spi1_a\", DIV_TOP_CAM10, 16, 8),\n\tDIV(CLK_DIV_SCLK_ISP_SPI1_A, \"div_sclk_isp_spi1_a\",\n\t\t\t\"mout_sclk_isp_spi1\", DIV_TOP_CAM10, 12, 4),\n\tDIV(CLK_DIV_SCLK_ISP_SPI0_B, \"div_sclk_isp_spi0_b\",\n\t\t\t\"div_sclk_isp_spi0_a\", DIV_TOP_CAM10, 4, 8),\n\tDIV(CLK_DIV_SCLK_ISP_SPI0_A, \"div_sclk_isp_spi0_a\",\n\t\t\t\"mout_sclk_isp_spi0\", DIV_TOP_CAM10, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_ISP_SENSOR2_B, \"div_sclk_isp_sensor2_b\",\n\t\t\t\"div_sclk_isp_sensor2_a\", DIV_TOP_CAM11, 20, 4),\n\tDIV(CLK_DIV_SCLK_ISP_SENSOR2_A, \"div_sclk_isp_sensor2_a\",\n\t\t\t\"mout_sclk_isp_sensor2\", DIV_TOP_CAM11, 16, 4),\n\tDIV(CLK_DIV_SCLK_ISP_SENSOR1_B, \"div_sclk_isp_sensor1_b\",\n\t\t\t\"div_sclk_isp_sensor1_a\", DIV_TOP_CAM11, 12, 4),\n\tDIV(CLK_DIV_SCLK_ISP_SENSOR1_A, \"div_sclk_isp_sensor1_a\",\n\t\t\t\"mout_sclk_isp_sensor1\", DIV_TOP_CAM11, 8, 4),\n\tDIV(CLK_DIV_SCLK_ISP_SENSOR0_B, \"div_sclk_isp_sensor0_b\",\n\t\t\t\"div_sclk_isp_sensor0_a\", DIV_TOP_CAM11, 4, 4),\n\tDIV(CLK_DIV_SCLK_ISP_SENSOR0_A, \"div_sclk_isp_sensor0_a\",\n\t\t\t\"mout_sclk_isp_sensor0\", DIV_TOP_CAM11, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_MMC1_B, \"div_sclk_mmc1_b\", \"div_sclk_mmc1_a\",\n\t\t\tDIV_TOP_FSYS0, 16, 8),\n\tDIV(CLK_DIV_SCLK_MMC1_A, \"div_sclk_mmc1_a\", \"mout_sclk_mmc1_b\",\n\t\t\tDIV_TOP_FSYS0, 12, 4),\n\tDIV_F(CLK_DIV_SCLK_MMC0_B, \"div_sclk_mmc0_b\", \"div_sclk_mmc0_a\",\n\t\t\tDIV_TOP_FSYS0, 4, 8, CLK_SET_RATE_PARENT, 0),\n\tDIV_F(CLK_DIV_SCLK_MMC0_A, \"div_sclk_mmc0_a\", \"mout_sclk_mmc0_d\",\n\t\t\tDIV_TOP_FSYS0, 0, 4, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tDIV(CLK_DIV_SCLK_MMC2_B, \"div_sclk_mmc2_b\", \"div_sclk_mmc2_a\",\n\t\t\tDIV_TOP_FSYS1, 4, 8),\n\tDIV(CLK_DIV_SCLK_MMC2_A, \"div_sclk_mmc2_a\", \"mout_sclk_mmc2_b\",\n\t\t\tDIV_TOP_FSYS1, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_PCIE_100, \"div_sclk_pcie_100\", \"mout_sclk_pcie_100\",\n\t\t\tDIV_TOP_FSYS2, 12, 3),\n\tDIV(CLK_DIV_SCLK_USBHOST30, \"div_sclk_usbhost30\",\n\t\t\t\"mout_sclk_usbhost30\", DIV_TOP_FSYS2, 8, 4),\n\tDIV(CLK_DIV_SCLK_UFSUNIPRO, \"div_sclk_ufsunipro\",\n\t\t\t\"mout_sclk_ufsunipro\", DIV_TOP_FSYS2, 4, 4),\n\tDIV(CLK_DIV_SCLK_USBDRD30, \"div_sclk_usbdrd30\", \"mout_sclk_usbdrd30\",\n\t\t\tDIV_TOP_FSYS2, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_SPI1_B, \"div_sclk_spi1_b\", \"div_sclk_spi1_a\",\n\t\t\tDIV_TOP_PERIC0, 16, 8),\n\tDIV(CLK_DIV_SCLK_SPI1_A, \"div_sclk_spi1_a\", \"mout_sclk_spi1\",\n\t\t\tDIV_TOP_PERIC0, 12, 4),\n\tDIV(CLK_DIV_SCLK_SPI0_B, \"div_sclk_spi0_b\", \"div_sclk_spi0_a\",\n\t\t\tDIV_TOP_PERIC0, 4, 8),\n\tDIV(CLK_DIV_SCLK_SPI0_A, \"div_sclk_spi0_a\", \"mout_sclk_spi0\",\n\t\t\tDIV_TOP_PERIC0, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_SPI2_B, \"div_sclk_spi2_b\", \"div_sclk_spi2_a\",\n\t\t\tDIV_TOP_PERIC1, 4, 8),\n\tDIV(CLK_DIV_SCLK_SPI2_A, \"div_sclk_spi2_a\", \"mout_sclk_spi2\",\n\t\t\tDIV_TOP_PERIC1, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_UART2, \"div_sclk_uart2\", \"mout_sclk_uart2\",\n\t\t\tDIV_TOP_PERIC2, 8, 4),\n\tDIV(CLK_DIV_SCLK_UART1, \"div_sclk_uart1\", \"mout_sclk_uart0\",\n\t\t\tDIV_TOP_PERIC2, 4, 4),\n\tDIV(CLK_DIV_SCLK_UART0, \"div_sclk_uart0\", \"mout_sclk_uart1\",\n\t\t\tDIV_TOP_PERIC2, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_I2S1, \"div_sclk_i2s1\", \"sclk_audio1\",\n\t\t\tDIV_TOP_PERIC3, 16, 6),\n\tDIV(CLK_DIV_SCLK_PCM1, \"div_sclk_pcm1\", \"sclk_audio1\",\n\t\t\tDIV_TOP_PERIC3, 8, 8),\n\tDIV(CLK_DIV_SCLK_AUDIO1, \"div_sclk_audio1\", \"mout_sclk_audio1\",\n\t\t\tDIV_TOP_PERIC3, 4, 4),\n\tDIV(CLK_DIV_SCLK_AUDIO0, \"div_sclk_audio0\", \"mout_sclk_audio0\",\n\t\t\tDIV_TOP_PERIC3, 0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_SPI4_B, \"div_sclk_spi4_b\", \"div_sclk_spi4_a\",\n\t\t\tDIV_TOP_PERIC4, 16, 8),\n\tDIV(CLK_DIV_SCLK_SPI4_A, \"div_sclk_spi4_a\", \"mout_sclk_spi4\",\n\t\t\tDIV_TOP_PERIC4, 12, 4),\n\tDIV(CLK_DIV_SCLK_SPI3_B, \"div_sclk_spi3_b\", \"div_sclk_spi3_a\",\n\t\t\tDIV_TOP_PERIC4, 4, 8),\n\tDIV(CLK_DIV_SCLK_SPI3_A, \"div_sclk_spi3_a\", \"mout_sclk_spi3\",\n\t\t\tDIV_TOP_PERIC4, 0, 4),\n};\n\nstatic const struct samsung_gate_clock top_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_G3D_400, \"aclk_g3d_400\", \"div_aclk_g3d_400\",\n\t\t\tENABLE_ACLK_TOP, 30, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_IMEM_SSSX_266, \"aclk_imem_sssx_266\",\n\t\t\t\"div_aclk_imem_sssx_266\", ENABLE_ACLK_TOP,\n\t\t\t29, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BUS0_400, \"aclk_bus0_400\", \"div_aclk_bus0_400\",\n\t\t\tENABLE_ACLK_TOP, 26,\n\t\t\tCLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_ACLK_BUS1_400, \"aclk_bus1_400\", \"div_aclk_bus1_400\",\n\t\t\tENABLE_ACLK_TOP, 25,\n\t\t\tCLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_ACLK_IMEM_200, \"aclk_imem_200\", \"div_aclk_imem_200\",\n\t\t\tENABLE_ACLK_TOP, 24,\n\t\t\tCLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_ACLK_IMEM_266, \"aclk_imem_266\", \"div_aclk_imem_266\",\n\t\t\tENABLE_ACLK_TOP, 23,\n\t\t\tCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_ACLK_PERIC_66, \"aclk_peric_66\", \"div_aclk_peric_66_b\",\n\t\t\tENABLE_ACLK_TOP, 22,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_PERIS_66, \"aclk_peris_66\", \"div_aclk_peris_66_b\",\n\t\t\tENABLE_ACLK_TOP, 21,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_MSCL_400, \"aclk_mscl_400\", \"div_aclk_mscl_400\",\n\t\t\tENABLE_ACLK_TOP, 19,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_FSYS_200, \"aclk_fsys_200\", \"div_aclk_fsys_200\",\n\t\t\tENABLE_ACLK_TOP, 18,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_GSCL_111, \"aclk_gscl_111\", \"div_aclk_gscl_111\",\n\t\t\tENABLE_ACLK_TOP, 15,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_GSCL_333, \"aclk_gscl_333\", \"div_aclk_gscl_333\",\n\t\t\tENABLE_ACLK_TOP, 14,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CAM1_333, \"aclk_cam1_333\", \"div_aclk_cam1_333\",\n\t\t\tENABLE_ACLK_TOP, 13,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CAM1_400, \"aclk_cam1_400\", \"div_aclk_cam1_400\",\n\t\t\tENABLE_ACLK_TOP, 12,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_CAM1_552, \"aclk_cam1_552\", \"div_aclk_cam1_552\",\n\t\t\tENABLE_ACLK_TOP, 11,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CAM0_333, \"aclk_cam0_333\", \"div_aclk_cam0_333\",\n\t\t\tENABLE_ACLK_TOP, 10,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CAM0_400, \"aclk_cam0_400\", \"div_aclk_cam0_400\",\n\t\t\tENABLE_ACLK_TOP, 9,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_CAM0_552, \"aclk_cam0_552\", \"div_aclk_cam0_552\",\n\t\t\tENABLE_ACLK_TOP, 8,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ISP_DIS_400, \"aclk_isp_dis_400\", \"div_aclk_isp_dis_400\",\n\t\t\tENABLE_ACLK_TOP, 7,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ISP_400, \"aclk_isp_400\", \"div_aclk_isp_400\",\n\t\t\tENABLE_ACLK_TOP, 6,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_HEVC_400, \"aclk_hevc_400\", \"div_aclk_hevc_400\",\n\t\t\tENABLE_ACLK_TOP, 5,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_MFC_400, \"aclk_mfc_400\", \"div_aclk_mfc_400\",\n\t\t\tENABLE_ACLK_TOP, 3,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\tGATE(CLK_ACLK_G2D_266, \"aclk_g2d_266\", \"div_aclk_g2d_266\",\n\t\t\tENABLE_ACLK_TOP, 2,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_G2D_400, \"aclk_g2d_400\", \"div_aclk_g2d_400\",\n\t\t\tENABLE_ACLK_TOP, 0,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),\n\n\t \n\tGATE(CLK_SCLK_JPEG_MSCL, \"sclk_jpeg_mscl\", \"div_sclk_jpeg\",\n\t\t\tENABLE_SCLK_TOP_MSCL, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_ISP_SENSOR2, \"sclk_isp_sensor2\", \"div_sclk_isp_sensor2_b\",\n\t\t\tENABLE_SCLK_TOP_CAM1, 7, 0, 0),\n\tGATE(CLK_SCLK_ISP_SENSOR1, \"sclk_isp_sensor1\", \"div_sclk_isp_sensor1_b\",\n\t\t\tENABLE_SCLK_TOP_CAM1, 6, 0, 0),\n\tGATE(CLK_SCLK_ISP_SENSOR0, \"sclk_isp_sensor0\", \"div_sclk_isp_sensor0_b\",\n\t\t\tENABLE_SCLK_TOP_CAM1, 5, 0, 0),\n\tGATE(CLK_SCLK_ISP_MCTADC_CAM1, \"sclk_isp_mctadc_cam1\", \"oscclk\",\n\t\t\tENABLE_SCLK_TOP_CAM1, 4, 0, 0),\n\tGATE(CLK_SCLK_ISP_UART_CAM1, \"sclk_isp_uart_cam1\", \"div_sclk_isp_uart\",\n\t\t\tENABLE_SCLK_TOP_CAM1, 2, 0, 0),\n\tGATE(CLK_SCLK_ISP_SPI1_CAM1, \"sclk_isp_spi1_cam1\", \"div_sclk_isp_spi1_b\",\n\t\t\tENABLE_SCLK_TOP_CAM1, 1, 0, 0),\n\tGATE(CLK_SCLK_ISP_SPI0_CAM1, \"sclk_isp_spi0_cam1\", \"div_sclk_isp_spi0_b\",\n\t\t\tENABLE_SCLK_TOP_CAM1, 0, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_HDMI_SPDIF_DISP, \"sclk_hdmi_spdif_disp\",\n\t\t\t\"mout_sclk_hdmi_spdif\", ENABLE_SCLK_TOP_DISP, 0,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_PCIE_100_FSYS, \"sclk_pcie_100_fsys\", \"div_sclk_pcie_100\",\n\t\t\tENABLE_SCLK_TOP_FSYS, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_MMC2_FSYS, \"sclk_mmc2_fsys\", \"div_sclk_mmc2_b\",\n\t\t\tENABLE_SCLK_TOP_FSYS, 6, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC1_FSYS, \"sclk_mmc1_fsys\", \"div_sclk_mmc1_b\",\n\t\t\tENABLE_SCLK_TOP_FSYS, 5, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC0_FSYS, \"sclk_mmc0_fsys\", \"div_sclk_mmc0_b\",\n\t\t\tENABLE_SCLK_TOP_FSYS, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UFSUNIPRO_FSYS, \"sclk_ufsunipro_fsys\",\n\t\t\t\"div_sclk_ufsunipro\", ENABLE_SCLK_TOP_FSYS,\n\t\t\t3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_USBHOST30_FSYS, \"sclk_usbhost30_fsys\",\n\t\t\t\"div_sclk_usbhost30\", ENABLE_SCLK_TOP_FSYS,\n\t\t\t1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_USBDRD30_FSYS, \"sclk_usbdrd30_fsys\",\n\t\t\t\"div_sclk_usbdrd30\", ENABLE_SCLK_TOP_FSYS,\n\t\t\t0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_SPI4_PERIC, \"sclk_spi4_peric\", \"div_sclk_spi4_b\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI3_PERIC, \"sclk_spi3_peric\", \"div_sclk_spi3_b\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 11, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPDIF_PERIC, \"sclk_spdif_peric\", \"mout_sclk_spdif\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 9, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_I2S1_PERIC, \"sclk_i2s1_peric\", \"div_sclk_i2s1\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PCM1_PERIC, \"sclk_pcm1_peric\", \"div_sclk_pcm1\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART2_PERIC, \"sclk_uart2_peric\", \"div_sclk_uart2\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 5, CLK_SET_RATE_PARENT |\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_UART1_PERIC, \"sclk_uart1_peric\", \"div_sclk_uart1\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 4, CLK_SET_RATE_PARENT |\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_UART0_PERIC, \"sclk_uart0_peric\", \"div_sclk_uart0\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 3, CLK_SET_RATE_PARENT |\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_SPI2_PERIC, \"sclk_spi2_peric\", \"div_sclk_spi2_b\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI1_PERIC, \"sclk_spi1_peric\", \"div_sclk_spi1_b\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI0_PERIC, \"sclk_spi0_peric\", \"div_sclk_spi0_b\",\n\t\t\tENABLE_SCLK_TOP_PERIC, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_SLIMBUS, \"sclk_slimbus\", \"mout_sclk_slimbus\",\n\t\t\tMUX_ENABLE_TOP_PERIC1, 16, 0, 0),\n\tGATE(CLK_SCLK_AUDIO1, \"sclk_audio1\", \"div_sclk_audio1\",\n\t\t\tMUX_ENABLE_TOP_PERIC1, 4, 0, 0),\n\tGATE(CLK_SCLK_AUDIO0, \"sclk_audio0\", \"div_sclk_audio0\",\n\t\t\tMUX_ENABLE_TOP_PERIC1, 0, 0, 0),\n};\n\n \nstatic const struct samsung_pll_rate_table exynos5433_pll_rates[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 2500000000U, 625, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 2400000000U, 500, 5,  0),\n\tPLL_35XX_RATE(24 * MHZ, 2300000000U, 575, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 2200000000U, 550, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 2100000000U, 350, 4,  0),\n\tPLL_35XX_RATE(24 * MHZ, 2000000000U, 500, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1900000000U, 475, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1800000000U, 375, 5,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1700000000U, 425, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1600000000U, 400, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1500000000U, 250, 4,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1400000000U, 350, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1332000000U, 222, 4,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1300000000U, 325, 6,  0),\n\tPLL_35XX_RATE(24 * MHZ, 1200000000U, 500, 5,  1),\n\tPLL_35XX_RATE(24 * MHZ, 1100000000U, 550, 6,  1),\n\tPLL_35XX_RATE(24 * MHZ, 1086000000U, 362, 4,  1),\n\tPLL_35XX_RATE(24 * MHZ, 1066000000U, 533, 6,  1),\n\tPLL_35XX_RATE(24 * MHZ, 1000000000U, 500, 6,  1),\n\tPLL_35XX_RATE(24 * MHZ, 933000000U,  311, 4,  1),\n\tPLL_35XX_RATE(24 * MHZ, 921000000U,  307, 4,  1),\n\tPLL_35XX_RATE(24 * MHZ, 900000000U,  375, 5,  1),\n\tPLL_35XX_RATE(24 * MHZ, 825000000U,  275, 4,  1),\n\tPLL_35XX_RATE(24 * MHZ, 800000000U,  400, 6,  1),\n\tPLL_35XX_RATE(24 * MHZ, 733000000U,  733, 12, 1),\n\tPLL_35XX_RATE(24 * MHZ, 700000000U,  175, 3,  1),\n\tPLL_35XX_RATE(24 * MHZ, 666000000U,  222, 4,  1),\n\tPLL_35XX_RATE(24 * MHZ, 633000000U,  211, 4,  1),\n\tPLL_35XX_RATE(24 * MHZ, 600000000U,  500, 5,  2),\n\tPLL_35XX_RATE(24 * MHZ, 552000000U,  460, 5,  2),\n\tPLL_35XX_RATE(24 * MHZ, 550000000U,  550, 6,  2),\n\tPLL_35XX_RATE(24 * MHZ, 543000000U,  362, 4,  2),\n\tPLL_35XX_RATE(24 * MHZ, 533000000U,  533, 6,  2),\n\tPLL_35XX_RATE(24 * MHZ, 500000000U,  500, 6,  2),\n\tPLL_35XX_RATE(24 * MHZ, 444000000U,  370, 5,  2),\n\tPLL_35XX_RATE(24 * MHZ, 420000000U,  350, 5,  2),\n\tPLL_35XX_RATE(24 * MHZ, 400000000U,  400, 6,  2),\n\tPLL_35XX_RATE(24 * MHZ, 350000000U,  350, 6,  2),\n\tPLL_35XX_RATE(24 * MHZ, 333000000U,  222, 4,  2),\n\tPLL_35XX_RATE(24 * MHZ, 300000000U,  500, 5,  3),\n\tPLL_35XX_RATE(24 * MHZ, 278000000U,  556, 6,  3),\n\tPLL_35XX_RATE(24 * MHZ, 266000000U,  532, 6,  3),\n\tPLL_35XX_RATE(24 * MHZ, 250000000U,  500, 6,  3),\n\tPLL_35XX_RATE(24 * MHZ, 200000000U,  400, 6,  3),\n\tPLL_35XX_RATE(24 * MHZ, 166000000U,  332, 6,  3),\n\tPLL_35XX_RATE(24 * MHZ, 160000000U,  320, 6,  3),\n\tPLL_35XX_RATE(24 * MHZ, 133000000U,  532, 6,  4),\n\tPLL_35XX_RATE(24 * MHZ, 100000000U,  400, 6,  4),\n\t{   }\n};\n\n \nstatic const struct samsung_pll_rate_table exynos5433_aud_pll_rates[] __initconst = {\n\tPLL_36XX_RATE(24 * MHZ, 400000000U, 200, 3, 2,      0),\n\tPLL_36XX_RATE(24 * MHZ, 393216003U, 197, 3, 2, -25690),\n\tPLL_36XX_RATE(24 * MHZ, 384000000U, 128, 2, 2,      0),\n\tPLL_36XX_RATE(24 * MHZ, 368639991U, 246, 4, 2, -15729),\n\tPLL_36XX_RATE(24 * MHZ, 361507202U, 181, 3, 2, -16148),\n\tPLL_36XX_RATE(24 * MHZ, 338687988U, 113, 2, 2,  -6816),\n\tPLL_36XX_RATE(24 * MHZ, 294912002U,  98, 1, 3,  19923),\n\tPLL_36XX_RATE(24 * MHZ, 288000000U,  96, 1, 3,      0),\n\tPLL_36XX_RATE(24 * MHZ, 252000000U,  84, 1, 3,      0),\n\tPLL_36XX_RATE(24 * MHZ, 196608001U, 197, 3, 3, -25690),\n\t{   }\n};\n\nstatic const struct samsung_pll_clock top_pll_clks[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_ISP_PLL, \"fout_isp_pll\", \"oscclk\",\n\t\tISP_PLL_LOCK, ISP_PLL_CON0, exynos5433_pll_rates),\n\tPLL(pll_36xx, CLK_FOUT_AUD_PLL, \"fout_aud_pll\", \"oscclk\",\n\t\tAUD_PLL_LOCK, AUD_PLL_CON0, exynos5433_aud_pll_rates),\n};\n\nstatic const struct samsung_cmu_info top_cmu_info __initconst = {\n\t.pll_clks\t\t= top_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(top_pll_clks),\n\t.mux_clks\t\t= top_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(top_mux_clks),\n\t.div_clks\t\t= top_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(top_div_clks),\n\t.gate_clks\t\t= top_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(top_gate_clks),\n\t.fixed_clks\t\t= top_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(top_fixed_clks),\n\t.fixed_factor_clks\t= top_fixed_factor_clks,\n\t.nr_fixed_factor_clks\t= ARRAY_SIZE(top_fixed_factor_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_TOP,\n\t.clk_regs\t\t= top_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(top_clk_regs),\n\t.suspend_regs\t\t= top_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(top_suspend_regs),\n};\n\nstatic void __init exynos5433_cmu_top_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &top_cmu_info);\n}\nCLK_OF_DECLARE(exynos5433_cmu_top, \"samsung,exynos5433-cmu-top\",\n\t\texynos5433_cmu_top_init);\n\n \n#define MPHY_PLL_LOCK\t\t0x0000\n#define MPHY_PLL_CON0\t\t0x0100\n#define MPHY_PLL_CON1\t\t0x0104\n#define MPHY_PLL_FREQ_DET\t0x010c\n#define MUX_SEL_CPIF0\t\t0x0200\n#define DIV_CPIF\t\t0x0600\n#define ENABLE_SCLK_CPIF\t0x0a00\n\nstatic const unsigned long cpif_clk_regs[] __initconst = {\n\tMPHY_PLL_LOCK,\n\tMPHY_PLL_CON0,\n\tMPHY_PLL_CON1,\n\tMPHY_PLL_FREQ_DET,\n\tMUX_SEL_CPIF0,\n\tDIV_CPIF,\n\tENABLE_SCLK_CPIF,\n};\n\nstatic const struct samsung_clk_reg_dump cpif_suspend_regs[] = {\n\t \n\t{ ENABLE_SCLK_CPIF, 0x3ff },\n\t \n\t{ MPHY_PLL_CON0, 0x81c70601 },\n};\n\n \nPNAME(mout_mphy_pll_p)\t\t= { \"oscclk\", \"fout_mphy_pll\", };\n\nstatic const struct samsung_pll_clock cpif_pll_clks[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_MPHY_PLL, \"fout_mphy_pll\", \"oscclk\",\n\t\tMPHY_PLL_LOCK, MPHY_PLL_CON0, exynos5433_pll_rates),\n};\n\nstatic const struct samsung_mux_clock cpif_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_MPHY_PLL, \"mout_mphy_pll\", mout_mphy_pll_p, MUX_SEL_CPIF0,\n\t\t\t0, 1),\n};\n\nstatic const struct samsung_div_clock cpif_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_SCLK_MPHY, \"div_sclk_mphy\", \"mout_mphy_pll\", DIV_CPIF,\n\t\t\t0, 6),\n};\n\nstatic const struct samsung_gate_clock cpif_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_SCLK_MPHY_PLL, \"sclk_mphy_pll\", \"mout_mphy_pll\",\n\t\t\tENABLE_SCLK_CPIF, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_UFS_MPHY, \"sclk_ufs_mphy\", \"div_sclk_mphy\",\n\t\t\tENABLE_SCLK_CPIF, 4, 0, 0),\n};\n\nstatic const struct samsung_cmu_info cpif_cmu_info __initconst = {\n\t.pll_clks\t\t= cpif_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(cpif_pll_clks),\n\t.mux_clks\t\t= cpif_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(cpif_mux_clks),\n\t.div_clks\t\t= cpif_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(cpif_div_clks),\n\t.gate_clks\t\t= cpif_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(cpif_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_CPIF,\n\t.clk_regs\t\t= cpif_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(cpif_clk_regs),\n\t.suspend_regs\t\t= cpif_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(cpif_suspend_regs),\n};\n\nstatic void __init exynos5433_cmu_cpif_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &cpif_cmu_info);\n}\nCLK_OF_DECLARE(exynos5433_cmu_cpif, \"samsung,exynos5433-cmu-cpif\",\n\t\texynos5433_cmu_cpif_init);\n\n \n#define MEM0_PLL_LOCK\t\t\t0x0000\n#define MEM1_PLL_LOCK\t\t\t0x0004\n#define BUS_PLL_LOCK\t\t\t0x0008\n#define MFC_PLL_LOCK\t\t\t0x000c\n#define MEM0_PLL_CON0\t\t\t0x0100\n#define MEM0_PLL_CON1\t\t\t0x0104\n#define MEM0_PLL_FREQ_DET\t\t0x010c\n#define MEM1_PLL_CON0\t\t\t0x0110\n#define MEM1_PLL_CON1\t\t\t0x0114\n#define MEM1_PLL_FREQ_DET\t\t0x011c\n#define BUS_PLL_CON0\t\t\t0x0120\n#define BUS_PLL_CON1\t\t\t0x0124\n#define BUS_PLL_FREQ_DET\t\t0x012c\n#define MFC_PLL_CON0\t\t\t0x0130\n#define MFC_PLL_CON1\t\t\t0x0134\n#define MFC_PLL_FREQ_DET\t\t0x013c\n#define MUX_SEL_MIF0\t\t\t0x0200\n#define MUX_SEL_MIF1\t\t\t0x0204\n#define MUX_SEL_MIF2\t\t\t0x0208\n#define MUX_SEL_MIF3\t\t\t0x020c\n#define MUX_SEL_MIF4\t\t\t0x0210\n#define MUX_SEL_MIF5\t\t\t0x0214\n#define MUX_SEL_MIF6\t\t\t0x0218\n#define MUX_SEL_MIF7\t\t\t0x021c\n#define MUX_ENABLE_MIF0\t\t\t0x0300\n#define MUX_ENABLE_MIF1\t\t\t0x0304\n#define MUX_ENABLE_MIF2\t\t\t0x0308\n#define MUX_ENABLE_MIF3\t\t\t0x030c\n#define MUX_ENABLE_MIF4\t\t\t0x0310\n#define MUX_ENABLE_MIF5\t\t\t0x0314\n#define MUX_ENABLE_MIF6\t\t\t0x0318\n#define MUX_ENABLE_MIF7\t\t\t0x031c\n#define MUX_STAT_MIF0\t\t\t0x0400\n#define MUX_STAT_MIF1\t\t\t0x0404\n#define MUX_STAT_MIF2\t\t\t0x0408\n#define MUX_STAT_MIF3\t\t\t0x040c\n#define MUX_STAT_MIF4\t\t\t0x0410\n#define MUX_STAT_MIF5\t\t\t0x0414\n#define MUX_STAT_MIF6\t\t\t0x0418\n#define MUX_STAT_MIF7\t\t\t0x041c\n#define DIV_MIF1\t\t\t0x0604\n#define DIV_MIF2\t\t\t0x0608\n#define DIV_MIF3\t\t\t0x060c\n#define DIV_MIF4\t\t\t0x0610\n#define DIV_MIF5\t\t\t0x0614\n#define DIV_MIF_PLL_FREQ_DET\t\t0x0618\n#define DIV_STAT_MIF1\t\t\t0x0704\n#define DIV_STAT_MIF2\t\t\t0x0708\n#define DIV_STAT_MIF3\t\t\t0x070c\n#define DIV_STAT_MIF4\t\t\t0x0710\n#define DIV_STAT_MIF5\t\t\t0x0714\n#define DIV_STAT_MIF_PLL_FREQ_DET\t0x0718\n#define ENABLE_ACLK_MIF0\t\t0x0800\n#define ENABLE_ACLK_MIF1\t\t0x0804\n#define ENABLE_ACLK_MIF2\t\t0x0808\n#define ENABLE_ACLK_MIF3\t\t0x080c\n#define ENABLE_PCLK_MIF\t\t\t0x0900\n#define ENABLE_PCLK_MIF_SECURE_DREX0_TZ\t0x0904\n#define ENABLE_PCLK_MIF_SECURE_DREX1_TZ\t0x0908\n#define ENABLE_PCLK_MIF_SECURE_MONOTONIC_CNT\t0x090c\n#define ENABLE_PCLK_MIF_SECURE_RTC\t0x0910\n#define ENABLE_SCLK_MIF\t\t\t0x0a00\n#define ENABLE_IP_MIF0\t\t\t0x0b00\n#define ENABLE_IP_MIF1\t\t\t0x0b04\n#define ENABLE_IP_MIF2\t\t\t0x0b08\n#define ENABLE_IP_MIF3\t\t\t0x0b0c\n#define ENABLE_IP_MIF_SECURE_DREX0_TZ\t0x0b10\n#define ENABLE_IP_MIF_SECURE_DREX1_TZ\t0x0b14\n#define ENABLE_IP_MIF_SECURE_MONOTONIC_CNT\t0x0b18\n#define ENABLE_IP_MIF_SECURE_RTC\t0x0b1c\n#define CLKOUT_CMU_MIF\t\t\t0x0c00\n#define CLKOUT_CMU_MIF_DIV_STAT\t\t0x0c04\n#define DREX_FREQ_CTRL0\t\t\t0x1000\n#define DREX_FREQ_CTRL1\t\t\t0x1004\n#define PAUSE\t\t\t\t0x1008\n#define DDRPHY_LOCK_CTRL\t\t0x100c\n\nstatic const unsigned long mif_clk_regs[] __initconst = {\n\tMEM0_PLL_LOCK,\n\tMEM1_PLL_LOCK,\n\tBUS_PLL_LOCK,\n\tMFC_PLL_LOCK,\n\tMEM0_PLL_CON0,\n\tMEM0_PLL_CON1,\n\tMEM0_PLL_FREQ_DET,\n\tMEM1_PLL_CON0,\n\tMEM1_PLL_CON1,\n\tMEM1_PLL_FREQ_DET,\n\tBUS_PLL_CON0,\n\tBUS_PLL_CON1,\n\tBUS_PLL_FREQ_DET,\n\tMFC_PLL_CON0,\n\tMFC_PLL_CON1,\n\tMFC_PLL_FREQ_DET,\n\tMUX_SEL_MIF0,\n\tMUX_SEL_MIF1,\n\tMUX_SEL_MIF2,\n\tMUX_SEL_MIF3,\n\tMUX_SEL_MIF4,\n\tMUX_SEL_MIF5,\n\tMUX_SEL_MIF6,\n\tMUX_SEL_MIF7,\n\tMUX_ENABLE_MIF0,\n\tMUX_ENABLE_MIF1,\n\tMUX_ENABLE_MIF2,\n\tMUX_ENABLE_MIF3,\n\tMUX_ENABLE_MIF4,\n\tMUX_ENABLE_MIF5,\n\tMUX_ENABLE_MIF6,\n\tMUX_ENABLE_MIF7,\n\tDIV_MIF1,\n\tDIV_MIF2,\n\tDIV_MIF3,\n\tDIV_MIF4,\n\tDIV_MIF5,\n\tDIV_MIF_PLL_FREQ_DET,\n\tENABLE_ACLK_MIF0,\n\tENABLE_ACLK_MIF1,\n\tENABLE_ACLK_MIF2,\n\tENABLE_ACLK_MIF3,\n\tENABLE_PCLK_MIF,\n\tENABLE_PCLK_MIF_SECURE_DREX0_TZ,\n\tENABLE_PCLK_MIF_SECURE_DREX1_TZ,\n\tENABLE_PCLK_MIF_SECURE_MONOTONIC_CNT,\n\tENABLE_PCLK_MIF_SECURE_RTC,\n\tENABLE_SCLK_MIF,\n\tENABLE_IP_MIF0,\n\tENABLE_IP_MIF1,\n\tENABLE_IP_MIF2,\n\tENABLE_IP_MIF3,\n\tENABLE_IP_MIF_SECURE_DREX0_TZ,\n\tENABLE_IP_MIF_SECURE_DREX1_TZ,\n\tENABLE_IP_MIF_SECURE_MONOTONIC_CNT,\n\tENABLE_IP_MIF_SECURE_RTC,\n\tCLKOUT_CMU_MIF,\n\tCLKOUT_CMU_MIF_DIV_STAT,\n\tDREX_FREQ_CTRL0,\n\tDREX_FREQ_CTRL1,\n\tPAUSE,\n\tDDRPHY_LOCK_CTRL,\n};\n\nstatic const struct samsung_pll_clock mif_pll_clks[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_MEM0_PLL, \"fout_mem0_pll\", \"oscclk\",\n\t\tMEM0_PLL_LOCK, MEM0_PLL_CON0, exynos5433_pll_rates),\n\tPLL(pll_35xx, CLK_FOUT_MEM1_PLL, \"fout_mem1_pll\", \"oscclk\",\n\t\tMEM1_PLL_LOCK, MEM1_PLL_CON0, exynos5433_pll_rates),\n\tPLL(pll_35xx, CLK_FOUT_BUS_PLL, \"fout_bus_pll\", \"oscclk\",\n\t\tBUS_PLL_LOCK, BUS_PLL_CON0, exynos5433_pll_rates),\n\tPLL(pll_35xx, CLK_FOUT_MFC_PLL, \"fout_mfc_pll\", \"oscclk\",\n\t\tMFC_PLL_LOCK, MFC_PLL_CON0, exynos5433_pll_rates),\n};\n\n \nPNAME(mout_mfc_pll_div2_p)\t= { \"mout_mfc_pll\", \"dout_mfc_pll\", };\nPNAME(mout_bus_pll_div2_p)\t= { \"mout_bus_pll\", \"dout_bus_pll\", };\nPNAME(mout_mem1_pll_div2_p)\t= { \"mout_mem1_pll\", \"dout_mem1_pll\", };\nPNAME(mout_mem0_pll_div2_p)\t= { \"mout_mem0_pll\", \"dout_mem0_pll\", };\nPNAME(mout_mfc_pll_p)\t\t= { \"oscclk\", \"fout_mfc_pll\", };\nPNAME(mout_bus_pll_p)\t\t= { \"oscclk\", \"fout_bus_pll\", };\nPNAME(mout_mem1_pll_p)\t\t= { \"oscclk\", \"fout_mem1_pll\", };\nPNAME(mout_mem0_pll_p)\t\t= { \"oscclk\", \"fout_mem0_pll\", };\n\nPNAME(mout_clk2x_phy_c_p)\t= { \"mout_mem0_pll_div2\", \"mout_clkm_phy_b\", };\nPNAME(mout_clk2x_phy_b_p)\t= { \"mout_bus_pll_div2\", \"mout_clkm_phy_a\", };\nPNAME(mout_clk2x_phy_a_p)\t= { \"mout_bus_pll_div2\", \"mout_mfc_pll_div2\", };\nPNAME(mout_clkm_phy_b_p)\t= { \"mout_mem1_pll_div2\", \"mout_clkm_phy_a\", };\n\nPNAME(mout_aclk_mifnm_200_p)\t= { \"mout_mem0_pll_div2\", \"div_mif_pre\", };\nPNAME(mout_aclk_mifnm_400_p)\t= { \"mout_mem1_pll_div2\", \"mout_bus_pll_div2\",};\n\nPNAME(mout_aclk_disp_333_b_p)\t= { \"mout_aclk_disp_333_a\",\n\t\t\t\t    \"mout_bus_pll_div2\", };\nPNAME(mout_aclk_disp_333_a_p)\t= { \"mout_mfc_pll_div2\", \"sclk_mphy_pll\", };\n\nPNAME(mout_sclk_decon_vclk_c_p)\t= { \"mout_sclk_decon_vclk_b\",\n\t\t\t\t    \"sclk_mphy_pll\", };\nPNAME(mout_sclk_decon_vclk_b_p)\t= { \"mout_sclk_decon_vclk_a\",\n\t\t\t\t    \"mout_mfc_pll_div2\", };\nPNAME(mout_sclk_decon_p)\t= { \"oscclk\", \"mout_bus_pll_div2\", };\nPNAME(mout_sclk_decon_eclk_c_p)\t= { \"mout_sclk_decon_eclk_b\",\n\t\t\t\t    \"sclk_mphy_pll\", };\nPNAME(mout_sclk_decon_eclk_b_p)\t= { \"mout_sclk_decon_eclk_a\",\n\t\t\t\t    \"mout_mfc_pll_div2\", };\n\nPNAME(mout_sclk_decon_tv_eclk_c_p) = { \"mout_sclk_decon_tv_eclk_b\",\n\t\t\t\t       \"sclk_mphy_pll\", };\nPNAME(mout_sclk_decon_tv_eclk_b_p) = { \"mout_sclk_decon_tv_eclk_a\",\n\t\t\t\t       \"mout_mfc_pll_div2\", };\nPNAME(mout_sclk_dsd_c_p)\t= { \"mout_sclk_dsd_b\", \"mout_bus_pll_div2\", };\nPNAME(mout_sclk_dsd_b_p)\t= { \"mout_sclk_dsd_a\", \"sclk_mphy_pll\", };\nPNAME(mout_sclk_dsd_a_p)\t= { \"oscclk\", \"mout_mfc_pll_div2\", };\n\nPNAME(mout_sclk_dsim0_c_p)\t= { \"mout_sclk_dsim0_b\", \"sclk_mphy_pll\", };\nPNAME(mout_sclk_dsim0_b_p)\t= { \"mout_sclk_dsim0_a\", \"mout_mfc_pll_div2\" };\n\nPNAME(mout_sclk_decon_tv_vclk_c_p) = { \"mout_sclk_decon_tv_vclk_b\",\n\t\t\t\t       \"sclk_mphy_pll\", };\nPNAME(mout_sclk_decon_tv_vclk_b_p) = { \"mout_sclk_decon_tv_vclk_a\",\n\t\t\t\t       \"mout_mfc_pll_div2\", };\nPNAME(mout_sclk_dsim1_c_p)\t= { \"mout_sclk_dsim1_b\", \"sclk_mphy_pll\", };\nPNAME(mout_sclk_dsim1_b_p)\t= { \"mout_sclk_dsim1_a\", \"mout_mfc_pll_div2\",};\n\nstatic const struct samsung_fixed_factor_clock mif_fixed_factor_clks[] __initconst = {\n\t \n\tFFACTOR(CLK_DOUT_MFC_PLL, \"dout_mfc_pll\", \"mout_mfc_pll\", 1, 1, 0),\n\tFFACTOR(CLK_DOUT_BUS_PLL, \"dout_bus_pll\", \"mout_bus_pll\", 1, 1, 0),\n\tFFACTOR(CLK_DOUT_MEM1_PLL, \"dout_mem1_pll\", \"mout_mem1_pll\", 1, 1, 0),\n\tFFACTOR(CLK_DOUT_MEM0_PLL, \"dout_mem0_pll\", \"mout_mem0_pll\", 1, 1, 0),\n};\n\nstatic const struct samsung_mux_clock mif_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_MFC_PLL_DIV2, \"mout_mfc_pll_div2\", mout_mfc_pll_div2_p,\n\t\t\tMUX_SEL_MIF0, 28, 1),\n\tMUX(CLK_MOUT_BUS_PLL_DIV2, \"mout_bus_pll_div2\", mout_bus_pll_div2_p,\n\t\t\tMUX_SEL_MIF0, 24, 1),\n\tMUX(CLK_MOUT_MEM1_PLL_DIV2, \"mout_mem1_pll_div2\", mout_mem1_pll_div2_p,\n\t\t\tMUX_SEL_MIF0, 20, 1),\n\tMUX(CLK_MOUT_MEM0_PLL_DIV2, \"mout_mem0_pll_div2\", mout_mem0_pll_div2_p,\n\t\t\tMUX_SEL_MIF0, 16, 1),\n\tMUX(CLK_MOUT_MFC_PLL, \"mout_mfc_pll\", mout_mfc_pll_p, MUX_SEL_MIF0,\n\t\t\t12, 1),\n\tMUX(CLK_MOUT_BUS_PLL, \"mout_bus_pll\", mout_bus_pll_p, MUX_SEL_MIF0,\n\t\t\t8, 1),\n\tMUX(CLK_MOUT_MEM1_PLL, \"mout_mem1_pll\", mout_mem1_pll_p, MUX_SEL_MIF0,\n\t\t\t4, 1),\n\tMUX(CLK_MOUT_MEM0_PLL, \"mout_mem0_pll\", mout_mem0_pll_p, MUX_SEL_MIF0,\n\t\t\t0, 1),\n\n\t \n\tMUX(CLK_MOUT_CLK2X_PHY_C, \"mout_clk2x_phy_c\", mout_clk2x_phy_c_p,\n\t\t\tMUX_SEL_MIF1, 24, 1),\n\tMUX(CLK_MOUT_CLK2X_PHY_B, \"mout_clk2x_phy_b\", mout_clk2x_phy_b_p,\n\t\t\tMUX_SEL_MIF1, 20, 1),\n\tMUX(CLK_MOUT_CLK2X_PHY_A, \"mout_clk2x_phy_a\", mout_clk2x_phy_a_p,\n\t\t\tMUX_SEL_MIF1, 16, 1),\n\tMUX(CLK_MOUT_CLKM_PHY_C, \"mout_clkm_phy_c\", mout_clk2x_phy_c_p,\n\t\t\tMUX_SEL_MIF1, 12, 1),\n\tMUX(CLK_MOUT_CLKM_PHY_B, \"mout_clkm_phy_b\", mout_clkm_phy_b_p,\n\t\t\tMUX_SEL_MIF1, 8, 1),\n\tMUX(CLK_MOUT_CLKM_PHY_A, \"mout_clkm_phy_a\", mout_clk2x_phy_a_p,\n\t\t\tMUX_SEL_MIF1, 4, 1),\n\n\t \n\tMUX(CLK_MOUT_ACLK_MIFNM_200, \"mout_aclk_mifnm_200\",\n\t\t\tmout_aclk_mifnm_200_p, MUX_SEL_MIF2, 8, 1),\n\tMUX(CLK_MOUT_ACLK_MIFNM_400, \"mout_aclk_mifnm_400\",\n\t\t\tmout_aclk_mifnm_400_p, MUX_SEL_MIF2, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_ACLK_DISP_333_B, \"mout_aclk_disp_333_b\",\n\t\t\tmout_aclk_disp_333_b_p, MUX_SEL_MIF3, 4, 1),\n\tMUX(CLK_MOUT_ACLK_DISP_333_A, \"mout_aclk_disp_333_a\",\n\t\t\tmout_aclk_disp_333_a_p, MUX_SEL_MIF3, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_DECON_VCLK_C, \"mout_sclk_decon_vclk_c\",\n\t\t\tmout_sclk_decon_vclk_c_p, MUX_SEL_MIF4, 24, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_VCLK_B, \"mout_sclk_decon_vclk_b\",\n\t\t\tmout_sclk_decon_vclk_b_p, MUX_SEL_MIF4, 20, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_VCLK_A, \"mout_sclk_decon_vclk_a\",\n\t\t\tmout_sclk_decon_p, MUX_SEL_MIF4, 16, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_ECLK_C, \"mout_sclk_decon_eclk_c\",\n\t\t\tmout_sclk_decon_eclk_c_p, MUX_SEL_MIF4, 8, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_ECLK_B, \"mout_sclk_decon_eclk_b\",\n\t\t\tmout_sclk_decon_eclk_b_p, MUX_SEL_MIF4, 4, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_ECLK_A, \"mout_sclk_decon_eclk_a\",\n\t\t\tmout_sclk_decon_p, MUX_SEL_MIF4, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_DECON_TV_ECLK_C, \"mout_sclk_decon_tv_eclk_c\",\n\t\t\tmout_sclk_decon_tv_eclk_c_p, MUX_SEL_MIF5, 24, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_ECLK_B, \"mout_sclk_decon_tv_eclk_b\",\n\t\t\tmout_sclk_decon_tv_eclk_b_p, MUX_SEL_MIF5, 20, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_ECLK_A, \"mout_sclk_decon_tv_eclk_a\",\n\t\t\tmout_sclk_decon_p, MUX_SEL_MIF5, 16, 1),\n\tMUX(CLK_MOUT_SCLK_DSD_C, \"mout_sclk_dsd_c\", mout_sclk_dsd_c_p,\n\t\t\tMUX_SEL_MIF5, 8, 1),\n\tMUX(CLK_MOUT_SCLK_DSD_B, \"mout_sclk_dsd_b\", mout_sclk_dsd_b_p,\n\t\t\tMUX_SEL_MIF5, 4, 1),\n\tMUX(CLK_MOUT_SCLK_DSD_A, \"mout_sclk_dsd_a\", mout_sclk_dsd_a_p,\n\t\t\tMUX_SEL_MIF5, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_DSIM0_C, \"mout_sclk_dsim0_c\", mout_sclk_dsim0_c_p,\n\t\t\tMUX_SEL_MIF6, 8, 1),\n\tMUX(CLK_MOUT_SCLK_DSIM0_B, \"mout_sclk_dsim0_b\", mout_sclk_dsim0_b_p,\n\t\t\tMUX_SEL_MIF6, 4, 1),\n\tMUX(CLK_MOUT_SCLK_DSIM0_A, \"mout_sclk_dsim0_a\", mout_sclk_decon_p,\n\t\t\tMUX_SEL_MIF6, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_DECON_TV_VCLK_C, \"mout_sclk_decon_tv_vclk_c\",\n\t\t\tmout_sclk_decon_tv_vclk_c_p, MUX_SEL_MIF7, 24, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_VCLK_B, \"mout_sclk_decon_tv_vclk_b\",\n\t\t\tmout_sclk_decon_tv_vclk_b_p, MUX_SEL_MIF7, 20, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_VCLK_A, \"mout_sclk_decon_tv_vclk_a\",\n\t\t\tmout_sclk_decon_p, MUX_SEL_MIF7, 16, 1),\n\tMUX(CLK_MOUT_SCLK_DSIM1_C, \"mout_sclk_dsim1_c\", mout_sclk_dsim1_c_p,\n\t\t\tMUX_SEL_MIF7, 8, 1),\n\tMUX(CLK_MOUT_SCLK_DSIM1_B, \"mout_sclk_dsim1_b\", mout_sclk_dsim1_b_p,\n\t\t\tMUX_SEL_MIF7, 4, 1),\n\tMUX(CLK_MOUT_SCLK_DSIM1_A, \"mout_sclk_dsim1_a\", mout_sclk_decon_p,\n\t\t\tMUX_SEL_MIF7, 0, 1),\n};\n\nstatic const struct samsung_div_clock mif_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_SCLK_HPM_MIF, \"div_sclk_hpm_mif\", \"div_clk2x_phy\",\n\t\t\tDIV_MIF1, 16, 2),\n\tDIV(CLK_DIV_ACLK_DREX1, \"div_aclk_drex1\", \"div_clk2x_phy\", DIV_MIF1,\n\t\t\t12, 2),\n\tDIV(CLK_DIV_ACLK_DREX0, \"div_aclk_drex0\", \"div_clk2x_phy\", DIV_MIF1,\n\t\t\t8, 2),\n\tDIV(CLK_DIV_CLK2XPHY, \"div_clk2x_phy\", \"mout_clk2x_phy_c\", DIV_MIF1,\n\t\t\t4, 4),\n\n\t \n\tDIV(CLK_DIV_ACLK_MIF_266, \"div_aclk_mif_266\", \"mout_bus_pll_div2\",\n\t\t\tDIV_MIF2, 20, 3),\n\tDIV(CLK_DIV_ACLK_MIFND_133, \"div_aclk_mifnd_133\", \"div_mif_pre\",\n\t\t\tDIV_MIF2, 16, 4),\n\tDIV(CLK_DIV_ACLK_MIF_133, \"div_aclk_mif_133\", \"div_mif_pre\",\n\t\t\tDIV_MIF2, 12, 4),\n\tDIV(CLK_DIV_ACLK_MIFNM_200, \"div_aclk_mifnm_200\",\n\t\t\t\"mout_aclk_mifnm_200\", DIV_MIF2, 8, 3),\n\tDIV(CLK_DIV_ACLK_MIF_200, \"div_aclk_mif_200\", \"div_aclk_mif_400\",\n\t\t\tDIV_MIF2, 4, 2),\n\tDIV(CLK_DIV_ACLK_MIF_400, \"div_aclk_mif_400\", \"mout_aclk_mifnm_400\",\n\t\t\tDIV_MIF2, 0, 3),\n\n\t \n\tDIV(CLK_DIV_ACLK_BUS2_400, \"div_aclk_bus2_400\", \"div_mif_pre\",\n\t\t\tDIV_MIF3, 16, 4),\n\tDIV(CLK_DIV_ACLK_DISP_333, \"div_aclk_disp_333\", \"mout_aclk_disp_333_b\",\n\t\t\tDIV_MIF3, 4, 3),\n\tDIV(CLK_DIV_ACLK_CPIF_200, \"div_aclk_cpif_200\", \"mout_aclk_mifnm_200\",\n\t\t\tDIV_MIF3, 0, 3),\n\n\t \n\tDIV(CLK_DIV_SCLK_DSIM1, \"div_sclk_dsim1\", \"mout_sclk_dsim1_c\",\n\t\t\tDIV_MIF4, 24, 4),\n\tDIV(CLK_DIV_SCLK_DECON_TV_VCLK, \"div_sclk_decon_tv_vclk\",\n\t\t\t\"mout_sclk_decon_tv_vclk_c\", DIV_MIF4, 20, 4),\n\tDIV(CLK_DIV_SCLK_DSIM0, \"div_sclk_dsim0\", \"mout_sclk_dsim0_c\",\n\t\t\tDIV_MIF4, 16, 4),\n\tDIV(CLK_DIV_SCLK_DSD, \"div_sclk_dsd\", \"mout_sclk_dsd_c\",\n\t\t\tDIV_MIF4, 12, 4),\n\tDIV(CLK_DIV_SCLK_DECON_TV_ECLK, \"div_sclk_decon_tv_eclk\",\n\t\t\t\"mout_sclk_decon_tv_eclk_c\", DIV_MIF4, 8, 4),\n\tDIV(CLK_DIV_SCLK_DECON_VCLK, \"div_sclk_decon_vclk\",\n\t\t\t\"mout_sclk_decon_vclk_c\", DIV_MIF4, 4, 4),\n\tDIV(CLK_DIV_SCLK_DECON_ECLK, \"div_sclk_decon_eclk\",\n\t\t\t\"mout_sclk_decon_eclk_c\", DIV_MIF4, 0, 4),\n\n\t \n\tDIV(CLK_DIV_MIF_PRE, \"div_mif_pre\", \"mout_bus_pll_div2\", DIV_MIF5,\n\t\t\t0, 3),\n};\n\nstatic const struct samsung_gate_clock mif_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_CLK2X_PHY1, \"clk2k_phy1\", \"div_clk2x_phy\", ENABLE_ACLK_MIF0,\n\t\t\t19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CLK2X_PHY0, \"clk2x_phy0\", \"div_clk2x_phy\", ENABLE_ACLK_MIF0,\n\t\t\t18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CLKM_PHY1, \"clkm_phy1\", \"mout_clkm_phy_c\", ENABLE_ACLK_MIF0,\n\t\t\t17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CLKM_PHY0, \"clkm_phy0\", \"mout_clkm_phy_c\", ENABLE_ACLK_MIF0,\n\t\t\t16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_RCLK_DREX1, \"rclk_drex1\", \"oscclk\", ENABLE_ACLK_MIF0,\n\t\t\t15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_RCLK_DREX0, \"rclk_drex0\", \"oscclk\", ENABLE_ACLK_MIF0,\n\t\t\t14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX1_TZ, \"aclk_drex1_tz\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF0, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX0_TZ, \"aclk_drex0_tz\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF0, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX1_PEREV, \"aclk_drex1_perev\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF0, 11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX0_PEREV, \"aclk_drex0_perev\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF0, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX1_MEMIF, \"aclk_drex1_memif\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF0, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX0_MEMIF, \"aclk_drex0_memif\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF0, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX1_SCH, \"aclk_drex1_sch\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF0, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX0_SCH, \"aclk_drex0_sch\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF0, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX1_BUSIF, \"aclk_drex1_busif\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF0, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX0_BUSIF, \"aclk_drex0_busif\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF0, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX1_BUSIF_RD, \"aclk_drex1_busif_rd\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF0, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX0_BUSIF_RD, \"aclk_drex0_busif_rd\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF0, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX1, \"aclk_drex1\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF0, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DREX0, \"aclk_drex0\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF0, 1, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ACLK_ASYNCAXIS_MIF_IMEM, \"aclk_asyncaxis_mif_imem\",\n\t\t\t\"div_aclk_mif_200\", ENABLE_ACLK_MIF1, 28,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_NOC_P_CCI, \"aclk_asyncaxis_noc_p_cci\",\n\t\t\t\"div_aclk_mif_200\", ENABLE_ACLK_MIF1,\n\t\t\t27, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_NOC_P_CCI, \"aclk_asyncaxim_noc_p_cci\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_ACLK_MIF1,\n\t\t\t26, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_CP1, \"aclk_asyncaxis_cp1\",\n\t\t\t\"div_aclk_mifnm_200\", ENABLE_ACLK_MIF1,\n\t\t\t25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_CP1, \"aclk_asyncaxim_cp1\",\n\t\t\t\"div_aclk_drex1\", ENABLE_ACLK_MIF1,\n\t\t\t24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_CP0, \"aclk_asyncaxis_cp0\",\n\t\t\t\"div_aclk_mifnm_200\", ENABLE_ACLK_MIF1,\n\t\t\t23, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_CP0, \"aclk_asyncaxim_cp0\",\n\t\t\t\"div_aclk_drex0\", ENABLE_ACLK_MIF1,\n\t\t\t22, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_DREX1_3, \"aclk_asyncaxis_drex1_3\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_ACLK_MIF1,\n\t\t\t21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_DREX1_3, \"aclk_asyncaxim_drex1_3\",\n\t\t\t\"div_aclk_drex1\", ENABLE_ACLK_MIF1,\n\t\t\t20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_DREX1_1, \"aclk_asyncaxis_drex1_1\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_ACLK_MIF1,\n\t\t\t19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_DREX1_1, \"aclk_asyncaxim_drex1_1\",\n\t\t\t\"div_aclk_drex1\", ENABLE_ACLK_MIF1,\n\t\t\t18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_DREX1_0, \"aclk_asyncaxis_drex1_0\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_ACLK_MIF1,\n\t\t\t17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_DREX1_0, \"aclk_asyncaxim_drex1_0\",\n\t\t\t\"div_aclk_drex1\", ENABLE_ACLK_MIF1,\n\t\t\t16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_DREX0_3, \"aclk_asyncaxis_drex0_3\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_ACLK_MIF1,\n\t\t\t15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_DREX0_3, \"aclk_asyncaxim_drex0_3\",\n\t\t\t\"div_aclk_drex0\", ENABLE_ACLK_MIF1,\n\t\t\t14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_DREX0_1, \"aclk_asyncaxis_drex0_1\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_ACLK_MIF1,\n\t\t\t13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_DREX0_1, \"aclk_asyncaxim_drex0_1\",\n\t\t\t\"div_aclk_drex0\", ENABLE_ACLK_MIF1,\n\t\t\t12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_DREX0_0, \"aclk_asyncaxis_drex0_0\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_ACLK_MIF1,\n\t\t\t11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_DREX0_0, \"aclk_asyncaxim_drex0_0\",\n\t\t\t\"div_aclk_drex0\", ENABLE_ACLK_MIF1,\n\t\t\t10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_MIF2P, \"aclk_ahb2apb_mif2p\", \"div_aclk_mif_133\",\n\t\t\tENABLE_ACLK_MIF1, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_MIF1P, \"aclk_ahb2apb_mif1p\", \"div_aclk_mif_133\",\n\t\t\tENABLE_ACLK_MIF1, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_MIF0P, \"aclk_ahb2apb_mif0p\", \"div_aclk_mif_133\",\n\t\t\tENABLE_ACLK_MIF1, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_IXIU_CCI, \"aclk_ixiu_cci\", \"div_aclk_mif_400\",\n\t\t\tENABLE_ACLK_MIF1, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_MIFSFRX, \"aclk_xiu_mifsfrx\", \"div_aclk_mif_200\",\n\t\t\tENABLE_ACLK_MIF1, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MIFNP_133, \"aclk_mifnp_133\", \"div_aclk_mif_133\",\n\t\t\tENABLE_ACLK_MIF1, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MIFNM_200, \"aclk_mifnm_200\", \"div_aclk_mifnm_200\",\n\t\t\tENABLE_ACLK_MIF1, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MIFND_133, \"aclk_mifnd_133\", \"div_aclk_mifnd_133\",\n\t\t\tENABLE_ACLK_MIF1, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MIFND_400, \"aclk_mifnd_400\", \"div_aclk_mif_400\",\n\t\t\tENABLE_ACLK_MIF1, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CCI, \"aclk_cci\", \"div_aclk_mif_400\", ENABLE_ACLK_MIF1,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ACLK_MIFND_266, \"aclk_mifnd_266\", \"div_aclk_mif_266\",\n\t\t\tENABLE_ACLK_MIF2, 20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX1S3, \"aclk_ppmu_drex1s3\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF2, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX1S1, \"aclk_ppmu_drex1s1\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF2, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX1S0, \"aclk_ppmu_drex1s0\", \"div_aclk_drex1\",\n\t\t\tENABLE_ACLK_MIF2, 15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX0S3, \"aclk_ppmu_drex0s3\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF2, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX0S1, \"aclk_ppmu_drex0s1\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF2, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PPMU_DREX0S0, \"aclk_ppmu_drex0s0\", \"div_aclk_drex0\",\n\t\t\tENABLE_ACLK_MIF2, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIDS_CCI_MIFSFRX, \"aclk_axids_cci_mifsfrx\",\n\t\t\t\"div_aclk_mif_200\", ENABLE_ACLK_MIF2, 7,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXISYNCDNS_CCI, \"aclk_axisyncdns_cci\",\n\t\t\t\"div_aclk_mif_400\", ENABLE_ACLK_MIF2,\n\t\t\t5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXISYNCDN_CCI, \"aclk_axisyncdn_cci\", \"div_aclk_mif_400\",\n\t\t\tENABLE_ACLK_MIF2, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXISYNCDN_NOC_D, \"aclk_axisyncdn_noc_d\",\n\t\t\t\"div_aclk_mif_200\", ENABLE_ACLK_MIF2,\n\t\t\t3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_MIF_CSSYS, \"aclk_asyncapbs_mif_cssys\",\n\t\t\t\"div_aclk_mifnd_133\", ENABLE_ACLK_MIF2, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_BUS2_400, \"aclk_bus2_400\", \"div_aclk_bus2_400\",\n\t\t\tENABLE_ACLK_MIF3, 4,\n\t\t\tCLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_ACLK_DISP_333, \"aclk_disp_333\", \"div_aclk_disp_333\",\n\t\t\tENABLE_ACLK_MIF3, 1,\n\t\t\tCLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_ACLK_CPIF_200, \"aclk_cpif_200\", \"div_aclk_cpif_200\",\n\t\t\tENABLE_ACLK_MIF3, 0,\n\t\t\tCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_PCLK_PPMU_DREX1S3, \"pclk_ppmu_drex1s3\", \"div_aclk_drex1\",\n\t\t\tENABLE_PCLK_MIF, 29, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PPMU_DREX1S1, \"pclk_ppmu_drex1s1\", \"div_aclk_drex1\",\n\t\t\tENABLE_PCLK_MIF, 28, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PPMU_DREX1S0, \"pclk_ppmu_drex1s0\", \"div_aclk_drex1\",\n\t\t\tENABLE_PCLK_MIF, 27, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PPMU_DREX0S3, \"pclk_ppmu_drex0s3\", \"div_aclk_drex0\",\n\t\t\tENABLE_PCLK_MIF, 26, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PPMU_DREX0S1, \"pclk_ppmu_drex0s1\", \"div_aclk_drex0\",\n\t\t\tENABLE_PCLK_MIF, 25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PPMU_DREX0S0, \"pclk_ppmu_drex0s0\", \"div_aclk_drex0\",\n\t\t\tENABLE_PCLK_MIF, 24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_NOC_P_CCI, \"pclk_asyncaxi_noc_p_cci\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_PCLK_MIF, 21,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_CP1, \"pclk_asyncaxi_cp1\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 19, 0, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_CP0, \"pclk_asyncaxi_cp0\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 18, 0, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_DREX1_3, \"pclk_asyncaxi_drex1_3\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_PCLK_MIF, 17, 0, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_DREX1_1, \"pclk_asyncaxi_drex1_1\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_PCLK_MIF, 16, 0, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_DREX1_0, \"pclk_asyncaxi_drex1_0\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_PCLK_MIF, 15, 0, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_DREX0_3, \"pclk_asyncaxi_drex0_3\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_PCLK_MIF, 14, 0, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_DREX0_1, \"pclk_asyncaxi_drex0_1\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_PCLK_MIF, 13, 0, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_DREX0_0, \"pclk_asyncaxi_drex0_0\",\n\t\t\t\"div_aclk_mif_133\", ENABLE_PCLK_MIF, 12, 0, 0),\n\tGATE(CLK_PCLK_MIFSRVND_133, \"pclk_mifsrvnd_133\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 11, 0, 0),\n\tGATE(CLK_PCLK_PMU_MIF, \"pclk_pmu_mif\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_MIF, \"pclk_sysreg_mif\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_GPIO_ALIVE, \"pclk_gpio_alive\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ABB, \"pclk_abb\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 7, 0, 0),\n\tGATE(CLK_PCLK_PMU_APBIF, \"pclk_pmu_apbif\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_DDR_PHY1, \"pclk_ddr_phy1\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 5, 0, 0),\n\tGATE(CLK_PCLK_DREX1, \"pclk_drex1\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_DDR_PHY0, \"pclk_ddr_phy0\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 2, 0, 0),\n\tGATE(CLK_PCLK_DREX0, \"pclk_drex0\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_DREX0_TZ, \"pclk_drex0_tz\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF_SECURE_DREX0_TZ, 0,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_DREX1_TZ, \"pclk_drex1_tz\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF_SECURE_DREX1_TZ, 0,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_MONOTONIC_CNT, \"pclk_monotonic_cnt\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF_SECURE_MONOTONIC_CNT, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_RTC, \"pclk_rtc\", \"div_aclk_mif_133\",\n\t\t\tENABLE_PCLK_MIF_SECURE_RTC, 0, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_DSIM1_DISP, \"sclk_dsim1_disp\", \"div_sclk_dsim1\",\n\t\t\tENABLE_SCLK_MIF, 15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_DECON_TV_VCLK_DISP, \"sclk_decon_tv_vclk_disp\",\n\t\t\t\"div_sclk_decon_tv_vclk\", ENABLE_SCLK_MIF,\n\t\t\t14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_DSIM0_DISP, \"sclk_dsim0_disp\", \"div_sclk_dsim0\",\n\t\t\tENABLE_SCLK_MIF, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_DSD_DISP, \"sclk_dsd_disp\", \"div_sclk_dsd\",\n\t\t\tENABLE_SCLK_MIF, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_DECON_TV_ECLK_DISP, \"sclk_decon_tv_eclk_disp\",\n\t\t\t\"div_sclk_decon_tv_eclk\", ENABLE_SCLK_MIF,\n\t\t\t7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_DECON_VCLK_DISP, \"sclk_decon_vclk_disp\",\n\t\t\t\"div_sclk_decon_vclk\", ENABLE_SCLK_MIF,\n\t\t\t6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_DECON_ECLK_DISP, \"sclk_decon_eclk_disp\",\n\t\t\t\"div_sclk_decon_eclk\", ENABLE_SCLK_MIF,\n\t\t\t5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_HPM_MIF, \"sclk_hpm_mif\", \"div_sclk_hpm_mif\",\n\t\t\tENABLE_SCLK_MIF, 4,\n\t\t\tCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MFC_PLL, \"sclk_mfc_pll\", \"mout_mfc_pll_div2\",\n\t\t\tENABLE_SCLK_MIF, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_BUS_PLL, \"sclk_bus_pll\", \"mout_bus_pll_div2\",\n\t\t\tENABLE_SCLK_MIF, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_BUS_PLL_APOLLO, \"sclk_bus_pll_apollo\", \"sclk_bus_pll\",\n\t\t\tENABLE_SCLK_MIF, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_BUS_PLL_ATLAS, \"sclk_bus_pll_atlas\", \"sclk_bus_pll\",\n\t\t\tENABLE_SCLK_MIF, 0, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info mif_cmu_info __initconst = {\n\t.pll_clks\t\t= mif_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(mif_pll_clks),\n\t.mux_clks\t\t= mif_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(mif_mux_clks),\n\t.div_clks\t\t= mif_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(mif_div_clks),\n\t.gate_clks\t\t= mif_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(mif_gate_clks),\n\t.fixed_factor_clks\t= mif_fixed_factor_clks,\n\t.nr_fixed_factor_clks\t= ARRAY_SIZE(mif_fixed_factor_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_MIF,\n\t.clk_regs\t\t= mif_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(mif_clk_regs),\n};\n\nstatic void __init exynos5433_cmu_mif_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &mif_cmu_info);\n}\nCLK_OF_DECLARE(exynos5433_cmu_mif, \"samsung,exynos5433-cmu-mif\",\n\t\texynos5433_cmu_mif_init);\n\n \n#define DIV_PERIC\t\t\t0x0600\n#define DIV_STAT_PERIC\t\t\t0x0700\n#define ENABLE_ACLK_PERIC\t\t0x0800\n#define ENABLE_PCLK_PERIC0\t\t0x0900\n#define ENABLE_PCLK_PERIC1\t\t0x0904\n#define ENABLE_SCLK_PERIC\t\t0x0A00\n#define ENABLE_IP_PERIC0\t\t0x0B00\n#define ENABLE_IP_PERIC1\t\t0x0B04\n#define ENABLE_IP_PERIC2\t\t0x0B08\n\nstatic const unsigned long peric_clk_regs[] __initconst = {\n\tDIV_PERIC,\n\tENABLE_ACLK_PERIC,\n\tENABLE_PCLK_PERIC0,\n\tENABLE_PCLK_PERIC1,\n\tENABLE_SCLK_PERIC,\n\tENABLE_IP_PERIC0,\n\tENABLE_IP_PERIC1,\n\tENABLE_IP_PERIC2,\n};\n\nstatic const struct samsung_clk_reg_dump peric_suspend_regs[] = {\n\t \n\t{ ENABLE_PCLK_PERIC0, 0xe00ff000 },\n\t \n\t{ ENABLE_SCLK_PERIC, 0x7 },\n};\n\nstatic const struct samsung_div_clock peric_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_SCLK_SCI, \"div_sclk_sci\", \"oscclk\", DIV_PERIC, 4, 4),\n\tDIV(CLK_DIV_SCLK_SC_IN, \"div_sclk_sc_in\", \"oscclk\", DIV_PERIC, 0, 4),\n};\n\nstatic const struct samsung_gate_clock peric_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_AHB2APB_PERIC2P, \"aclk_ahb2apb_peric2p\", \"aclk_peric_66\",\n\t\t\tENABLE_ACLK_PERIC, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_PERIC1P, \"aclk_ahb2apb_peric1p\", \"aclk_peric_66\",\n\t\t\tENABLE_ACLK_PERIC, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_PERIC0P, \"aclk_ahb2apb_peric0p\", \"aclk_peric_66\",\n\t\t\tENABLE_ACLK_PERIC, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PERICNP_66, \"aclk_pericnp_66\", \"aclk_peric_66\",\n\t\t\tENABLE_ACLK_PERIC, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SCI, \"pclk_sci\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t31, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_GPIO_FINGER, \"pclk_gpio_finger\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 30, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_GPIO_ESE, \"pclk_gpio_ese\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 29, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PWM, \"pclk_pwm\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t28, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_SPDIF, \"pclk_spdif\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t26, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_PCM1, \"pclk_pcm1\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t25, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2S1, \"pclk_i2s\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t24, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_SPI2, \"pclk_spi2\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t23, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_SPI1, \"pclk_spi1\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t22, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_SPI0, \"pclk_spi0\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t21, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_ADCIF, \"pclk_adcif\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t20, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_GPIO_TOUCH, \"pclk_gpio_touch\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_GPIO_NFC, \"pclk_gpio_nfc\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_GPIO_PERIC, \"pclk_gpio_peric\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_PERIC, \"pclk_pmu_peric\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_SYSREG_PERIC, \"pclk_sysreg_peric\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 15,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_UART2, \"pclk_uart2\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t14, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_UART1, \"pclk_uart1\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t13, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_UART0, \"pclk_uart0\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C3, \"pclk_hsi2c3\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 11, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C2, \"pclk_hsi2c2\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 10, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C1, \"pclk_hsi2c1\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 9, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C0, \"pclk_hsi2c0\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC0, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2C7, \"pclk_i2c7\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t7, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2C6, \"pclk_i2c6\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t6, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2C5, \"pclk_i2c5\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t5, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2C4, \"pclk_i2c4\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2C3, \"pclk_i2c3\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2C2, \"pclk_i2c2\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2C1, \"pclk_i2c1\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_I2C0, \"pclk_i2c0\", \"aclk_peric_66\", ENABLE_PCLK_PERIC0,\n\t\t\t0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_PCLK_SPI4, \"pclk_spi4\", \"aclk_peric_66\", ENABLE_PCLK_PERIC1,\n\t\t\t9, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_SPI3, \"pclk_spi3\", \"aclk_peric_66\", ENABLE_PCLK_PERIC1,\n\t\t\t8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C11, \"pclk_hsi2c11\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC1, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C10, \"pclk_hsi2c10\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC1, 6, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C9, \"pclk_hsi2c9\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC1, 5, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C8, \"pclk_hsi2c8\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC1, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C7, \"pclk_hsi2c7\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC1, 3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C6, \"pclk_hsi2c6\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC1, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C5, \"pclk_hsi2c5\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC1, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_PCLK_HSI2C4, \"pclk_hsi2c4\", \"aclk_peric_66\",\n\t\t\tENABLE_PCLK_PERIC1, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_IOCLK_SPI4, \"sclk_ioclk_spi4\", \"ioclk_spi4_clk_in\",\n\t\t\tENABLE_SCLK_PERIC, 21, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_IOCLK_SPI3, \"sclk_ioclk_spi3\", \"ioclk_spi3_clk_in\",\n\t\t\tENABLE_SCLK_PERIC, 20, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI4, \"sclk_spi4\", \"sclk_spi4_peric\", ENABLE_SCLK_PERIC,\n\t\t\t19, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI3, \"sclk_spi3\", \"sclk_spi3_peric\", ENABLE_SCLK_PERIC,\n\t\t\t18, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SCI, \"sclk_sci\", \"div_sclk_sci\", ENABLE_SCLK_PERIC,\n\t\t\t17, 0, 0),\n\tGATE(CLK_SCLK_SC_IN, \"sclk_sc_in\", \"div_sclk_sc_in\", ENABLE_SCLK_PERIC,\n\t\t\t16, 0, 0),\n\tGATE(CLK_SCLK_PWM, \"sclk_pwm\", \"oscclk\", ENABLE_SCLK_PERIC, 15, 0, 0),\n\tGATE(CLK_SCLK_IOCLK_SPI2, \"sclk_ioclk_spi2\", \"ioclk_spi2_clk_in\",\n\t\t\tENABLE_SCLK_PERIC, 13, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_IOCLK_SPI1, \"sclk_ioclk_spi1\", \"ioclk_spi1_clk_in\",\n\t\t\tENABLE_SCLK_PERIC, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_IOCLK_SPI0, \"sclk_ioclk_spi0\", \"ioclk_spi0_clk_in\",\n\t\t\tENABLE_SCLK_PERIC, 11, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_IOCLK_I2S1_BCLK, \"sclk_ioclk_i2s1_bclk\",\n\t\t\t\"ioclk_i2s1_bclk_in\", ENABLE_SCLK_PERIC, 10,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_SPDIF, \"sclk_spdif\", \"sclk_spdif_peric\",\n\t\t\tENABLE_SCLK_PERIC, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PCM1, \"sclk_pcm1\", \"sclk_pcm1_peric\",\n\t\t\tENABLE_SCLK_PERIC, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_I2S1, \"sclk_i2s1\", \"sclk_i2s1_peric\",\n\t\t\tENABLE_SCLK_PERIC, 6,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_SPI2, \"sclk_spi2\", \"sclk_spi2_peric\", ENABLE_SCLK_PERIC,\n\t\t\t5, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI1, \"sclk_spi1\", \"sclk_spi1_peric\", ENABLE_SCLK_PERIC,\n\t\t\t4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI0, \"sclk_spi0\", \"sclk_spi0_peric\", ENABLE_SCLK_PERIC,\n\t\t\t3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART2, \"sclk_uart2\", \"sclk_uart2_peric\",\n\t\t\tENABLE_SCLK_PERIC, 2,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_UART1, \"sclk_uart1\", \"sclk_uart1_peric\",\n\t\t\tENABLE_SCLK_PERIC, 1,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_UART0, \"sclk_uart0\", \"sclk_uart0_peric\",\n\t\t\tENABLE_SCLK_PERIC, 0,\n\t\t\tCLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info peric_cmu_info __initconst = {\n\t.div_clks\t\t= peric_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(peric_div_clks),\n\t.gate_clks\t\t= peric_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peric_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_PERIC,\n\t.clk_regs\t\t= peric_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peric_clk_regs),\n\t.suspend_regs\t\t= peric_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(peric_suspend_regs),\n};\n\nstatic void __init exynos5433_cmu_peric_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &peric_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos5433_cmu_peric, \"samsung,exynos5433-cmu-peric\",\n\t\texynos5433_cmu_peric_init);\n\n \n#define ENABLE_ACLK_PERIS\t\t\t\t0x0800\n#define ENABLE_PCLK_PERIS\t\t\t\t0x0900\n#define ENABLE_PCLK_PERIS_SECURE_TZPC\t\t\t0x0904\n#define ENABLE_PCLK_PERIS_SECURE_SECKEY_APBIF\t\t0x0908\n#define ENABLE_PCLK_PERIS_SECURE_CHIPID_APBIF\t\t0x090c\n#define ENABLE_PCLK_PERIS_SECURE_TOPRTC\t\t\t0x0910\n#define ENABLE_PCLK_PERIS_SECURE_CUSTOM_EFUSE_APBIF\t0x0914\n#define ENABLE_PCLK_PERIS_SECURE_ANTIRBK_CNT_APBIF\t0x0918\n#define ENABLE_PCLK_PERIS_SECURE_OTP_CON_APBIF\t\t0x091c\n#define ENABLE_SCLK_PERIS\t\t\t\t0x0a00\n#define ENABLE_SCLK_PERIS_SECURE_SECKEY\t\t\t0x0a04\n#define ENABLE_SCLK_PERIS_SECURE_CHIPID\t\t\t0x0a08\n#define ENABLE_SCLK_PERIS_SECURE_TOPRTC\t\t\t0x0a0c\n#define ENABLE_SCLK_PERIS_SECURE_CUSTOM_EFUSE\t\t0x0a10\n#define ENABLE_SCLK_PERIS_SECURE_ANTIRBK_CNT\t\t0x0a14\n#define ENABLE_SCLK_PERIS_SECURE_OTP_CON\t\t0x0a18\n#define ENABLE_IP_PERIS0\t\t\t\t0x0b00\n#define ENABLE_IP_PERIS1\t\t\t\t0x0b04\n#define ENABLE_IP_PERIS_SECURE_TZPC\t\t\t0x0b08\n#define ENABLE_IP_PERIS_SECURE_SECKEY\t\t\t0x0b0c\n#define ENABLE_IP_PERIS_SECURE_CHIPID\t\t\t0x0b10\n#define ENABLE_IP_PERIS_SECURE_TOPRTC\t\t\t0x0b14\n#define ENABLE_IP_PERIS_SECURE_CUSTOM_EFUSE\t\t0x0b18\n#define ENABLE_IP_PERIS_SECURE_ANTIBRK_CNT\t\t0x0b1c\n#define ENABLE_IP_PERIS_SECURE_OTP_CON\t\t\t0x0b20\n\nstatic const unsigned long peris_clk_regs[] __initconst = {\n\tENABLE_ACLK_PERIS,\n\tENABLE_PCLK_PERIS,\n\tENABLE_PCLK_PERIS_SECURE_TZPC,\n\tENABLE_PCLK_PERIS_SECURE_SECKEY_APBIF,\n\tENABLE_PCLK_PERIS_SECURE_CHIPID_APBIF,\n\tENABLE_PCLK_PERIS_SECURE_TOPRTC,\n\tENABLE_PCLK_PERIS_SECURE_CUSTOM_EFUSE_APBIF,\n\tENABLE_PCLK_PERIS_SECURE_ANTIRBK_CNT_APBIF,\n\tENABLE_PCLK_PERIS_SECURE_OTP_CON_APBIF,\n\tENABLE_SCLK_PERIS,\n\tENABLE_SCLK_PERIS_SECURE_SECKEY,\n\tENABLE_SCLK_PERIS_SECURE_CHIPID,\n\tENABLE_SCLK_PERIS_SECURE_TOPRTC,\n\tENABLE_SCLK_PERIS_SECURE_CUSTOM_EFUSE,\n\tENABLE_SCLK_PERIS_SECURE_ANTIRBK_CNT,\n\tENABLE_SCLK_PERIS_SECURE_OTP_CON,\n\tENABLE_IP_PERIS0,\n\tENABLE_IP_PERIS1,\n\tENABLE_IP_PERIS_SECURE_TZPC,\n\tENABLE_IP_PERIS_SECURE_SECKEY,\n\tENABLE_IP_PERIS_SECURE_CHIPID,\n\tENABLE_IP_PERIS_SECURE_TOPRTC,\n\tENABLE_IP_PERIS_SECURE_CUSTOM_EFUSE,\n\tENABLE_IP_PERIS_SECURE_ANTIBRK_CNT,\n\tENABLE_IP_PERIS_SECURE_OTP_CON,\n};\n\nstatic const struct samsung_gate_clock peris_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_AHB2APB_PERIS1P, \"aclk_ahb2apb_peris1p\", \"aclk_peris_66\",\n\t\t\tENABLE_ACLK_PERIS, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_PERIS0P, \"aclk_ahb2apb_peris0p\", \"aclk_peris_66\",\n\t\t\tENABLE_ACLK_PERIS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PERISNP_66, \"aclk_perisnp_66\", \"aclk_peris_66\",\n\t\t\tENABLE_ACLK_PERIS, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_HPM_APBIF, \"pclk_hpm_apbif\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 30, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TMU1_APBIF, \"pclk_tmu1_apbif\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TMU0_APBIF, \"pclk_tmu0_apbif\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 23, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_PERIS, \"pclk_pmu_peris\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 22, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_PERIS, \"pclk_sysreg_peris\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_CMU_TOP_APBIF, \"pclk_cmu_top_apbif\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_WDT_APOLLO, \"pclk_wdt_apollo\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_WDT_ATLAS, \"pclk_wdt_atlas\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_MCT, \"pclk_mct\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_HDMI_CEC, \"pclk_hdmi_cec\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS, 14, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_TZPC12, \"pclk_tzpc12\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC11, \"pclk_tzpc11\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC10, \"pclk_tzpc10\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC9, \"pclk_tzpc9\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC8, \"pclk_tzpc8\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC7, \"pclk_tzpc7\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC6, \"pclk_tzpc6\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC5, \"pclk_tzpc5\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC4, \"pclk_tzpc4\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC3, \"pclk_tzpc3\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC2, \"pclk_tzpc2\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC1, \"pclk_tzpc1\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_TZPC0, \"pclk_tzpc0\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TZPC, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SECKEY_APBIF, \"pclk_seckey_apbif\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_SECKEY_APBIF, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_CHIPID_APBIF, \"pclk_chipid_apbif\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_CHIPID_APBIF, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_TOPRTC, \"pclk_toprtc\", \"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_TOPRTC, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_CUSTOM_EFUSE_APBIF, \"pclk_custom_efuse_apbif\",\n\t\t\t\"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_CUSTOM_EFUSE_APBIF, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_ANTIRBK_CNT_APBIF, \"pclk_antirbk_cnt_apbif\",\n\t\t\t\"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_ANTIRBK_CNT_APBIF, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_OTP_CON_APBIF, \"pclk_otp_con_apbif\",\n\t\t\t\"aclk_peris_66\",\n\t\t\tENABLE_PCLK_PERIS_SECURE_OTP_CON_APBIF, 0, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_ASV_TB, \"sclk_asv_tb\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS, 10, 0, 0),\n\tGATE(CLK_SCLK_TMU1, \"sclk_tmu1\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS, 4, 0, 0),\n\tGATE(CLK_SCLK_TMU0, \"sclk_tmu0\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS, 3, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_SECKEY, \"sclk_seckey\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS_SECURE_SECKEY, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_CHIPID, \"sclk_chipid\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS_SECURE_CHIPID, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_TOPRTC, \"sclk_toprtc\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS_SECURE_TOPRTC, 0, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_CUSTOM_EFUSE, \"sclk_custom_efuse\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS_SECURE_CUSTOM_EFUSE, 0, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_ANTIRBK_CNT, \"sclk_antirbk_cnt\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS_SECURE_ANTIRBK_CNT, 0, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_OTP_CON, \"sclk_otp_con\", \"oscclk_efuse_common\",\n\t\t\tENABLE_SCLK_PERIS_SECURE_OTP_CON, 0, 0, 0),\n};\n\nstatic const struct samsung_cmu_info peris_cmu_info __initconst = {\n\t.gate_clks\t\t= peris_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peris_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_PERIS,\n\t.clk_regs\t\t= peris_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peris_clk_regs),\n};\n\nstatic void __init exynos5433_cmu_peris_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &peris_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos5433_cmu_peris, \"samsung,exynos5433-cmu-peris\",\n\t\texynos5433_cmu_peris_init);\n\n \n#define MUX_SEL_FSYS0\t\t\t0x0200\n#define MUX_SEL_FSYS1\t\t\t0x0204\n#define MUX_SEL_FSYS2\t\t\t0x0208\n#define MUX_SEL_FSYS3\t\t\t0x020c\n#define MUX_SEL_FSYS4\t\t\t0x0210\n#define MUX_ENABLE_FSYS0\t\t0x0300\n#define MUX_ENABLE_FSYS1\t\t0x0304\n#define MUX_ENABLE_FSYS2\t\t0x0308\n#define MUX_ENABLE_FSYS3\t\t0x030c\n#define MUX_ENABLE_FSYS4\t\t0x0310\n#define MUX_STAT_FSYS0\t\t\t0x0400\n#define MUX_STAT_FSYS1\t\t\t0x0404\n#define MUX_STAT_FSYS2\t\t\t0x0408\n#define MUX_STAT_FSYS3\t\t\t0x040c\n#define MUX_STAT_FSYS4\t\t\t0x0410\n#define MUX_IGNORE_FSYS2\t\t0x0508\n#define MUX_IGNORE_FSYS3\t\t0x050c\n#define ENABLE_ACLK_FSYS0\t\t0x0800\n#define ENABLE_ACLK_FSYS1\t\t0x0804\n#define ENABLE_PCLK_FSYS\t\t0x0900\n#define ENABLE_SCLK_FSYS\t\t0x0a00\n#define ENABLE_IP_FSYS0\t\t\t0x0b00\n#define ENABLE_IP_FSYS1\t\t\t0x0b04\n\n \nPNAME(mout_sclk_ufs_mphy_user_p)\t= { \"oscclk\", \"sclk_ufs_mphy\", };\nPNAME(mout_aclk_fsys_200_user_p)\t= { \"oscclk\", \"aclk_fsys_200\", };\nPNAME(mout_sclk_pcie_100_user_p)\t= { \"oscclk\", \"sclk_pcie_100_fsys\",};\nPNAME(mout_sclk_ufsunipro_user_p)\t= { \"oscclk\", \"sclk_ufsunipro_fsys\",};\nPNAME(mout_sclk_mmc2_user_p)\t\t= { \"oscclk\", \"sclk_mmc2_fsys\", };\nPNAME(mout_sclk_mmc1_user_p)\t\t= { \"oscclk\", \"sclk_mmc1_fsys\", };\nPNAME(mout_sclk_mmc0_user_p)\t\t= { \"oscclk\", \"sclk_mmc0_fsys\", };\nPNAME(mout_sclk_usbhost30_user_p)\t= { \"oscclk\", \"sclk_usbhost30_fsys\",};\nPNAME(mout_sclk_usbdrd30_user_p)\t= { \"oscclk\", \"sclk_usbdrd30_fsys\", };\n\nPNAME(mout_phyclk_usbhost30_uhost30_pipe_pclk_user_p)\n\t\t= { \"oscclk\", \"phyclk_usbhost30_uhost30_pipe_pclk_phy\", };\nPNAME(mout_phyclk_usbhost30_uhost30_phyclock_user_p)\n\t\t= { \"oscclk\", \"phyclk_usbhost30_uhost30_phyclock_phy\", };\nPNAME(mout_phyclk_usbhost20_phy_hsic1_p)\n\t\t= { \"oscclk\", \"phyclk_usbhost20_phy_hsic1_phy\", };\nPNAME(mout_phyclk_usbhost20_phy_clk48mohci_user_p)\n\t\t= { \"oscclk\", \"phyclk_usbhost20_phy_clk48mohci_phy\", };\nPNAME(mout_phyclk_usbhost20_phy_phyclock_user_p)\n\t\t= { \"oscclk\", \"phyclk_usbhost20_phy_phyclock_phy\", };\nPNAME(mout_phyclk_usbhost20_phy_freeclk_user_p)\n\t\t= { \"oscclk\", \"phyclk_usbhost20_phy_freeclk_phy\", };\nPNAME(mout_phyclk_usbdrd30_udrd30_pipe_pclk_p)\n\t\t= { \"oscclk\", \"phyclk_usbdrd30_udrd30_pipe_pclk_phy\", };\nPNAME(mout_phyclk_usbdrd30_udrd30_phyclock_user_p)\n\t\t= { \"oscclk\", \"phyclk_usbdrd30_udrd30_phyclock_phy\", };\nPNAME(mout_phyclk_ufs_rx1_symbol_user_p)\n\t\t= { \"oscclk\", \"phyclk_ufs_rx1_symbol_phy\", };\nPNAME(mout_phyclk_ufs_rx0_symbol_user_p)\n\t\t= { \"oscclk\", \"phyclk_ufs_rx0_symbol_phy\", };\nPNAME(mout_phyclk_ufs_tx1_symbol_user_p)\n\t\t= { \"oscclk\", \"phyclk_ufs_tx1_symbol_phy\", };\nPNAME(mout_phyclk_ufs_tx0_symbol_user_p)\n\t\t= { \"oscclk\", \"phyclk_ufs_tx0_symbol_phy\", };\nPNAME(mout_phyclk_lli_mphy_to_ufs_user_p)\n\t\t= { \"oscclk\", \"phyclk_lli_mphy_to_ufs_phy\", };\nPNAME(mout_sclk_mphy_p)\n\t\t= { \"mout_sclk_ufs_mphy_user\",\n\t\t\t    \"mout_phyclk_lli_mphy_to_ufs_user\", };\n\nstatic const unsigned long fsys_clk_regs[] __initconst = {\n\tMUX_SEL_FSYS0,\n\tMUX_SEL_FSYS1,\n\tMUX_SEL_FSYS2,\n\tMUX_SEL_FSYS3,\n\tMUX_SEL_FSYS4,\n\tMUX_ENABLE_FSYS0,\n\tMUX_ENABLE_FSYS1,\n\tMUX_ENABLE_FSYS2,\n\tMUX_ENABLE_FSYS3,\n\tMUX_ENABLE_FSYS4,\n\tMUX_IGNORE_FSYS2,\n\tMUX_IGNORE_FSYS3,\n\tENABLE_ACLK_FSYS0,\n\tENABLE_ACLK_FSYS1,\n\tENABLE_PCLK_FSYS,\n\tENABLE_SCLK_FSYS,\n\tENABLE_IP_FSYS0,\n\tENABLE_IP_FSYS1,\n};\n\nstatic const struct samsung_clk_reg_dump fsys_suspend_regs[] = {\n\t{ MUX_SEL_FSYS0, 0 },\n\t{ MUX_SEL_FSYS1, 0 },\n\t{ MUX_SEL_FSYS2, 0 },\n\t{ MUX_SEL_FSYS3, 0 },\n\t{ MUX_SEL_FSYS4, 0 },\n};\n\nstatic const struct samsung_fixed_rate_clock fsys_fixed_clks[] __initconst = {\n\t \n\tFRATE(CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_PHY,\n\t\t\t\"phyclk_usbdrd30_udrd30_phyclock_phy\", NULL,\n\t\t\t0, 60000000),\n\tFRATE(CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK_PHY,\n\t\t\t\"phyclk_usbdrd30_udrd30_pipe_pclk_phy\", NULL,\n\t\t\t0, 125000000),\n\t \n\tFRATE(CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK_PHY,\n\t\t\t\"phyclk_usbhost30_uhost30_phyclock_phy\", NULL,\n\t\t\t0, 60000000),\n\tFRATE(CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK_PHY,\n\t\t\t\"phyclk_usbhost30_uhost30_pipe_pclk_phy\", NULL,\n\t\t\t0, 125000000),\n\t \n\tFRATE(CLK_PHYCLK_USBHOST20_PHY_FREECLK_PHY,\n\t\t\t\"phyclk_usbhost20_phy_freeclk_phy\", NULL, 0, 60000000),\n\tFRATE(CLK_PHYCLK_USBHOST20_PHY_PHYCLOCK_PHY,\n\t\t\t\"phyclk_usbhost20_phy_phyclock_phy\", NULL, 0, 60000000),\n\tFRATE(CLK_PHYCLK_USBHOST20_PHY_CLK48MOHCI_PHY,\n\t\t\t\"phyclk_usbhost20_phy_clk48mohci_phy\", NULL,\n\t\t\t0, 48000000),\n\tFRATE(CLK_PHYCLK_USBHOST20_PHY_HSIC1_PHY,\n\t\t\t\"phyclk_usbhost20_phy_hsic1_phy\", NULL, 0,\n\t\t\t60000000),\n\t \n\tFRATE(CLK_PHYCLK_UFS_TX0_SYMBOL_PHY, \"phyclk_ufs_tx0_symbol_phy\",\n\t\t\tNULL, 0, 300000000),\n\tFRATE(CLK_PHYCLK_UFS_RX0_SYMBOL_PHY, \"phyclk_ufs_rx0_symbol_phy\",\n\t\t\tNULL, 0, 300000000),\n\tFRATE(CLK_PHYCLK_UFS_TX1_SYMBOL_PHY, \"phyclk_ufs_tx1_symbol_phy\",\n\t\t\tNULL, 0, 300000000),\n\tFRATE(CLK_PHYCLK_UFS_RX1_SYMBOL_PHY, \"phyclk_ufs_rx1_symbol_phy\",\n\t\t\tNULL, 0, 300000000),\n\t \n\tFRATE(CLK_PHYCLK_LLI_MPHY_TO_UFS_PHY, \"phyclk_lli_mphy_to_ufs_phy\",\n\t\t\tNULL, 0, 26000000),\n};\n\nstatic const struct samsung_mux_clock fsys_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_SCLK_UFS_MPHY_USER, \"mout_sclk_ufs_mphy_user\",\n\t\t\tmout_sclk_ufs_mphy_user_p, MUX_SEL_FSYS0, 4, 1),\n\tMUX(CLK_MOUT_ACLK_FSYS_200_USER, \"mout_aclk_fsys_200_user\",\n\t\t\tmout_aclk_fsys_200_user_p, MUX_SEL_FSYS0, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_PCIE_100_USER, \"mout_sclk_pcie_100_user\",\n\t\t\tmout_sclk_pcie_100_user_p, MUX_SEL_FSYS1, 28, 1),\n\tMUX(CLK_MOUT_SCLK_UFSUNIPRO_USER, \"mout_sclk_ufsunipro_user\",\n\t\t\tmout_sclk_ufsunipro_user_p, MUX_SEL_FSYS1, 24, 1),\n\tMUX(CLK_MOUT_SCLK_MMC2_USER, \"mout_sclk_mmc2_user\",\n\t\t\tmout_sclk_mmc2_user_p, MUX_SEL_FSYS1, 20, 1),\n\tMUX(CLK_MOUT_SCLK_MMC1_USER, \"mout_sclk_mmc1_user\",\n\t\t\tmout_sclk_mmc1_user_p, MUX_SEL_FSYS1, 16, 1),\n\tMUX(CLK_MOUT_SCLK_MMC0_USER, \"mout_sclk_mmc0_user\",\n\t\t\tmout_sclk_mmc0_user_p, MUX_SEL_FSYS1, 12, 1),\n\tMUX(CLK_MOUT_SCLK_USBHOST30_USER, \"mout_sclk_usbhost30_user\",\n\t\t\tmout_sclk_usbhost30_user_p, MUX_SEL_FSYS1, 4, 1),\n\tMUX(CLK_MOUT_SCLK_USBDRD30_USER, \"mout_sclk_usbdrd30_user\",\n\t\t\tmout_sclk_usbdrd30_user_p, MUX_SEL_FSYS1, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK_USER,\n\t\t\t\"mout_phyclk_usbhost30_uhost30_pipe_pclk_user\",\n\t\t\tmout_phyclk_usbhost30_uhost30_pipe_pclk_user_p,\n\t\t\tMUX_SEL_FSYS2, 28, 1),\n\tMUX(CLK_MOUT_PHYCLK_USBHOST30_UHOST30_PHYCLOCK_USER,\n\t\t\t\"mout_phyclk_usbhost30_uhost30_phyclock_user\",\n\t\t\tmout_phyclk_usbhost30_uhost30_phyclock_user_p,\n\t\t\tMUX_SEL_FSYS2, 24, 1),\n\tMUX(CLK_MOUT_PHYCLK_USBHOST20_PHY_HSIC1_USER,\n\t\t\t\"mout_phyclk_usbhost20_phy_hsic1\",\n\t\t\tmout_phyclk_usbhost20_phy_hsic1_p,\n\t\t\tMUX_SEL_FSYS2, 20, 1),\n\tMUX(CLK_MOUT_PHYCLK_USBHOST20_PHY_CLK48MOHCI_USER,\n\t\t\t\"mout_phyclk_usbhost20_phy_clk48mohci_user\",\n\t\t\tmout_phyclk_usbhost20_phy_clk48mohci_user_p,\n\t\t\tMUX_SEL_FSYS2, 16, 1),\n\tMUX(CLK_MOUT_PHYCLK_USBHOST20_PHY_PHYCLOCK_USER,\n\t\t\t\"mout_phyclk_usbhost20_phy_phyclock_user\",\n\t\t\tmout_phyclk_usbhost20_phy_phyclock_user_p,\n\t\t\tMUX_SEL_FSYS2, 12, 1),\n\tMUX(CLK_MOUT_PHYCLK_USBHOST20_PHY_PHY_FREECLK_USER,\n\t\t\t\"mout_phyclk_usbhost20_phy_freeclk_user\",\n\t\t\tmout_phyclk_usbhost20_phy_freeclk_user_p,\n\t\t\tMUX_SEL_FSYS2, 8, 1),\n\tMUX(CLK_MOUT_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK_USER,\n\t\t\t\"mout_phyclk_usbdrd30_udrd30_pipe_pclk_user\",\n\t\t\tmout_phyclk_usbdrd30_udrd30_pipe_pclk_p,\n\t\t\tMUX_SEL_FSYS2, 4, 1),\n\tMUX(CLK_MOUT_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_USER,\n\t\t\t\"mout_phyclk_usbdrd30_udrd30_phyclock_user\",\n\t\t\tmout_phyclk_usbdrd30_udrd30_phyclock_user_p,\n\t\t\tMUX_SEL_FSYS2, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_PHYCLK_UFS_RX1_SYMBOL_USER,\n\t\t\t\"mout_phyclk_ufs_rx1_symbol_user\",\n\t\t\tmout_phyclk_ufs_rx1_symbol_user_p,\n\t\t\tMUX_SEL_FSYS3, 16, 1),\n\tMUX(CLK_MOUT_PHYCLK_UFS_RX0_SYMBOL_USER,\n\t\t\t\"mout_phyclk_ufs_rx0_symbol_user\",\n\t\t\tmout_phyclk_ufs_rx0_symbol_user_p,\n\t\t\tMUX_SEL_FSYS3, 12, 1),\n\tMUX(CLK_MOUT_PHYCLK_UFS_TX1_SYMBOL_USER,\n\t\t\t\"mout_phyclk_ufs_tx1_symbol_user\",\n\t\t\tmout_phyclk_ufs_tx1_symbol_user_p,\n\t\t\tMUX_SEL_FSYS3, 8, 1),\n\tMUX(CLK_MOUT_PHYCLK_UFS_TX0_SYMBOL_USER,\n\t\t\t\"mout_phyclk_ufs_tx0_symbol_user\",\n\t\t\tmout_phyclk_ufs_tx0_symbol_user_p,\n\t\t\tMUX_SEL_FSYS3, 4, 1),\n\tMUX(CLK_MOUT_PHYCLK_LLI_MPHY_TO_UFS_USER,\n\t\t\t\"mout_phyclk_lli_mphy_to_ufs_user\",\n\t\t\tmout_phyclk_lli_mphy_to_ufs_user_p,\n\t\t\tMUX_SEL_FSYS3, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_MPHY, \"mout_sclk_mphy\", mout_sclk_mphy_p,\n\t\t\tMUX_SEL_FSYS4, 0, 1),\n};\n\nstatic const struct samsung_gate_clock fsys_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_PCIE, \"aclk_pcie\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PDMA1, \"aclk_pdma1\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_TSI, \"aclk_tsi\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MMC2, \"aclk_mmc2\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MMC1, \"aclk_mmc1\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MMC0, \"aclk_mmc0\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_UFS, \"aclk_ufs\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_USBHOST20, \"aclk_usbhost20\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_USBHOST30, \"aclk_usbhost30\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_USBDRD30, \"aclk_usbdrd30\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_PDMA0, \"aclk_pdma0\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS0, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ACLK_XIU_FSYSPX, \"aclk_xiu_fsyspx\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 27, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB_USBLINKH1, \"aclk_ahb_usblinkh1\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t26, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_PDMA1, \"aclk_smmu_pdma1\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_PCIE, \"aclk_bts_pcie\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_PDMA1, \"aclk_axius_pdma1\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t22, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_PDMA0, \"aclk_smmu_pdma0\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_UFS, \"aclk_bts_ufs\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_USBHOST30, \"aclk_bts_usbhost30\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t13, 0, 0),\n\tGATE(CLK_ACLK_BTS_USBDRD30, \"aclk_bts_usbdrd30\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t12, 0, 0),\n\tGATE(CLK_ACLK_AXIUS_PDMA0, \"aclk_axius_pdma0\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_USBHS, \"aclk_axius_usbhs\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_FSYSSX, \"aclk_axius_fsyssx\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_FSYSP, \"aclk_ahb2apb_fsysp\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2AXI_USBHS, \"aclk_ahb2axi_usbhs\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB_USBLINKH0, \"aclk_ahb_usblinkh0\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_ACLK_FSYS1,\n\t\t\t6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB_USBHS, \"aclk_ahb_usbhs\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB_FSYSH, \"aclk_ahb_fsysh\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_FSYSX, \"aclk_xiu_fsysx\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_FSYSSX, \"aclk_xiu_fsyssx\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_FSYSNP_200, \"aclk_fsysnp_200\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_FSYSND_200, \"aclk_fsysnd_200\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_ACLK_FSYS1, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_PCIE_CTRL, \"pclk_pcie_ctrl\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_PCLK_FSYS, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_PDMA1, \"pclk_smmu_pdma1\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_PCLK_FSYS, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PCIE_PHY, \"pclk_pcie_phy\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_PCLK_FSYS, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_PCIE, \"pclk_bts_pcie\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_PCLK_FSYS, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_PDMA0, \"pclk_smmu_pdma0\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_PCLK_FSYS, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_UFS, \"pclk_bts_ufs\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_PCLK_FSYS, 5, 0, 0),\n\tGATE(CLK_PCLK_BTS_USBHOST30, \"pclk_bts_usbhost30\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_PCLK_FSYS, 4, 0, 0),\n\tGATE(CLK_PCLK_BTS_USBDRD30, \"pclk_bts_usbdrd30\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_PCLK_FSYS, 3, 0, 0),\n\tGATE(CLK_PCLK_GPIO_FSYS, \"pclk_gpio_fsys\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_PCLK_FSYS, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_FSYS, \"pclk_pmu_fsys\", \"mout_aclk_fsys_200_user\",\n\t\t\tENABLE_PCLK_FSYS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_FSYS, \"pclk_sysreg_fsys\",\n\t\t\t\"mout_aclk_fsys_200_user\", ENABLE_PCLK_FSYS,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_PCIE_100, \"sclk_pcie_100\", \"mout_sclk_pcie_100_user\",\n\t\t\tENABLE_SCLK_FSYS, 21, 0, 0),\n\tGATE(CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK,\n\t\t\t\"phyclk_usbhost30_uhost30_pipe_pclk\",\n\t\t\t\"mout_phyclk_usbhost30_uhost30_pipe_pclk_user\",\n\t\t\tENABLE_SCLK_FSYS, 18, 0, 0),\n\tGATE(CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK,\n\t\t\t\"phyclk_usbhost30_uhost30_phyclock\",\n\t\t\t\"mout_phyclk_usbhost30_uhost30_phyclock_user\",\n\t\t\tENABLE_SCLK_FSYS, 17, 0, 0),\n\tGATE(CLK_PHYCLK_UFS_RX1_SYMBOL, \"phyclk_ufs_rx1_symbol\",\n\t\t\t\"mout_phyclk_ufs_rx1_symbol_user\", ENABLE_SCLK_FSYS,\n\t\t\t16, 0, 0),\n\tGATE(CLK_PHYCLK_UFS_RX0_SYMBOL, \"phyclk_ufs_rx0_symbol\",\n\t\t\t\"mout_phyclk_ufs_rx0_symbol_user\", ENABLE_SCLK_FSYS,\n\t\t\t15, 0, 0),\n\tGATE(CLK_PHYCLK_UFS_TX1_SYMBOL, \"phyclk_ufs_tx1_symbol\",\n\t\t\t\"mout_phyclk_ufs_tx1_symbol_user\", ENABLE_SCLK_FSYS,\n\t\t\t14, 0, 0),\n\tGATE(CLK_PHYCLK_UFS_TX0_SYMBOL, \"phyclk_ufs_tx0_symbol\",\n\t\t\t\"mout_phyclk_ufs_tx0_symbol_user\", ENABLE_SCLK_FSYS,\n\t\t\t13, 0, 0),\n\tGATE(CLK_PHYCLK_USBHOST20_PHY_HSIC1, \"phyclk_usbhost20_phy_hsic1\",\n\t\t\t\"mout_phyclk_usbhost20_phy_hsic1\", ENABLE_SCLK_FSYS,\n\t\t\t12, 0, 0),\n\tGATE(CLK_PHYCLK_USBHOST20_PHY_CLK48MOHCI,\n\t\t\t\"phyclk_usbhost20_phy_clk48mohci\",\n\t\t\t\"mout_phyclk_usbhost20_phy_clk48mohci_user\",\n\t\t\tENABLE_SCLK_FSYS, 11, 0, 0),\n\tGATE(CLK_PHYCLK_USBHOST20_PHY_PHYCLOCK,\n\t\t\t\"phyclk_usbhost20_phy_phyclock\",\n\t\t\t\"mout_phyclk_usbhost20_phy_phyclock_user\",\n\t\t\tENABLE_SCLK_FSYS, 10, 0, 0),\n\tGATE(CLK_PHYCLK_USBHOST20_PHY_FREECLK,\n\t\t\t\"phyclk_usbhost20_phy_freeclk\",\n\t\t\t\"mout_phyclk_usbhost20_phy_freeclk_user\",\n\t\t\tENABLE_SCLK_FSYS, 9, 0, 0),\n\tGATE(CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK,\n\t\t\t\"phyclk_usbdrd30_udrd30_pipe_pclk\",\n\t\t\t\"mout_phyclk_usbdrd30_udrd30_pipe_pclk_user\",\n\t\t\tENABLE_SCLK_FSYS, 8, 0, 0),\n\tGATE(CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK,\n\t\t\t\"phyclk_usbdrd30_udrd30_phyclock\",\n\t\t\t\"mout_phyclk_usbdrd30_udrd30_phyclock_user\",\n\t\t\tENABLE_SCLK_FSYS, 7, 0, 0),\n\tGATE(CLK_SCLK_MPHY, \"sclk_mphy\", \"mout_sclk_mphy\",\n\t\t\tENABLE_SCLK_FSYS, 6, 0, 0),\n\tGATE(CLK_SCLK_UFSUNIPRO, \"sclk_ufsunipro\", \"mout_sclk_ufsunipro_user\",\n\t\t\tENABLE_SCLK_FSYS, 5, 0, 0),\n\tGATE(CLK_SCLK_MMC2, \"sclk_mmc2\", \"mout_sclk_mmc2_user\",\n\t\t\tENABLE_SCLK_FSYS, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC1, \"sclk_mmc1\", \"mout_sclk_mmc1_user\",\n\t\t\tENABLE_SCLK_FSYS, 3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC0, \"sclk_mmc0\", \"mout_sclk_mmc0_user\",\n\t\t\tENABLE_SCLK_FSYS, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_USBHOST30, \"sclk_usbhost30\", \"mout_sclk_usbhost30_user\",\n\t\t\tENABLE_SCLK_FSYS, 1, 0, 0),\n\tGATE(CLK_SCLK_USBDRD30, \"sclk_usbdrd30\", \"mout_sclk_usbdrd30_user\",\n\t\t\tENABLE_SCLK_FSYS, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCIE, \"pcie\", \"sclk_pcie_100\", ENABLE_IP_FSYS0, 17, 0, 0),\n\tGATE(CLK_PDMA1, \"pdma1\", \"aclk_pdma1\", ENABLE_IP_FSYS0, 15, 0, 0),\n\tGATE(CLK_PDMA0, \"pdma0\", \"aclk_pdma0\", ENABLE_IP_FSYS0, 0, 0, 0),\n};\n\nstatic const struct samsung_cmu_info fsys_cmu_info __initconst = {\n\t.mux_clks\t\t= fsys_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys_mux_clks),\n\t.gate_clks\t\t= fsys_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys_gate_clks),\n\t.fixed_clks\t\t= fsys_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(fsys_fixed_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_FSYS,\n\t.clk_regs\t\t= fsys_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys_clk_regs),\n\t.suspend_regs\t\t= fsys_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(fsys_suspend_regs),\n\t.clk_name\t\t= \"aclk_fsys_200\",\n};\n\n \n#define MUX_SEL_G2D0\t\t\t\t0x0200\n#define MUX_SEL_ENABLE_G2D0\t\t\t0x0300\n#define MUX_SEL_STAT_G2D0\t\t\t0x0400\n#define DIV_G2D\t\t\t\t\t0x0600\n#define DIV_STAT_G2D\t\t\t\t0x0700\n#define DIV_ENABLE_ACLK_G2D\t\t\t0x0800\n#define DIV_ENABLE_ACLK_G2D_SECURE_SMMU_G2D\t0x0804\n#define DIV_ENABLE_PCLK_G2D\t\t\t0x0900\n#define DIV_ENABLE_PCLK_G2D_SECURE_SMMU_G2D\t0x0904\n#define DIV_ENABLE_IP_G2D0\t\t\t0x0b00\n#define DIV_ENABLE_IP_G2D1\t\t\t0x0b04\n#define DIV_ENABLE_IP_G2D_SECURE_SMMU_G2D\t0x0b08\n\nstatic const unsigned long g2d_clk_regs[] __initconst = {\n\tMUX_SEL_G2D0,\n\tMUX_SEL_ENABLE_G2D0,\n\tDIV_G2D,\n\tDIV_ENABLE_ACLK_G2D,\n\tDIV_ENABLE_ACLK_G2D_SECURE_SMMU_G2D,\n\tDIV_ENABLE_PCLK_G2D,\n\tDIV_ENABLE_PCLK_G2D_SECURE_SMMU_G2D,\n\tDIV_ENABLE_IP_G2D0,\n\tDIV_ENABLE_IP_G2D1,\n\tDIV_ENABLE_IP_G2D_SECURE_SMMU_G2D,\n};\n\nstatic const struct samsung_clk_reg_dump g2d_suspend_regs[] = {\n\t{ MUX_SEL_G2D0, 0 },\n};\n\n \nPNAME(mout_aclk_g2d_266_user_p)\t\t= { \"oscclk\", \"aclk_g2d_266\", };\nPNAME(mout_aclk_g2d_400_user_p)\t\t= { \"oscclk\", \"aclk_g2d_400\", };\n\nstatic const struct samsung_mux_clock g2d_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MUX_ACLK_G2D_266_USER, \"mout_aclk_g2d_266_user\",\n\t\t\tmout_aclk_g2d_266_user_p, MUX_SEL_G2D0, 4, 1),\n\tMUX(CLK_MUX_ACLK_G2D_400_USER, \"mout_aclk_g2d_400_user\",\n\t\t\tmout_aclk_g2d_400_user_p, MUX_SEL_G2D0, 0, 1),\n};\n\nstatic const struct samsung_div_clock g2d_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_G2D, \"div_pclk_g2d\", \"mout_aclk_g2d_266_user\",\n\t\t\tDIV_G2D, 0, 2),\n};\n\nstatic const struct samsung_gate_clock g2d_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_SMMU_MDMA1, \"aclk_smmu_mdma1\", \"mout_aclk_g2d_266_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 12, 0, 0),\n\tGATE(CLK_ACLK_BTS_MDMA1, \"aclk_bts_mdam1\", \"mout_aclk_g2d_266_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 11, 0, 0),\n\tGATE(CLK_ACLK_BTS_G2D, \"aclk_bts_g2d\", \"mout_aclk_g2d_400_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 10, 0, 0),\n\tGATE(CLK_ACLK_ALB_G2D, \"aclk_alb_g2d\", \"mout_aclk_g2d_400_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 9, 0, 0),\n\tGATE(CLK_ACLK_AXIUS_G2DX, \"aclk_axius_g2dx\", \"mout_aclk_g2d_400_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 8, 0, 0),\n\tGATE(CLK_ACLK_ASYNCAXI_SYSX, \"aclk_asyncaxi_sysx\",\n\t\t\t\"mout_aclk_g2d_400_user\", DIV_ENABLE_ACLK_G2D,\n\t\t\t7, 0, 0),\n\tGATE(CLK_ACLK_AHB2APB_G2D1P, \"aclk_ahb2apb_g2d1p\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_G2D0P, \"aclk_ahb2apb_g2d0p\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_G2DX, \"aclk_xiu_g2dx\", \"mout_aclk_g2d_400_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_G2DNP_133, \"aclk_g2dnp_133\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_G2DND_400, \"aclk_g2dnd_400\", \"mout_aclk_g2d_400_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MDMA1, \"aclk_mdma1\", \"mout_aclk_g2d_266_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 1, 0, 0),\n\tGATE(CLK_ACLK_G2D, \"aclk_g2d\", \"mout_aclk_g2d_400_user\",\n\t\t\tDIV_ENABLE_ACLK_G2D, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_G2D, \"aclk_smmu_g2d\", \"mout_aclk_g2d_400_user\",\n\t\tDIV_ENABLE_ACLK_G2D_SECURE_SMMU_G2D, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_MDMA1, \"pclk_smmu_mdma1\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_PCLK_G2D, 7, 0, 0),\n\tGATE(CLK_PCLK_BTS_MDMA1, \"pclk_bts_mdam1\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_PCLK_G2D, 6, 0, 0),\n\tGATE(CLK_PCLK_BTS_G2D, \"pclk_bts_g2d\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_PCLK_G2D, 5, 0, 0),\n\tGATE(CLK_PCLK_ALB_G2D, \"pclk_alb_g2d\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_PCLK_G2D, 4, 0, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_SYSX, \"pclk_asyncaxi_sysx\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_PCLK_G2D, 3, 0, 0),\n\tGATE(CLK_PCLK_PMU_G2D, \"pclk_pmu_g2d\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_PCLK_G2D, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_G2D, \"pclk_sysreg_g2d\", \"div_pclk_g2d\",\n\t\t\tDIV_ENABLE_PCLK_G2D, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_G2D, \"pclk_g2d\", \"div_pclk_g2d\", DIV_ENABLE_PCLK_G2D,\n\t\t\t0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_G2D, \"pclk_smmu_g2d\", \"div_pclk_g2d\",\n\t\tDIV_ENABLE_PCLK_G2D_SECURE_SMMU_G2D, 0, 0, 0),\n};\n\nstatic const struct samsung_cmu_info g2d_cmu_info __initconst = {\n\t.mux_clks\t\t= g2d_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(g2d_mux_clks),\n\t.div_clks\t\t= g2d_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(g2d_div_clks),\n\t.gate_clks\t\t= g2d_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(g2d_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_G2D,\n\t.clk_regs\t\t= g2d_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(g2d_clk_regs),\n\t.suspend_regs\t\t= g2d_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(g2d_suspend_regs),\n\t.clk_name\t\t= \"aclk_g2d_400\",\n};\n\n \n#define DISP_PLL_LOCK\t\t\t0x0000\n#define DISP_PLL_CON0\t\t\t0x0100\n#define DISP_PLL_CON1\t\t\t0x0104\n#define DISP_PLL_FREQ_DET\t\t0x0108\n#define MUX_SEL_DISP0\t\t\t0x0200\n#define MUX_SEL_DISP1\t\t\t0x0204\n#define MUX_SEL_DISP2\t\t\t0x0208\n#define MUX_SEL_DISP3\t\t\t0x020c\n#define MUX_SEL_DISP4\t\t\t0x0210\n#define MUX_ENABLE_DISP0\t\t0x0300\n#define MUX_ENABLE_DISP1\t\t0x0304\n#define MUX_ENABLE_DISP2\t\t0x0308\n#define MUX_ENABLE_DISP3\t\t0x030c\n#define MUX_ENABLE_DISP4\t\t0x0310\n#define MUX_STAT_DISP0\t\t\t0x0400\n#define MUX_STAT_DISP1\t\t\t0x0404\n#define MUX_STAT_DISP2\t\t\t0x0408\n#define MUX_STAT_DISP3\t\t\t0x040c\n#define MUX_STAT_DISP4\t\t\t0x0410\n#define MUX_IGNORE_DISP2\t\t0x0508\n#define DIV_DISP\t\t\t0x0600\n#define DIV_DISP_PLL_FREQ_DET\t\t0x0604\n#define DIV_STAT_DISP\t\t\t0x0700\n#define DIV_STAT_DISP_PLL_FREQ_DET\t0x0704\n#define ENABLE_ACLK_DISP0\t\t0x0800\n#define ENABLE_ACLK_DISP1\t\t0x0804\n#define ENABLE_PCLK_DISP\t\t0x0900\n#define ENABLE_SCLK_DISP\t\t0x0a00\n#define ENABLE_IP_DISP0\t\t\t0x0b00\n#define ENABLE_IP_DISP1\t\t\t0x0b04\n#define CLKOUT_CMU_DISP\t\t\t0x0c00\n#define CLKOUT_CMU_DISP_DIV_STAT\t0x0c04\n\nstatic const unsigned long disp_clk_regs[] __initconst = {\n\tDISP_PLL_LOCK,\n\tDISP_PLL_CON0,\n\tDISP_PLL_CON1,\n\tDISP_PLL_FREQ_DET,\n\tMUX_SEL_DISP0,\n\tMUX_SEL_DISP1,\n\tMUX_SEL_DISP2,\n\tMUX_SEL_DISP3,\n\tMUX_SEL_DISP4,\n\tMUX_ENABLE_DISP0,\n\tMUX_ENABLE_DISP1,\n\tMUX_ENABLE_DISP2,\n\tMUX_ENABLE_DISP3,\n\tMUX_ENABLE_DISP4,\n\tMUX_IGNORE_DISP2,\n\tDIV_DISP,\n\tDIV_DISP_PLL_FREQ_DET,\n\tENABLE_ACLK_DISP0,\n\tENABLE_ACLK_DISP1,\n\tENABLE_PCLK_DISP,\n\tENABLE_SCLK_DISP,\n\tENABLE_IP_DISP0,\n\tENABLE_IP_DISP1,\n\tCLKOUT_CMU_DISP,\n\tCLKOUT_CMU_DISP_DIV_STAT,\n};\n\nstatic const struct samsung_clk_reg_dump disp_suspend_regs[] = {\n\t \n\t{ DISP_PLL_CON0, 0x85f40502 },\n\t \n\t{ MUX_IGNORE_DISP2, 0x00111111 },\n\t{ MUX_SEL_DISP0, 0 },\n\t{ MUX_SEL_DISP1, 0 },\n\t{ MUX_SEL_DISP2, 0 },\n\t{ MUX_SEL_DISP3, 0 },\n\t{ MUX_SEL_DISP4, 0 },\n};\n\n \nPNAME(mout_disp_pll_p)\t\t\t= { \"oscclk\", \"fout_disp_pll\", };\nPNAME(mout_sclk_dsim1_user_p)\t\t= { \"oscclk\", \"sclk_dsim1_disp\", };\nPNAME(mout_sclk_dsim0_user_p)\t\t= { \"oscclk\", \"sclk_dsim0_disp\", };\nPNAME(mout_sclk_dsd_user_p)\t\t= { \"oscclk\", \"sclk_dsd_disp\", };\nPNAME(mout_sclk_decon_tv_eclk_user_p)\t= { \"oscclk\",\n\t\t\t\t\t    \"sclk_decon_tv_eclk_disp\", };\nPNAME(mout_sclk_decon_vclk_user_p)\t= { \"oscclk\",\n\t\t\t\t\t    \"sclk_decon_vclk_disp\", };\nPNAME(mout_sclk_decon_eclk_user_p)\t= { \"oscclk\",\n\t\t\t\t\t    \"sclk_decon_eclk_disp\", };\nPNAME(mout_sclk_decon_tv_vlkc_user_p)\t= { \"oscclk\",\n\t\t\t\t\t    \"sclk_decon_tv_vclk_disp\", };\nPNAME(mout_aclk_disp_333_user_p)\t= { \"oscclk\", \"aclk_disp_333\", };\n\nPNAME(mout_phyclk_mipidphy1_bitclkdiv8_user_p)\t= { \"oscclk\",\n\t\t\t\t\t\"phyclk_mipidphy1_bitclkdiv8_phy\", };\nPNAME(mout_phyclk_mipidphy1_rxclkesc0_user_p)\t= { \"oscclk\",\n\t\t\t\t\t\"phyclk_mipidphy1_rxclkesc0_phy\", };\nPNAME(mout_phyclk_mipidphy0_bitclkdiv8_user_p)\t= { \"oscclk\",\n\t\t\t\t\t\"phyclk_mipidphy0_bitclkdiv8_phy\", };\nPNAME(mout_phyclk_mipidphy0_rxclkesc0_user_p)\t= { \"oscclk\",\n\t\t\t\t\t\"phyclk_mipidphy0_rxclkesc0_phy\", };\nPNAME(mout_phyclk_hdmiphy_tmds_clko_user_p)\t= { \"oscclk\",\n\t\t\t\t\t\"phyclk_hdmiphy_tmds_clko_phy\", };\nPNAME(mout_phyclk_hdmiphy_pixel_clko_user_p)\t= { \"oscclk\",\n\t\t\t\t\t\"phyclk_hdmiphy_pixel_clko_phy\", };\n\nPNAME(mout_sclk_dsim0_p)\t\t= { \"mout_disp_pll\",\n\t\t\t\t\t    \"mout_sclk_dsim0_user\", };\nPNAME(mout_sclk_decon_tv_eclk_p)\t= { \"mout_disp_pll\",\n\t\t\t\t\t    \"mout_sclk_decon_tv_eclk_user\", };\nPNAME(mout_sclk_decon_vclk_p)\t\t= { \"mout_disp_pll\",\n\t\t\t\t\t    \"mout_sclk_decon_vclk_user\", };\nPNAME(mout_sclk_decon_eclk_p)\t\t= { \"mout_disp_pll\",\n\t\t\t\t\t    \"mout_sclk_decon_eclk_user\", };\n\nPNAME(mout_sclk_dsim1_b_disp_p)\t\t= { \"mout_sclk_dsim1_a_disp\",\n\t\t\t\t\t    \"mout_sclk_dsim1_user\", };\nPNAME(mout_sclk_decon_tv_vclk_c_disp_p)\t= {\n\t\t\t\t\"mout_phyclk_hdmiphy_pixel_clko_user\",\n\t\t\t\t\"mout_sclk_decon_tv_vclk_b_disp\", };\nPNAME(mout_sclk_decon_tv_vclk_b_disp_p)\t= { \"mout_sclk_decon_tv_vclk_a_disp\",\n\t\t\t\t\t    \"mout_sclk_decon_tv_vclk_user\", };\n\nstatic const struct samsung_pll_clock disp_pll_clks[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_DISP_PLL, \"fout_disp_pll\", \"oscclk\",\n\t\tDISP_PLL_LOCK, DISP_PLL_CON0, exynos5433_pll_rates),\n};\n\nstatic const struct samsung_fixed_factor_clock disp_fixed_factor_clks[] __initconst = {\n\t \n\tFFACTOR(CLK_SCLK_RGB_VCLK, \"sclk_rgb_vclk\", \"sclk_decon_vclk\",\n\t\t\t1, 2, 0),\n\tFFACTOR(CLK_SCLK_RGB_TV_VCLK, \"sclk_rgb_tv_vclk\", \"sclk_decon_tv_vclk\",\n\t\t\t1, 2, 0),\n};\n\nstatic const struct samsung_fixed_rate_clock disp_fixed_clks[] __initconst = {\n\t \n\tFRATE(0, \"phyclk_mipidphy1_bitclkdiv8_phy\", NULL, 0, 188000000),\n\tFRATE(0, \"phyclk_mipidphy1_rxclkesc0_phy\", NULL, 0, 100000000),\n\t \n\tFRATE(CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8_PHY, \"phyclk_mipidphy0_bitclkdiv8_phy\",\n\t\t\tNULL, 0, 188000000),\n\tFRATE(CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY, \"phyclk_mipidphy0_rxclkesc0_phy\",\n\t\t\tNULL, 0, 100000000),\n\t \n\tFRATE(CLK_PHYCLK_HDMIPHY_TMDS_CLKO_PHY, \"phyclk_hdmiphy_tmds_clko_phy\",\n\t\t\tNULL, 0, 300000000),\n\tFRATE(CLK_PHYCLK_HDMIPHY_PIXEL_CLKO_PHY, \"phyclk_hdmiphy_pixel_clko_phy\",\n\t\t\tNULL, 0, 166000000),\n};\n\nstatic const struct samsung_mux_clock disp_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_DISP_PLL, \"mout_disp_pll\", mout_disp_pll_p, MUX_SEL_DISP0,\n\t\t\t0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_DSIM1_USER, \"mout_sclk_dsim1_user\",\n\t\t\tmout_sclk_dsim1_user_p, MUX_SEL_DISP1, 28, 1),\n\tMUX(CLK_MOUT_SCLK_DSIM0_USER, \"mout_sclk_dsim0_user\",\n\t\t\tmout_sclk_dsim0_user_p, MUX_SEL_DISP1, 24, 1),\n\tMUX(CLK_MOUT_SCLK_DSD_USER, \"mout_sclk_dsd_user\", mout_sclk_dsd_user_p,\n\t\t\tMUX_SEL_DISP1, 20, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_ECLK_USER, \"mout_sclk_decon_tv_eclk_user\",\n\t\t\tmout_sclk_decon_tv_eclk_user_p, MUX_SEL_DISP1, 16, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_VCLK_USER, \"mout_sclk_decon_vclk_user\",\n\t\t\tmout_sclk_decon_vclk_user_p, MUX_SEL_DISP1, 12, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_ECLK_USER, \"mout_sclk_decon_eclk_user\",\n\t\t\tmout_sclk_decon_eclk_user_p, MUX_SEL_DISP1, 8, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_VCLK_USER, \"mout_sclk_decon_tv_vclk_user\",\n\t\t\tmout_sclk_decon_tv_vlkc_user_p, MUX_SEL_DISP1, 4, 1),\n\tMUX(CLK_MOUT_ACLK_DISP_333_USER, \"mout_aclk_disp_333_user\",\n\t\t\tmout_aclk_disp_333_user_p, MUX_SEL_DISP1, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_PHYCLK_MIPIDPHY1_BITCLKDIV8_USER,\n\t\t\t\"mout_phyclk_mipidphy1_bitclkdiv8_user\",\n\t\t\tmout_phyclk_mipidphy1_bitclkdiv8_user_p, MUX_SEL_DISP2,\n\t\t\t20, 1),\n\tMUX(CLK_MOUT_PHYCLK_MIPIDPHY1_RXCLKESC0_USER,\n\t\t\t\"mout_phyclk_mipidphy1_rxclkesc0_user\",\n\t\t\tmout_phyclk_mipidphy1_rxclkesc0_user_p, MUX_SEL_DISP2,\n\t\t\t16, 1),\n\tMUX(CLK_MOUT_PHYCLK_MIPIDPHY0_BITCLKDIV8_USER,\n\t\t\t\"mout_phyclk_mipidphy0_bitclkdiv8_user\",\n\t\t\tmout_phyclk_mipidphy0_bitclkdiv8_user_p, MUX_SEL_DISP2,\n\t\t\t12, 1),\n\tMUX(CLK_MOUT_PHYCLK_MIPIDPHY0_RXCLKESC0_USER,\n\t\t\t\"mout_phyclk_mipidphy0_rxclkesc0_user\",\n\t\t\tmout_phyclk_mipidphy0_rxclkesc0_user_p, MUX_SEL_DISP2,\n\t\t\t8, 1),\n\tMUX(CLK_MOUT_PHYCLK_HDMIPHY_TMDS_CLKO_USER,\n\t\t\t\"mout_phyclk_hdmiphy_tmds_clko_user\",\n\t\t\tmout_phyclk_hdmiphy_tmds_clko_user_p, MUX_SEL_DISP2,\n\t\t\t4, 1),\n\tMUX(CLK_MOUT_PHYCLK_HDMIPHY_PIXEL_CLKO_USER,\n\t\t\t\"mout_phyclk_hdmiphy_pixel_clko_user\",\n\t\t\tmout_phyclk_hdmiphy_pixel_clko_user_p, MUX_SEL_DISP2,\n\t\t\t0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_DSIM0, \"mout_sclk_dsim0\", mout_sclk_dsim0_p,\n\t\t\tMUX_SEL_DISP3, 12, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_ECLK, \"mout_sclk_decon_tv_eclk\",\n\t\t\tmout_sclk_decon_tv_eclk_p, MUX_SEL_DISP3, 8, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_VCLK, \"mout_sclk_decon_vclk\",\n\t\t\tmout_sclk_decon_vclk_p, MUX_SEL_DISP3, 4, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_ECLK, \"mout_sclk_decon_eclk\",\n\t\t\tmout_sclk_decon_eclk_p, MUX_SEL_DISP3, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_DSIM1_B_DISP, \"mout_sclk_dsim1_b_disp\",\n\t\t\tmout_sclk_dsim1_b_disp_p, MUX_SEL_DISP4, 16, 1),\n\tMUX(CLK_MOUT_SCLK_DSIM1_A_DISP, \"mout_sclk_dsim1_a_disp\",\n\t\t\tmout_sclk_dsim0_p, MUX_SEL_DISP4, 12, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_VCLK_C_DISP,\n\t\t\t\"mout_sclk_decon_tv_vclk_c_disp\",\n\t\t\tmout_sclk_decon_tv_vclk_c_disp_p, MUX_SEL_DISP4, 8, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_VCLK_B_DISP,\n\t\t\t\"mout_sclk_decon_tv_vclk_b_disp\",\n\t\t\tmout_sclk_decon_tv_vclk_b_disp_p, MUX_SEL_DISP4, 4, 1),\n\tMUX(CLK_MOUT_SCLK_DECON_TV_VCLK_A_DISP,\n\t\t\t\"mout_sclk_decon_tv_vclk_a_disp\",\n\t\t\tmout_sclk_decon_vclk_p, MUX_SEL_DISP4, 0, 1),\n};\n\nstatic const struct samsung_div_clock disp_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_SCLK_DSIM1_DISP, \"div_sclk_dsim1_disp\",\n\t\t\t\"mout_sclk_dsim1_b_disp\", DIV_DISP, 24, 3),\n\tDIV(CLK_DIV_SCLK_DECON_TV_VCLK_DISP, \"div_sclk_decon_tv_vclk_disp\",\n\t\t\t\"mout_sclk_decon_tv_vclk_c_disp\", DIV_DISP, 20, 3),\n\tDIV(CLK_DIV_SCLK_DSIM0_DISP, \"div_sclk_dsim0_disp\", \"mout_sclk_dsim0\",\n\t\t\tDIV_DISP, 16, 3),\n\tDIV(CLK_DIV_SCLK_DECON_TV_ECLK_DISP, \"div_sclk_decon_tv_eclk_disp\",\n\t\t\t\"mout_sclk_decon_tv_eclk\", DIV_DISP, 12, 3),\n\tDIV(CLK_DIV_SCLK_DECON_VCLK_DISP, \"div_sclk_decon_vclk_disp\",\n\t\t\t\"mout_sclk_decon_vclk\", DIV_DISP, 8, 3),\n\tDIV(CLK_DIV_SCLK_DECON_ECLK_DISP, \"div_sclk_decon_eclk_disp\",\n\t\t\t\"mout_sclk_decon_eclk\", DIV_DISP, 4, 3),\n\tDIV(CLK_DIV_PCLK_DISP, \"div_pclk_disp\", \"mout_aclk_disp_333_user\",\n\t\t\tDIV_DISP, 0, 2),\n};\n\nstatic const struct samsung_gate_clock disp_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_DECON_TV, \"aclk_decon_tv\", \"mout_aclk_disp_333_user\",\n\t\t\tENABLE_ACLK_DISP0, 2, 0, 0),\n\tGATE(CLK_ACLK_DECON, \"aclk_decon\", \"mout_aclk_disp_333_user\",\n\t\t\tENABLE_ACLK_DISP0, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_TV1X, \"aclk_smmu_tv1x\", \"mout_aclk_disp_333_user\",\n\t\t\tENABLE_ACLK_DISP1, 25, 0, 0),\n\tGATE(CLK_ACLK_SMMU_TV0X, \"aclk_smmu_tv0x\", \"mout_aclk_disp_333_user\",\n\t\t\tENABLE_ACLK_DISP1, 24, 0, 0),\n\tGATE(CLK_ACLK_SMMU_DECON1X, \"aclk_smmu_decon1x\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 23, 0, 0),\n\tGATE(CLK_ACLK_SMMU_DECON0X, \"aclk_smmu_decon0x\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 22, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_TV_M3, \"aclk_bts_decon_tv_m3\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 21, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_TV_M2, \"aclk_bts_decon_tv_m2\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 20, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_TV_M1, \"aclk_bts_decon_tv_m1\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 19, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_TV_M0, \"aclk-bts_decon_tv_m0\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 18, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_NM4, \"aclk_bts_decon_nm4\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 17, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_NM3, \"aclk_bts_decon_nm3\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 16, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_NM2, \"aclk_bts_decon_nm2\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 15, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_NM1, \"aclk_bts_decon_nm1\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 14, 0, 0),\n\tGATE(CLK_ACLK_BTS_DECON_NM0, \"aclk_bts_decon_nm0\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 13, 0, 0),\n\tGATE(CLK_ACLK_AHB2APB_DISPSFR2P, \"aclk_ahb2apb_dispsfr2p\",\n\t\t\t\"div_pclk_disp\", ENABLE_ACLK_DISP1,\n\t\t\t12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_DISPSFR1P, \"aclk_ahb2apb_dispsfr1p\",\n\t\t\t\"div_pclk_disp\", ENABLE_ACLK_DISP1,\n\t\t\t11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_DISPSFR0P, \"aclk_ahb2apb_dispsfr0p\",\n\t\t\t\"div_pclk_disp\", ENABLE_ACLK_DISP1,\n\t\t\t10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB_DISPH, \"aclk_ahb_disph\", \"div_pclk_disp\",\n\t\t\tENABLE_ACLK_DISP1, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_TV1X, \"aclk_xiu_tv1x\", \"mout_aclk_disp_333_user\",\n\t\t\tENABLE_ACLK_DISP1, 7, 0, 0),\n\tGATE(CLK_ACLK_XIU_TV0X, \"aclk_xiu_tv0x\", \"mout_aclk_disp_333_user\",\n\t\t\tENABLE_ACLK_DISP1, 6, 0, 0),\n\tGATE(CLK_ACLK_XIU_DECON1X, \"aclk_xiu_decon1x\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 5, 0, 0),\n\tGATE(CLK_ACLK_XIU_DECON0X, \"aclk_xiu_decon0x\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 4, 0, 0),\n\tGATE(CLK_ACLK_XIU_DISP1X, \"aclk_xiu_disp1x\", \"mout_aclk_disp_333_user\",\n\t\t\tENABLE_ACLK_DISP1, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_DISPNP_100, \"aclk_xiu_dispnp_100\", \"div_pclk_disp\",\n\t\t\tENABLE_ACLK_DISP1, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DISP1ND_333, \"aclk_disp1nd_333\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1, 1,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_DISP0ND_333, \"aclk_disp0nd_333\",\n\t\t\t\"mout_aclk_disp_333_user\", ENABLE_ACLK_DISP1,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_TV1X, \"pclk_smmu_tv1x\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 23, 0, 0),\n\tGATE(CLK_PCLK_SMMU_TV0X, \"pclk_smmu_tv0x\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 22, 0, 0),\n\tGATE(CLK_PCLK_SMMU_DECON1X, \"pclk_smmu_decon1x\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 21, 0, 0),\n\tGATE(CLK_PCLK_SMMU_DECON0X, \"pclk_smmu_decon0x\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 20, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECON_TV_M3, \"pclk_bts_decon_tv_m3\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 19, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECON_TV_M2, \"pclk_bts_decon_tv_m2\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 18, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECON_TV_M1, \"pclk_bts_decon_tv_m1\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 17, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECON_TV_M0, \"pclk_bts_decon_tv_m0\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 16, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECONM4, \"pclk_bts_deconm4\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 15, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECONM3, \"pclk_bts_deconm3\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 14, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECONM2, \"pclk_bts_deconm2\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 13, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECONM1, \"pclk_bts_deconm1\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 12, 0, 0),\n\tGATE(CLK_PCLK_BTS_DECONM0, \"pclk_bts_deconm0\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 11, 0, 0),\n\tGATE(CLK_PCLK_MIC1, \"pclk_mic1\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 10, 0, 0),\n\tGATE(CLK_PCLK_PMU_DISP, \"pclk_pmu_disp\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_DISP, \"pclk_sysreg_disp\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_HDMIPHY, \"pclk_hdmiphy\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 7, 0, 0),\n\tGATE(CLK_PCLK_HDMI, \"pclk_hdmi\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 6, 0, 0),\n\tGATE(CLK_PCLK_MIC0, \"pclk_mic0\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 5, 0, 0),\n\tGATE(CLK_PCLK_DSIM1, \"pclk_dsim1\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 3, 0, 0),\n\tGATE(CLK_PCLK_DSIM0, \"pclk_dsim0\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 2, 0, 0),\n\tGATE(CLK_PCLK_DECON_TV, \"pclk_decon_tv\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 1, 0, 0),\n\tGATE(CLK_PCLK_DECON, \"pclk_decon\", \"div_pclk_disp\",\n\t\t\tENABLE_PCLK_DISP, 0, 0, 0),\n\n\t \n\tGATE(CLK_PHYCLK_MIPIDPHY1_BITCLKDIV8, \"phyclk_mipidphy1_bitclkdiv8\",\n\t\t\t\"mout_phyclk_mipidphy1_bitclkdiv8_user\",\n\t\t\tENABLE_SCLK_DISP, 26, 0, 0),\n\tGATE(CLK_PHYCLK_MIPIDPHY1_RXCLKESC0, \"phyclk_mipidphy1_rxclkesc0\",\n\t\t\t\"mout_phyclk_mipidphy1_rxclkesc0_user\",\n\t\t\tENABLE_SCLK_DISP, 25, 0, 0),\n\tGATE(CLK_SCLK_RGB_TV_VCLK_TO_DSIM1, \"sclk_rgb_tv_vclk_to_dsim1\",\n\t\t\t\"sclk_rgb_tv_vclk\", ENABLE_SCLK_DISP, 24, 0, 0),\n\tGATE(CLK_SCLK_RGB_TV_VCLK_TO_MIC1, \"sclk_rgb_tv_vclk_to_mic1\",\n\t\t\t\"sclk_rgb_tv_vclk\", ENABLE_SCLK_DISP, 23, 0, 0),\n\tGATE(CLK_SCLK_DSIM1, \"sclk_dsim1\", \"div_sclk_dsim1_disp\",\n\t\t\tENABLE_SCLK_DISP, 22, 0, 0),\n\tGATE(CLK_SCLK_DECON_TV_VCLK, \"sclk_decon_tv_vclk\",\n\t\t\t\"div_sclk_decon_tv_vclk_disp\",\n\t\t\tENABLE_SCLK_DISP, 21, 0, 0),\n\tGATE(CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8, \"phyclk_mipidphy0_bitclkdiv8\",\n\t\t\t\"mout_phyclk_mipidphy0_bitclkdiv8_user\",\n\t\t\tENABLE_SCLK_DISP, 15, 0, 0),\n\tGATE(CLK_PHYCLK_MIPIDPHY0_RXCLKESC0, \"phyclk_mipidphy0_rxclkesc0\",\n\t\t\t\"mout_phyclk_mipidphy0_rxclkesc0_user\",\n\t\t\tENABLE_SCLK_DISP, 14, 0, 0),\n\tGATE(CLK_PHYCLK_HDMIPHY_TMDS_CLKO, \"phyclk_hdmiphy_tmds_clko\",\n\t\t\t\"mout_phyclk_hdmiphy_tmds_clko_user\",\n\t\t\tENABLE_SCLK_DISP, 13, 0, 0),\n\tGATE(CLK_PHYCLK_HDMI_PIXEL, \"phyclk_hdmi_pixel\",\n\t\t\t\"sclk_rgb_tv_vclk\", ENABLE_SCLK_DISP, 12, 0, 0),\n\tGATE(CLK_SCLK_RGB_VCLK_TO_SMIES, \"sclk_rgb_vclk_to_smies\",\n\t\t\t\"sclk_rgb_vclk\", ENABLE_SCLK_DISP, 11, 0, 0),\n\tGATE(CLK_SCLK_RGB_VCLK_TO_DSIM0, \"sclk_rgb_vclk_to_dsim0\",\n\t\t\t\"sclk_rgb_vclk\", ENABLE_SCLK_DISP, 9, 0, 0),\n\tGATE(CLK_SCLK_RGB_VCLK_TO_MIC0, \"sclk_rgb_vclk_to_mic0\",\n\t\t\t\"sclk_rgb_vclk\", ENABLE_SCLK_DISP, 8, 0, 0),\n\tGATE(CLK_SCLK_DSD, \"sclk_dsd\", \"mout_sclk_dsd_user\",\n\t\t\tENABLE_SCLK_DISP, 7, 0, 0),\n\tGATE(CLK_SCLK_HDMI_SPDIF, \"sclk_hdmi_spdif\", \"sclk_hdmi_spdif_disp\",\n\t\t\tENABLE_SCLK_DISP, 6, 0, 0),\n\tGATE(CLK_SCLK_DSIM0, \"sclk_dsim0\", \"div_sclk_dsim0_disp\",\n\t\t\tENABLE_SCLK_DISP, 5, 0, 0),\n\tGATE(CLK_SCLK_DECON_TV_ECLK, \"sclk_decon_tv_eclk\",\n\t\t\t\"div_sclk_decon_tv_eclk_disp\",\n\t\t\tENABLE_SCLK_DISP, 4, 0, 0),\n\tGATE(CLK_SCLK_DECON_VCLK, \"sclk_decon_vclk\",\n\t\t\t\"div_sclk_decon_vclk_disp\", ENABLE_SCLK_DISP, 3, 0, 0),\n\tGATE(CLK_SCLK_DECON_ECLK, \"sclk_decon_eclk\",\n\t\t\t\"div_sclk_decon_eclk_disp\", ENABLE_SCLK_DISP, 2, 0, 0),\n};\n\nstatic const struct samsung_cmu_info disp_cmu_info __initconst = {\n\t.pll_clks\t\t= disp_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(disp_pll_clks),\n\t.mux_clks\t\t= disp_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(disp_mux_clks),\n\t.div_clks\t\t= disp_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(disp_div_clks),\n\t.gate_clks\t\t= disp_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(disp_gate_clks),\n\t.fixed_clks\t\t= disp_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(disp_fixed_clks),\n\t.fixed_factor_clks\t= disp_fixed_factor_clks,\n\t.nr_fixed_factor_clks\t= ARRAY_SIZE(disp_fixed_factor_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_DISP,\n\t.clk_regs\t\t= disp_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(disp_clk_regs),\n\t.suspend_regs\t\t= disp_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(disp_suspend_regs),\n\t.clk_name\t\t= \"aclk_disp_333\",\n};\n\n \n#define MUX_SEL_AUD0\t\t\t0x0200\n#define MUX_SEL_AUD1\t\t\t0x0204\n#define MUX_ENABLE_AUD0\t\t\t0x0300\n#define MUX_ENABLE_AUD1\t\t\t0x0304\n#define MUX_STAT_AUD0\t\t\t0x0400\n#define DIV_AUD0\t\t\t0x0600\n#define DIV_AUD1\t\t\t0x0604\n#define DIV_STAT_AUD0\t\t\t0x0700\n#define DIV_STAT_AUD1\t\t\t0x0704\n#define ENABLE_ACLK_AUD\t\t\t0x0800\n#define ENABLE_PCLK_AUD\t\t\t0x0900\n#define ENABLE_SCLK_AUD0\t\t0x0a00\n#define ENABLE_SCLK_AUD1\t\t0x0a04\n#define ENABLE_IP_AUD0\t\t\t0x0b00\n#define ENABLE_IP_AUD1\t\t\t0x0b04\n\nstatic const unsigned long aud_clk_regs[] __initconst = {\n\tMUX_SEL_AUD0,\n\tMUX_SEL_AUD1,\n\tMUX_ENABLE_AUD0,\n\tMUX_ENABLE_AUD1,\n\tDIV_AUD0,\n\tDIV_AUD1,\n\tENABLE_ACLK_AUD,\n\tENABLE_PCLK_AUD,\n\tENABLE_SCLK_AUD0,\n\tENABLE_SCLK_AUD1,\n\tENABLE_IP_AUD0,\n\tENABLE_IP_AUD1,\n};\n\nstatic const struct samsung_clk_reg_dump aud_suspend_regs[] = {\n\t{ MUX_SEL_AUD0, 0 },\n\t{ MUX_SEL_AUD1, 0 },\n};\n\n \nPNAME(mout_aud_pll_user_aud_p)\t= { \"oscclk\", \"fout_aud_pll\", };\nPNAME(mout_sclk_aud_pcm_p)\t= { \"mout_aud_pll_user\", \"ioclk_audiocdclk0\",};\n\nstatic const struct samsung_fixed_rate_clock aud_fixed_clks[] __initconst = {\n\tFRATE(0, \"ioclk_jtag_tclk\", NULL, 0, 33000000),\n\tFRATE(0, \"ioclk_slimbus_clk\", NULL, 0, 25000000),\n\tFRATE(0, \"ioclk_i2s_bclk\", NULL, 0, 50000000),\n};\n\nstatic const struct samsung_mux_clock aud_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_AUD_PLL_USER, \"mout_aud_pll_user\",\n\t\t\tmout_aud_pll_user_aud_p, MUX_SEL_AUD0, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_AUD_PCM, \"mout_sclk_aud_pcm\", mout_sclk_aud_pcm_p,\n\t\t\tMUX_SEL_AUD1, 8, 1),\n\tMUX(CLK_MOUT_SCLK_AUD_I2S, \"mout_sclk_aud_i2s\", mout_sclk_aud_pcm_p,\n\t\t\tMUX_SEL_AUD1, 0, 1),\n};\n\nstatic const struct samsung_div_clock aud_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_ATCLK_AUD, \"div_atclk_aud\", \"div_aud_ca5\", DIV_AUD0,\n\t\t\t12, 4),\n\tDIV(CLK_DIV_PCLK_DBG_AUD, \"div_pclk_dbg_aud\", \"div_aud_ca5\", DIV_AUD0,\n\t\t\t8, 4),\n\tDIV(CLK_DIV_ACLK_AUD, \"div_aclk_aud\", \"div_aud_ca5\", DIV_AUD0,\n\t\t\t4, 4),\n\tDIV(CLK_DIV_AUD_CA5, \"div_aud_ca5\", \"mout_aud_pll_user\", DIV_AUD0,\n\t\t\t0, 4),\n\n\t \n\tDIV(CLK_DIV_SCLK_AUD_SLIMBUS, \"div_sclk_aud_slimbus\",\n\t\t\t\"mout_aud_pll_user\", DIV_AUD1, 16, 5),\n\tDIV(CLK_DIV_SCLK_AUD_UART, \"div_sclk_aud_uart\", \"mout_aud_pll_user\",\n\t\t\tDIV_AUD1, 12, 4),\n\tDIV(CLK_DIV_SCLK_AUD_PCM, \"div_sclk_aud_pcm\", \"mout_sclk_aud_pcm\",\n\t\t\tDIV_AUD1, 4, 8),\n\tDIV(CLK_DIV_SCLK_AUD_I2S, \"div_sclk_aud_i2s\",  \"mout_sclk_aud_i2s\",\n\t\t\tDIV_AUD1, 0, 4),\n};\n\nstatic const struct samsung_gate_clock aud_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_INTR_CTRL, \"aclk_intr_ctrl\", \"div_aclk_aud\",\n\t\t\tENABLE_ACLK_AUD, 12, 0, 0),\n\tGATE(CLK_ACLK_SMMU_LPASSX, \"aclk_smmu_lpassx\", \"div_aclk_aud\",\n\t\t\tENABLE_ACLK_AUD, 7, 0, 0),\n\tGATE(CLK_ACLK_XIU_LPASSX, \"aclk_xiu_lpassx\", \"div_aclk_aud\",\n\t\t\tENABLE_ACLK_AUD, 0, 4, 0),\n\tGATE(CLK_ACLK_AUDNP_133, \"aclk_audnp_133\", \"div_aclk_aud\",\n\t\t\tENABLE_ACLK_AUD, 0, 3, 0),\n\tGATE(CLK_ACLK_AUDND_133, \"aclk_audnd_133\", \"div_aclk_aud\",\n\t\t\tENABLE_ACLK_AUD, 0, 2, 0),\n\tGATE(CLK_ACLK_SRAMC, \"aclk_sramc\", \"div_aclk_aud\", ENABLE_ACLK_AUD,\n\t\t\t0, 1, 0),\n\tGATE(CLK_ACLK_DMAC, \"aclk_dmac\",  \"div_aclk_aud\", ENABLE_ACLK_AUD,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_WDT1, \"pclk_wdt1\", \"div_aclk_aud\", ENABLE_PCLK_AUD,\n\t\t\t13, 0, 0),\n\tGATE(CLK_PCLK_WDT0, \"pclk_wdt0\", \"div_aclk_aud\", ENABLE_PCLK_AUD,\n\t\t\t12, 0, 0),\n\tGATE(CLK_PCLK_SFR1, \"pclk_sfr1\", \"div_aclk_aud\", ENABLE_PCLK_AUD,\n\t\t\t11, 0, 0),\n\tGATE(CLK_PCLK_SMMU_LPASSX, \"pclk_smmu_lpassx\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 10, 0, 0),\n\tGATE(CLK_PCLK_GPIO_AUD, \"pclk_gpio_aud\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_AUD, \"pclk_pmu_aud\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_AUD, \"pclk_sysreg_aud\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_AUD_SLIMBUS, \"pclk_aud_slimbus\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 6, 0, 0),\n\tGATE(CLK_PCLK_AUD_UART, \"pclk_aud_uart\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 5, 0, 0),\n\tGATE(CLK_PCLK_AUD_PCM, \"pclk_aud_pcm\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 4, 0, 0),\n\tGATE(CLK_PCLK_AUD_I2S, \"pclk_aud_i2s\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 3, 0, 0),\n\tGATE(CLK_PCLK_TIMER, \"pclk_timer\", \"div_aclk_aud\", ENABLE_PCLK_AUD,\n\t\t\t2, 0, 0),\n\tGATE(CLK_PCLK_SFR0_CTRL, \"pclk_sfr0_ctrl\", \"div_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 0, 0, 0),\n\n\t \n\tGATE(CLK_ATCLK_AUD, \"atclk_aud\", \"div_atclk_aud\", ENABLE_SCLK_AUD0,\n\t\t\t2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_DBG_AUD, \"pclk_dbg_aud\", \"div_pclk_dbg_aud\",\n\t\t\tENABLE_SCLK_AUD0, 1, 0, 0),\n\tGATE(CLK_SCLK_AUD_CA5, \"sclk_aud_ca5\", \"div_aud_ca5\", ENABLE_SCLK_AUD0,\n\t\t\t0, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_JTAG_TCK, \"sclk_jtag_tck\", \"ioclk_jtag_tclk\",\n\t\t\tENABLE_SCLK_AUD1, 6, 0, 0),\n\tGATE(CLK_SCLK_SLIMBUS_CLKIN, \"sclk_slimbus_clkin\", \"ioclk_slimbus_clk\",\n\t\t\tENABLE_SCLK_AUD1, 5, 0, 0),\n\tGATE(CLK_SCLK_AUD_SLIMBUS, \"sclk_aud_slimbus\", \"div_sclk_aud_slimbus\",\n\t\t\tENABLE_SCLK_AUD1, 4, 0, 0),\n\tGATE(CLK_SCLK_AUD_UART, \"sclk_aud_uart\", \"div_sclk_aud_uart\",\n\t\t\tENABLE_SCLK_AUD1, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_AUD_PCM, \"sclk_aud_pcm\", \"div_sclk_aud_pcm\",\n\t\t\tENABLE_SCLK_AUD1, 2, 0, 0),\n\tGATE(CLK_SCLK_I2S_BCLK, \"sclk_i2s_bclk\", \"ioclk_i2s_bclk\",\n\t\t\tENABLE_SCLK_AUD1, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_AUD_I2S, \"sclk_aud_i2s\", \"div_sclk_aud_i2s\",\n\t\t\tENABLE_SCLK_AUD1, 0, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info aud_cmu_info __initconst = {\n\t.mux_clks\t\t= aud_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(aud_mux_clks),\n\t.div_clks\t\t= aud_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(aud_div_clks),\n\t.gate_clks\t\t= aud_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(aud_gate_clks),\n\t.fixed_clks\t\t= aud_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(aud_fixed_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_AUD,\n\t.clk_regs\t\t= aud_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(aud_clk_regs),\n\t.suspend_regs\t\t= aud_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(aud_suspend_regs),\n\t.clk_name\t\t= \"fout_aud_pll\",\n};\n\n \n#define DIV_BUS\t\t\t\t0x0600\n#define DIV_STAT_BUS\t\t\t0x0700\n#define ENABLE_ACLK_BUS\t\t\t0x0800\n#define ENABLE_PCLK_BUS\t\t\t0x0900\n#define ENABLE_IP_BUS0\t\t\t0x0b00\n#define ENABLE_IP_BUS1\t\t\t0x0b04\n\n#define MUX_SEL_BUS2\t\t\t0x0200\t \n#define MUX_ENABLE_BUS2\t\t\t0x0300\t \n#define MUX_STAT_BUS2\t\t\t0x0400\t \n\n \nPNAME(mout_aclk_bus2_400_p)\t= { \"oscclk\", \"aclk_bus2_400\", };\n\n#define CMU_BUS_COMMON_CLK_REGS\t\\\n\tDIV_BUS,\t\t\\\n\tENABLE_ACLK_BUS,\t\\\n\tENABLE_PCLK_BUS,\t\\\n\tENABLE_IP_BUS0,\t\t\\\n\tENABLE_IP_BUS1\n\nstatic const unsigned long bus01_clk_regs[] __initconst = {\n\tCMU_BUS_COMMON_CLK_REGS,\n};\n\nstatic const unsigned long bus2_clk_regs[] __initconst = {\n\tMUX_SEL_BUS2,\n\tMUX_ENABLE_BUS2,\n\tCMU_BUS_COMMON_CLK_REGS,\n};\n\nstatic const struct samsung_div_clock bus0_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_BUS_133, \"div_pclk_bus0_133\", \"aclk_bus0_400\",\n\t\t\tDIV_BUS, 0, 3),\n};\n\n \nstatic const struct samsung_gate_clock bus0_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_AHB2APB_BUSP, \"aclk_ahb2apb_bus0p\", \"div_pclk_bus0_133\",\n\t\t\tENABLE_ACLK_BUS, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BUSNP_133, \"aclk_bus0np_133\", \"div_pclk_bus0_133\",\n\t\t\tENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BUSND_400, \"aclk_bus0nd_400\", \"aclk_bus0_400\",\n\t\t\tENABLE_ACLK_BUS, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_BUSSRVND_133, \"pclk_bus0srvnd_133\", \"div_pclk_bus0_133\",\n\t\t\tENABLE_PCLK_BUS, 2, 0, 0),\n\tGATE(CLK_PCLK_PMU_BUS, \"pclk_pmu_bus0\", \"div_pclk_bus0_133\",\n\t\t\tENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_BUS, \"pclk_sysreg_bus0\", \"div_pclk_bus0_133\",\n\t\t\tENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),\n};\n\n \nstatic const struct samsung_div_clock bus1_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_BUS_133, \"div_pclk_bus1_133\", \"aclk_bus1_400\",\n\t\t\tDIV_BUS, 0, 3),\n};\n\nstatic const struct samsung_gate_clock bus1_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_AHB2APB_BUSP, \"aclk_ahb2apb_bus1p\", \"div_pclk_bus1_133\",\n\t\t\tENABLE_ACLK_BUS, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BUSNP_133, \"aclk_bus1np_133\", \"div_pclk_bus1_133\",\n\t\t\tENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BUSND_400, \"aclk_bus1nd_400\", \"aclk_bus1_400\",\n\t\t\tENABLE_ACLK_BUS, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_BUSSRVND_133, \"pclk_bus1srvnd_133\", \"div_pclk_bus1_133\",\n\t\t\tENABLE_PCLK_BUS, 2, 0, 0),\n\tGATE(CLK_PCLK_PMU_BUS, \"pclk_pmu_bus1\", \"div_pclk_bus1_133\",\n\t\t\tENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_BUS, \"pclk_sysreg_bus1\", \"div_pclk_bus1_133\",\n\t\t\tENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),\n};\n\n \nstatic const struct samsung_mux_clock bus2_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_ACLK_BUS2_400_USER, \"mout_aclk_bus2_400_user\",\n\t\t\tmout_aclk_bus2_400_p, MUX_SEL_BUS2, 0, 1),\n};\n\nstatic const struct samsung_div_clock bus2_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_BUS_133, \"div_pclk_bus2_133\",\n\t\t\t\"mout_aclk_bus2_400_user\", DIV_BUS, 0, 3),\n};\n\nstatic const struct samsung_gate_clock bus2_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_AHB2APB_BUSP, \"aclk_ahb2apb_bus2p\", \"div_pclk_bus2_133\",\n\t\t\tENABLE_ACLK_BUS, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BUSNP_133, \"aclk_bus2np_133\", \"div_pclk_bus2_133\",\n\t\t\tENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BUS2BEND_400, \"aclk_bus2bend_400\",\n\t\t\t\"mout_aclk_bus2_400_user\", ENABLE_ACLK_BUS,\n\t\t\t1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BUS2RTND_400, \"aclk_bus2rtnd_400\",\n\t\t\t\"mout_aclk_bus2_400_user\", ENABLE_ACLK_BUS,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_BUSSRVND_133, \"pclk_bus2srvnd_133\", \"div_pclk_bus2_133\",\n\t\t\tENABLE_PCLK_BUS, 2, 0, 0),\n\tGATE(CLK_PCLK_PMU_BUS, \"pclk_pmu_bus2\", \"div_pclk_bus2_133\",\n\t\t\tENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_BUS, \"pclk_sysreg_bus2\", \"div_pclk_bus2_133\",\n\t\t\tENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),\n};\n\n#define CMU_BUS_INFO_CLKS(id)\t\t\t\t\t\t\\\n\t.div_clks\t\t= bus##id##_div_clks,\t\t\t\\\n\t.nr_div_clks\t\t= ARRAY_SIZE(bus##id##_div_clks),\t\\\n\t.gate_clks\t\t= bus##id##_gate_clks,\t\t\t\\\n\t.nr_gate_clks\t\t= ARRAY_SIZE(bus##id##_gate_clks),\t\\\n\t.nr_clk_ids\t\t= CLKS_NR_BUSX\n\nstatic const struct samsung_cmu_info bus0_cmu_info __initconst = {\n\tCMU_BUS_INFO_CLKS(0),\n\t.clk_regs\t\t= bus01_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(bus01_clk_regs),\n};\n\nstatic const struct samsung_cmu_info bus1_cmu_info __initconst = {\n\tCMU_BUS_INFO_CLKS(1),\n\t.clk_regs\t\t= bus01_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(bus01_clk_regs),\n};\n\nstatic const struct samsung_cmu_info bus2_cmu_info __initconst = {\n\tCMU_BUS_INFO_CLKS(2),\n\t.mux_clks\t\t= bus2_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(bus2_mux_clks),\n\t.clk_regs\t\t= bus2_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(bus2_clk_regs),\n};\n\n#define exynos5433_cmu_bus_init(id)\t\t\t\t\t\\\nstatic void __init exynos5433_cmu_bus##id##_init(struct device_node *np)\\\n{\t\t\t\t\t\t\t\t\t\\\n\tsamsung_cmu_register_one(np, &bus##id##_cmu_info);\t\t\\\n}\t\t\t\t\t\t\t\t\t\\\nCLK_OF_DECLARE(exynos5433_cmu_bus##id,\t\t\t\t\t\\\n\t\t\"samsung,exynos5433-cmu-bus\"#id,\t\t\t\\\n\t\texynos5433_cmu_bus##id##_init)\n\nexynos5433_cmu_bus_init(0);\nexynos5433_cmu_bus_init(1);\nexynos5433_cmu_bus_init(2);\n\n \n#define G3D_PLL_LOCK\t\t\t0x0000\n#define G3D_PLL_CON0\t\t\t0x0100\n#define G3D_PLL_CON1\t\t\t0x0104\n#define G3D_PLL_FREQ_DET\t\t0x010c\n#define MUX_SEL_G3D\t\t\t0x0200\n#define MUX_ENABLE_G3D\t\t\t0x0300\n#define MUX_STAT_G3D\t\t\t0x0400\n#define DIV_G3D\t\t\t\t0x0600\n#define DIV_G3D_PLL_FREQ_DET\t\t0x0604\n#define DIV_STAT_G3D\t\t\t0x0700\n#define DIV_STAT_G3D_PLL_FREQ_DET\t0x0704\n#define ENABLE_ACLK_G3D\t\t\t0x0800\n#define ENABLE_PCLK_G3D\t\t\t0x0900\n#define ENABLE_SCLK_G3D\t\t\t0x0a00\n#define ENABLE_IP_G3D0\t\t\t0x0b00\n#define ENABLE_IP_G3D1\t\t\t0x0b04\n#define CLKOUT_CMU_G3D\t\t\t0x0c00\n#define CLKOUT_CMU_G3D_DIV_STAT\t\t0x0c04\n#define CLK_STOPCTRL\t\t\t0x1000\n\nstatic const unsigned long g3d_clk_regs[] __initconst = {\n\tG3D_PLL_LOCK,\n\tG3D_PLL_CON0,\n\tG3D_PLL_CON1,\n\tG3D_PLL_FREQ_DET,\n\tMUX_SEL_G3D,\n\tMUX_ENABLE_G3D,\n\tDIV_G3D,\n\tDIV_G3D_PLL_FREQ_DET,\n\tENABLE_ACLK_G3D,\n\tENABLE_PCLK_G3D,\n\tENABLE_SCLK_G3D,\n\tENABLE_IP_G3D0,\n\tENABLE_IP_G3D1,\n\tCLKOUT_CMU_G3D,\n\tCLKOUT_CMU_G3D_DIV_STAT,\n\tCLK_STOPCTRL,\n};\n\nstatic const struct samsung_clk_reg_dump g3d_suspend_regs[] = {\n\t{ MUX_SEL_G3D, 0 },\n};\n\n \nPNAME(mout_aclk_g3d_400_p)\t= { \"mout_g3d_pll\", \"aclk_g3d_400\", };\nPNAME(mout_g3d_pll_p)\t\t= { \"oscclk\", \"fout_g3d_pll\", };\n\nstatic const struct samsung_pll_clock g3d_pll_clks[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_G3D_PLL, \"fout_g3d_pll\", \"oscclk\",\n\t\tG3D_PLL_LOCK, G3D_PLL_CON0, exynos5433_pll_rates),\n};\n\nstatic const struct samsung_mux_clock g3d_mux_clks[] __initconst = {\n\t \n\tMUX_F(CLK_MOUT_ACLK_G3D_400, \"mout_aclk_g3d_400\", mout_aclk_g3d_400_p,\n\t\t\tMUX_SEL_G3D, 8, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(CLK_MOUT_G3D_PLL, \"mout_g3d_pll\", mout_g3d_pll_p,\n\t\t\tMUX_SEL_G3D, 0, 1, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_div_clock g3d_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_SCLK_HPM_G3D, \"div_sclk_hpm_g3d\", \"mout_g3d_pll\", DIV_G3D,\n\t\t\t8, 2),\n\tDIV(CLK_DIV_PCLK_G3D, \"div_pclk_g3d\", \"div_aclk_g3d\", DIV_G3D,\n\t\t\t4, 3),\n\tDIV_F(CLK_DIV_ACLK_G3D, \"div_aclk_g3d\", \"mout_aclk_g3d_400\", DIV_G3D,\n\t\t\t0, 3, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_gate_clock g3d_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_BTS_G3D1, \"aclk_bts_g3d1\", \"div_aclk_g3d\",\n\t\t\tENABLE_ACLK_G3D, 7, 0, 0),\n\tGATE(CLK_ACLK_BTS_G3D0, \"aclk_bts_g3d0\", \"div_aclk_g3d\",\n\t\t\tENABLE_ACLK_G3D, 6, 0, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_G3D, \"aclk_asyncapbs_g3d\", \"div_pclk_g3d\",\n\t\t\tENABLE_ACLK_G3D, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBM_G3D, \"aclk_asyncapbm_g3d\", \"div_aclk_g3d\",\n\t\t\tENABLE_ACLK_G3D, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_G3DP, \"aclk_ahb2apb_g3dp\", \"div_pclk_g3d\",\n\t\t\tENABLE_ACLK_G3D, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_G3DNP_150, \"aclk_g3dnp_150\", \"div_pclk_g3d\",\n\t\t\tENABLE_ACLK_G3D, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_G3DND_600, \"aclk_g3dnd_600\", \"div_aclk_g3d\",\n\t\t\tENABLE_ACLK_G3D, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_G3D, \"aclk_g3d\", \"div_aclk_g3d\",\n\t\t\tENABLE_ACLK_G3D, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_PCLK_BTS_G3D1, \"pclk_bts_g3d1\", \"div_pclk_g3d\",\n\t\t\tENABLE_PCLK_G3D, 3, 0, 0),\n\tGATE(CLK_PCLK_BTS_G3D0, \"pclk_bts_g3d0\", \"div_pclk_g3d\",\n\t\t\tENABLE_PCLK_G3D, 2, 0, 0),\n\tGATE(CLK_PCLK_PMU_G3D, \"pclk_pmu_g3d\", \"div_pclk_g3d\",\n\t\t\tENABLE_PCLK_G3D, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_G3D, \"pclk_sysreg_g3d\", \"div_pclk_g3d\",\n\t\t\tENABLE_PCLK_G3D, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_HPM_G3D, \"sclk_hpm_g3d\", \"div_sclk_hpm_g3d\",\n\t\t\tENABLE_SCLK_G3D, 0, 0, 0),\n};\n\nstatic const struct samsung_cmu_info g3d_cmu_info __initconst = {\n\t.pll_clks\t\t= g3d_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(g3d_pll_clks),\n\t.mux_clks\t\t= g3d_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(g3d_mux_clks),\n\t.div_clks\t\t= g3d_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(g3d_div_clks),\n\t.gate_clks\t\t= g3d_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(g3d_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_G3D,\n\t.clk_regs\t\t= g3d_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(g3d_clk_regs),\n\t.suspend_regs\t\t= g3d_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(g3d_suspend_regs),\n\t.clk_name\t\t= \"aclk_g3d_400\",\n};\n\n \n#define MUX_SEL_GSCL\t\t\t\t0x0200\n#define MUX_ENABLE_GSCL\t\t\t\t0x0300\n#define MUX_STAT_GSCL\t\t\t\t0x0400\n#define ENABLE_ACLK_GSCL\t\t\t0x0800\n#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0\t0x0804\n#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1\t0x0808\n#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2\t0x080c\n#define ENABLE_PCLK_GSCL\t\t\t0x0900\n#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0\t0x0904\n#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1\t0x0908\n#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2\t0x090c\n#define ENABLE_IP_GSCL0\t\t\t\t0x0b00\n#define ENABLE_IP_GSCL1\t\t\t\t0x0b04\n#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL0\t0x0b08\n#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL1\t0x0b0c\n#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL2\t0x0b10\n\nstatic const unsigned long gscl_clk_regs[] __initconst = {\n\tMUX_SEL_GSCL,\n\tMUX_ENABLE_GSCL,\n\tENABLE_ACLK_GSCL,\n\tENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0,\n\tENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1,\n\tENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2,\n\tENABLE_PCLK_GSCL,\n\tENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0,\n\tENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1,\n\tENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2,\n\tENABLE_IP_GSCL0,\n\tENABLE_IP_GSCL1,\n\tENABLE_IP_GSCL_SECURE_SMMU_GSCL0,\n\tENABLE_IP_GSCL_SECURE_SMMU_GSCL1,\n\tENABLE_IP_GSCL_SECURE_SMMU_GSCL2,\n};\n\nstatic const struct samsung_clk_reg_dump gscl_suspend_regs[] = {\n\t{ MUX_SEL_GSCL, 0 },\n\t{ ENABLE_ACLK_GSCL, 0xfff },\n\t{ ENABLE_PCLK_GSCL, 0xff },\n};\n\n \nPNAME(aclk_gscl_111_user_p)\t= { \"oscclk\", \"aclk_gscl_111\", };\nPNAME(aclk_gscl_333_user_p)\t= { \"oscclk\", \"aclk_gscl_333\", };\n\nstatic const struct samsung_mux_clock gscl_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_ACLK_GSCL_111_USER, \"mout_aclk_gscl_111_user\",\n\t\t\taclk_gscl_111_user_p, MUX_SEL_GSCL, 4, 1),\n\tMUX(CLK_MOUT_ACLK_GSCL_333_USER, \"mout_aclk_gscl_333_user\",\n\t\t\taclk_gscl_333_user_p, MUX_SEL_GSCL, 0, 1),\n};\n\nstatic const struct samsung_gate_clock gscl_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_BTS_GSCL2, \"aclk_bts_gscl2\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL, 11, 0, 0),\n\tGATE(CLK_ACLK_BTS_GSCL1, \"aclk_bts_gscl1\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL, 10, 0, 0),\n\tGATE(CLK_ACLK_BTS_GSCL0, \"aclk_bts_gscl0\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL, 9, 0, 0),\n\tGATE(CLK_ACLK_AHB2APB_GSCLP, \"aclk_ahb2apb_gsclp\",\n\t\t\t\"mout_aclk_gscl_111_user\", ENABLE_ACLK_GSCL,\n\t\t\t8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_GSCLX, \"aclk_xiu_gsclx\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL, 7, 0, 0),\n\tGATE(CLK_ACLK_GSCLNP_111, \"aclk_gsclnp_111\", \"mout_aclk_gscl_111_user\",\n\t\t\tENABLE_ACLK_GSCL, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_GSCLRTND_333, \"aclk_gsclrtnd_333\",\n\t\t\t\"mout_aclk_gscl_333_user\", ENABLE_ACLK_GSCL, 5,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_GSCLBEND_333, \"aclk_gsclbend_333\",\n\t\t\t\"mout_aclk_gscl_333_user\", ENABLE_ACLK_GSCL, 4,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_GSD, \"aclk_gsd\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL, 3, 0, 0),\n\tGATE(CLK_ACLK_GSCL2, \"aclk_gscl2\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL, 2, 0, 0),\n\tGATE(CLK_ACLK_GSCL1, \"aclk_gscl1\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL, 1, 0, 0),\n\tGATE(CLK_ACLK_GSCL0, \"aclk_gscl0\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_GSCL0, \"aclk_smmu_gscl0\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_GSCL1, \"aclk_smmu_gscl1\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_GSCL2, \"aclk_smmu_gscl2\", \"mout_aclk_gscl_333_user\",\n\t\t\tENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_BTS_GSCL2, \"pclk_bts_gscl2\", \"mout_aclk_gscl_111_user\",\n\t\t\tENABLE_PCLK_GSCL, 7, 0, 0),\n\tGATE(CLK_PCLK_BTS_GSCL1, \"pclk_bts_gscl1\", \"mout_aclk_gscl_111_user\",\n\t\t\tENABLE_PCLK_GSCL, 6, 0, 0),\n\tGATE(CLK_PCLK_BTS_GSCL0, \"pclk_bts_gscl0\", \"mout_aclk_gscl_111_user\",\n\t\t\tENABLE_PCLK_GSCL, 5, 0, 0),\n\tGATE(CLK_PCLK_PMU_GSCL, \"pclk_pmu_gscl\", \"mout_aclk_gscl_111_user\",\n\t\t\tENABLE_PCLK_GSCL, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_GSCL, \"pclk_sysreg_gscl\",\n\t\t\t\"mout_aclk_gscl_111_user\", ENABLE_PCLK_GSCL,\n\t\t\t3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_GSCL2, \"pclk_gscl2\", \"mout_aclk_gscl_111_user\",\n\t\t\tENABLE_PCLK_GSCL, 2, 0, 0),\n\tGATE(CLK_PCLK_GSCL1, \"pclk_gscl1\", \"mout_aclk_gscl_111_user\",\n\t\t\tENABLE_PCLK_GSCL, 1, 0, 0),\n\tGATE(CLK_PCLK_GSCL0, \"pclk_gscl0\", \"mout_aclk_gscl_111_user\",\n\t\t\tENABLE_PCLK_GSCL, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_GSCL0, \"pclk_smmu_gscl0\", \"mout_aclk_gscl_111_user\",\n\t\tENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_GSCL1, \"pclk_smmu_gscl1\", \"mout_aclk_gscl_111_user\",\n\t\tENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_GSCL2, \"pclk_smmu_gscl2\", \"mout_aclk_gscl_111_user\",\n\t\tENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2, 0, 0, 0),\n};\n\nstatic const struct samsung_cmu_info gscl_cmu_info __initconst = {\n\t.mux_clks\t\t= gscl_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(gscl_mux_clks),\n\t.gate_clks\t\t= gscl_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(gscl_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_GSCL,\n\t.clk_regs\t\t= gscl_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(gscl_clk_regs),\n\t.suspend_regs\t\t= gscl_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(gscl_suspend_regs),\n\t.clk_name\t\t= \"aclk_gscl_111\",\n};\n\n \n#define APOLLO_PLL_LOCK\t\t\t\t0x0000\n#define APOLLO_PLL_CON0\t\t\t\t0x0100\n#define APOLLO_PLL_CON1\t\t\t\t0x0104\n#define APOLLO_PLL_FREQ_DET\t\t\t0x010c\n#define MUX_SEL_APOLLO0\t\t\t\t0x0200\n#define MUX_SEL_APOLLO1\t\t\t\t0x0204\n#define MUX_SEL_APOLLO2\t\t\t\t0x0208\n#define MUX_ENABLE_APOLLO0\t\t\t0x0300\n#define MUX_ENABLE_APOLLO1\t\t\t0x0304\n#define MUX_ENABLE_APOLLO2\t\t\t0x0308\n#define MUX_STAT_APOLLO0\t\t\t0x0400\n#define MUX_STAT_APOLLO1\t\t\t0x0404\n#define MUX_STAT_APOLLO2\t\t\t0x0408\n#define DIV_APOLLO0\t\t\t\t0x0600\n#define DIV_APOLLO1\t\t\t\t0x0604\n#define DIV_APOLLO_PLL_FREQ_DET\t\t\t0x0608\n#define DIV_STAT_APOLLO0\t\t\t0x0700\n#define DIV_STAT_APOLLO1\t\t\t0x0704\n#define DIV_STAT_APOLLO_PLL_FREQ_DET\t\t0x0708\n#define ENABLE_ACLK_APOLLO\t\t\t0x0800\n#define ENABLE_PCLK_APOLLO\t\t\t0x0900\n#define ENABLE_SCLK_APOLLO\t\t\t0x0a00\n#define ENABLE_IP_APOLLO0\t\t\t0x0b00\n#define ENABLE_IP_APOLLO1\t\t\t0x0b04\n#define CLKOUT_CMU_APOLLO\t\t\t0x0c00\n#define CLKOUT_CMU_APOLLO_DIV_STAT\t\t0x0c04\n#define ARMCLK_STOPCTRL\t\t\t\t0x1000\n#define APOLLO_PWR_CTRL\t\t\t\t0x1020\n#define APOLLO_PWR_CTRL2\t\t\t0x1024\n#define APOLLO_INTR_SPREAD_ENABLE\t\t0x1080\n#define APOLLO_INTR_SPREAD_USE_STANDBYWFI\t0x1084\n#define APOLLO_INTR_SPREAD_BLOCKING_DURATION\t0x1088\n\nstatic const unsigned long apollo_clk_regs[] __initconst = {\n\tAPOLLO_PLL_LOCK,\n\tAPOLLO_PLL_CON0,\n\tAPOLLO_PLL_CON1,\n\tAPOLLO_PLL_FREQ_DET,\n\tMUX_SEL_APOLLO0,\n\tMUX_SEL_APOLLO1,\n\tMUX_SEL_APOLLO2,\n\tMUX_ENABLE_APOLLO0,\n\tMUX_ENABLE_APOLLO1,\n\tMUX_ENABLE_APOLLO2,\n\tDIV_APOLLO0,\n\tDIV_APOLLO1,\n\tDIV_APOLLO_PLL_FREQ_DET,\n\tENABLE_ACLK_APOLLO,\n\tENABLE_PCLK_APOLLO,\n\tENABLE_SCLK_APOLLO,\n\tENABLE_IP_APOLLO0,\n\tENABLE_IP_APOLLO1,\n\tCLKOUT_CMU_APOLLO,\n\tCLKOUT_CMU_APOLLO_DIV_STAT,\n\tARMCLK_STOPCTRL,\n\tAPOLLO_PWR_CTRL,\n\tAPOLLO_PWR_CTRL2,\n\tAPOLLO_INTR_SPREAD_ENABLE,\n\tAPOLLO_INTR_SPREAD_USE_STANDBYWFI,\n\tAPOLLO_INTR_SPREAD_BLOCKING_DURATION,\n};\n\n \nPNAME(mout_apollo_pll_p)\t\t= { \"oscclk\", \"fout_apollo_pll\", };\nPNAME(mout_bus_pll_apollo_user_p)\t= { \"oscclk\", \"sclk_bus_pll_apollo\", };\nPNAME(mout_apollo_p)\t\t\t= { \"mout_apollo_pll\",\n\t\t\t\t\t    \"mout_bus_pll_apollo_user\", };\n\nstatic const struct samsung_pll_clock apollo_pll_clks[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_APOLLO_PLL, \"fout_apollo_pll\", \"oscclk\",\n\t\tAPOLLO_PLL_LOCK, APOLLO_PLL_CON0, exynos5433_pll_rates),\n};\n\nstatic const struct samsung_mux_clock apollo_mux_clks[] __initconst = {\n\t \n\tMUX_F(CLK_MOUT_APOLLO_PLL, \"mout_apollo_pll\", mout_apollo_pll_p,\n\t\t\tMUX_SEL_APOLLO0, 0, 1, CLK_SET_RATE_PARENT |\n\t\t\tCLK_RECALC_NEW_RATES, 0),\n\n\t \n\tMUX(CLK_MOUT_BUS_PLL_APOLLO_USER, \"mout_bus_pll_apollo_user\",\n\t\t\tmout_bus_pll_apollo_user_p, MUX_SEL_APOLLO1, 0, 1),\n\n\t \n\tMUX_F(CLK_MOUT_APOLLO, \"mout_apollo\", mout_apollo_p, MUX_SEL_APOLLO2,\n\t\t\t0, 1, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_div_clock apollo_div_clks[] __initconst = {\n\t \n\tDIV_F(CLK_DIV_CNTCLK_APOLLO, \"div_cntclk_apollo\", \"div_apollo2\",\n\t\t\tDIV_APOLLO0, 24, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_PCLK_DBG_APOLLO, \"div_pclk_dbg_apollo\", \"div_apollo2\",\n\t\t\tDIV_APOLLO0, 20, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_ATCLK_APOLLO, \"div_atclk_apollo\", \"div_apollo2\",\n\t\t\tDIV_APOLLO0, 16, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_PCLK_APOLLO, \"div_pclk_apollo\", \"div_apollo2\",\n\t\t\tDIV_APOLLO0, 12, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_ACLK_APOLLO, \"div_aclk_apollo\", \"div_apollo2\",\n\t\t\tDIV_APOLLO0, 8, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_APOLLO2, \"div_apollo2\", \"div_apollo1\",\n\t\t\tDIV_APOLLO0, 4, 3, CLK_SET_RATE_PARENT, 0),\n\tDIV_F(CLK_DIV_APOLLO1, \"div_apollo1\", \"mout_apollo\",\n\t\t\tDIV_APOLLO0, 0, 3, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tDIV_F(CLK_DIV_SCLK_HPM_APOLLO, \"div_sclk_hpm_apollo\", \"mout_apollo\",\n\t\t\tDIV_APOLLO1, 4, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_APOLLO_PLL, \"div_apollo_pll\", \"mout_apollo\",\n\t\t\tDIV_APOLLO1, 0, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n};\n\nstatic const struct samsung_gate_clock apollo_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_ASATBSLV_APOLLO_3_CSSYS, \"aclk_asatbslv_apollo_3_cssys\",\n\t\t\t\"div_atclk_apollo\", ENABLE_ACLK_APOLLO,\n\t\t\t6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASATBSLV_APOLLO_2_CSSYS, \"aclk_asatbslv_apollo_2_cssys\",\n\t\t\t\"div_atclk_apollo\", ENABLE_ACLK_APOLLO,\n\t\t\t5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASATBSLV_APOLLO_1_CSSYS, \"aclk_asatbslv_apollo_1_cssys\",\n\t\t\t\"div_atclk_apollo\", ENABLE_ACLK_APOLLO,\n\t\t\t4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASATBSLV_APOLLO_0_CSSYS, \"aclk_asatbslv_apollo_0_cssys\",\n\t\t\t\"div_atclk_apollo\", ENABLE_ACLK_APOLLO,\n\t\t\t3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCACES_APOLLO_CCI, \"aclk_asyncaces_apollo_cci\",\n\t\t\t\"div_aclk_apollo\", ENABLE_ACLK_APOLLO,\n\t\t\t2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_APOLLOP, \"aclk_ahb2apb_apollop\",\n\t\t\t\"div_pclk_apollo\", ENABLE_ACLK_APOLLO,\n\t\t\t1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_APOLLONP_200, \"aclk_apollonp_200\",\n\t\t\t\"div_pclk_apollo\", ENABLE_ACLK_APOLLO,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_ASAPBMST_CSSYS_APOLLO, \"pclk_asapbmst_cssys_apollo\",\n\t\t\t\"div_pclk_dbg_apollo\", ENABLE_PCLK_APOLLO,\n\t\t\t2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_APOLLO, \"pclk_pmu_apollo\", \"div_pclk_apollo\",\n\t\t\tENABLE_PCLK_APOLLO, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_APOLLO, \"pclk_sysreg_apollo\",\n\t\t\t\"div_pclk_apollo\", ENABLE_PCLK_APOLLO,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_CNTCLK_APOLLO, \"cntclk_apollo\", \"div_cntclk_apollo\",\n\t\t\tENABLE_SCLK_APOLLO, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_HPM_APOLLO, \"sclk_hpm_apollo\", \"div_sclk_hpm_apollo\",\n\t\t\tENABLE_SCLK_APOLLO, 1, CLK_IGNORE_UNUSED, 0),\n};\n\n#define E5433_APOLLO_DIV0(cntclk, pclk_dbg, atclk, pclk, aclk) \\\n\t\t(((cntclk) << 24) | ((pclk_dbg) << 20) | ((atclk) << 16) | \\\n\t\t ((pclk) << 12) | ((aclk) << 8))\n\n#define E5433_APOLLO_DIV1(hpm, copy) \\\n\t\t(((hpm) << 4) | ((copy) << 0))\n\nstatic const struct exynos_cpuclk_cfg_data exynos5433_apolloclk_d[] __initconst = {\n\t{ 1300000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },\n\t{ 1200000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },\n\t{ 1100000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },\n\t{ 1000000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },\n\t{  900000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },\n\t{  800000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },\n\t{  700000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },\n\t{  600000, E5433_APOLLO_DIV0(3, 7, 7, 7, 1), E5433_APOLLO_DIV1(7, 1), },\n\t{  500000, E5433_APOLLO_DIV0(3, 7, 7, 7, 1), E5433_APOLLO_DIV1(7, 1), },\n\t{  400000, E5433_APOLLO_DIV0(3, 7, 7, 7, 1), E5433_APOLLO_DIV1(7, 1), },\n\t{  0 },\n};\n\nstatic const struct samsung_cpu_clock apollo_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_SCLK_APOLLO, \"apolloclk\", CLK_MOUT_APOLLO_PLL,\n\t\t\tCLK_MOUT_BUS_PLL_APOLLO_USER,\n\t\t\tCLK_CPU_HAS_E5433_REGS_LAYOUT, 0x200,\n\t\t\texynos5433_apolloclk_d),\n};\n\nstatic const struct samsung_cmu_info apollo_cmu_info __initconst = {\n\t.pll_clks\t= apollo_pll_clks,\n\t.nr_pll_clks\t= ARRAY_SIZE(apollo_pll_clks),\n\t.mux_clks\t= apollo_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(apollo_mux_clks),\n\t.div_clks\t= apollo_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(apollo_div_clks),\n\t.gate_clks\t= apollo_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(apollo_gate_clks),\n\t.cpu_clks\t= apollo_cpu_clks,\n\t.nr_cpu_clks\t= ARRAY_SIZE(apollo_cpu_clks),\n\t.nr_clk_ids\t= CLKS_NR_APOLLO,\n\t.clk_regs\t= apollo_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(apollo_clk_regs),\n};\n\nstatic void __init exynos5433_cmu_apollo_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &apollo_cmu_info);\n}\nCLK_OF_DECLARE(exynos5433_cmu_apollo, \"samsung,exynos5433-cmu-apollo\",\n\t\texynos5433_cmu_apollo_init);\n\n \n#define ATLAS_PLL_LOCK\t\t\t\t0x0000\n#define ATLAS_PLL_CON0\t\t\t\t0x0100\n#define ATLAS_PLL_CON1\t\t\t\t0x0104\n#define ATLAS_PLL_FREQ_DET\t\t\t0x010c\n#define MUX_SEL_ATLAS0\t\t\t\t0x0200\n#define MUX_SEL_ATLAS1\t\t\t\t0x0204\n#define MUX_SEL_ATLAS2\t\t\t\t0x0208\n#define MUX_ENABLE_ATLAS0\t\t\t0x0300\n#define MUX_ENABLE_ATLAS1\t\t\t0x0304\n#define MUX_ENABLE_ATLAS2\t\t\t0x0308\n#define MUX_STAT_ATLAS0\t\t\t\t0x0400\n#define MUX_STAT_ATLAS1\t\t\t\t0x0404\n#define MUX_STAT_ATLAS2\t\t\t\t0x0408\n#define DIV_ATLAS0\t\t\t\t0x0600\n#define DIV_ATLAS1\t\t\t\t0x0604\n#define DIV_ATLAS_PLL_FREQ_DET\t\t\t0x0608\n#define DIV_STAT_ATLAS0\t\t\t\t0x0700\n#define DIV_STAT_ATLAS1\t\t\t\t0x0704\n#define DIV_STAT_ATLAS_PLL_FREQ_DET\t\t0x0708\n#define ENABLE_ACLK_ATLAS\t\t\t0x0800\n#define ENABLE_PCLK_ATLAS\t\t\t0x0900\n#define ENABLE_SCLK_ATLAS\t\t\t0x0a00\n#define ENABLE_IP_ATLAS0\t\t\t0x0b00\n#define ENABLE_IP_ATLAS1\t\t\t0x0b04\n#define CLKOUT_CMU_ATLAS\t\t\t0x0c00\n#define CLKOUT_CMU_ATLAS_DIV_STAT\t\t0x0c04\n#define ARMCLK_STOPCTRL\t\t\t\t0x1000\n#define ATLAS_PWR_CTRL\t\t\t\t0x1020\n#define ATLAS_PWR_CTRL2\t\t\t\t0x1024\n#define ATLAS_INTR_SPREAD_ENABLE\t\t0x1080\n#define ATLAS_INTR_SPREAD_USE_STANDBYWFI\t0x1084\n#define ATLAS_INTR_SPREAD_BLOCKING_DURATION\t0x1088\n\nstatic const unsigned long atlas_clk_regs[] __initconst = {\n\tATLAS_PLL_LOCK,\n\tATLAS_PLL_CON0,\n\tATLAS_PLL_CON1,\n\tATLAS_PLL_FREQ_DET,\n\tMUX_SEL_ATLAS0,\n\tMUX_SEL_ATLAS1,\n\tMUX_SEL_ATLAS2,\n\tMUX_ENABLE_ATLAS0,\n\tMUX_ENABLE_ATLAS1,\n\tMUX_ENABLE_ATLAS2,\n\tDIV_ATLAS0,\n\tDIV_ATLAS1,\n\tDIV_ATLAS_PLL_FREQ_DET,\n\tENABLE_ACLK_ATLAS,\n\tENABLE_PCLK_ATLAS,\n\tENABLE_SCLK_ATLAS,\n\tENABLE_IP_ATLAS0,\n\tENABLE_IP_ATLAS1,\n\tCLKOUT_CMU_ATLAS,\n\tCLKOUT_CMU_ATLAS_DIV_STAT,\n\tARMCLK_STOPCTRL,\n\tATLAS_PWR_CTRL,\n\tATLAS_PWR_CTRL2,\n\tATLAS_INTR_SPREAD_ENABLE,\n\tATLAS_INTR_SPREAD_USE_STANDBYWFI,\n\tATLAS_INTR_SPREAD_BLOCKING_DURATION,\n};\n\n \nPNAME(mout_atlas_pll_p)\t\t\t= { \"oscclk\", \"fout_atlas_pll\", };\nPNAME(mout_bus_pll_atlas_user_p)\t= { \"oscclk\", \"sclk_bus_pll_atlas\", };\nPNAME(mout_atlas_p)\t\t\t= { \"mout_atlas_pll\",\n\t\t\t\t\t    \"mout_bus_pll_atlas_user\", };\n\nstatic const struct samsung_pll_clock atlas_pll_clks[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_ATLAS_PLL, \"fout_atlas_pll\", \"oscclk\",\n\t\tATLAS_PLL_LOCK, ATLAS_PLL_CON0, exynos5433_pll_rates),\n};\n\nstatic const struct samsung_mux_clock atlas_mux_clks[] __initconst = {\n\t \n\tMUX_F(CLK_MOUT_ATLAS_PLL, \"mout_atlas_pll\", mout_atlas_pll_p,\n\t\t\tMUX_SEL_ATLAS0, 0, 1, CLK_SET_RATE_PARENT |\n\t\t\tCLK_RECALC_NEW_RATES, 0),\n\n\t \n\tMUX(CLK_MOUT_BUS_PLL_ATLAS_USER, \"mout_bus_pll_atlas_user\",\n\t\t\tmout_bus_pll_atlas_user_p, MUX_SEL_ATLAS1, 0, 1),\n\n\t \n\tMUX_F(CLK_MOUT_ATLAS, \"mout_atlas\", mout_atlas_p, MUX_SEL_ATLAS2,\n\t\t\t0, 1, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_div_clock atlas_div_clks[] __initconst = {\n\t \n\tDIV_F(CLK_DIV_CNTCLK_ATLAS, \"div_cntclk_atlas\", \"div_atlas2\",\n\t\t\tDIV_ATLAS0, 24, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_PCLK_DBG_ATLAS, \"div_pclk_dbg_atlas\", \"div_atclk_atlas\",\n\t\t\tDIV_ATLAS0, 20, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_ATCLK_ATLASO, \"div_atclk_atlas\", \"div_atlas2\",\n\t\t\tDIV_ATLAS0, 16, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_PCLK_ATLAS, \"div_pclk_atlas\", \"div_atlas2\",\n\t\t\tDIV_ATLAS0, 12, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_ACLK_ATLAS, \"div_aclk_atlas\", \"div_atlas2\",\n\t\t\tDIV_ATLAS0, 8, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_ATLAS2, \"div_atlas2\", \"div_atlas1\",\n\t\t\tDIV_ATLAS0, 4, 3, CLK_SET_RATE_PARENT, 0),\n\tDIV_F(CLK_DIV_ATLAS1, \"div_atlas1\", \"mout_atlas\",\n\t\t\tDIV_ATLAS0, 0, 3, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tDIV_F(CLK_DIV_SCLK_HPM_ATLAS, \"div_sclk_hpm_atlas\", \"mout_atlas\",\n\t\t\tDIV_ATLAS1, 4, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n\tDIV_F(CLK_DIV_ATLAS_PLL, \"div_atlas_pll\", \"mout_atlas\",\n\t\t\tDIV_ATLAS1, 0, 3, CLK_GET_RATE_NOCACHE,\n\t\t\tCLK_DIVIDER_READ_ONLY),\n};\n\nstatic const struct samsung_gate_clock atlas_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_ATB_AUD_CSSYS, \"aclk_atb_aud_cssys\",\n\t\t\t\"div_atclk_atlas\", ENABLE_ACLK_ATLAS,\n\t\t\t9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ATB_APOLLO3_CSSYS, \"aclk_atb_apollo3_cssys\",\n\t\t\t\"div_atclk_atlas\", ENABLE_ACLK_ATLAS,\n\t\t\t8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ATB_APOLLO2_CSSYS, \"aclk_atb_apollo2_cssys\",\n\t\t\t\"div_atclk_atlas\", ENABLE_ACLK_ATLAS,\n\t\t\t7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ATB_APOLLO1_CSSYS, \"aclk_atb_apollo1_cssys\",\n\t\t\t\"div_atclk_atlas\", ENABLE_ACLK_ATLAS,\n\t\t\t6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ATB_APOLLO0_CSSYS, \"aclk_atb_apollo0_cssys\",\n\t\t\t\"div_atclk_atlas\", ENABLE_ACLK_ATLAS,\n\t\t\t5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAHBS_CSSYS_SSS, \"aclk_asyncahbs_cssys_sss\",\n\t\t\t\"div_atclk_atlas\", ENABLE_ACLK_ATLAS,\n\t\t\t4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_CSSYS_CCIX, \"aclk_asyncaxis_cssys_ccix\",\n\t\t\t\"div_pclk_dbg_atlas\", ENABLE_ACLK_ATLAS,\n\t\t\t3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCACES_ATLAS_CCI, \"aclk_asyncaces_atlas_cci\",\n\t\t\t\"div_aclk_atlas\", ENABLE_ACLK_ATLAS,\n\t\t\t2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_ATLASP, \"aclk_ahb2apb_atlasp\", \"div_pclk_atlas\",\n\t\t\tENABLE_ACLK_ATLAS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ATLASNP_200, \"aclk_atlasnp_200\", \"div_pclk_atlas\",\n\t\t\tENABLE_ACLK_ATLAS, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_ASYNCAPB_AUD_CSSYS, \"pclk_asyncapb_aud_cssys\",\n\t\t\t\"div_pclk_dbg_atlas\", ENABLE_PCLK_ATLAS,\n\t\t\t5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAPB_ISP_CSSYS, \"pclk_asyncapb_isp_cssys\",\n\t\t\t\"div_pclk_dbg_atlas\", ENABLE_PCLK_ATLAS,\n\t\t\t4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAPB_APOLLO_CSSYS, \"pclk_asyncapb_apollo_cssys\",\n\t\t\t\"div_pclk_dbg_atlas\", ENABLE_PCLK_ATLAS,\n\t\t\t3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_ATLAS, \"pclk_pmu_atlas\", \"div_pclk_atlas\",\n\t\t\tENABLE_PCLK_ATLAS, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_ATLAS, \"pclk_sysreg_atlas\", \"div_pclk_atlas\",\n\t\t\tENABLE_PCLK_ATLAS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SECJTAG, \"pclk_secjtag\", \"div_pclk_dbg_atlas\",\n\t\t\tENABLE_PCLK_ATLAS, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_CNTCLK_ATLAS, \"cntclk_atlas\", \"div_cntclk_atlas\",\n\t\t\tENABLE_SCLK_ATLAS, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_HPM_ATLAS, \"sclk_hpm_atlas\", \"div_sclk_hpm_atlas\",\n\t\t\tENABLE_SCLK_ATLAS, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TRACECLK, \"traceclk\", \"div_atclk_atlas\",\n\t\t\tENABLE_SCLK_ATLAS, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CTMCLK, \"ctmclk\", \"div_atclk_atlas\",\n\t\t\tENABLE_SCLK_ATLAS, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_HCLK_CSSYS, \"hclk_cssys\", \"div_atclk_atlas\",\n\t\t\tENABLE_SCLK_ATLAS, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_DBG_CSSYS, \"pclk_dbg_cssys\", \"div_pclk_dbg_atlas\",\n\t\t\tENABLE_SCLK_ATLAS, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_DBG, \"pclk_dbg\", \"div_pclk_dbg_atlas\",\n\t\t\tENABLE_SCLK_ATLAS, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ATCLK, \"atclk\", \"div_atclk_atlas\",\n\t\t\tENABLE_SCLK_ATLAS, 1, CLK_IGNORE_UNUSED, 0),\n};\n\n#define E5433_ATLAS_DIV0(cntclk, pclk_dbg, atclk, pclk, aclk) \\\n\t\t(((cntclk) << 24) | ((pclk_dbg) << 20) | ((atclk) << 16) | \\\n\t\t ((pclk) << 12) | ((aclk) << 8))\n\n#define E5433_ATLAS_DIV1(hpm, copy) \\\n\t\t(((hpm) << 4) | ((copy) << 0))\n\nstatic const struct exynos_cpuclk_cfg_data exynos5433_atlasclk_d[] __initconst = {\n\t{ 1900000, E5433_ATLAS_DIV0(7, 7, 7, 7, 4), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1800000, E5433_ATLAS_DIV0(7, 7, 7, 7, 4), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1700000, E5433_ATLAS_DIV0(7, 7, 7, 7, 4), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1600000, E5433_ATLAS_DIV0(7, 7, 7, 7, 4), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1500000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1400000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1300000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1200000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1100000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },\n\t{ 1000000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },\n\t{  900000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },\n\t{  800000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },\n\t{  700000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },\n\t{  600000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },\n\t{  500000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },\n\t{  0 },\n};\n\nstatic const struct samsung_cpu_clock atlas_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_SCLK_ATLAS, \"atlasclk\", CLK_MOUT_ATLAS_PLL,\n\t\t\tCLK_MOUT_BUS_PLL_ATLAS_USER,\n\t\t\tCLK_CPU_HAS_E5433_REGS_LAYOUT, 0x200,\n\t\t\texynos5433_atlasclk_d),\n};\n\nstatic const struct samsung_cmu_info atlas_cmu_info __initconst = {\n\t.pll_clks\t= atlas_pll_clks,\n\t.nr_pll_clks\t= ARRAY_SIZE(atlas_pll_clks),\n\t.mux_clks\t= atlas_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(atlas_mux_clks),\n\t.div_clks\t= atlas_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(atlas_div_clks),\n\t.gate_clks\t= atlas_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(atlas_gate_clks),\n\t.cpu_clks\t= atlas_cpu_clks,\n\t.nr_cpu_clks\t= ARRAY_SIZE(atlas_cpu_clks),\n\t.nr_clk_ids\t= CLKS_NR_ATLAS,\n\t.clk_regs\t= atlas_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(atlas_clk_regs),\n};\n\nstatic void __init exynos5433_cmu_atlas_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &atlas_cmu_info);\n}\nCLK_OF_DECLARE(exynos5433_cmu_atlas, \"samsung,exynos5433-cmu-atlas\",\n\t\texynos5433_cmu_atlas_init);\n\n \n#define MUX_SEL_MSCL0\t\t\t\t\t0x0200\n#define MUX_SEL_MSCL1\t\t\t\t\t0x0204\n#define MUX_ENABLE_MSCL0\t\t\t\t0x0300\n#define MUX_ENABLE_MSCL1\t\t\t\t0x0304\n#define MUX_STAT_MSCL0\t\t\t\t\t0x0400\n#define MUX_STAT_MSCL1\t\t\t\t\t0x0404\n#define DIV_MSCL\t\t\t\t\t0x0600\n#define DIV_STAT_MSCL\t\t\t\t\t0x0700\n#define ENABLE_ACLK_MSCL\t\t\t\t0x0800\n#define ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER0\t\t0x0804\n#define ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER1\t\t0x0808\n#define ENABLE_ACLK_MSCL_SECURE_SMMU_JPEG\t\t0x080c\n#define ENABLE_PCLK_MSCL\t\t\t\t0x0900\n#define ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER0\t\t0x0904\n#define ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER1\t\t0x0908\n#define ENABLE_PCLK_MSCL_SECURE_SMMU_JPEG\t\t0x090c\n#define ENABLE_SCLK_MSCL\t\t\t\t0x0a00\n#define ENABLE_IP_MSCL0\t\t\t\t\t0x0b00\n#define ENABLE_IP_MSCL1\t\t\t\t\t0x0b04\n#define ENABLE_IP_MSCL_SECURE_SMMU_M2MSCALER0\t\t0x0b08\n#define ENABLE_IP_MSCL_SECURE_SMMU_M2MSCALER1\t\t0x0b0c\n#define ENABLE_IP_MSCL_SECURE_SMMU_JPEG\t\t\t0x0b10\n\nstatic const unsigned long mscl_clk_regs[] __initconst = {\n\tMUX_SEL_MSCL0,\n\tMUX_SEL_MSCL1,\n\tMUX_ENABLE_MSCL0,\n\tMUX_ENABLE_MSCL1,\n\tDIV_MSCL,\n\tENABLE_ACLK_MSCL,\n\tENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER0,\n\tENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER1,\n\tENABLE_ACLK_MSCL_SECURE_SMMU_JPEG,\n\tENABLE_PCLK_MSCL,\n\tENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER0,\n\tENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER1,\n\tENABLE_PCLK_MSCL_SECURE_SMMU_JPEG,\n\tENABLE_SCLK_MSCL,\n\tENABLE_IP_MSCL0,\n\tENABLE_IP_MSCL1,\n\tENABLE_IP_MSCL_SECURE_SMMU_M2MSCALER0,\n\tENABLE_IP_MSCL_SECURE_SMMU_M2MSCALER1,\n\tENABLE_IP_MSCL_SECURE_SMMU_JPEG,\n};\n\nstatic const struct samsung_clk_reg_dump mscl_suspend_regs[] = {\n\t{ MUX_SEL_MSCL0, 0 },\n\t{ MUX_SEL_MSCL1, 0 },\n};\n\n \nPNAME(mout_sclk_jpeg_user_p)\t\t= { \"oscclk\", \"sclk_jpeg_mscl\", };\nPNAME(mout_aclk_mscl_400_user_p)\t= { \"oscclk\", \"aclk_mscl_400\", };\nPNAME(mout_sclk_jpeg_p)\t\t\t= { \"mout_sclk_jpeg_user\",\n\t\t\t\t\t\"mout_aclk_mscl_400_user\", };\n\nstatic const struct samsung_mux_clock mscl_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_SCLK_JPEG_USER, \"mout_sclk_jpeg_user\",\n\t\t\tmout_sclk_jpeg_user_p, MUX_SEL_MSCL0, 4, 1),\n\tMUX(CLK_MOUT_ACLK_MSCL_400_USER, \"mout_aclk_mscl_400_user\",\n\t\t\tmout_aclk_mscl_400_user_p, MUX_SEL_MSCL0, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_JPEG, \"mout_sclk_jpeg\", mout_sclk_jpeg_p,\n\t\t\tMUX_SEL_MSCL1, 0, 1),\n};\n\nstatic const struct samsung_div_clock mscl_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_MSCL, \"div_pclk_mscl\", \"mout_aclk_mscl_400_user\",\n\t\t\tDIV_MSCL, 0, 3),\n};\n\nstatic const struct samsung_gate_clock mscl_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_BTS_JPEG, \"aclk_bts_jpeg\", \"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL, 9, 0, 0),\n\tGATE(CLK_ACLK_BTS_M2MSCALER1, \"aclk_bts_m2mscaler1\",\n\t\t\t\"mout_aclk_mscl_400_user\", ENABLE_ACLK_MSCL, 8, 0, 0),\n\tGATE(CLK_ACLK_BTS_M2MSCALER0, \"aclk_bts_m2mscaler0\",\n\t\t\t\"mout_aclk_mscl_400_user\", ENABLE_ACLK_MSCL, 7, 0, 0),\n\tGATE(CLK_ACLK_AHB2APB_MSCL0P, \"aclk_abh2apb_mscl0p\", \"div_pclk_mscl\",\n\t\t\tENABLE_ACLK_MSCL, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_MSCLX, \"aclk_xiu_msclx\", \"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MSCLNP_100, \"aclk_msclnp_100\", \"div_pclk_mscl\",\n\t\t\tENABLE_ACLK_MSCL, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MSCLND_400, \"aclk_msclnd_400\", \"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_JPEG, \"aclk_jpeg\", \"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL, 2, 0, 0),\n\tGATE(CLK_ACLK_M2MSCALER1, \"aclk_m2mscaler1\", \"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL, 1, 0, 0),\n\tGATE(CLK_ACLK_M2MSCALER0, \"aclk_m2mscaler0\", \"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_M2MSCALER0, \"aclk_smmu_m2mscaler0\",\n\t\t\t\"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER0,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_M2MSCALER1, \"aclk_smmu_m2mscaler1\",\n\t\t\t\"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER1,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_JPEG, \"aclk_smmu_jpeg\", \"mout_aclk_mscl_400_user\",\n\t\t\tENABLE_ACLK_MSCL_SECURE_SMMU_JPEG,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_BTS_JPEG, \"pclk_bts_jpeg\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 7, 0, 0),\n\tGATE(CLK_PCLK_BTS_M2MSCALER1, \"pclk_bts_m2mscaler1\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 6, 0, 0),\n\tGATE(CLK_PCLK_BTS_M2MSCALER0, \"pclk_bts_m2mscaler0\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 5, 0, 0),\n\tGATE(CLK_PCLK_PMU_MSCL, \"pclk_pmu_mscl\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_MSCL, \"pclk_sysreg_mscl\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_JPEG, \"pclk_jpeg\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 2, 0, 0),\n\tGATE(CLK_PCLK_M2MSCALER1, \"pclk_m2mscaler1\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 1, 0, 0),\n\tGATE(CLK_PCLK_M2MSCALER0, \"pclk_m2mscaler0\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 0, 0, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_M2MSCALER0, \"pclk_smmu_m2mscaler0\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER0,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_M2MSCALER1, \"pclk_smmu_m2mscaler1\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER1,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_JPEG, \"pclk_smmu_jpeg\", \"div_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL_SECURE_SMMU_JPEG,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_JPEG, \"sclk_jpeg\", \"mout_sclk_jpeg\", ENABLE_SCLK_MSCL, 0,\n\t\t\tCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_cmu_info mscl_cmu_info __initconst = {\n\t.mux_clks\t\t= mscl_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(mscl_mux_clks),\n\t.div_clks\t\t= mscl_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(mscl_div_clks),\n\t.gate_clks\t\t= mscl_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(mscl_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_MSCL,\n\t.clk_regs\t\t= mscl_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(mscl_clk_regs),\n\t.suspend_regs\t\t= mscl_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(mscl_suspend_regs),\n\t.clk_name\t\t= \"aclk_mscl_400\",\n};\n\n \n#define MUX_SEL_MFC\t\t\t\t0x0200\n#define MUX_ENABLE_MFC\t\t\t\t0x0300\n#define MUX_STAT_MFC\t\t\t\t0x0400\n#define DIV_MFC\t\t\t\t\t0x0600\n#define DIV_STAT_MFC\t\t\t\t0x0700\n#define ENABLE_ACLK_MFC\t\t\t\t0x0800\n#define ENABLE_ACLK_MFC_SECURE_SMMU_MFC\t\t0x0804\n#define ENABLE_PCLK_MFC\t\t\t\t0x0900\n#define ENABLE_PCLK_MFC_SECURE_SMMU_MFC\t\t0x0904\n#define ENABLE_IP_MFC0\t\t\t\t0x0b00\n#define ENABLE_IP_MFC1\t\t\t\t0x0b04\n#define ENABLE_IP_MFC_SECURE_SMMU_MFC\t\t0x0b08\n\nstatic const unsigned long mfc_clk_regs[] __initconst = {\n\tMUX_SEL_MFC,\n\tMUX_ENABLE_MFC,\n\tDIV_MFC,\n\tENABLE_ACLK_MFC,\n\tENABLE_ACLK_MFC_SECURE_SMMU_MFC,\n\tENABLE_PCLK_MFC,\n\tENABLE_PCLK_MFC_SECURE_SMMU_MFC,\n\tENABLE_IP_MFC0,\n\tENABLE_IP_MFC1,\n\tENABLE_IP_MFC_SECURE_SMMU_MFC,\n};\n\nstatic const struct samsung_clk_reg_dump mfc_suspend_regs[] = {\n\t{ MUX_SEL_MFC, 0 },\n};\n\nPNAME(mout_aclk_mfc_400_user_p)\t\t= { \"oscclk\", \"aclk_mfc_400\", };\n\nstatic const struct samsung_mux_clock mfc_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_ACLK_MFC_400_USER, \"mout_aclk_mfc_400_user\",\n\t\t\tmout_aclk_mfc_400_user_p, MUX_SEL_MFC, 0, 0),\n};\n\nstatic const struct samsung_div_clock mfc_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_MFC, \"div_pclk_mfc\", \"mout_aclk_mfc_400_user\",\n\t\t\tDIV_MFC, 0, 2),\n};\n\nstatic const struct samsung_gate_clock mfc_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_BTS_MFC_1, \"aclk_bts_mfc_1\", \"mout_aclk_mfc_400_user\",\n\t\t\tENABLE_ACLK_MFC, 6, 0, 0),\n\tGATE(CLK_ACLK_BTS_MFC_0, \"aclk_bts_mfc_0\", \"mout_aclk_mfc_400_user\",\n\t\t\tENABLE_ACLK_MFC, 5, 0, 0),\n\tGATE(CLK_ACLK_AHB2APB_MFCP, \"aclk_ahb2apb_mfcp\", \"div_pclk_mfc\",\n\t\t\tENABLE_ACLK_MFC, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_MFCX, \"aclk_xiu_mfcx\", \"mout_aclk_mfc_400_user\",\n\t\t\tENABLE_ACLK_MFC, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MFCNP_100, \"aclk_mfcnp_100\", \"div_pclk_mfc\",\n\t\t\tENABLE_ACLK_MFC, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MFCND_400, \"aclk_mfcnd_400\", \"mout_aclk_mfc_400_user\",\n\t\t\tENABLE_ACLK_MFC, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_MFC, \"aclk_mfc\", \"mout_aclk_mfc_400_user\",\n\t\t\tENABLE_ACLK_MFC, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_MFC_1, \"aclk_smmu_mfc_1\", \"mout_aclk_mfc_400_user\",\n\t\t\tENABLE_ACLK_MFC_SECURE_SMMU_MFC,\n\t\t\t1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_MFC_0, \"aclk_smmu_mfc_0\", \"mout_aclk_mfc_400_user\",\n\t\t\tENABLE_ACLK_MFC_SECURE_SMMU_MFC,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_BTS_MFC_1, \"pclk_bts_mfc_1\", \"div_pclk_mfc\",\n\t\t\tENABLE_PCLK_MFC, 4, 0, 0),\n\tGATE(CLK_PCLK_BTS_MFC_0, \"pclk_bts_mfc_0\", \"div_pclk_mfc\",\n\t\t\tENABLE_PCLK_MFC, 3, 0, 0),\n\tGATE(CLK_PCLK_PMU_MFC, \"pclk_pmu_mfc\", \"div_pclk_mfc\",\n\t\t\tENABLE_PCLK_MFC, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_MFC, \"pclk_sysreg_mfc\", \"div_pclk_mfc\",\n\t\t\tENABLE_PCLK_MFC, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_MFC, \"pclk_mfc\", \"div_pclk_mfc\",\n\t\t\tENABLE_PCLK_MFC, 4, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_MFC_1, \"pclk_smmu_mfc_1\", \"div_pclk_mfc\",\n\t\t\tENABLE_PCLK_MFC_SECURE_SMMU_MFC,\n\t\t\t1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_MFC_0, \"pclk_smmu_mfc_0\", \"div_pclk_mfc\",\n\t\t\tENABLE_PCLK_MFC_SECURE_SMMU_MFC,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info mfc_cmu_info __initconst = {\n\t.mux_clks\t\t= mfc_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(mfc_mux_clks),\n\t.div_clks\t\t= mfc_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(mfc_div_clks),\n\t.gate_clks\t\t= mfc_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(mfc_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_MFC,\n\t.clk_regs\t\t= mfc_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(mfc_clk_regs),\n\t.suspend_regs\t\t= mfc_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(mfc_suspend_regs),\n\t.clk_name\t\t= \"aclk_mfc_400\",\n};\n\n \n#define MUX_SEL_HEVC\t\t\t\t0x0200\n#define MUX_ENABLE_HEVC\t\t\t\t0x0300\n#define MUX_STAT_HEVC\t\t\t\t0x0400\n#define DIV_HEVC\t\t\t\t0x0600\n#define DIV_STAT_HEVC\t\t\t\t0x0700\n#define ENABLE_ACLK_HEVC\t\t\t0x0800\n#define ENABLE_ACLK_HEVC_SECURE_SMMU_HEVC\t0x0804\n#define ENABLE_PCLK_HEVC\t\t\t0x0900\n#define ENABLE_PCLK_HEVC_SECURE_SMMU_HEVC\t0x0904\n#define ENABLE_IP_HEVC0\t\t\t\t0x0b00\n#define ENABLE_IP_HEVC1\t\t\t\t0x0b04\n#define ENABLE_IP_HEVC_SECURE_SMMU_HEVC\t\t0x0b08\n\nstatic const unsigned long hevc_clk_regs[] __initconst = {\n\tMUX_SEL_HEVC,\n\tMUX_ENABLE_HEVC,\n\tDIV_HEVC,\n\tENABLE_ACLK_HEVC,\n\tENABLE_ACLK_HEVC_SECURE_SMMU_HEVC,\n\tENABLE_PCLK_HEVC,\n\tENABLE_PCLK_HEVC_SECURE_SMMU_HEVC,\n\tENABLE_IP_HEVC0,\n\tENABLE_IP_HEVC1,\n\tENABLE_IP_HEVC_SECURE_SMMU_HEVC,\n};\n\nstatic const struct samsung_clk_reg_dump hevc_suspend_regs[] = {\n\t{ MUX_SEL_HEVC, 0 },\n};\n\nPNAME(mout_aclk_hevc_400_user_p)\t= { \"oscclk\", \"aclk_hevc_400\", };\n\nstatic const struct samsung_mux_clock hevc_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_ACLK_HEVC_400_USER, \"mout_aclk_hevc_400_user\",\n\t\t\tmout_aclk_hevc_400_user_p, MUX_SEL_HEVC, 0, 0),\n};\n\nstatic const struct samsung_div_clock hevc_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_HEVC, \"div_pclk_hevc\", \"mout_aclk_hevc_400_user\",\n\t\t\tDIV_HEVC, 0, 2),\n};\n\nstatic const struct samsung_gate_clock hevc_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_BTS_HEVC_1, \"aclk_bts_hevc_1\", \"mout_aclk_hevc_400_user\",\n\t\t\tENABLE_ACLK_HEVC, 6, 0, 0),\n\tGATE(CLK_ACLK_BTS_HEVC_0, \"aclk_bts_hevc_0\", \"mout_aclk_hevc_400_user\",\n\t\t\tENABLE_ACLK_HEVC, 5, 0, 0),\n\tGATE(CLK_ACLK_AHB2APB_HEVCP, \"aclk_ahb2apb_hevcp\", \"div_pclk_hevc\",\n\t\t\tENABLE_ACLK_HEVC, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_HEVCX, \"aclk_xiu_hevcx\", \"mout_aclk_hevc_400_user\",\n\t\t\tENABLE_ACLK_HEVC, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_HEVCNP_100, \"aclk_hevcnp_100\", \"div_pclk_hevc\",\n\t\t\tENABLE_ACLK_HEVC, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_HEVCND_400, \"aclk_hevcnd_400\", \"mout_aclk_hevc_400_user\",\n\t\t\tENABLE_ACLK_HEVC, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_HEVC, \"aclk_hevc\", \"mout_aclk_hevc_400_user\",\n\t\t\tENABLE_ACLK_HEVC, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_HEVC_1, \"aclk_smmu_hevc_1\",\n\t\t\t\"mout_aclk_hevc_400_user\",\n\t\t\tENABLE_ACLK_HEVC_SECURE_SMMU_HEVC,\n\t\t\t1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_HEVC_0, \"aclk_smmu_hevc_0\",\n\t\t\t\"mout_aclk_hevc_400_user\",\n\t\t\tENABLE_ACLK_HEVC_SECURE_SMMU_HEVC,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_BTS_HEVC_1, \"pclk_bts_hevc_1\", \"div_pclk_hevc\",\n\t\t\tENABLE_PCLK_HEVC, 4, 0, 0),\n\tGATE(CLK_PCLK_BTS_HEVC_0, \"pclk_bts_hevc_0\", \"div_pclk_hevc\",\n\t\t\tENABLE_PCLK_HEVC, 3, 0, 0),\n\tGATE(CLK_PCLK_PMU_HEVC, \"pclk_pmu_hevc\", \"div_pclk_hevc\",\n\t\t\tENABLE_PCLK_HEVC, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_HEVC, \"pclk_sysreg_hevc\", \"div_pclk_hevc\",\n\t\t\tENABLE_PCLK_HEVC, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_HEVC, \"pclk_hevc\", \"div_pclk_hevc\",\n\t\t\tENABLE_PCLK_HEVC, 4, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_HEVC_1, \"pclk_smmu_hevc_1\", \"div_pclk_hevc\",\n\t\t\tENABLE_PCLK_HEVC_SECURE_SMMU_HEVC,\n\t\t\t1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_HEVC_0, \"pclk_smmu_hevc_0\", \"div_pclk_hevc\",\n\t\t\tENABLE_PCLK_HEVC_SECURE_SMMU_HEVC,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info hevc_cmu_info __initconst = {\n\t.mux_clks\t\t= hevc_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(hevc_mux_clks),\n\t.div_clks\t\t= hevc_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(hevc_div_clks),\n\t.gate_clks\t\t= hevc_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(hevc_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_HEVC,\n\t.clk_regs\t\t= hevc_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(hevc_clk_regs),\n\t.suspend_regs\t\t= hevc_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(hevc_suspend_regs),\n\t.clk_name\t\t= \"aclk_hevc_400\",\n};\n\n \n#define MUX_SEL_ISP\t\t\t0x0200\n#define MUX_ENABLE_ISP\t\t\t0x0300\n#define MUX_STAT_ISP\t\t\t0x0400\n#define DIV_ISP\t\t\t\t0x0600\n#define DIV_STAT_ISP\t\t\t0x0700\n#define ENABLE_ACLK_ISP0\t\t0x0800\n#define ENABLE_ACLK_ISP1\t\t0x0804\n#define ENABLE_ACLK_ISP2\t\t0x0808\n#define ENABLE_PCLK_ISP\t\t\t0x0900\n#define ENABLE_SCLK_ISP\t\t\t0x0a00\n#define ENABLE_IP_ISP0\t\t\t0x0b00\n#define ENABLE_IP_ISP1\t\t\t0x0b04\n#define ENABLE_IP_ISP2\t\t\t0x0b08\n#define ENABLE_IP_ISP3\t\t\t0x0b0c\n\nstatic const unsigned long isp_clk_regs[] __initconst = {\n\tMUX_SEL_ISP,\n\tMUX_ENABLE_ISP,\n\tDIV_ISP,\n\tENABLE_ACLK_ISP0,\n\tENABLE_ACLK_ISP1,\n\tENABLE_ACLK_ISP2,\n\tENABLE_PCLK_ISP,\n\tENABLE_SCLK_ISP,\n\tENABLE_IP_ISP0,\n\tENABLE_IP_ISP1,\n\tENABLE_IP_ISP2,\n\tENABLE_IP_ISP3,\n};\n\nstatic const struct samsung_clk_reg_dump isp_suspend_regs[] = {\n\t{ MUX_SEL_ISP, 0 },\n};\n\nPNAME(mout_aclk_isp_dis_400_user_p)\t= { \"oscclk\", \"aclk_isp_dis_400\", };\nPNAME(mout_aclk_isp_400_user_p)\t\t= { \"oscclk\", \"aclk_isp_400\", };\n\nstatic const struct samsung_mux_clock isp_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_ACLK_ISP_DIS_400_USER, \"mout_aclk_isp_dis_400_user\",\n\t\t\tmout_aclk_isp_dis_400_user_p, MUX_SEL_ISP, 4, 0),\n\tMUX(CLK_MOUT_ACLK_ISP_400_USER, \"mout_aclk_isp_400_user\",\n\t\t\tmout_aclk_isp_400_user_p, MUX_SEL_ISP, 0, 0),\n};\n\nstatic const struct samsung_div_clock isp_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_ISP_DIS, \"div_pclk_isp_dis\",\n\t\t\t\"mout_aclk_isp_dis_400_user\", DIV_ISP, 12, 3),\n\tDIV(CLK_DIV_PCLK_ISP, \"div_pclk_isp\", \"mout_aclk_isp_400_user\",\n\t\t\tDIV_ISP, 8, 3),\n\tDIV(CLK_DIV_ACLK_ISP_D_200, \"div_aclk_isp_d_200\",\n\t\t\t\"mout_aclk_isp_400_user\", DIV_ISP, 4, 3),\n\tDIV(CLK_DIV_ACLK_ISP_C_200, \"div_aclk_isp_c_200\",\n\t\t\t\"mout_aclk_isp_400_user\", DIV_ISP, 0, 3),\n};\n\nstatic const struct samsung_gate_clock isp_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_ISP_D_GLUE, \"aclk_isp_d_glue\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP0, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SCALERP, \"aclk_scalerp\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP0, 5, 0, 0),\n\tGATE(CLK_ACLK_3DNR, \"aclk_3dnr\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP0, 4, 0, 0),\n\tGATE(CLK_ACLK_DIS, \"aclk_dis\", \"mout_aclk_isp_dis_400_user\",\n\t\t\tENABLE_ACLK_ISP0, 3, 0, 0),\n\tGATE(CLK_ACLK_SCALERC, \"aclk_scalerc\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP0, 2, 0, 0),\n\tGATE(CLK_ACLK_DRC, \"aclk_drc\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP0, 1, 0, 0),\n\tGATE(CLK_ACLK_ISP, \"aclk_isp\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP0, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_AXIUS_SCALERP, \"aclk_axius_scalerp\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP1,\n\t\t\t17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_SCALERC, \"aclk_axius_scalerc\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP1,\n\t\t\t16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_DRC, \"aclk_axius_drc\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP1,\n\t\t\t15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAHBM_ISP2P, \"aclk_asyncahbm_isp2p\",\n\t\t\t\"div_pclk_isp\", ENABLE_ACLK_ISP1,\n\t\t\t14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAHBM_ISP1P, \"aclk_asyncahbm_isp1p\",\n\t\t\t\"div_pclk_isp\", ENABLE_ACLK_ISP1,\n\t\t\t13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_DIS1, \"aclk_asyncaxis_dis1\",\n\t\t\t\"mout_aclk_isp_dis_400_user\", ENABLE_ACLK_ISP1,\n\t\t\t12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_DIS0, \"aclk_asyncaxis_dis0\",\n\t\t\t\"mout_aclk_isp_dis_400_user\", ENABLE_ACLK_ISP1,\n\t\t\t11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_DIS1, \"aclk_asyncaxim_dis1\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP1,\n\t\t\t10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_DIS0, \"aclk_asyncaxim_dis0\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP1,\n\t\t\t9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_ISP2P, \"aclk_asyncaxim_isp2p\",\n\t\t\t\"div_aclk_isp_d_200\", ENABLE_ACLK_ISP1,\n\t\t\t8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_ISP1P, \"aclk_asyncaxim_isp1p\",\n\t\t\t\"div_aclk_isp_c_200\", ENABLE_ACLK_ISP1,\n\t\t\t7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_ISP2P, \"aclk_ahb2apb_isp2p\", \"div_pclk_isp\",\n\t\t\tENABLE_ACLK_ISP1, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_ISP1P, \"aclk_ahb2apb_isp1p\", \"div_pclk_isp\",\n\t\t\tENABLE_ACLK_ISP1, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI2APB_ISP2P, \"aclk_axi2apb_isp2p\",\n\t\t\t\"div_aclk_isp_d_200\", ENABLE_ACLK_ISP1,\n\t\t\t4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI2APB_ISP1P, \"aclk_axi2apb_isp1p\",\n\t\t\t\"div_aclk_isp_c_200\", ENABLE_ACLK_ISP1,\n\t\t\t3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_ISPEX1, \"aclk_xiu_ispex1\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP1, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_ISPEX0, \"aclk_xiu_ispex0\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP1, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ISPND_400, \"aclk_ispnd_400\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP1, 1, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_SCALERP, \"aclk_smmu_scalerp\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP2,\n\t\t\t13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_3DNR, \"aclk_smmu_3dnr\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_DIS1, \"aclk_smmu_dis1\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_DIS0, \"aclk_smmu_dis0\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_SCALERC, \"aclk_smmu_scalerc\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP2,\n\t\t\t9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_DRC, \"aclk_smmu_drc\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_ISP, \"aclk_smmu_isp\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_SCALERP, \"aclk_bts_scalerp\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP2,\n\t\t\t6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_3DR, \"aclk_bts_3dnr\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_DIS1, \"aclk_bts_dis1\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_DIS0, \"aclk_bts_dis0\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_SCALERC, \"aclk_bts_scalerc\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_ACLK_ISP2,\n\t\t\t2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_DRC, \"aclk_bts_drc\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_ISP, \"aclk_bts_isp\", \"mout_aclk_isp_400_user\",\n\t\t\tENABLE_ACLK_ISP2, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_SCALERP, \"pclk_smmu_scalerp\", \"div_aclk_isp_d_200\",\n\t\t\tENABLE_PCLK_ISP, 25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_3DNR, \"pclk_smmu_3dnr\", \"div_aclk_isp_d_200\",\n\t\t\tENABLE_PCLK_ISP, 24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_DIS1, \"pclk_smmu_dis1\", \"div_aclk_isp_d_200\",\n\t\t\tENABLE_PCLK_ISP, 23, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_DIS0, \"pclk_smmu_dis0\", \"div_aclk_isp_d_200\",\n\t\t\tENABLE_PCLK_ISP, 22, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_SCALERC, \"pclk_smmu_scalerc\", \"div_aclk_isp_c_200\",\n\t\t\tENABLE_PCLK_ISP, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_DRC, \"pclk_smmu_drc\", \"div_aclk_isp_c_200\",\n\t\t\tENABLE_PCLK_ISP, 20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_ISP, \"pclk_smmu_isp\", \"div_aclk_isp_c_200\",\n\t\t\tENABLE_PCLK_ISP, 19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_SCALERP, \"pclk_bts_scalerp\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_3DNR, \"pclk_bts_3dnr\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_DIS1, \"pclk_bts_dis1\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_DIS0, \"pclk_bts_dis0\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_SCALERC, \"pclk_bts_scalerc\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_DRC, \"pclk_bts_drc\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_ISP, \"pclk_bts_isp\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_DIS1, \"pclk_asyncaxi_dis1\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_DIS0, \"pclk_asyncaxi_dis0\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_ISP, \"pclk_pmu_isp\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_ISP, \"pclk_sysreg_isp\", \"div_pclk_isp\",\n\t\t\tENABLE_PCLK_ISP, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_CMU_ISP_LOCAL, \"pclk_cmu_isp_local\",\n\t\t\t\"div_aclk_isp_c_200\", ENABLE_PCLK_ISP,\n\t\t\t7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SCALERP, \"pclk_scalerp\", \"div_aclk_isp_d_200\",\n\t\t\tENABLE_PCLK_ISP, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_3DNR, \"pclk_3dnr\", \"div_aclk_isp_d_200\",\n\t\t\tENABLE_PCLK_ISP, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_DIS_CORE, \"pclk_dis_core\", \"div_pclk_isp_dis\",\n\t\t\tENABLE_PCLK_ISP, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_DIS, \"pclk_dis\", \"div_aclk_isp_d_200\",\n\t\t\tENABLE_PCLK_ISP, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SCALERC, \"pclk_scalerc\", \"div_aclk_isp_c_200\",\n\t\t\tENABLE_PCLK_ISP, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_DRC, \"pclk_drc\", \"div_aclk_isp_c_200\",\n\t\t\tENABLE_PCLK_ISP, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP, \"pclk_isp\", \"div_aclk_isp_c_200\",\n\t\t\tENABLE_PCLK_ISP, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_PIXELASYNCS_DIS, \"sclk_pixelasyncs_dis\",\n\t\t\t\"mout_aclk_isp_dis_400_user\", ENABLE_SCLK_ISP,\n\t\t\t5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_PIXELASYNCM_DIS, \"sclk_pixelasyncm_dis\",\n\t\t\t\"mout_aclk_isp_dis_400_user\", ENABLE_SCLK_ISP,\n\t\t\t4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_PIXELASYNCS_SCALERP, \"sclk_pixelasyncs_scalerp\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_SCLK_ISP,\n\t\t\t3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_PIXELASYNCM_ISPD, \"sclk_pixelasyncm_ispd\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_SCLK_ISP,\n\t\t\t2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_PIXELASYNCS_ISPC, \"sclk_pixelasyncs_ispc\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_SCLK_ISP,\n\t\t\t1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCLK_PIXELASYNCM_ISPC, \"sclk_pixelasyncm_ispc\",\n\t\t\t\"mout_aclk_isp_400_user\", ENABLE_SCLK_ISP,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info isp_cmu_info __initconst = {\n\t.mux_clks\t\t= isp_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(isp_mux_clks),\n\t.div_clks\t\t= isp_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(isp_div_clks),\n\t.gate_clks\t\t= isp_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(isp_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_ISP,\n\t.clk_regs\t\t= isp_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(isp_clk_regs),\n\t.suspend_regs\t\t= isp_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(isp_suspend_regs),\n\t.clk_name\t\t= \"aclk_isp_400\",\n};\n\n \n#define MUX_SEL_CAM00\t\t\t0x0200\n#define MUX_SEL_CAM01\t\t\t0x0204\n#define MUX_SEL_CAM02\t\t\t0x0208\n#define MUX_SEL_CAM03\t\t\t0x020c\n#define MUX_SEL_CAM04\t\t\t0x0210\n#define MUX_ENABLE_CAM00\t\t0x0300\n#define MUX_ENABLE_CAM01\t\t0x0304\n#define MUX_ENABLE_CAM02\t\t0x0308\n#define MUX_ENABLE_CAM03\t\t0x030c\n#define MUX_ENABLE_CAM04\t\t0x0310\n#define MUX_STAT_CAM00\t\t\t0x0400\n#define MUX_STAT_CAM01\t\t\t0x0404\n#define MUX_STAT_CAM02\t\t\t0x0408\n#define MUX_STAT_CAM03\t\t\t0x040c\n#define MUX_STAT_CAM04\t\t\t0x0410\n#define MUX_IGNORE_CAM01\t\t0x0504\n#define DIV_CAM00\t\t\t0x0600\n#define DIV_CAM01\t\t\t0x0604\n#define DIV_CAM02\t\t\t0x0608\n#define DIV_CAM03\t\t\t0x060c\n#define DIV_STAT_CAM00\t\t\t0x0700\n#define DIV_STAT_CAM01\t\t\t0x0704\n#define DIV_STAT_CAM02\t\t\t0x0708\n#define DIV_STAT_CAM03\t\t\t0x070c\n#define ENABLE_ACLK_CAM00\t\t0X0800\n#define ENABLE_ACLK_CAM01\t\t0X0804\n#define ENABLE_ACLK_CAM02\t\t0X0808\n#define ENABLE_PCLK_CAM0\t\t0X0900\n#define ENABLE_SCLK_CAM0\t\t0X0a00\n#define ENABLE_IP_CAM00\t\t\t0X0b00\n#define ENABLE_IP_CAM01\t\t\t0X0b04\n#define ENABLE_IP_CAM02\t\t\t0X0b08\n#define ENABLE_IP_CAM03\t\t\t0X0b0C\n\nstatic const unsigned long cam0_clk_regs[] __initconst = {\n\tMUX_SEL_CAM00,\n\tMUX_SEL_CAM01,\n\tMUX_SEL_CAM02,\n\tMUX_SEL_CAM03,\n\tMUX_SEL_CAM04,\n\tMUX_ENABLE_CAM00,\n\tMUX_ENABLE_CAM01,\n\tMUX_ENABLE_CAM02,\n\tMUX_ENABLE_CAM03,\n\tMUX_ENABLE_CAM04,\n\tMUX_IGNORE_CAM01,\n\tDIV_CAM00,\n\tDIV_CAM01,\n\tDIV_CAM02,\n\tDIV_CAM03,\n\tENABLE_ACLK_CAM00,\n\tENABLE_ACLK_CAM01,\n\tENABLE_ACLK_CAM02,\n\tENABLE_PCLK_CAM0,\n\tENABLE_SCLK_CAM0,\n\tENABLE_IP_CAM00,\n\tENABLE_IP_CAM01,\n\tENABLE_IP_CAM02,\n\tENABLE_IP_CAM03,\n};\n\nstatic const struct samsung_clk_reg_dump cam0_suspend_regs[] = {\n\t{ MUX_SEL_CAM00, 0 },\n\t{ MUX_SEL_CAM01, 0 },\n\t{ MUX_SEL_CAM02, 0 },\n\t{ MUX_SEL_CAM03, 0 },\n\t{ MUX_SEL_CAM04, 0 },\n};\n\nPNAME(mout_aclk_cam0_333_user_p)\t= { \"oscclk\", \"aclk_cam0_333\", };\nPNAME(mout_aclk_cam0_400_user_p)\t= { \"oscclk\", \"aclk_cam0_400\", };\nPNAME(mout_aclk_cam0_552_user_p)\t= { \"oscclk\", \"aclk_cam0_552\", };\n\nPNAME(mout_phyclk_rxbyteclkhs0_s4_user_p) = { \"oscclk\",\n\t\t\t\t\t      \"phyclk_rxbyteclkhs0_s4_phy\", };\nPNAME(mout_phyclk_rxbyteclkhs0_s2a_user_p) = { \"oscclk\",\n\t\t\t\t\t       \"phyclk_rxbyteclkhs0_s2a_phy\", };\n\nPNAME(mout_aclk_lite_d_b_p)\t\t= { \"mout_aclk_lite_d_a\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\", };\nPNAME(mout_aclk_lite_d_a_p)\t\t= { \"mout_aclk_cam0_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam0_400_user\", };\nPNAME(mout_aclk_lite_b_b_p)\t\t= { \"mout_aclk_lite_b_a\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\", };\nPNAME(mout_aclk_lite_b_a_p)\t\t= { \"mout_aclk_cam0_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam0_400_user\", };\nPNAME(mout_aclk_lite_a_b_p)\t\t= { \"mout_aclk_lite_a_a\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\", };\nPNAME(mout_aclk_lite_a_a_p)\t\t= { \"mout_aclk_cam0_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam0_400_user\", };\nPNAME(mout_aclk_cam0_400_p)\t\t= { \"mout_aclk_cam0_400_user\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\", };\n\nPNAME(mout_aclk_csis1_b_p)\t\t= { \"mout_aclk_csis1_a\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\" };\nPNAME(mout_aclk_csis1_a_p)\t\t= { \"mout_aclk_cam0_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam0_400_user\", };\nPNAME(mout_aclk_csis0_b_p)\t\t= { \"mout_aclk_csis0_a\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\", };\nPNAME(mout_aclk_csis0_a_p)\t\t= { \"mout_aclk_cam0_552_user\",\n\t\t\t\t\t    \"mout_aclk-cam0_400_user\", };\nPNAME(mout_aclk_3aa1_b_p)\t\t= { \"mout_aclk_3aa1_a\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\", };\nPNAME(mout_aclk_3aa1_a_p)\t\t= { \"mout_aclk_cam0_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam0_400_user\", };\nPNAME(mout_aclk_3aa0_b_p)\t\t= { \"mout_aclk_3aa0_a\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\", };\nPNAME(mout_aclk_3aa0_a_p)\t\t= { \"mout_aclk_cam0_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam0_400_user\", };\n\nPNAME(mout_sclk_lite_freecnt_c_p)\t= { \"mout_sclk_lite_freecnt_b\",\n\t\t\t\t\t    \"div_pclk_lite_d\", };\nPNAME(mout_sclk_lite_freecnt_b_p)\t= { \"mout_sclk_lite_freecnt_a\",\n\t\t\t\t\t    \"div_pclk_pixelasync_lite_c\", };\nPNAME(mout_sclk_lite_freecnt_a_p)\t= { \"div_pclk_lite_a\",\n\t\t\t\t\t    \"div_pclk_lite_b\", };\nPNAME(mout_sclk_pixelasync_lite_c_b_p)\t= { \"mout_sclk_pixelasync_lite_c_a\",\n\t\t\t\t\t    \"mout_aclk_cam0_333_user\", };\nPNAME(mout_sclk_pixelasync_lite_c_a_p)\t= { \"mout_aclk_cam0_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam0_400_user\", };\nPNAME(mout_sclk_pixelasync_lite_c_init_b_p) = {\n\t\t\t\t\t\"mout_sclk_pixelasync_lite_c_init_a\",\n\t\t\t\t\t\"mout_aclk_cam0_400_user\", };\nPNAME(mout_sclk_pixelasync_lite_c_init_a_p) = {\n\t\t\t\t\t\"mout_aclk_cam0_552_user\",\n\t\t\t\t\t\"mout_aclk_cam0_400_user\", };\n\nstatic const struct samsung_fixed_rate_clock cam0_fixed_clks[] __initconst = {\n\tFRATE(CLK_PHYCLK_RXBYTEECLKHS0_S4_PHY, \"phyclk_rxbyteclkhs0_s4_phy\",\n\t\t\tNULL, 0, 100000000),\n\tFRATE(CLK_PHYCLK_RXBYTEECLKHS0_S2A_PHY, \"phyclk_rxbyteclkhs0_s2a_phy\",\n\t\t\tNULL, 0, 100000000),\n};\n\nstatic const struct samsung_mux_clock cam0_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_ACLK_CAM0_333_USER, \"mout_aclk_cam0_333_user\",\n\t\t\tmout_aclk_cam0_333_user_p, MUX_SEL_CAM00, 8, 1),\n\tMUX(CLK_MOUT_ACLK_CAM0_400_USER, \"mout_aclk_cam0_400_user\",\n\t\t\tmout_aclk_cam0_400_user_p, MUX_SEL_CAM00, 4, 1),\n\tMUX(CLK_MOUT_ACLK_CAM0_552_USER, \"mout_aclk_cam0_552_user\",\n\t\t\tmout_aclk_cam0_552_user_p, MUX_SEL_CAM00, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_PHYCLK_RXBYTECLKHS0_S4_USER,\n\t\t\t\"mout_phyclk_rxbyteclkhs0_s4_user\",\n\t\t\tmout_phyclk_rxbyteclkhs0_s4_user_p,\n\t\t\tMUX_SEL_CAM01, 4, 1),\n\tMUX(CLK_MOUT_PHYCLK_RXBYTECLKHS0_S2A_USER,\n\t\t\t\"mout_phyclk_rxbyteclkhs0_s2a_user\",\n\t\t\tmout_phyclk_rxbyteclkhs0_s2a_user_p,\n\t\t\tMUX_SEL_CAM01, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_ACLK_LITE_D_B, \"mout_aclk_lite_d_b\", mout_aclk_lite_d_b_p,\n\t\t\tMUX_SEL_CAM02, 24, 1),\n\tMUX(CLK_MOUT_ACLK_LITE_D_A, \"mout_aclk_lite_d_a\", mout_aclk_lite_d_a_p,\n\t\t\tMUX_SEL_CAM02, 20, 1),\n\tMUX(CLK_MOUT_ACLK_LITE_B_B, \"mout_aclk_lite_b_b\", mout_aclk_lite_b_b_p,\n\t\t\tMUX_SEL_CAM02, 16, 1),\n\tMUX(CLK_MOUT_ACLK_LITE_B_A, \"mout_aclk_lite_b_a\", mout_aclk_lite_b_a_p,\n\t\t\tMUX_SEL_CAM02, 12, 1),\n\tMUX(CLK_MOUT_ACLK_LITE_A_B, \"mout_aclk_lite_a_b\", mout_aclk_lite_a_b_p,\n\t\t\tMUX_SEL_CAM02, 8, 1),\n\tMUX(CLK_MOUT_ACLK_LITE_A_A, \"mout_aclk_lite_a_a\", mout_aclk_lite_a_a_p,\n\t\t\tMUX_SEL_CAM02, 4, 1),\n\tMUX(CLK_MOUT_ACLK_CAM0_400, \"mout_aclk_cam0_400\", mout_aclk_cam0_400_p,\n\t\t\tMUX_SEL_CAM02, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_ACLK_CSIS1_B, \"mout_aclk_csis1_b\", mout_aclk_csis1_b_p,\n\t\t\tMUX_SEL_CAM03, 28, 1),\n\tMUX(CLK_MOUT_ACLK_CSIS1_A, \"mout_aclk_csis1_a\", mout_aclk_csis1_a_p,\n\t\t\tMUX_SEL_CAM03, 24, 1),\n\tMUX(CLK_MOUT_ACLK_CSIS0_B, \"mout_aclk_csis0_b\", mout_aclk_csis0_b_p,\n\t\t\tMUX_SEL_CAM03, 20, 1),\n\tMUX(CLK_MOUT_ACLK_CSIS0_A, \"mout_aclk_csis0_a\", mout_aclk_csis0_a_p,\n\t\t\tMUX_SEL_CAM03, 16, 1),\n\tMUX(CLK_MOUT_ACLK_3AA1_B, \"mout_aclk_3aa1_b\", mout_aclk_3aa1_b_p,\n\t\t\tMUX_SEL_CAM03, 12, 1),\n\tMUX(CLK_MOUT_ACLK_3AA1_A, \"mout_aclk_3aa1_a\", mout_aclk_3aa1_a_p,\n\t\t\tMUX_SEL_CAM03, 8, 1),\n\tMUX(CLK_MOUT_ACLK_3AA0_B, \"mout_aclk_3aa0_b\", mout_aclk_3aa0_b_p,\n\t\t\tMUX_SEL_CAM03, 4, 1),\n\tMUX(CLK_MOUT_ACLK_3AA0_A, \"mout_aclk_3aa0_a\", mout_aclk_3aa0_a_p,\n\t\t\tMUX_SEL_CAM03, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_SCLK_LITE_FREECNT_C, \"mout_sclk_lite_freecnt_c\",\n\t\t\tmout_sclk_lite_freecnt_c_p, MUX_SEL_CAM04, 24, 1),\n\tMUX(CLK_MOUT_SCLK_LITE_FREECNT_B, \"mout_sclk_lite_freecnt_b\",\n\t\t\tmout_sclk_lite_freecnt_b_p, MUX_SEL_CAM04, 20, 1),\n\tMUX(CLK_MOUT_SCLK_LITE_FREECNT_A, \"mout_sclk_lite_freecnt_a\",\n\t\t\tmout_sclk_lite_freecnt_a_p, MUX_SEL_CAM04, 16, 1),\n\tMUX(CLK_MOUT_SCLK_PIXELASYNC_LITE_C_B, \"mout_sclk_pixelasync_lite_c_b\",\n\t\t\tmout_sclk_pixelasync_lite_c_b_p, MUX_SEL_CAM04, 12, 1),\n\tMUX(CLK_MOUT_SCLK_PIXELASYNC_LITE_C_A, \"mout_sclk_pixelasync_lite_c_a\",\n\t\t\tmout_sclk_pixelasync_lite_c_a_p, MUX_SEL_CAM04, 8, 1),\n\tMUX(CLK_MOUT_SCLK_PIXELASYNC_LITE_C_INIT_B,\n\t\t\t\"mout_sclk_pixelasync_lite_c_init_b\",\n\t\t\tmout_sclk_pixelasync_lite_c_init_b_p,\n\t\t\tMUX_SEL_CAM04, 4, 1),\n\tMUX(CLK_MOUT_SCLK_PIXELASYNC_LITE_C_INIT_A,\n\t\t\t\"mout_sclk_pixelasync_lite_c_init_a\",\n\t\t\tmout_sclk_pixelasync_lite_c_init_a_p,\n\t\t\tMUX_SEL_CAM04, 0, 1),\n};\n\nstatic const struct samsung_div_clock cam0_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_PCLK_CAM0_50, \"div_pclk_cam0_50\", \"div_aclk_cam0_200\",\n\t\t\tDIV_CAM00, 8, 2),\n\tDIV(CLK_DIV_ACLK_CAM0_200, \"div_aclk_cam0_200\", \"mout_aclk_cam0_400\",\n\t\t\tDIV_CAM00, 4, 3),\n\tDIV(CLK_DIV_ACLK_CAM0_BUS_400, \"div_aclk_cam0_bus_400\",\n\t\t\t\"mout_aclk_cam0_400\", DIV_CAM00, 0, 3),\n\n\t \n\tDIV(CLK_DIV_PCLK_LITE_D, \"div_pclk_lite_d\", \"div_aclk_lite_d\",\n\t\t\tDIV_CAM01, 20, 2),\n\tDIV(CLK_DIV_ACLK_LITE_D, \"div_aclk_lite_d\", \"mout_aclk_lite_d_b\",\n\t\t\tDIV_CAM01, 16, 3),\n\tDIV(CLK_DIV_PCLK_LITE_B, \"div_pclk_lite_b\", \"div_aclk_lite_b\",\n\t\t\tDIV_CAM01, 12, 2),\n\tDIV(CLK_DIV_ACLK_LITE_B, \"div_aclk_lite_b\", \"mout_aclk_lite_b_b\",\n\t\t\tDIV_CAM01, 8, 3),\n\tDIV(CLK_DIV_PCLK_LITE_A, \"div_pclk_lite_a\", \"div_aclk_lite_a\",\n\t\t\tDIV_CAM01, 4, 2),\n\tDIV(CLK_DIV_ACLK_LITE_A, \"div_aclk_lite_a\", \"mout_aclk_lite_a_b\",\n\t\t\tDIV_CAM01, 0, 3),\n\n\t \n\tDIV(CLK_DIV_ACLK_CSIS1, \"div_aclk_csis1\", \"mout_aclk_csis1_b\",\n\t\t\tDIV_CAM02, 20, 3),\n\tDIV(CLK_DIV_ACLK_CSIS0, \"div_aclk_csis0\", \"mout_aclk_csis0_b\",\n\t\t\tDIV_CAM02, 16, 3),\n\tDIV(CLK_DIV_PCLK_3AA1, \"div_pclk_3aa1\", \"div_aclk_3aa1\",\n\t\t\tDIV_CAM02, 12, 2),\n\tDIV(CLK_DIV_ACLK_3AA1, \"div_aclk_3aa1\", \"mout_aclk_3aa1_b\",\n\t\t\tDIV_CAM02, 8, 3),\n\tDIV(CLK_DIV_PCLK_3AA0, \"div_pclk_3aa0\", \"div_aclk_3aa0\",\n\t\t\tDIV_CAM02, 4, 2),\n\tDIV(CLK_DIV_ACLK_3AA0, \"div_aclk_3aa0\", \"mout_aclk_3aa0_b\",\n\t\t\tDIV_CAM02, 0, 3),\n\n\t \n\tDIV(CLK_DIV_SCLK_PIXELASYNC_LITE_C, \"div_sclk_pixelasync_lite_c\",\n\t\t\t\"mout_sclk_pixelasync_lite_c_b\", DIV_CAM03, 8, 3),\n\tDIV(CLK_DIV_PCLK_PIXELASYNC_LITE_C, \"div_pclk_pixelasync_lite_c\",\n\t\t\t\"div_sclk_pixelasync_lite_c_init\", DIV_CAM03, 4, 2),\n\tDIV(CLK_DIV_SCLK_PIXELASYNC_LITE_C_INIT,\n\t\t\t\"div_sclk_pixelasync_lite_c_init\",\n\t\t\t\"mout_sclk_pixelasync_lite_c_init_b\", DIV_CAM03, 0, 3),\n};\n\nstatic const struct samsung_gate_clock cam0_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_CSIS1, \"aclk_csis1\", \"div_aclk_csis1\", ENABLE_ACLK_CAM00,\n\t\t\t6, 0, 0),\n\tGATE(CLK_ACLK_CSIS0, \"aclk_csis0\", \"div_aclk_csis0\", ENABLE_ACLK_CAM00,\n\t\t\t5, 0, 0),\n\tGATE(CLK_ACLK_3AA1, \"aclk_3aa1\", \"div_aclk_3aa1\", ENABLE_ACLK_CAM00,\n\t\t\t4, 0, 0),\n\tGATE(CLK_ACLK_3AA0, \"aclk_3aa0\", \"div_aclk_3aa0\", ENABLE_ACLK_CAM00,\n\t\t\t3, 0, 0),\n\tGATE(CLK_ACLK_LITE_D, \"aclk_lite_d\", \"div_aclk_lite_d\",\n\t\t\tENABLE_ACLK_CAM00, 2, 0, 0),\n\tGATE(CLK_ACLK_LITE_B, \"aclk_lite_b\", \"div_aclk_lite_b\",\n\t\t\tENABLE_ACLK_CAM00, 1, 0, 0),\n\tGATE(CLK_ACLK_LITE_A, \"aclk_lite_a\", \"div_aclk_lite_a\",\n\t\t\tENABLE_ACLK_CAM00, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_AHBSYNCDN, \"aclk_ahbsyncdn\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_ACLK_CAM01, 31, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_LITE_D, \"aclk_axius_lite_d\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM01, 30, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_LITE_B, \"aclk_axius_lite_b\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM01, 29, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_LITE_A, \"aclk_axius_lite_a\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM01, 28, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBM_3AA1, \"aclk_asyncapbm_3aa1\", \"div_pclk_3aa1\",\n\t\t\tENABLE_ACLK_CAM01, 27, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_3AA1, \"aclk_asyncapbs_3aa1\", \"div_aclk_3aa1\",\n\t\t\tENABLE_ACLK_CAM01, 26, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBM_3AA0, \"aclk_asyncapbm_3aa0\", \"div_pclk_3aa0\",\n\t\t\tENABLE_ACLK_CAM01, 25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_3AA0, \"aclk_asyncapbs_3aa0\", \"div_aclk_3aa0\",\n\t\t\tENABLE_ACLK_CAM01, 24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBM_LITE_D, \"aclk_asyncapbm_lite_d\",\n\t\t\t\"div_pclk_lite_d\", ENABLE_ACLK_CAM01,\n\t\t\t23, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_LITE_D, \"aclk_asyncapbs_lite_d\",\n\t\t\t\"div_aclk_cam0_200\", ENABLE_ACLK_CAM01,\n\t\t\t22, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBM_LITE_B, \"aclk_asyncapbm_lite_b\",\n\t\t\t\"div_pclk_lite_b\", ENABLE_ACLK_CAM01,\n\t\t\t21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_LITE_B, \"aclk_asyncapbs_lite_b\",\n\t\t\t\"div_aclk_cam0_200\", ENABLE_ACLK_CAM01,\n\t\t\t20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBM_LITE_A, \"aclk_asyncapbm_lite_a\",\n\t\t\t\"div_pclk_lite_a\", ENABLE_ACLK_CAM01,\n\t\t\t19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_LITE_A, \"aclk_asyncapbs_lite_a\",\n\t\t\t\"div_aclk_cam0_200\", ENABLE_ACLK_CAM01,\n\t\t\t18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_ISP0P, \"aclk_asyncaxim_isp0p\",\n\t\t\t\"div_aclk_cam0_200\", ENABLE_ACLK_CAM01,\n\t\t\t17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_3AA1, \"aclk_asyncaxim_3aa1\",\n\t\t\t\"div_aclk_cam0_bus_400\", ENABLE_ACLK_CAM01,\n\t\t\t16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_3AA1, \"aclk_asyncaxis_3aa1\",\n\t\t\t\"div_aclk_3aa1\", ENABLE_ACLK_CAM01,\n\t\t\t15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_3AA0, \"aclk_asyncaxim_3aa0\",\n\t\t\t\"div_aclk_cam0_bus_400\", ENABLE_ACLK_CAM01,\n\t\t\t14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_3AA0, \"aclk_asyncaxis_3aa0\",\n\t\t\t\"div_aclk_3aa0\", ENABLE_ACLK_CAM01,\n\t\t\t13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_LITE_D, \"aclk_asyncaxim_lite_d\",\n\t\t\t\"div_aclk_cam0_bus_400\", ENABLE_ACLK_CAM01,\n\t\t\t12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_LITE_D, \"aclk_asyncaxis_lite_d\",\n\t\t\t\"div_aclk_lite_d\", ENABLE_ACLK_CAM01,\n\t\t\t11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_LITE_B, \"aclk_asyncaxim_lite_b\",\n\t\t\t\"div_aclk_cam0_bus_400\", ENABLE_ACLK_CAM01,\n\t\t\t10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_LITE_B, \"aclk_asyncaxis_lite_b\",\n\t\t\t\"div_aclk_lite_b\", ENABLE_ACLK_CAM01,\n\t\t\t9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_LITE_A, \"aclk_asyncaxim_lite_a\",\n\t\t\t\"div_aclk_cam0_bus_400\", ENABLE_ACLK_CAM01,\n\t\t\t8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_LITE_A, \"aclk_asyncaxis_lite_a\",\n\t\t\t\"div_aclk_lite_a\", ENABLE_ACLK_CAM01,\n\t\t\t7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_ISPSFRP, \"aclk_ahb2apb_ispsfrp\",\n\t\t\t\"div_pclk_cam0_50\", ENABLE_ACLK_CAM01,\n\t\t\t6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI2APB_ISP0P, \"aclk_axi2apb_isp0p\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_ACLK_CAM01, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI2AHB_ISP0P, \"aclk_axi2ahb_isp0p\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_ACLK_CAM01, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_IS0X, \"aclk_xiu_is0x\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_ACLK_CAM01, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_ISP0EX, \"aclk_xiu_isp0ex\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM01, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CAM0NP_276, \"aclk_cam0np_276\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_ACLK_CAM01, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CAM0ND_400, \"aclk_cam0nd_400\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM01, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_3AA1, \"aclk_smmu_3aa1\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_3AA0, \"aclk_smmu_3aa0\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_LITE_D, \"aclk_smmu_lite_d\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_LITE_B, \"aclk_smmu_lite_b\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_LITE_A, \"aclk_smmu_lite_a\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_3AA1, \"aclk_bts_3aa1\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_3AA0, \"aclk_bts_3aa0\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_LITE_D, \"aclk_bts_lite_d\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_LITE_B, \"aclk_bts_lite_b\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_LITE_A, \"aclk_bts_lite_a\", \"div_aclk_cam0_bus_400\",\n\t\t\tENABLE_ACLK_CAM02, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_3AA1, \"pclk_smmu_3aa1\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_PCLK_CAM0, 25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_3AA0, \"pclk_smmu_3aa0\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_PCLK_CAM0, 24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_LITE_D, \"pclk_smmu_lite_d\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_PCLK_CAM0, 23, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_LITE_B, \"pclk_smmu_lite_b\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_PCLK_CAM0, 22, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_LITE_A, \"pclk_smmu_lite_a\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_PCLK_CAM0, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_3AA1, \"pclk_bts_3aa1\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_3AA0, \"pclk_bts_3aa0\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_LITE_D, \"pclk_bts_lite_d\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_LITE_B, \"pclk_bts_lite_b\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_LITE_A, \"pclk_bts_lite_a\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_CAM1, \"pclk_asyncaxi_cam1\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_3AA1, \"pclk_asyncaxi_3aa1\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_3AA0, \"pclk_asyncaxi_3aa0\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_LITE_D, \"pclk_asyncaxi_lite_d\",\n\t\t\t\"div_pclk_cam0_50\", ENABLE_PCLK_CAM0,\n\t\t\t12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_LITE_B, \"pclk_asyncaxi_lite_b\",\n\t\t\t\"div_pclk_cam0_50\", ENABLE_PCLK_CAM0,\n\t\t\t11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXI_LITE_A, \"pclk_asyncaxi_lite_a\",\n\t\t\t\"div_pclk_cam0_50\", ENABLE_PCLK_CAM0,\n\t\t\t10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_CAM0, \"pclk_pmu_cam0\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_CAM0, \"pclk_sysreg_cam0\", \"div_pclk_cam0_50\",\n\t\t\tENABLE_PCLK_CAM0, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_CMU_CAM0_LOCAL, \"pclk_cmu_cam0_local\",\n\t\t\t\"div_aclk_cam0_200\", ENABLE_PCLK_CAM0,\n\t\t\t7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_CSIS1, \"pclk_csis1\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_PCLK_CAM0, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_CSIS0, \"pclk_csis0\", \"div_aclk_cam0_200\",\n\t\t\tENABLE_PCLK_CAM0, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_3AA1, \"pclk_3aa1\", \"div_pclk_3aa1\",\n\t\t\tENABLE_PCLK_CAM0, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_3AA0, \"pclk_3aa0\", \"div_pclk_3aa0\",\n\t\t\tENABLE_PCLK_CAM0, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_LITE_D, \"pclk_lite_d\", \"div_pclk_lite_d\",\n\t\t\tENABLE_PCLK_CAM0, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_LITE_B, \"pclk_lite_b\", \"div_pclk_lite_b\",\n\t\t\tENABLE_PCLK_CAM0, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_LITE_A, \"pclk_lite_a\", \"div_pclk_lite_a\",\n\t\t\tENABLE_PCLK_CAM0, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PHYCLK_RXBYTECLKHS0_S4, \"phyclk_rxbyteclkhs0_s4\",\n\t\t\t\"mout_phyclk_rxbyteclkhs0_s4_user\",\n\t\t\tENABLE_SCLK_CAM0, 8, 0, 0),\n\tGATE(CLK_PHYCLK_RXBYTECLKHS0_S2A, \"phyclk_rxbyteclkhs0_s2a\",\n\t\t\t\"mout_phyclk_rxbyteclkhs0_s2a_user\",\n\t\t\tENABLE_SCLK_CAM0, 7, 0, 0),\n\tGATE(CLK_SCLK_LITE_FREECNT, \"sclk_lite_freecnt\",\n\t\t\t\"mout_sclk_lite_freecnt_c\", ENABLE_SCLK_CAM0, 6, 0, 0),\n\tGATE(CLK_SCLK_PIXELASYNCM_3AA1, \"sclk_pixelasycm_3aa1\",\n\t\t\t\"div_aclk_3aa1\", ENABLE_SCLK_CAM0, 5, 0, 0),\n\tGATE(CLK_SCLK_PIXELASYNCM_3AA0, \"sclk_pixelasycm_3aa0\",\n\t\t\t\"div_aclk_3aa0\", ENABLE_SCLK_CAM0, 4, 0, 0),\n\tGATE(CLK_SCLK_PIXELASYNCS_3AA0, \"sclk_pixelasycs_3aa0\",\n\t\t\t\"div_aclk_3aa0\", ENABLE_SCLK_CAM0, 3, 0, 0),\n\tGATE(CLK_SCLK_PIXELASYNCM_LITE_C, \"sclk_pixelasyncm_lite_c\",\n\t\t\t\"div_sclk_pixelasync_lite_c\",\n\t\t\tENABLE_SCLK_CAM0, 2, 0, 0),\n\tGATE(CLK_SCLK_PIXELASYNCM_LITE_C_INIT, \"sclk_pixelasyncm_lite_c_init\",\n\t\t\t\"div_sclk_pixelasync_lite_c_init\",\n\t\t\tENABLE_SCLK_CAM0, 1, 0, 0),\n\tGATE(CLK_SCLK_PIXELASYNCS_LITE_C_INIT, \"sclk_pixelasyncs_lite_c_init\",\n\t\t\t\"div_sclk_pixelasync_lite_c\",\n\t\t\tENABLE_SCLK_CAM0, 0, 0, 0),\n};\n\nstatic const struct samsung_cmu_info cam0_cmu_info __initconst = {\n\t.mux_clks\t\t= cam0_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(cam0_mux_clks),\n\t.div_clks\t\t= cam0_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(cam0_div_clks),\n\t.gate_clks\t\t= cam0_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(cam0_gate_clks),\n\t.fixed_clks\t\t= cam0_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(cam0_fixed_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_CAM0,\n\t.clk_regs\t\t= cam0_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(cam0_clk_regs),\n\t.suspend_regs\t\t= cam0_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(cam0_suspend_regs),\n\t.clk_name\t\t= \"aclk_cam0_400\",\n};\n\n \n#define MUX_SEL_CAM10\t\t\t0x0200\n#define MUX_SEL_CAM11\t\t\t0x0204\n#define MUX_SEL_CAM12\t\t\t0x0208\n#define MUX_ENABLE_CAM10\t\t0x0300\n#define MUX_ENABLE_CAM11\t\t0x0304\n#define MUX_ENABLE_CAM12\t\t0x0308\n#define MUX_STAT_CAM10\t\t\t0x0400\n#define MUX_STAT_CAM11\t\t\t0x0404\n#define MUX_STAT_CAM12\t\t\t0x0408\n#define MUX_IGNORE_CAM11\t\t0x0504\n#define DIV_CAM10\t\t\t0x0600\n#define DIV_CAM11\t\t\t0x0604\n#define DIV_STAT_CAM10\t\t\t0x0700\n#define DIV_STAT_CAM11\t\t\t0x0704\n#define ENABLE_ACLK_CAM10\t\t0X0800\n#define ENABLE_ACLK_CAM11\t\t0X0804\n#define ENABLE_ACLK_CAM12\t\t0X0808\n#define ENABLE_PCLK_CAM1\t\t0X0900\n#define ENABLE_SCLK_CAM1\t\t0X0a00\n#define ENABLE_IP_CAM10\t\t\t0X0b00\n#define ENABLE_IP_CAM11\t\t\t0X0b04\n#define ENABLE_IP_CAM12\t\t\t0X0b08\n\nstatic const unsigned long cam1_clk_regs[] __initconst = {\n\tMUX_SEL_CAM10,\n\tMUX_SEL_CAM11,\n\tMUX_SEL_CAM12,\n\tMUX_ENABLE_CAM10,\n\tMUX_ENABLE_CAM11,\n\tMUX_ENABLE_CAM12,\n\tMUX_IGNORE_CAM11,\n\tDIV_CAM10,\n\tDIV_CAM11,\n\tENABLE_ACLK_CAM10,\n\tENABLE_ACLK_CAM11,\n\tENABLE_ACLK_CAM12,\n\tENABLE_PCLK_CAM1,\n\tENABLE_SCLK_CAM1,\n\tENABLE_IP_CAM10,\n\tENABLE_IP_CAM11,\n\tENABLE_IP_CAM12,\n};\n\nstatic const struct samsung_clk_reg_dump cam1_suspend_regs[] = {\n\t{ MUX_SEL_CAM10, 0 },\n\t{ MUX_SEL_CAM11, 0 },\n\t{ MUX_SEL_CAM12, 0 },\n};\n\nPNAME(mout_sclk_isp_uart_user_p)\t= { \"oscclk\", \"sclk_isp_uart_cam1\", };\nPNAME(mout_sclk_isp_spi1_user_p)\t= { \"oscclk\", \"sclk_isp_spi1_cam1\", };\nPNAME(mout_sclk_isp_spi0_user_p)\t= { \"oscclk\", \"sclk_isp_spi0_cam1\", };\n\nPNAME(mout_aclk_cam1_333_user_p)\t= { \"oscclk\", \"aclk_cam1_333\", };\nPNAME(mout_aclk_cam1_400_user_p)\t= { \"oscclk\", \"aclk_cam1_400\", };\nPNAME(mout_aclk_cam1_552_user_p)\t= { \"oscclk\", \"aclk_cam1_552\", };\n\nPNAME(mout_phyclk_rxbyteclkhs0_s2b_user_p) = { \"oscclk\",\n\t\t\t\t\t       \"phyclk_rxbyteclkhs0_s2b_phy\", };\n\nPNAME(mout_aclk_csis2_b_p)\t\t= { \"mout_aclk_csis2_a\",\n\t\t\t\t\t    \"mout_aclk_cam1_333_user\", };\nPNAME(mout_aclk_csis2_a_p)\t\t= { \"mout_aclk_cam1_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam1_400_user\", };\n\nPNAME(mout_aclk_fd_b_p)\t\t\t= { \"mout_aclk_fd_a\",\n\t\t\t\t\t    \"mout_aclk_cam1_333_user\", };\nPNAME(mout_aclk_fd_a_p)\t\t\t= { \"mout_aclk_cam1_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam1_400_user\", };\n\nPNAME(mout_aclk_lite_c_b_p)\t\t= { \"mout_aclk_lite_c_a\",\n\t\t\t\t\t    \"mout_aclk_cam1_333_user\", };\nPNAME(mout_aclk_lite_c_a_p)\t\t= { \"mout_aclk_cam1_552_user\",\n\t\t\t\t\t    \"mout_aclk_cam1_400_user\", };\n\nstatic const struct samsung_fixed_rate_clock cam1_fixed_clks[] __initconst = {\n\tFRATE(CLK_PHYCLK_RXBYTEECLKHS0_S2B, \"phyclk_rxbyteclkhs0_s2b_phy\", NULL,\n\t\t\t0, 100000000),\n};\n\nstatic const struct samsung_mux_clock cam1_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_SCLK_ISP_UART_USER, \"mout_sclk_isp_uart_user\",\n\t\t\tmout_sclk_isp_uart_user_p, MUX_SEL_CAM10, 20, 1),\n\tMUX(CLK_MOUT_SCLK_ISP_SPI1_USER, \"mout_sclk_isp_spi1_user\",\n\t\t\tmout_sclk_isp_spi1_user_p, MUX_SEL_CAM10, 16, 1),\n\tMUX(CLK_MOUT_SCLK_ISP_SPI0_USER, \"mout_sclk_isp_spi0_user\",\n\t\t\tmout_sclk_isp_spi0_user_p, MUX_SEL_CAM10, 12, 1),\n\tMUX(CLK_MOUT_ACLK_CAM1_333_USER, \"mout_aclk_cam1_333_user\",\n\t\t\tmout_aclk_cam1_333_user_p, MUX_SEL_CAM10, 8, 1),\n\tMUX(CLK_MOUT_ACLK_CAM1_400_USER, \"mout_aclk_cam1_400_user\",\n\t\t\tmout_aclk_cam1_400_user_p, MUX_SEL_CAM10, 4, 1),\n\tMUX(CLK_MOUT_ACLK_CAM1_552_USER, \"mout_aclk_cam1_552_user\",\n\t\t\tmout_aclk_cam1_552_user_p, MUX_SEL_CAM10, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_PHYCLK_RXBYTECLKHS0_S2B_USER,\n\t\t\t\"mout_phyclk_rxbyteclkhs0_s2b_user\",\n\t\t\tmout_phyclk_rxbyteclkhs0_s2b_user_p,\n\t\t\tMUX_SEL_CAM11, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_ACLK_CSIS2_B, \"mout_aclk_csis2_b\", mout_aclk_csis2_b_p,\n\t\t\tMUX_SEL_CAM12, 20, 1),\n\tMUX(CLK_MOUT_ACLK_CSIS2_A, \"mout_aclk_csis2_a\", mout_aclk_csis2_a_p,\n\t\t\tMUX_SEL_CAM12, 16, 1),\n\tMUX(CLK_MOUT_ACLK_FD_B, \"mout_aclk_fd_b\", mout_aclk_fd_b_p,\n\t\t\tMUX_SEL_CAM12, 12, 1),\n\tMUX(CLK_MOUT_ACLK_FD_A, \"mout_aclk_fd_a\", mout_aclk_fd_a_p,\n\t\t\tMUX_SEL_CAM12, 8, 1),\n\tMUX(CLK_MOUT_ACLK_LITE_C_B, \"mout_aclk_lite_c_b\", mout_aclk_lite_c_b_p,\n\t\t\tMUX_SEL_CAM12, 4, 1),\n\tMUX(CLK_MOUT_ACLK_LITE_C_A, \"mout_aclk_lite_c_a\", mout_aclk_lite_c_a_p,\n\t\t\tMUX_SEL_CAM12, 0, 1),\n};\n\nstatic const struct samsung_div_clock cam1_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DIV_SCLK_ISP_MPWM, \"div_sclk_isp_mpwm\",\n\t\t\t\"div_pclk_cam1_83\", DIV_CAM10, 16, 2),\n\tDIV(CLK_DIV_PCLK_CAM1_83, \"div_pclk_cam1_83\",\n\t\t\t\"mout_aclk_cam1_333_user\", DIV_CAM10, 12, 2),\n\tDIV(CLK_DIV_PCLK_CAM1_166, \"div_pclk_cam1_166\",\n\t\t\t\"mout_aclk_cam1_333_user\", DIV_CAM10, 8, 2),\n\tDIV(CLK_DIV_PCLK_DBG_CAM1, \"div_pclk_dbg_cam1\",\n\t\t\t\"mout_aclk_cam1_552_user\", DIV_CAM10, 4, 3),\n\tDIV(CLK_DIV_ATCLK_CAM1, \"div_atclk_cam1\", \"mout_aclk_cam1_552_user\",\n\t\t\tDIV_CAM10, 0, 3),\n\n\t \n\tDIV(CLK_DIV_ACLK_CSIS2, \"div_aclk_csis2\", \"mout_aclk_csis2_b\",\n\t\t\tDIV_CAM11, 16, 3),\n\tDIV(CLK_DIV_PCLK_FD, \"div_pclk_fd\", \"div_aclk_fd\", DIV_CAM11, 12, 2),\n\tDIV(CLK_DIV_ACLK_FD, \"div_aclk_fd\", \"mout_aclk_fd_b\", DIV_CAM11, 8, 3),\n\tDIV(CLK_DIV_PCLK_LITE_C, \"div_pclk_lite_c\", \"div_aclk_lite_c\",\n\t\t\tDIV_CAM11, 4, 2),\n\tDIV(CLK_DIV_ACLK_LITE_C, \"div_aclk_lite_c\", \"mout_aclk_lite_c_b\",\n\t\t\tDIV_CAM11, 0, 3),\n};\n\nstatic const struct samsung_gate_clock cam1_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_ISP_GIC, \"aclk_isp_gic\", \"mout_aclk_cam1_333_user\",\n\t\t\tENABLE_ACLK_CAM10, 4, 0, 0),\n\tGATE(CLK_ACLK_FD, \"aclk_fd\", \"div_aclk_fd\",\n\t\t\tENABLE_ACLK_CAM10, 3, 0, 0),\n\tGATE(CLK_ACLK_LITE_C, \"aclk_lite_c\", \"div_aclk_lite_c\",\n\t\t\tENABLE_ACLK_CAM10, 1, 0, 0),\n\tGATE(CLK_ACLK_CSIS2, \"aclk_csis2\", \"div_aclk_csis2\",\n\t\t\tENABLE_ACLK_CAM10, 0, 0, 0),\n\n\t \n\tGATE(CLK_ACLK_ASYNCAPBM_FD, \"aclk_asyncapbm_fd\", \"div_pclk_fd\",\n\t\t\tENABLE_ACLK_CAM11, 29, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_FD, \"aclk_asyncapbs_fd\", \"div_pclk_cam1_166\",\n\t\t\tENABLE_ACLK_CAM11, 28, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBM_LITE_C, \"aclk_asyncapbm_lite_c\",\n\t\t\t\"div_pclk_lite_c\", ENABLE_ACLK_CAM11,\n\t\t\t27, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAPBS_LITE_C, \"aclk_asyncapbs_lite_c\",\n\t\t\t\"div_pclk_cam1_166\", ENABLE_ACLK_CAM11,\n\t\t\t26, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAHBS_SFRISP2H2, \"aclk_asyncahbs_sfrisp2h2\",\n\t\t\t\"div_pclk_cam1_83\", ENABLE_ACLK_CAM11,\n\t\t\t25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAHBS_SFRISP2H1, \"aclk_asyncahbs_sfrisp2h1\",\n\t\t\t\"div_pclk_cam1_83\", ENABLE_ACLK_CAM11,\n\t\t\t24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_CA5, \"aclk_asyncaxim_ca5\",\n\t\t\t\"mout_aclk_cam1_333_user\", ENABLE_ACLK_CAM11,\n\t\t\t23, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_CA5, \"aclk_asyncaxis_ca5\",\n\t\t\t\"mout_aclk_cam1_552_user\", ENABLE_ACLK_CAM11,\n\t\t\t22, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_ISPX2, \"aclk_asyncaxis_ispx2\",\n\t\t\t\"mout_aclk_cam1_333_user\", ENABLE_ACLK_CAM11,\n\t\t\t21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_ISPX1, \"aclk_asyncaxis_ispx1\",\n\t\t\t\"mout_aclk_cam1_333_user\", ENABLE_ACLK_CAM11,\n\t\t\t20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_ISPX0, \"aclk_asyncaxis_ispx0\",\n\t\t\t\"mout_aclk_cam1_333_user\", ENABLE_ACLK_CAM11,\n\t\t\t19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_ISPEX, \"aclk_asyncaxim_ispex\",\n\t\t\t\"mout_aclk_cam1_400_user\", ENABLE_ACLK_CAM11,\n\t\t\t18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_ISP3P, \"aclk_asyncaxim_isp3p\",\n\t\t\t\"mout_aclk_cam1_400_user\", ENABLE_ACLK_CAM11,\n\t\t\t17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_ISP3P, \"aclk_asyncaxis_isp3p\",\n\t\t\t\"mout_aclk_cam1_333_user\", ENABLE_ACLK_CAM11,\n\t\t\t16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_FD, \"aclk_asyncaxim_fd\",\n\t\t\t\"mout_aclk_cam1_400_user\", ENABLE_ACLK_CAM11,\n\t\t\t15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_FD, \"aclk_asyncaxis_fd\", \"div_aclk_fd\",\n\t\t\tENABLE_ACLK_CAM11, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIM_LITE_C, \"aclk_asyncaxim_lite_c\",\n\t\t\t\"mout_aclk_cam1_400_user\", ENABLE_ACLK_CAM11,\n\t\t\t13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_ASYNCAXIS_LITE_C, \"aclk_asyncaxis_lite_c\",\n\t\t\t\"div_aclk_lite_c\", ENABLE_ACLK_CAM11,\n\t\t\t12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_ISP5P, \"aclk_ahb2apb_isp5p\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_ACLK_CAM11, 11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB2APB_ISP3P, \"aclk_ahb2apb_isp3p\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_ACLK_CAM11, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI2APB_ISP3P, \"aclk_axi2apb_isp3p\",\n\t\t\t\"mout_aclk_cam1_333_user\", ENABLE_ACLK_CAM11,\n\t\t\t9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHB_SFRISP2H, \"aclk_ahb_sfrisp2h\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_ACLK_CAM11, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI_ISP_HX_R, \"aclk_axi_isp_hx_r\", \"div_pclk_cam1_166\",\n\t\t\tENABLE_ACLK_CAM11, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI_ISP_CX_R, \"aclk_axi_isp_cx_r\", \"div_pclk_cam1_166\",\n\t\t\tENABLE_ACLK_CAM11, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI_ISP_HX, \"aclk_axi_isp_hx\", \"mout_aclk_cam1_333_user\",\n\t\t\tENABLE_ACLK_CAM11, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXI_ISP_CX, \"aclk_axi_isp_cx\", \"mout_aclk_cam1_333_user\",\n\t\t\tENABLE_ACLK_CAM11, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_ISPX, \"aclk_xiu_ispx\", \"mout_aclk_cam1_333_user\",\n\t\t\tENABLE_ACLK_CAM11, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_XIU_ISPEX, \"aclk_xiu_ispex\", \"mout_aclk_cam1_400_user\",\n\t\t\tENABLE_ACLK_CAM11, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CAM1NP_333, \"aclk_cam1np_333\", \"mout_aclk_cam1_333_user\",\n\t\t\tENABLE_ACLK_CAM11, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_CAM1ND_400, \"aclk_cam1nd_400\", \"mout_aclk_cam1_400_user\",\n\t\t\tENABLE_ACLK_CAM11, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ACLK_SMMU_ISPCPU, \"aclk_smmu_ispcpu\",\n\t\t\t\"mout_aclk_cam1_400_user\", ENABLE_ACLK_CAM12,\n\t\t\t10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_FD, \"aclk_smmu_fd\", \"mout_aclk_cam1_400_user\",\n\t\t\tENABLE_ACLK_CAM12, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_SMMU_LITE_C, \"aclk_smmu_lite_c\",\n\t\t\t\"mout_aclk_cam1_400_user\", ENABLE_ACLK_CAM12,\n\t\t\t8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_ISP3P, \"aclk_bts_isp3p\", \"mout_aclk_cam1_400_user\",\n\t\t\tENABLE_ACLK_CAM12, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_FD, \"aclk_bts_fd\", \"mout_aclk_cam1_400_user\",\n\t\t\tENABLE_ACLK_CAM12, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_BTS_LITE_C, \"aclk_bts_lite_c\", \"mout_aclk_cam1_400_user\",\n\t\t\tENABLE_ACLK_CAM12, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHBDN_SFRISP2H, \"aclk_ahbdn_sfrisp2h\",\n\t\t\t\"mout_aclk_cam1_333_user\", ENABLE_ACLK_CAM12,\n\t\t\t4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AHBDN_ISP5P, \"aclk_aclk-shbdn_isp5p\",\n\t\t\t\"mout_aclk_cam1_333_user\", ENABLE_ACLK_CAM12,\n\t\t\t3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_ISP3P, \"aclk_axius_isp3p\",\n\t\t\t\"mout_aclk_cam1_400_user\", ENABLE_ACLK_CAM12,\n\t\t\t2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_FD, \"aclk_axius_fd\", \"mout_aclk_cam1_400_user\",\n\t\t\tENABLE_ACLK_CAM12, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ACLK_AXIUS_LITE_C, \"aclk_axius_lite_c\",\n\t\t\t\"mout_aclk_cam1_400_user\", ENABLE_ACLK_CAM12,\n\t\t\t0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SMMU_ISPCPU, \"pclk_smmu_ispcpu\", \"div_pclk_cam1_166\",\n\t\t\tENABLE_PCLK_CAM1, 27, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_FD, \"pclk_smmu_fd\", \"div_pclk_cam1_166\",\n\t\t\tENABLE_PCLK_CAM1, 26, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SMMU_LITE_C, \"pclk_smmu_lite_c\", \"div_pclk_cam1_166\",\n\t\t\tENABLE_PCLK_CAM1, 25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_ISP3P, \"pclk_bts_isp3p\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_FD, \"pclk_bts_fd\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 23, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_BTS_LITE_C, \"pclk_bts_lite_c\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 22, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXIM_CA5, \"pclk_asyncaxim_ca5\", \"div_pclk_cam1_166\",\n\t\t\tENABLE_PCLK_CAM1, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXIM_ISPEX, \"pclk_asyncaxim_ispex\",\n\t\t\t\"div_pclk_cam1_83\", ENABLE_PCLK_CAM1,\n\t\t\t20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXIM_ISP3P, \"pclk_asyncaxim_isp3p\",\n\t\t\t\"div_pclk_cam1_83\", ENABLE_PCLK_CAM1,\n\t\t\t19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXIM_FD, \"pclk_asyncaxim_fd\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ASYNCAXIM_LITE_C, \"pclk_asyncaxim_lite_c\",\n\t\t\t\"div_pclk_cam1_83\", ENABLE_PCLK_CAM1,\n\t\t\t17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_PMU_CAM1, \"pclk_pmu_cam1\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_SYSREG_CAM1, \"pclk_sysreg_cam1\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_CMU_CAM1_LOCAL, \"pclk_cmu_cam1_local\",\n\t\t\t\"div_pclk_cam1_166\", ENABLE_PCLK_CAM1,\n\t\t\t14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_MCTADC, \"pclk_isp_mctadc\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_WDT, \"pclk_isp_wdt\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_PWM, \"pclk_isp_pwm\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_UART, \"pclk_isp_uart\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_MCUCTL, \"pclk_isp_mcuctl\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_SPI1, \"pclk_isp_spi1\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_SPI0, \"pclk_isp_spi0\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_I2C2, \"pclk_isp_i2c2\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_I2C1, \"pclk_isp_i2c1\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_I2C0, \"pclk_isp_i2c0\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_ISP_MPWM, \"pclk_isp_mpwm\", \"div_pclk_cam1_83\",\n\t\t\tENABLE_PCLK_CAM1, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_FD, \"pclk_fd\", \"div_pclk_fd\",\n\t\t\tENABLE_PCLK_CAM1, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_LITE_C, \"pclk_lite_c\", \"div_pclk_lite_c\",\n\t\t\tENABLE_PCLK_CAM1, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PCLK_CSIS2, \"pclk_csis2\", \"div_pclk_cam1_166\",\n\t\t\tENABLE_PCLK_CAM1, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_ISP_I2C2, \"sclk_isp_i2c2\", \"oscclk\", ENABLE_SCLK_CAM1,\n\t\t\t15, 0, 0),\n\tGATE(CLK_SCLK_ISP_I2C1, \"sclk_isp_i2c1\", \"oscclk\", ENABLE_SCLK_CAM1,\n\t\t\t14, 0, 0),\n\tGATE(CLK_SCLK_ISP_I2C0, \"sclk_isp_i2c0\", \"oscclk\", ENABLE_SCLK_CAM1,\n\t\t\t13, 0, 0),\n\tGATE(CLK_SCLK_ISP_PWM, \"sclk_isp_pwm\", \"oscclk\", ENABLE_SCLK_CAM1,\n\t\t\t12, 0, 0),\n\tGATE(CLK_PHYCLK_RXBYTECLKHS0_S2B, \"phyclk_rxbyteclkhs0_s2b\",\n\t\t\t\"mout_phyclk_rxbyteclkhs0_s2b_user\",\n\t\t\tENABLE_SCLK_CAM1, 11, 0, 0),\n\tGATE(CLK_SCLK_LITE_C_FREECNT, \"sclk_lite_c_freecnt\", \"div_pclk_lite_c\",\n\t\t\tENABLE_SCLK_CAM1, 10, 0, 0),\n\tGATE(CLK_SCLK_PIXELASYNCM_FD, \"sclk_pixelasyncm_fd\", \"div_aclk_fd\",\n\t\t\tENABLE_SCLK_CAM1, 9, 0, 0),\n\tGATE(CLK_SCLK_ISP_MCTADC, \"sclk_isp_mctadc\", \"sclk_isp_mctadc_cam1\",\n\t\t\tENABLE_SCLK_CAM1, 7, 0, 0),\n\tGATE(CLK_SCLK_ISP_UART, \"sclk_isp_uart\", \"mout_sclk_isp_uart_user\",\n\t\t\tENABLE_SCLK_CAM1, 6, 0, 0),\n\tGATE(CLK_SCLK_ISP_SPI1, \"sclk_isp_spi1\", \"mout_sclk_isp_spi1_user\",\n\t\t\tENABLE_SCLK_CAM1, 5, 0, 0),\n\tGATE(CLK_SCLK_ISP_SPI0, \"sclk_isp_spi0\", \"mout_sclk_isp_spi0_user\",\n\t\t\tENABLE_SCLK_CAM1, 4, 0, 0),\n\tGATE(CLK_SCLK_ISP_MPWM, \"sclk_isp_mpwm\", \"div_sclk_isp_mpwm\",\n\t\t\tENABLE_SCLK_CAM1, 3, 0, 0),\n\tGATE(CLK_PCLK_DBG_ISP, \"sclk_dbg_isp\", \"div_pclk_dbg_cam1\",\n\t\t\tENABLE_SCLK_CAM1, 2, 0, 0),\n\tGATE(CLK_ATCLK_ISP, \"atclk_isp\", \"div_atclk_cam1\",\n\t\t\tENABLE_SCLK_CAM1, 1, 0, 0),\n\tGATE(CLK_SCLK_ISP_CA5, \"sclk_isp_ca5\", \"mout_aclk_cam1_552_user\",\n\t\t\tENABLE_SCLK_CAM1, 0, 0, 0),\n};\n\nstatic const struct samsung_cmu_info cam1_cmu_info __initconst = {\n\t.mux_clks\t\t= cam1_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(cam1_mux_clks),\n\t.div_clks\t\t= cam1_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(cam1_div_clks),\n\t.gate_clks\t\t= cam1_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(cam1_gate_clks),\n\t.fixed_clks\t\t= cam1_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(cam1_fixed_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_CAM1,\n\t.clk_regs\t\t= cam1_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(cam1_clk_regs),\n\t.suspend_regs\t\t= cam1_suspend_regs,\n\t.nr_suspend_regs\t= ARRAY_SIZE(cam1_suspend_regs),\n\t.clk_name\t\t= \"aclk_cam1_400\",\n};\n\n \n#define ENABLE_ACLK_IMEM_SLIMSSS\t\t0x080c\n#define ENABLE_PCLK_IMEM_SLIMSSS\t\t0x0908\n\nstatic const unsigned long imem_clk_regs[] __initconst = {\n\tENABLE_ACLK_IMEM_SLIMSSS,\n\tENABLE_PCLK_IMEM_SLIMSSS,\n};\n\nstatic const struct samsung_gate_clock imem_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_ACLK_SLIMSSS, \"aclk_slimsss\", \"aclk_imem_sssx_266\",\n\t\t\tENABLE_ACLK_IMEM_SLIMSSS, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_PCLK_SLIMSSS, \"pclk_slimsss\", \"aclk_imem_200\",\n\t\t\tENABLE_PCLK_IMEM_SLIMSSS, 0, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info imem_cmu_info __initconst = {\n\t.gate_clks\t\t= imem_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(imem_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_IMEM,\n\t.clk_regs\t\t= imem_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(imem_clk_regs),\n\t.clk_name\t\t= \"aclk_imem_200\",\n};\n\nstatic int __init exynos5433_cmu_probe(struct platform_device *pdev)\n{\n\treturn exynos_arm64_register_cmu_pm(pdev, false);\n}\n\nstatic const struct of_device_id exynos5433_cmu_of_match[] = {\n\t{\n\t\t.compatible = \"samsung,exynos5433-cmu-aud\",\n\t\t.data = &aud_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-cam0\",\n\t\t.data = &cam0_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-cam1\",\n\t\t.data = &cam1_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-disp\",\n\t\t.data = &disp_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-g2d\",\n\t\t.data = &g2d_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-g3d\",\n\t\t.data = &g3d_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-fsys\",\n\t\t.data = &fsys_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-gscl\",\n\t\t.data = &gscl_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-mfc\",\n\t\t.data = &mfc_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-hevc\",\n\t\t.data = &hevc_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-isp\",\n\t\t.data = &isp_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-mscl\",\n\t\t.data = &mscl_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos5433-cmu-imem\",\n\t\t.data = &imem_cmu_info,\n\t}, {\n\t},\n};\n\nstatic const struct dev_pm_ops exynos5433_cmu_pm_ops = {\n\tSET_RUNTIME_PM_OPS(exynos_arm64_cmu_suspend, exynos_arm64_cmu_resume,\n\t\t\t   NULL)\n\tSET_NOIRQ_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\t     pm_runtime_force_resume)\n};\n\nstatic struct platform_driver exynos5433_cmu_driver __refdata = {\n\t.driver\t= {\n\t\t.name = \"exynos5433-cmu\",\n\t\t.of_match_table = exynos5433_cmu_of_match,\n\t\t.suppress_bind_attrs = true,\n\t\t.pm = &exynos5433_cmu_pm_ops,\n\t},\n\t.probe = exynos5433_cmu_probe,\n};\n\nstatic int __init exynos5433_cmu_init(void)\n{\n\treturn platform_driver_register(&exynos5433_cmu_driver);\n}\ncore_initcall(exynos5433_cmu_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}