

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Wed Apr 26 10:57:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.814 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        ?|  5.000 ns|         ?|    2|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_histogram_Pipeline_VITIS_LOOP_13_1_fu_47  |histogram_Pipeline_VITIS_LOOP_13_1  |        7|        ?|  35.000 ns|         ?|    7|    ?|       no|
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      24|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     315|     250|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      35|    -|
|Register         |        -|    -|      68|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     383|     309|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_histogram_Pipeline_VITIS_LOOP_13_1_fu_47  |histogram_Pipeline_VITIS_LOOP_13_1  |        0|   0|  315|  250|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                    |        0|   0|  315|  250|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   6|           1|           1|
    |icmp_ln13_fu_58_p2               |      icmp|   0|  0|  18|          32|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  24|          33|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  17|          4|    1|          4|
    |ap_phi_mux_i_0_lcssa_phi_fu_40_p4  |   9|          2|   32|         64|
    |i_0_lcssa_reg_36                   |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  35|          8|   65|        132|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   3|   0|    3|          0|
    |grp_histogram_Pipeline_VITIS_LOOP_13_1_fu_47_ap_start_reg  |   1|   0|    1|          0|
    |i_0_lcssa_reg_36                                           |  32|   0|   32|          0|
    |icmp_ln13_reg_74                                           |   1|   0|    1|          0|
    |trunc_ln13_reg_78                                          |  31|   0|   31|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  68|   0|   68|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_return         |  out|   32|  ap_ctrl_hs|     histogram|  return value|
|feature_address0  |  out|   10|   ap_memory|       feature|         array|
|feature_ce0       |  out|    1|   ap_memory|       feature|         array|
|feature_q0        |   in|   32|   ap_memory|       feature|         array|
|weight_address0   |  out|   10|   ap_memory|        weight|         array|
|weight_ce0        |  out|    1|   ap_memory|        weight|         array|
|weight_q0         |   in|   32|   ap_memory|        weight|         array|
|hist_address0     |  out|   10|   ap_memory|          hist|         array|
|hist_ce0          |  out|    1|   ap_memory|          hist|         array|
|hist_we0          |  out|    1|   ap_memory|          hist|         array|
|hist_d0           |  out|   32|   ap_memory|          hist|         array|
|hist_q0           |   in|   32|   ap_memory|          hist|         array|
|n                 |   in|   32|     ap_none|             n|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

