<stg><name>compute_bit_length</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="64">
<![CDATA[
entry:0  %child_depth_V = alloca [255 x i6], align 1

]]></Node>
<StgValue><ssdm name="child_depth_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:1  %internal_length_hist = alloca [64 x i32], align 4

]]></Node>
<StgValue><ssdm name="internal_length_hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str132, i32 0, i32 0, [1 x i8]* @p_str133, [1 x i8]* @p_str134, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %val_assign_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %val_assign_loc)

]]></Node>
<StgValue><ssdm name="val_assign_loc_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  %empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str138, i32 0, i32 0, [1 x i8]* @p_str139, [1 x i8]* @p_str140, [1 x i8]* @p_str141, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str142, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:5  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %val_assign_loc_out, i32 %val_assign_loc_read)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:6  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %i_0_i_i = phi i7 [ %i_5, %init_histogram ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i.i:1  %icmp_ln14 = icmp eq i7 %i_0_i_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i.i:3  %i_5 = add i7 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:4  br i1 %icmp_ln14, label %0, label %init_histogram

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
init_histogram:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str347) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
init_histogram:1  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str347)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
init_histogram:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str448) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
init_histogram:3  %zext_ln16 = zext i7 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
init_histogram:4  %internal_length_hist_1 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="internal_length_hist_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
init_histogram:5  store i32 0, i32* %internal_length_hist_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
init_histogram:6  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str347, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
init_histogram:7  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln19 = add nsw i32 %val_assign_loc_read, -2

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln19 = sext i32 %add_ln19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %child_depth_V_addr = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %sext_ln19

]]></Node>
<StgValue><ssdm name="child_depth_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="6" op_1_bw="8">
<![CDATA[
:3  store i6 1, i6* %child_depth_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %i = add nsw i32 %val_assign_loc_read, -3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i2_0_i_i = phi i32 [ %i, %0 ], [ %i_6, %traverse_tree_end ]

]]></Node>
<StgValue><ssdm name="i2_0_i_i"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i2_0_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %.exit, label %traverse_tree_begin

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
traverse_tree_begin:4  %zext_ln24 = zext i32 %i2_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:5  %parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="parent_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="8">
<![CDATA[
traverse_tree_begin:6  %parent_V_load = load i31* %parent_V_addr, align 4

]]></Node>
<StgValue><ssdm name="parent_V_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:13  %left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="left_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
traverse_tree_begin:14  %left_V_load = load i32* %left_V_addr, align 4

]]></Node>
<StgValue><ssdm name="left_V_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:16  %right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="right_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="8">
<![CDATA[
traverse_tree_begin:17  %right_V_load = load i32* %right_V_addr, align 4

]]></Node>
<StgValue><ssdm name="right_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="8">
<![CDATA[
traverse_tree_begin:6  %parent_V_load = load i31* %parent_V_addr, align 4

]]></Node>
<StgValue><ssdm name="parent_V_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="31">
<![CDATA[
traverse_tree_begin:7  %zext_ln544 = zext i31 %parent_V_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:8  %child_depth_V_addr_1 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="child_depth_V_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="8">
<![CDATA[
traverse_tree_begin:9  %child_depth_V_load = load i6* %child_depth_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="child_depth_V_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
traverse_tree_begin:14  %left_V_load = load i32* %left_V_addr, align 4

]]></Node>
<StgValue><ssdm name="left_V_load"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
traverse_tree_begin:15  %icmp_ln883 = icmp eq i32 %left_V_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="8">
<![CDATA[
traverse_tree_begin:17  %right_V_load = load i32* %right_V_addr, align 4

]]></Node>
<StgValue><ssdm name="right_V_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
traverse_tree_begin:18  %icmp_ln883_1 = icmp eq i32 %right_V_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln883_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
traverse_tree_begin:19  br i1 %icmp_ln883, label %2, label %.critedge.i.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i.i:0  br i1 %icmp_ln883_1, label %._crit_edge116.i.i, label %._crit_edge118.i.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln883_1, label %traverse_tree_end, label %._crit_edge116.i.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="8">
<![CDATA[
traverse_tree_begin:9  %child_depth_V_load = load i6* %child_depth_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="child_depth_V_load"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
traverse_tree_begin:10  %length_V = add i6 %child_depth_V_load, 1

]]></Node>
<StgValue><ssdm name="length_V"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:11  %child_depth_V_addr_2 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="child_depth_V_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="6" op_1_bw="8" op_2_bw="6">
<![CDATA[
traverse_tree_begin:12  store i6 %length_V, i6* %child_depth_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge118.i.i:2  %zext_ln544_8 = zext i6 %length_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_8"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge118.i.i:3  %internal_length_hist_2 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln544_8

]]></Node>
<StgValue><ssdm name="internal_length_hist_2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge118.i.i:4  %count_V = load i32* %internal_length_hist_2, align 4

]]></Node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
traverse_tree_end:1  %i_6 = add nsw i32 %i2_0_i_i, -1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge116.i.i:0  br label %._crit_edge118.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge118.i.i:4  %count_V = load i32* %internal_length_hist_2, align 4

]]></Node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
traverse_tree_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str549) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
traverse_tree_begin:1  %tmp_13_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str549)

]]></Node>
<StgValue><ssdm name="tmp_13_i_i"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
traverse_tree_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 253, i32 253, i32 253, [1 x i8]* @p_str448) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln23"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
traverse_tree_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str448) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge118.i.i:0  %op2_assign = phi i2 [ 1, %._crit_edge116.i.i ], [ -2, %.critedge.i.i ]

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge118.i.i:1  %zext_ln544_7 = zext i2 %op2_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge118.i.i:5  %count_V_1 = add i32 %count_V, %zext_ln544_7

]]></Node>
<StgValue><ssdm name="count_V_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge118.i.i:6  store i32 %count_V_1, i32* %internal_length_hist_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge118.i.i:7  %length_histogram_V_a = getelementptr [64 x i32]* %length_histogram_V, i64 0, i64 %zext_ln544_8

]]></Node>
<StgValue><ssdm name="length_histogram_V_a"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
._crit_edge118.i.i:8  store i32 %count_V_1, i32* %length_histogram_V_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge118.i.i:9  br label %traverse_tree_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
traverse_tree_end:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str549, i32 %tmp_13_i_i)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
traverse_tree_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="111" name="parent_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="parent_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="left_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="left_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="right_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="right_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="val_assign_loc" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="val_assign_loc"/></StgValue>
</port>
<port id="115" name="length_histogram_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="length_histogram_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="val_assign_loc_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="val_assign_loc_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="118" from="StgValue_117" to="child_depth_V" fromId="117" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_117" to="internal_length_hist" fromId="117" toId="11">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecInterface" to="empty" fromId="120" toId="12">
</dataflow>
<dataflow id="122" from="val_assign_loc" to="empty" fromId="114" toId="12">
</dataflow>
<dataflow id="124" from="ap_fifo_str" to="empty" fromId="123" toId="12">
</dataflow>
<dataflow id="126" from="StgValue_125" to="empty" fromId="125" toId="12">
</dataflow>
<dataflow id="127" from="StgValue_125" to="empty" fromId="125" toId="12">
</dataflow>
<dataflow id="129" from="p_str132" to="empty" fromId="128" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_125" to="empty" fromId="125" toId="12">
</dataflow>
<dataflow id="131" from="StgValue_125" to="empty" fromId="125" toId="12">
</dataflow>
<dataflow id="133" from="p_str133" to="empty" fromId="132" toId="12">
</dataflow>
<dataflow id="135" from="p_str134" to="empty" fromId="134" toId="12">
</dataflow>
<dataflow id="137" from="p_str136" to="empty" fromId="136" toId="12">
</dataflow>
<dataflow id="139" from="StgValue_138" to="empty" fromId="138" toId="12">
</dataflow>
<dataflow id="140" from="StgValue_138" to="empty" fromId="138" toId="12">
</dataflow>
<dataflow id="142" from="StgValue_141" to="empty" fromId="141" toId="12">
</dataflow>
<dataflow id="143" from="StgValue_141" to="empty" fromId="141" toId="12">
</dataflow>
<dataflow id="145" from="p_str137" to="empty" fromId="144" toId="12">
</dataflow>
<dataflow id="147" from="ScalarProp_str" to="empty" fromId="146" toId="12">
</dataflow>
<dataflow id="149" from="_ssdm_op_Read.ap_fifo.i32P" to="val_assign_loc_read" fromId="148" toId="13">
</dataflow>
<dataflow id="150" from="val_assign_loc" to="val_assign_loc_read" fromId="114" toId="13">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="empty_30" fromId="120" toId="14">
</dataflow>
<dataflow id="152" from="val_assign_loc_out" to="empty_30" fromId="116" toId="14">
</dataflow>
<dataflow id="153" from="ap_fifo_str" to="empty_30" fromId="123" toId="14">
</dataflow>
<dataflow id="154" from="StgValue_125" to="empty_30" fromId="125" toId="14">
</dataflow>
<dataflow id="155" from="StgValue_125" to="empty_30" fromId="125" toId="14">
</dataflow>
<dataflow id="157" from="p_str138" to="empty_30" fromId="156" toId="14">
</dataflow>
<dataflow id="158" from="StgValue_125" to="empty_30" fromId="125" toId="14">
</dataflow>
<dataflow id="159" from="StgValue_125" to="empty_30" fromId="125" toId="14">
</dataflow>
<dataflow id="161" from="p_str139" to="empty_30" fromId="160" toId="14">
</dataflow>
<dataflow id="163" from="p_str140" to="empty_30" fromId="162" toId="14">
</dataflow>
<dataflow id="165" from="p_str141" to="empty_30" fromId="164" toId="14">
</dataflow>
<dataflow id="166" from="StgValue_138" to="empty_30" fromId="138" toId="14">
</dataflow>
<dataflow id="167" from="StgValue_138" to="empty_30" fromId="138" toId="14">
</dataflow>
<dataflow id="168" from="StgValue_141" to="empty_30" fromId="141" toId="14">
</dataflow>
<dataflow id="169" from="StgValue_141" to="empty_30" fromId="141" toId="14">
</dataflow>
<dataflow id="171" from="p_str142" to="empty_30" fromId="170" toId="14">
</dataflow>
<dataflow id="172" from="ScalarProp_str" to="empty_30" fromId="146" toId="14">
</dataflow>
<dataflow id="174" from="_ssdm_op_Write.ap_fifo.i32P" to="write_ln53" fromId="173" toId="15">
</dataflow>
<dataflow id="175" from="val_assign_loc_out" to="write_ln53" fromId="116" toId="15">
</dataflow>
<dataflow id="176" from="val_assign_loc_read" to="write_ln53" fromId="13" toId="15">
</dataflow>
<dataflow id="177" from="i_5" to="i_0_i_i" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln14" to="i_0_i_i" fromId="29" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="180" from="StgValue_179" to="i_0_i_i" fromId="179" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="br_ln10" to="i_0_i_i" fromId="16" toId="17">
</dataflow>
<dataflow id="182" from="i_0_i_i" to="icmp_ln14" fromId="17" toId="18">
</dataflow>
<dataflow id="184" from="StgValue_183" to="icmp_ln14" fromId="183" toId="18">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="185" toId="19">
</dataflow>
<dataflow id="188" from="StgValue_187" to="speclooptripcount_ln0" fromId="187" toId="19">
</dataflow>
<dataflow id="189" from="StgValue_187" to="speclooptripcount_ln0" fromId="187" toId="19">
</dataflow>
<dataflow id="190" from="StgValue_187" to="speclooptripcount_ln0" fromId="187" toId="19">
</dataflow>
<dataflow id="191" from="i_0_i_i" to="i_5" fromId="17" toId="20">
</dataflow>
<dataflow id="193" from="StgValue_192" to="i_5" fromId="192" toId="20">
</dataflow>
<dataflow id="194" from="icmp_ln14" to="br_ln14" fromId="18" toId="21">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="195" toId="22">
</dataflow>
<dataflow id="198" from="p_str347" to="specloopname_ln14" fromId="197" toId="22">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecRegionBegin" to="tmp_i_i" fromId="199" toId="23">
</dataflow>
<dataflow id="201" from="p_str347" to="tmp_i_i" fromId="197" toId="23">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecPipeline" to="specpipeline_ln15" fromId="202" toId="24">
</dataflow>
<dataflow id="205" from="StgValue_204" to="specpipeline_ln15" fromId="204" toId="24">
</dataflow>
<dataflow id="206" from="StgValue_204" to="specpipeline_ln15" fromId="204" toId="24">
</dataflow>
<dataflow id="207" from="StgValue_204" to="specpipeline_ln15" fromId="204" toId="24">
</dataflow>
<dataflow id="208" from="StgValue_125" to="specpipeline_ln15" fromId="125" toId="24">
</dataflow>
<dataflow id="210" from="p_str448" to="specpipeline_ln15" fromId="209" toId="24">
</dataflow>
<dataflow id="211" from="i_0_i_i" to="zext_ln16" fromId="17" toId="25">
</dataflow>
<dataflow id="212" from="internal_length_hist" to="internal_length_hist_1" fromId="11" toId="26">
</dataflow>
<dataflow id="214" from="StgValue_213" to="internal_length_hist_1" fromId="213" toId="26">
</dataflow>
<dataflow id="215" from="zext_ln16" to="internal_length_hist_1" fromId="25" toId="26">
</dataflow>
<dataflow id="216" from="StgValue_125" to="store_ln16" fromId="125" toId="27">
</dataflow>
<dataflow id="217" from="internal_length_hist_1" to="store_ln16" fromId="26" toId="27">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecRegionEnd" to="empty_31" fromId="218" toId="28">
</dataflow>
<dataflow id="220" from="p_str347" to="empty_31" fromId="197" toId="28">
</dataflow>
<dataflow id="221" from="tmp_i_i" to="empty_31" fromId="23" toId="28">
</dataflow>
<dataflow id="222" from="val_assign_loc_read" to="add_ln19" fromId="13" toId="30">
</dataflow>
<dataflow id="224" from="StgValue_223" to="add_ln19" fromId="223" toId="30">
</dataflow>
<dataflow id="225" from="add_ln19" to="sext_ln19" fromId="30" toId="31">
</dataflow>
<dataflow id="226" from="child_depth_V" to="child_depth_V_addr" fromId="10" toId="32">
</dataflow>
<dataflow id="227" from="StgValue_213" to="child_depth_V_addr" fromId="213" toId="32">
</dataflow>
<dataflow id="228" from="sext_ln19" to="child_depth_V_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="230" from="StgValue_229" to="store_ln19" fromId="229" toId="33">
</dataflow>
<dataflow id="231" from="child_depth_V_addr" to="store_ln19" fromId="32" toId="33">
</dataflow>
<dataflow id="232" from="val_assign_loc_read" to="i" fromId="13" toId="34">
</dataflow>
<dataflow id="234" from="StgValue_233" to="i" fromId="233" toId="34">
</dataflow>
<dataflow id="235" from="i" to="i2_0_i_i" fromId="34" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="br_ln22" to="i2_0_i_i" fromId="35" toId="36">
</dataflow>
<dataflow id="237" from="i_6" to="i2_0_i_i" fromId="64" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="br_ln22" to="i2_0_i_i" fromId="79" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="240" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="239" toId="37">
</dataflow>
<dataflow id="241" from="i2_0_i_i" to="tmp" fromId="36" toId="37">
</dataflow>
<dataflow id="243" from="StgValue_242" to="tmp" fromId="242" toId="37">
</dataflow>
<dataflow id="244" from="tmp" to="br_ln22" fromId="37" toId="38">
</dataflow>
<dataflow id="245" from="i2_0_i_i" to="zext_ln24" fromId="36" toId="39">
</dataflow>
<dataflow id="246" from="parent_V" to="parent_V_addr" fromId="111" toId="40">
</dataflow>
<dataflow id="247" from="StgValue_213" to="parent_V_addr" fromId="213" toId="40">
</dataflow>
<dataflow id="248" from="zext_ln24" to="parent_V_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="249" from="parent_V_addr" to="parent_V_load" fromId="40" toId="41">
</dataflow>
<dataflow id="250" from="left_V" to="left_V_addr" fromId="112" toId="42">
</dataflow>
<dataflow id="251" from="StgValue_213" to="left_V_addr" fromId="213" toId="42">
</dataflow>
<dataflow id="252" from="zext_ln24" to="left_V_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="253" from="left_V_addr" to="left_V_load" fromId="42" toId="43">
</dataflow>
<dataflow id="254" from="right_V" to="right_V_addr" fromId="113" toId="44">
</dataflow>
<dataflow id="255" from="StgValue_213" to="right_V_addr" fromId="213" toId="44">
</dataflow>
<dataflow id="256" from="zext_ln24" to="right_V_addr" fromId="39" toId="44">
</dataflow>
<dataflow id="257" from="right_V_addr" to="right_V_load" fromId="44" toId="45">
</dataflow>
<dataflow id="258" from="parent_V_addr" to="parent_V_load" fromId="40" toId="46">
</dataflow>
<dataflow id="259" from="parent_V_load" to="zext_ln544" fromId="46" toId="47">
</dataflow>
<dataflow id="260" from="child_depth_V" to="child_depth_V_addr_1" fromId="10" toId="48">
</dataflow>
<dataflow id="261" from="StgValue_213" to="child_depth_V_addr_1" fromId="213" toId="48">
</dataflow>
<dataflow id="262" from="zext_ln544" to="child_depth_V_addr_1" fromId="47" toId="48">
</dataflow>
<dataflow id="263" from="child_depth_V_addr_1" to="child_depth_V_load" fromId="48" toId="49">
</dataflow>
<dataflow id="264" from="left_V_addr" to="left_V_load" fromId="42" toId="50">
</dataflow>
<dataflow id="265" from="left_V_load" to="icmp_ln883" fromId="50" toId="51">
</dataflow>
<dataflow id="267" from="StgValue_266" to="icmp_ln883" fromId="266" toId="51">
</dataflow>
<dataflow id="268" from="right_V_addr" to="right_V_load" fromId="44" toId="52">
</dataflow>
<dataflow id="269" from="right_V_load" to="icmp_ln883_1" fromId="52" toId="53">
</dataflow>
<dataflow id="270" from="StgValue_266" to="icmp_ln883_1" fromId="266" toId="53">
</dataflow>
<dataflow id="271" from="icmp_ln883" to="br_ln26" fromId="51" toId="54">
</dataflow>
<dataflow id="272" from="icmp_ln883_1" to="br_ln28" fromId="53" toId="55">
</dataflow>
<dataflow id="273" from="icmp_ln883_1" to="br_ln26" fromId="53" toId="56">
</dataflow>
<dataflow id="274" from="child_depth_V_addr_1" to="child_depth_V_load" fromId="48" toId="57">
</dataflow>
<dataflow id="275" from="child_depth_V_load" to="length_V" fromId="57" toId="58">
</dataflow>
<dataflow id="276" from="StgValue_229" to="length_V" fromId="229" toId="58">
</dataflow>
<dataflow id="277" from="child_depth_V" to="child_depth_V_addr_2" fromId="10" toId="59">
</dataflow>
<dataflow id="278" from="StgValue_213" to="child_depth_V_addr_2" fromId="213" toId="59">
</dataflow>
<dataflow id="279" from="zext_ln24" to="child_depth_V_addr_2" fromId="39" toId="59">
</dataflow>
<dataflow id="280" from="length_V" to="store_ln25" fromId="58" toId="60">
</dataflow>
<dataflow id="281" from="child_depth_V_addr_2" to="store_ln25" fromId="59" toId="60">
</dataflow>
<dataflow id="282" from="length_V" to="zext_ln544_8" fromId="58" toId="61">
</dataflow>
<dataflow id="283" from="internal_length_hist" to="internal_length_hist_2" fromId="11" toId="62">
</dataflow>
<dataflow id="284" from="StgValue_213" to="internal_length_hist_2" fromId="213" toId="62">
</dataflow>
<dataflow id="285" from="zext_ln544_8" to="internal_length_hist_2" fromId="61" toId="62">
</dataflow>
<dataflow id="286" from="internal_length_hist_2" to="count_V" fromId="62" toId="63">
</dataflow>
<dataflow id="287" from="i2_0_i_i" to="i_6" fromId="36" toId="64">
</dataflow>
<dataflow id="288" from="StgValue_266" to="i_6" fromId="266" toId="64">
</dataflow>
<dataflow id="289" from="internal_length_hist_2" to="count_V" fromId="62" toId="66">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="195" toId="67">
</dataflow>
<dataflow id="292" from="p_str549" to="specloopname_ln22" fromId="291" toId="67">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecRegionBegin" to="tmp_13_i_i" fromId="199" toId="68">
</dataflow>
<dataflow id="294" from="p_str549" to="tmp_13_i_i" fromId="291" toId="68">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln23" fromId="185" toId="69">
</dataflow>
<dataflow id="297" from="StgValue_296" to="speclooptripcount_ln23" fromId="296" toId="69">
</dataflow>
<dataflow id="298" from="StgValue_296" to="speclooptripcount_ln23" fromId="296" toId="69">
</dataflow>
<dataflow id="299" from="StgValue_296" to="speclooptripcount_ln23" fromId="296" toId="69">
</dataflow>
<dataflow id="300" from="p_str448" to="speclooptripcount_ln23" fromId="209" toId="69">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecPipeline" to="specpipeline_ln23" fromId="202" toId="70">
</dataflow>
<dataflow id="303" from="StgValue_302" to="specpipeline_ln23" fromId="302" toId="70">
</dataflow>
<dataflow id="304" from="StgValue_204" to="specpipeline_ln23" fromId="204" toId="70">
</dataflow>
<dataflow id="305" from="StgValue_204" to="specpipeline_ln23" fromId="204" toId="70">
</dataflow>
<dataflow id="306" from="StgValue_125" to="specpipeline_ln23" fromId="125" toId="70">
</dataflow>
<dataflow id="307" from="p_str448" to="specpipeline_ln23" fromId="209" toId="70">
</dataflow>
<dataflow id="309" from="StgValue_308" to="op2_assign" fromId="308" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="310" from="br_ln0" to="op2_assign" fromId="65" toId="71">
</dataflow>
<dataflow id="312" from="StgValue_311" to="op2_assign" fromId="311" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="313" from="br_ln28" to="op2_assign" fromId="55" toId="71">
</dataflow>
<dataflow id="314" from="op2_assign" to="zext_ln544_7" fromId="71" toId="72">
</dataflow>
<dataflow id="315" from="count_V" to="count_V_1" fromId="66" toId="73">
</dataflow>
<dataflow id="316" from="zext_ln544_7" to="count_V_1" fromId="72" toId="73">
</dataflow>
<dataflow id="317" from="count_V_1" to="store_ln37" fromId="73" toId="74">
</dataflow>
<dataflow id="318" from="internal_length_hist_2" to="store_ln37" fromId="62" toId="74">
</dataflow>
<dataflow id="319" from="length_histogram_V" to="length_histogram_V_a" fromId="115" toId="75">
</dataflow>
<dataflow id="320" from="StgValue_213" to="length_histogram_V_a" fromId="213" toId="75">
</dataflow>
<dataflow id="321" from="zext_ln544_8" to="length_histogram_V_a" fromId="61" toId="75">
</dataflow>
<dataflow id="322" from="count_V_1" to="store_ln38" fromId="73" toId="76">
</dataflow>
<dataflow id="323" from="length_histogram_V_a" to="store_ln38" fromId="75" toId="76">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecRegionEnd" to="empty_32" fromId="218" toId="78">
</dataflow>
<dataflow id="325" from="p_str549" to="empty_32" fromId="291" toId="78">
</dataflow>
<dataflow id="326" from="tmp_13_i_i" to="empty_32" fromId="68" toId="78">
</dataflow>
<dataflow id="327" from="icmp_ln14" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="328" from="tmp" to="StgValue_4" fromId="37" toId="4">
</dataflow>
<dataflow id="329" from="tmp" to="StgValue_5" fromId="37" toId="5">
</dataflow>
<dataflow id="330" from="icmp_ln883" to="StgValue_5" fromId="51" toId="5">
</dataflow>
<dataflow id="331" from="tmp" to="StgValue_6" fromId="37" toId="6">
</dataflow>
<dataflow id="332" from="icmp_ln883" to="StgValue_6" fromId="51" toId="6">
</dataflow>
<dataflow id="333" from="icmp_ln883_1" to="StgValue_6" fromId="53" toId="6">
</dataflow>
<dataflow id="334" from="tmp" to="StgValue_7" fromId="37" toId="7">
</dataflow>
<dataflow id="335" from="icmp_ln883" to="StgValue_7" fromId="51" toId="7">
</dataflow>
<dataflow id="336" from="icmp_ln883_1" to="StgValue_7" fromId="53" toId="7">
</dataflow>
<dataflow id="337" from="icmp_ln883" to="StgValue_8" fromId="51" toId="8">
</dataflow>
<dataflow id="338" from="icmp_ln883_1" to="StgValue_8" fromId="53" toId="8">
</dataflow>
<dataflow id="339" from="tmp" to="StgValue_8" fromId="37" toId="8">
</dataflow>
<dataflow id="340" from="icmp_ln883_1" to="StgValue_5" fromId="53" toId="5">
</dataflow>
</dataflows>


</stg>
