strict digraph "" {
	node [label="\N"];
	"425:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572850>",
		fillcolor=cadetblue,
		label="425:BS
CRC_rd = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572850>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_423:AL"	 [def_var="['CRC_rd']",
		label="Leaf_423:AL"];
	"425:BS" -> "Leaf_423:AL"	 [cond="[]",
		lineno=None];
	"427:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572a10>",
		fillcolor=cadetblue,
		label="427:BS
CRC_rd = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572a10>]",
		style=filled,
		typ=BlockingSubstitution];
	"427:BS" -> "Leaf_423:AL"	 [cond="[]",
		lineno=None];
	"424:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a572b50>",
		fillcolor=springgreen,
		label="424:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"424:IF" -> "425:BS"	 [cond="['Current_state', 'StateFCS']",
		label="(Current_state == StateFCS)",
		lineno=424];
	"424:IF" -> "427:BS"	 [cond="['Current_state', 'StateFCS']",
		label="!((Current_state == StateFCS))",
		lineno=424];
	"423:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f104a572c90>",
		clk_sens=False,
		fillcolor=gold,
		label="423:AL",
		sens="['Current_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Current_state', 'StateFCS']"];
	"423:AL" -> "424:IF"	 [cond="[]",
		lineno=None];
}
