--
-- Generated by VASY
--
ENTITY add_1 IS
PORT(
  a	: IN BIT;
  b	: IN BIT;
  cin	: IN BIT;
  c	: OUT BIT;
  s	: OUT BIT;
  vdd	: IN BIT;
  vss	: IN BIT
);
END add_1;

ARCHITECTURE VBE OF add_1 IS

BEGIN

  c <= (((a AND b) OR (cin AND b)) OR (a AND cin));
  s <= ((a XOR b) XOR cin);
END VBE;
