Fitter report for Ti994a
Fri Dec 17 22:57:39 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 17 22:57:38 2021           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; Ti994a                                          ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 12,819 / 41,910 ( 31 % )                        ;
; Total registers                 ; 16117                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 807,211 / 5,662,720 ( 14 % )                    ;
; Total RAM Blocks                ; 118 / 553 ( 21 % )                              ;
; Total DSP Blocks                ; 39 / 112 ( 35 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.1%      ;
;     Processor 3            ;   4.8%      ;
;     Processor 4            ;   4.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                              ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; USER_IO[6]~inputCLKENA0                                                                                                                                                                             ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Add1~2                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Add23~42                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Equal33~2                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|Add5~30                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_rptr~9                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add16~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add17~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add18~50                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add19~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add160~45                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add161~1                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add163~34                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~5                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~6                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~7_RESYN640_BDD641                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~7_RESYN642_BDD643                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~9                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~9_RESYN696_BDD697                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan28~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~10                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan43~2                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan43~3                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan43~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan43~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN732_BDD733                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN734_BDD735                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Selector42~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Selector42~0_RESYN698_BDD699                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hacc[1]~16                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dev~4                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN672_BDD673                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN674_BDD675                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_off~5                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_off~5_RESYN730_BDD731                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[0]~3_RESYN716_BDD717                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[1]~6                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[1]~6_RESYN728_BDD729                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~26                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~2                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; cnt[0]~3                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ddr_svc:ddr_svc|Add1~14                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ddr_svc:ddr_svc|state~1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add3~62                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add6~34                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add11~10                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add12~85                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add13~17                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add14~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add15~34                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add19~34                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add20~34                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add21~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add23~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add24~30                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Add27~34                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|LessThan22~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|LessThan22~13                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|LessThan30~6                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Selector5~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Selector8~0                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Selector8~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Selector9~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|Selector12~6                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|comb~72                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|download_addr~20                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|download_addr~50                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|Add3~18                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|Add4~2                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|Add0~2                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|Add1~2                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|Add4~18                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|Add5~50                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|Add6~2                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|Add11~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|Add13~14                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|Add14~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_cnt~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|delay_cnt[0]~8                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|Add9~2                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|Add14~114                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|Add25~33                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|LessThan4~0                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|sec_byte_cnt~0                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter~33                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|Add14~114                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|Add25~53                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|LessThan4~2                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter~34                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|Add14~114                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|Add25~53                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|LessThan4~2                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter~32                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|sd_lba~1                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|sd_lba~4                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|sector~8                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|step_pulse_cnt[0]~1                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[0]~15                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|track~1                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|timer9901~5                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|LastAdr[2]~31                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|LastAdr[5]~28                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|LastAdr[7]~26                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|dummy~0                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|dummy~1                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|dummy~3                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Add7~26                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K1T~0                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K1T~1                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K1T~2                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K1T~3                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K1T~4                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K2T~0                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K2T~1                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K2T~2                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K2T~3                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K2T~4                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K2T~5                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|K2T~6                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux40~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux41~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux42~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux43~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux44~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux48~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux49~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux50~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux51~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux52~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux53~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux54~6                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|RomAdrIn~1                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|Add0~30                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr~14                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add0~61                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add0~62                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add1~62                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add2~62                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add3~2                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add4~17                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add4~18                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add5~17                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add5~18                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add6~17                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add6~18                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add7~18                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add10~21                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add10~22                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add11~22                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add12~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add13~18                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add14~22                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add16~18                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add17~18                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add19~18                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add20~18                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add21~18                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add22~22                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add23~22                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Add25~26                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Mux46~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Mux48~0                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Mux48~1                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Mux48~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Mux48~3                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Mux49~0                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector16~2                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector16~3                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector16~6                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector16~7                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector47~0                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector165~3                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector165~5                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector165~10                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector167~11                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector167~12                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector167~14                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector167~15                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector167~17                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector167~20                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector168~1                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector168~6                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector168~7                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector168~9                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector168~11                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|Selector203~0                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|delay_count~11                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|delay_ir_wait~48                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|delay_ir_wait~54                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|holda~6                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter~0                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|Add0~34                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|Add1~22                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|Equal5~0                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q~8                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~23                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~31                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]~27                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]~29                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]~25                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q~22                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q~24                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q~26                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q~28                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q~30                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|vert_inc_o~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|Add0~2                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|Add1~2                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q~5                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|erase_addr~19                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add2~38                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add4~1                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add4~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add8~10                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Selector211~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~14                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|img_size[0]~4                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|img_size[19]~5                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[10]~5                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[12]~6                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[22]~11                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[23]~10                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ltc2308:adc_input|Add3~22                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|ltc2308:adc_input|tconv~4                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|nvram_save_addr~0                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add5~26                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add6~34                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan1~4                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan3~1                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add1~29                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add2~25                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add3~25                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add3~26                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal2~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal3~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal4~2                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal5~0                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add0~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add1~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add2~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add3~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add4~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add5~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~49                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~52                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~55                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~58                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~60                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~62                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan0~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan1~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i~5                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM213                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~5                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM211                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM209                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM207                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM205                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM203                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM201                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM199                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM197                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM195                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM193                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM191                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM189                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM187                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM185                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM183                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM181                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM179                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM177                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM175                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM173                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM171                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG166_RTM0168                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM167                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM0169                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM0169                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add17~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add19~65                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add20~6                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add22~14                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add24~10                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~4                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~5                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~12                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~13                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~13_RESYN724_BDD725                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~13_RESYN726_BDD727                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~1_RESYN644_BDD645                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~1                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~2                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~2_RESYN712_BDD713                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~3                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~5                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~6                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~6_RESYN654_BDD655                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~6_RESYN656_BDD657                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~7                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~8                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~9                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~11                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~11_RESYN658_BDD659                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~11_RESYN660_BDD661                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan9~8                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan9~9                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan9~9_RESYN718_BDD719                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan9~10                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan9~12                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~6                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~0_RESYN700_BDD701                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~10                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~11                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~11_RESYN646_BDD647                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~11_RESYN702_BDD703                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~11_RESYN704_BDD705                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~11_RESYN706_BDD707                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~5                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[21]~0                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[21]~0_RESYN708_BDD709                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[21]~0_RESYN710_BDD711                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~2                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~3                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~3_RESYN664_BDD665                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~3_RESYN666_BDD667                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~4                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~4_RESYN720_BDD721                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~4_RESYN722_BDD723                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt~8                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add17~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add19~37                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add20~42                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add22~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add24~10                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Equal12~1                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|h_osd_start~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|osd_vcnt~5                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|v_cnt~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~6                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~4                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~5                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~6                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~9                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~15                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~95                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~110                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~112                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~117                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~126                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~127                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~128                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~130                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~133                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~134                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~135                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~136                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~138                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~30                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~33                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~36                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~60                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~62                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~63                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~74                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~103                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~104                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~106                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~107                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~132                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~134                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~136                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~179                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~210                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~231                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~277                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~278                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~299                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~300                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~324                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~325                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~346                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~347                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~348                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~370                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~371                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~372                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~384                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~405                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~406                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~411                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~412                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~413                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~474                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~15               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~16               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[7]~105            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~50               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~3 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~66                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~7                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~8                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add1~29                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add2~18                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~8                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add0~0                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add0~1                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM410                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM412                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM414                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM416                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM418                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM420                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM422                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM456                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~5                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~5_OTERM366_OTERM428                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~5_OTERM366_OTERM432                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~9                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~9_RTM01191                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~9_RTM01191                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~13                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~13_OTERM362_OTERM436                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~17                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~21                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~25                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~30                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~33                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~37                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~37_OTERM1100_OTERM1164                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~37_OTERM1100_OTERM1166                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~41                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~49                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~49_OTERM1094_OTERM1162                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~49_OTERM1094_OTERM1170                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~49_OTERM1094_OTERM1172                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~53                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~53_OTERM1092_OTERM1168                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~53_OTERM1092_OTERM1174                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~58                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~61                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~66                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~69                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~69_OTERM1088_OTERM1176                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~69_OTERM1088_OTERM1178                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~74                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~77                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~82                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~85                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~85_OTERM1084_OTERM1180                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~85_OTERM1084_OTERM1182                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~90                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~93                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~98                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~101                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~101_OTERM1080_OTERM1158                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~101_OTERM1080_OTERM1160                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~106                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~13_RTM0256                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~13_RTM0908                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~13_RTM01155                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~13_RTM01155                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~27                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~27_RESYN692_BDD693                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~32                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add6~32_RESYN694_BDD695                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~5                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9_OTERM997_OTERM1118                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9_OTERM997_OTERM1120                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9_OTERM997_OTERM1122                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~9_OTERM997_OTERM1124                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~13                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17_OTERM993_OTERM1154                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17_RTM0257                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17_RTM0909                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~17_RTM01156                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25_OTERM989_OTERM1114                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25_OTERM989_OTERM1116                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25_OTERM989_OTERM1130                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~25_OTERM989_OTERM1132                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29_OTERM987_OTERM1126                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29_OTERM987_OTERM1128                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29_OTERM987_OTERM1134                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~29_OTERM987_OTERM1136                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~33                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37_OTERM983_OTERM1138                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37_OTERM983_OTERM1140                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37_OTERM983_OTERM1142                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~37_OTERM983_OTERM1144                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41_OTERM981_OTERM1146                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41_OTERM981_OTERM1148                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41_OTERM981_OTERM1150                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~41_OTERM981_OTERM1152                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~46                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~50                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~54                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add11~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add11~1_RESYN686_BDD687                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~5                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~5_OTERM406_OTERM462                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~5_OTERM406_OTERM466                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~9                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~9_RTM01111                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~9_RTM01111                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~13                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~13_OTERM402_OTERM470                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~17                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~21                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM396_OTERM476                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM396_OTERM480                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM396_OTERM484                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM396_OTERM488                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~25_OTERM396_OTERM492                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~29                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~34                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~38                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~42                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add13~46                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add14~2                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add14~2_RESYN690_BDD691                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add15~13_RTM0303                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add15~13_RTM0540                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add15~13_RTM01047                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add15~13_RTM01047                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~1_RESYN688_BDD689                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~2                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~3                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~8                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add20~8_RESYN714_BDD715                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1_OTERM933_OTERM1003                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1_OTERM933_OTERM1005                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1_OTERM933_OTERM1017                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~1_OTERM933_OTERM1019                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_OTERM931_OTERM1007                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_OTERM931_OTERM1009                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_OTERM931_OTERM1011                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~5_OTERM931_OTERM1013                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~9                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~13                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~13_RTM0299                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~13_RTM0536                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~13_RTM01043                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_OTERM925_OTERM1015                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_OTERM925_OTERM1046                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_OTERM925_OTERM1050                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_RTM0304                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_RTM0308                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_RTM0541                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_RTM0545                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_RTM01048                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~17_RTM01052                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~21                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25_OTERM921_OTERM1041                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25_RTM0300                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25_RTM0537                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~25_RTM01044                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~29                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~37                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~49_RTM0298                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~49_RTM0535                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~49_RTM01042                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~49_RTM01042                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~53_RTM0307                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~53_RTM0544                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~53_RTM01051                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~53_RTM01051                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66_OTERM915_OTERM1021                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66_OTERM915_OTERM1023                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66_OTERM915_OTERM1025                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~66_OTERM915_OTERM1027                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~77                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM911_OTERM1029                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM911_OTERM1031                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM911_OTERM1033                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM911_OTERM1035                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM911_OTERM1037                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~85_OTERM911_OTERM1039                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~94                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add21~102                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add22~9_RTM01185                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add22~9_RTM01185                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|WideAnd1~0                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|din2[19]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|din2[20]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|din2[21]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[2]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[2]_OTERM977                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM965                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM967                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM969                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM971                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM973                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[4]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[4]_OTERM1106                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[4]_OTERM1108                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[4]_OTERM1110                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[5]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[6]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb[7]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[10]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[11]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[12]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[13]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[14]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[15]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[16]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[17]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb~0                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb~1_RESYN682_BDD683                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb~2_RESYN684_BDD685                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb~3                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb~3_RTM01112                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[2]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[2]_OTERM833                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM821                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM823                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM825                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM827                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[3]_OTERM829                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[4]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[4]_OTERM837                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[4]_OTERM839_OTERM1184                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[5]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[5]_OTERM963                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[6]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[6]_OTERM961                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[7]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM53                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM55                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM57                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM81                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM85                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM89                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM93                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM97                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM99                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM101                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[11]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[11]_OTERM61                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[11]_OTERM77                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[12]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[13]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[14]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[15]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[16]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[17]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[17]_OTERM65                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[18]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr~0                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr~1_RESYN676_BDD677                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr~2_RESYN678_BDD679                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr~3                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr~3_RESYN680_BDD681                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr~3_RESYN680_RTM01186                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[2]_OTERM1196                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[3]_OTERM1194                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[4]_OTERM1188                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[4]_OTERM1190                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[5]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[6]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y[7]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[10]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[10]_OTERM1                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[10]_OTERM5                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[11]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[12]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[13]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[14]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[15]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y~2                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y~2_RTM01192                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[23]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[0]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[1]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[2]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[3]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[4]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[5]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[6]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[7]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a0                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a1                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a2                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a3                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a4                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a5                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a6                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a7                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a8                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a9                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a10                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a11                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a12                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a13                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a14                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a15                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a16                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a17                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a18                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a19                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a20                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a21                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a22                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a23                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a24                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a25                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a26                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a27                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a28                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a29                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a30                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a31                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a32                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a33                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a34                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ram_block1a35                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[0]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AX               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[0]                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[0]~_Duplicate_1                                                                                     ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[1]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AX               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[1]                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[1]~_Duplicate_1                                                                                     ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[2]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AX               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[2]                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[2]~_Duplicate_1                                                                                     ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[3]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AX               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[3]                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[3]~_Duplicate_1                                                                                     ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[4]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AX               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[4]                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[4]~_Duplicate_1                                                                                     ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[5]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AX               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[5]                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[5]~_Duplicate_1                                                                                     ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[6]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AX               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[6]                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|EC[6]~_Duplicate_1                                                                                     ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[0]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[1]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[2]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[3]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[4]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[5]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[6]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[7]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[7]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[7]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[7]~_Duplicate_1                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[7]~_Duplicate_1                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[7]~_Duplicate_2                                                                                 ; Q                ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Valeur[7]~_Duplicate_2                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8                                                                                                ; AY               ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[0]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[0]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[1]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[1]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[2]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[2]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[3]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[3]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[4]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[4]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[5]                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[5]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[5]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[5]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[6]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[6]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[7]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[7]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[8]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[8]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[9]                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[9]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[9]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[9]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[10]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[10]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[10]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[10]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[11]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[11]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[11]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[11]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[11]~_Duplicate_1                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQML~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[12]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[12]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[12]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[12]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[12]~_Duplicate_1                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQMH~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_BA[0]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_BA[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_BA[0]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_BA[1]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_BA[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_BA[1]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                          ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                         ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                         ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                     ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                         ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                     ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                         ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                     ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                         ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                     ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15                                                                                                                                                         ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                     ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                     ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[1]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[2]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[3]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[4]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[5]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[6]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[7]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[8]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[9]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[10]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                     ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[11]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                     ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[12]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                     ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[13]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                     ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[14]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                     ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[15]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                     ; I                ;                       ;
; emu:emu|sdram:sdram|command[0]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nWE~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:sdram|command[0]                                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|command[1]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nCAS~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|command[1]                                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|command[2]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nRAS~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:sdram|command[2]                                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|command[3]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nCS~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:sdram|command[3]                                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|data[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:sdram|data[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                      ; O                ;                       ;
; emu:emu|sdram:sdram|data[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                      ; O                ;                       ;
; emu:emu|sdram:sdram|data[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                      ; O                ;                       ;
; emu:emu|sdram:sdram|data[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                      ; O                ;                       ;
; emu:emu|sdram:sdram|data[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                      ; O                ;                       ;
; emu:emu|sdram:sdram|data[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                      ; O                ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                       ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                       ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                       ; I                ;                       ;
; HSET[0]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[0]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; HSET[5]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[5]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; LFB_BASE[13]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[13]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; LFB_BASE[17]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[17]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; acx_att[3]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[3]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; acx_att[4]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|buf_len[18]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[18]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_wptr[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_wptr[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_wptr[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_wptr[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[14]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|data2[2]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[7]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[7]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[35]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[35]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[40]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[40]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[45]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[45]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[47]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[47]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[56]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[56]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[57]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[57]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[59]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[59]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[60]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[60]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[0]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                       ;                  ;                       ;
; ascal:ascal|avl_o_vs                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_o_vs~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|avl_write_pulse                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_write_pulse~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_adrsi[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_count[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_count[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_de_delay[0]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_de_delay[1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_divcpt[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_divcpt[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_divcpt[3]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_divstart                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divstart~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hacc[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hacc[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hacc[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hbcpt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hbcpt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hnp4                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hnp4~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|i_hpix1.g[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.g[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hsize[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_lrad[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lrad[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_pde                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pde~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; ascal:ascal|i_pushend                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pushend~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_pushhead3                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pushhead3~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[15]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[19]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[20]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[20]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[24]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[24]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[26]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[26]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[27]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[27]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[28]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[28]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[31]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[34]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[34]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[39]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[39]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[40]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[40]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[42]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[42]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[43]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[43]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[45]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[45]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[46]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[46]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[47]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[47]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[53]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[53]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[56]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[56]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[58]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[58]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[59]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[59]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[63]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[63]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[68]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[68]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[69]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[69]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[73]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[73]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[74]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[74]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[77]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[77]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[78]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[78]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[79]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[79]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[80]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[80]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[82]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[82]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[83]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[83]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[84]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[84]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[85]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[85]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[86]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[86]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[87]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[87]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[88]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[88]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[89]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[89]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[92]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[92]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[101]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[101]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[102]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[102]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[103]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[103]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[104]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[104]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[105]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[105]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[106]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[106]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[107]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[107]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[108]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[108]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[109]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[109]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[110]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[110]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[111]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[111]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[113]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[113]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[116]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[116]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[117]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[117]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[119]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[119]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_v_frac[11]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_v_frac[11]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vacc[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vacc[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vcpt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_ven5                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_ven5~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|i_vmax[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vs_pre                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vs_pre~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_vsize[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vsize[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_wad[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wad[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wad[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wdelay[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wdelay[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_wdelay[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wdelay[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_wdelay[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wdelay[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_wreq_mem                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wreq_mem~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_write                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_write~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_acpt4[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt4[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_acpt4[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt4[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_copyv[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_copyv[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_dcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dcpt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_dcptv[1][1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dcptv[1][5]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][5]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dcptv[1][6]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][6]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dcptv[1][10]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][10]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_divcpt[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_divcpt[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_divrun                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divrun~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_dshi[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dshi[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_ibuf0[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_ibuf0[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[140]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[140]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[142]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[142]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[143]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[143]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_vdivr[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_vdivr[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|poly_tdw[11]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|poly_tdw[11]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[9]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[9]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[4]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[4]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|SigmaLatch[17]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|sigma_delta_dac:sd_l|SigmaLatch[17]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|spdif_out_q                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|spdif_out_q~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; cfg_custom_p1[3]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p1[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p1[4]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p1[4]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p1[5]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p1[5]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p2[1]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p2[12]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[12]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; cfg_custom_p2[15]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[15]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; cfg_custom_p2[21]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[21]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; cfg_dis                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_dis~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; cmd[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cmd[0]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; cmd[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cmd[1]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; cnt[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[0]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; cnt[7]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[7]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; coef_data[6]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_data[6]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; csync:csync_vga|h_cnt[11]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[11]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_vga|h_cnt[15]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[15]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_vga|prev_hs                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|prev_hs~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; deb_osd[2]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; deb_osd[2]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; deb_user[5]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; deb_user[5]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; div[23]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[23]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[31]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|adc_total[12]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|adc_total[12]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|adc_total[13]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|adc_total[13]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|adc_total[15]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|adc_total[15]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|adc_total[20]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|adc_total[20]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|altshift_taps:adc_val_rtl_0|shift_taps_9jv:auto_generated|cntr_2lf:cntr1|counter_reg_bit[1]                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|altshift_taps:adc_val_rtl_0|shift_taps_9jv:auto_generated|cntr_2lf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|btn_al                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|btn_al~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|btn_fn                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|btn_fn~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|cart_size[14]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cart_size[14]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|cart_size[17]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cart_size[17]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|cart_size[23]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cart_size[23]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|download_addr[12]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|download_addr[12]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|download_addr[13]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|download_addr[13]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|cru1100_regs[4]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|cru1100_regs[4]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|cru1100_regs[7]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|cru1100_regs[7]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|cru9901IntMask[3]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|cru9901IntMask[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|cru9901[21]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|cru9901[21]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|cru9901[24]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|cru9901[24]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|cru9901[25]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|cru9901[25]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|disk_motor_cnt[6]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|disk_motor_cnt[6]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|disk_motor_cnt[10]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|disk_motor_cnt[10]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|disk_motor_cnt[12]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|disk_motor_cnt[12]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|disk_motor_cnt[13]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|disk_motor_cnt[13]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|disk_motor_cnt[16]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|disk_motor_cnt[16]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|disk_motor_cnt[18]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|disk_motor_cnt[18]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|disk_motor_cnt[25]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|disk_motor_cnt[25]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|cpu_rwD                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|cpu_rwD~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_cnt[3]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_cnt[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|clk_cnt2[0]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|clk_cnt2[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|clk_cnt[19]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|clk_cnt[19]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|clk_cnt[22]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|clk_cnt[22]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|clk_cnt[26]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|clk_cnt[26]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[0]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[1]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[1]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[2]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[2]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[3]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_track[4]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_track[4]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|index_pulse_cnt[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|index_pulse_cnt[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|index_pulse_cnt[11]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|index_pulse_cnt[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|index_pulse_cnt[14]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|index_pulse_cnt[14]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|motor_onD                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|motor_onD~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[3]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[4]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[4]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[5]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[5]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[7]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[7]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[12]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[12]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[14]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[14]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[16]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[16]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[21]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[21]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[29]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[29]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|sec_byte_cnt[5]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|sec_byte_cnt[5]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|sec_state.SECTOR_STATE_DATA                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|sec_state.SECTOR_STATE_DATA~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|sec_state.SECTOR_STATE_HDR                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|sec_state.SECTOR_STATE_HDR~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[6]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[6]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[8]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[8]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[11]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[18]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[18]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[19]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[19]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[21]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[21]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[23]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[23]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[26]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[26]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[27]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[27]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[29]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[29]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|step_busy[17]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|step_busy[17]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|step_outD                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|step_outD~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|clk_cnt2[0]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|clk_cnt2[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|clk_cnt[19]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|clk_cnt[19]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[0]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[1]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[1]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[3]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[4]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[4]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_track[6]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_track[6]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[4]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[4]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[11]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[12]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[12]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[14]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[14]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[17]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[17]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[2]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[3]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[5]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[5]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[9]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[9]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[11]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[11]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[13]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[13]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[15]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[15]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[16]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[16]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[17]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[17]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[19]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[19]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[21]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[21]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[24]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[24]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[25]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[25]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[29]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[29]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|sec_byte_cnt[9]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|sec_byte_cnt[9]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|sec_state.SECTOR_STATE_HDR                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|sec_state.SECTOR_STATE_HDR~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[3]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[6]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[6]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[8]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[8]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[9]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[9]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[10]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[10]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[11]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[12]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[12]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[20]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[20]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[21]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[21]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[23]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[23]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[28]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[28]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[2]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[4]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[7]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[7]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[11]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[11]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[12]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[12]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[14]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[14]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[17]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[17]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_outD                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_outD~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|byte_cnt[1]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|byte_cnt[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|byte_cnt[2]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|byte_cnt[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|clk_cnt2[0]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|clk_cnt2[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|clk_cnt[5]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|clk_cnt[5]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|clk_cnt[8]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|clk_cnt[8]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|clk_cnt[22]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|clk_cnt[22]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_sector[0]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_sector[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_sector[2]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_sector[2]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_track[1]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_track[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_track[3]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_track[3]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_track[4]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_track[4]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[4]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[4]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[7]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[7]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[11]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[12]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[12]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[14]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[14]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[17]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[17]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[2]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[4]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[4]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[5]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[5]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[6]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[6]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[7]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[7]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[9]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[9]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[10]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[10]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[13]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[13]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[15]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[15]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[16]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[16]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[17]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[17]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[19]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[19]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[21]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[21]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[22]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[22]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[23]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[23]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[24]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[24]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[25]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[25]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[26]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[26]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[27]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[27]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[29]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[29]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|sec_state.SECTOR_STATE_DATA                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|sec_state.SECTOR_STATE_DATA~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|sec_state.SECTOR_STATE_GAP                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|sec_state.SECTOR_STATE_GAP~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[14]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[14]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[15]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[15]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[16]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[16]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[17]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[17]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[18]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[18]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[19]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[19]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[21]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[21]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[22]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[22]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[23]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[23]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[26]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[26]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[27]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[27]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[29]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[29]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[30]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[30]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[31]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[31]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[1]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[3]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[3]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[4]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[11]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[11]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_outD                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_outD~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|ep994a:console|fdc1772:fdc|sd_state.SD_IDLE                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|fdc1772:fdc|sd_state.SD_IDLE~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|gromext:extbasgrom|grom_sel[1]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:extbasgrom|grom_sel[1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset[0]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:extbasgrom|offset[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:extbasgrom|offset[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:extbasgrom|offset[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:extbasgrom|offset[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:extbasgrom|offset[5]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset[6]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:extbasgrom|offset[6]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset[7]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:extbasgrom|offset[7]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|gromext:pcodegrom|offset[0]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:pcodegrom|offset[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|gromext:pcodegrom|offset[1]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:pcodegrom|offset[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|gromext:pcodegrom|offset[3]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:pcodegrom|offset[3]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|gromext:pcodegrom|offset[4]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|gromext:pcodegrom|offset[4]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|mem_state.cpu_wr2                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|mem_state.cpu_wr2~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_clock_div:clock_div_b|cnt_q[0]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_clock_div:clock_div_b|cnt_q[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|lfsr_q[15]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|lfsr_q[15]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|f_q[0]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|f_q[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|f_q[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|f_q[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|f_q[0]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|f_q[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|f_q[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|f_q[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|f_q[4]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|f_q[4]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|f_q[6]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|f_q[6]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|f_q[7]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|f_q[7]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|timer9901[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|timer9901[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|timer9901[5]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|timer9901[5]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|ep994a:console|tipi_top:tipi|latch_8bit:tdl|latch_q[0]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tipi_top:tipi|latch_8bit:tdl|latch_q[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tipi_top:tipi|latch_8bit:tdl|latch_q[3]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tipi_top:tipi|latch_8bit:tdl|latch_q[3]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|clear_start_speaking                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|clear_start_speaking~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|dummy[0]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|dummy[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo_len[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo_len[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo_len[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo_len[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|in_fifo[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|in_fifo[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|in_fifo[2]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|in_fifo[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|last_m0_o                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|last_m0_o~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|last_rs_n                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|last_rs_n~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|loadbit[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|loadbit[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|loadcnt[4]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|loadcnt[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Cnt_8k[4]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Cnt_8k[4]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeEnergy[0]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeEnergy[0]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeEnergy[1]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeEnergy[1]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[2]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[2]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[5]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[5]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[6]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[6]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[7]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[7]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[11]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[11]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[14]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[14]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[3]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[3]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[7]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[7]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[10]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[10]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[14]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[14]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[15]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[15]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[19]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[19]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[20]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[20]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodePitch[4]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodePitch[4]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodePitch[5]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodePitch[5]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|ET[3]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|ET[3]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|RomAdrIn[3]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|RomAdrIn[3]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|RomAdrIn[5]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|RomAdrIn[5]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|RomAdrIn[7]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|RomAdrIn[7]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Speak                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Speak~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Speaking                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Speaking~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|m0                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|m0~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr[17]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr[17]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|databit[1]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|databit[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|databit[3]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|databit[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|databit[7]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|databit[7]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|loading[2]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|loading[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tispeechsyn:speech|ws_n_o                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tispeechsyn:speech|ws_n_o~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_alu_read                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_alu_read~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_decode                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_decode~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_dual_op3                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_dual_op3~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_ldcr2                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_ldcr2~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_ldcr5                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_ldcr5~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_load_imm                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_load_imm~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_read1                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_read1~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_shifts3                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_shifts3~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_single_bit_cru1                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_single_bit_cru1~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_write_operand4                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_write_operand4~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state_operand_return.do_pc_read                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cpu_state_operand_return.do_pc_read~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|cruclk                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|cruclk~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|delay_count[4]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|delay_count[4]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|delay_count[6]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|delay_count[6]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[14]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[14]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[15]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[15]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[16]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[16]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[18]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[18]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[19]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[19]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[20]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[20]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[21]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[21]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[23]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[23]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[24]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[24]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[28]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[28]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[29]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[29]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[30]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|dividend[30]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|ir[3]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|ir[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|ir[6]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|ir[6]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|ir[8]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|ir[8]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|ir[10]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|ir[10]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|mult_a[5]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|mult_a[5]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|mult_a[7]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|mult_a[7]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|mult_a[8]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|mult_a[8]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|mult_a[9]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|mult_a[9]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|mult_a[11]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|mult_a[11]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|bindex[5]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|bindex[5]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|bindex[8]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|bindex[8]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[6]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[6]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[7]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[7]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[21]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[21]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[22]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[22]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[24]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[24]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[25]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[25]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[26]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[26]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[28]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[28]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[30]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[30]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[4]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[4]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[5]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[5]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[6]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[6]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[9]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[9]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[12]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[12]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[13]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[13]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[14]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[14]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[15]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|shift_a[15]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|rd_dat[15]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|rd_dat[15]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|reg_stcr[10]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|reg_stcr[10]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|reg_stcr[14]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|reg_stcr[14]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|reg_t2[2]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|reg_t2[2]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|reg_t[8]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|reg_t[8]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|reg_t[10]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|reg_t[10]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|shift_count[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[1]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|shift_count[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[3]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|shift_count[3]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|st[10]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|st[10]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|st[12]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|st[12]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|st[14]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|st[14]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|st[15]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|st[15]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|w[5]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|w[5]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|ep994a:console|tms9900:cpu|wr_dat[4]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9900:cpu|wr_dat[4]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[2]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[12]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[12]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[14]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[14]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[15]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[15]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[16]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[16]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[19]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[19]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[22]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[22]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[23]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[23]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[29]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[29]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[30]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[30]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|tms9901Counter[31]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|tms9901Counter[31]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|addr_q[6]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|addr_q[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|addr_q[11]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|addr_q[11]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|buffer_q[2]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|buffer_q[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|buffer_q[3]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|buffer_q[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|buffer_q[4]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|buffer_q[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|ctrl_reg_q[0][6]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|ctrl_reg_q[0][6]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|state_q.ST_IDLE                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|state_q.ST_IDLE~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|state_q.ST_RD_MODE0                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|state_q.ST_RD_MODE0~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[1]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[2]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[3]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[3]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[4]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[4]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[5]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[5]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[7]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_hor_q[7]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[3]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[3]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[5]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[5]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[6]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[6]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[8]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[8]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_idx_q[1]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_idx_q[1]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_num_q[2]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_num_q[2]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_num_q[3]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_num_q[3]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_num_q[4]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_num_q[4]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|erase_addr[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|erase_addr[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|erase_addr[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|erase_addr[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|erase_addr[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|erase_addr[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|erase_addr[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|erase_addr[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|erase_addr[18]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|erase_addr[18]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|fd_ack                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fd_ack~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[2]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[2]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[4]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[9]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[16]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[16]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[20]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[20]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[21]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[21]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[22]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[22]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[24]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[24]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cnt[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cnt[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[2]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[5]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[5]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[8]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[8]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[16]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[16]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[23]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[23]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[0]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[3]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[5]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[5]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[3]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[3]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[7]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[17]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[17]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_addr[1]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_addr[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_addr[5]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_addr[5]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_addr[8]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_addr[8]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_dout[1]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_dout[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[0]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[0]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[7]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[19]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[19]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[20]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[22]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[22]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[27]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[27]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[60]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[60]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.b_wr[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.b_wr[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.stflg[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.stflg[2]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[7]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[7]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[22]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[22]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[23]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[23]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[7]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[7]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[10]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[10]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[15]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[15]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[18]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[18]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[20]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[20]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[30]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[30]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[2]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[2]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[15]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[15]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[21]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[21]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|m99RomBlks[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|m99RomBlks[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|nv_ackD                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_ackD~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; emu:emu|nv_lba[1]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|nv_lba[4]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|nv_lba[7]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|nv_lba[9]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[9]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|nv_lba[11]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[11]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|nv_lba[12]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[12]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|nv_lba[17]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[17]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|nv_lba[21]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[21]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|nv_lba[22]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[22]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|nv_lba[28]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nv_lba[28]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|nvram_save_addr[2]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nvram_save_addr[2]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|nvram_save_addr[3]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nvram_save_addr[3]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|nvram_save_addr[4]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nvram_save_addr[4]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|nvram_save_addr[5]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nvram_save_addr[5]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|nvram_save_addr[7]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|nvram_save_addr[7]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|sd_state.SD_IDLE                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_state.SD_IDLE~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|sd_state.SD_READ                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sd_state.SD_READ~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram:sdram|new_data[1]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|new_data[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|new_data[4]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|new_data[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|new_data[5]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|new_data[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|new_data[6]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|new_data[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|new_data[7]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|new_data[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|new_rd                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|new_rd~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|sdram:sdram|new_wtbt[1]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|new_wtbt[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|refresh_count[0]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh_count[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:sdram|refresh_count[3]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh_count[3]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:sdram|refresh_count[4]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh_count[4]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:sdram|refresh_count[5]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh_count[5]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:sdram|refresh_count[6]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh_count[6]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:sdram|refresh_count[13]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh_count[13]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|state[1]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|state[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|state[2]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|state[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|state[3]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|state[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARXG[15]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARXG[15]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[15]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[15]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[17]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[17]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[21]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[21]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|arxo[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|arxo[7]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[5]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[5]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[6]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[6]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[6]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[6]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[15]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[15]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[18]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[18]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[19]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[19]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[1]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[1]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[4]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[5]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[5]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[7]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[7]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[8]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[8]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[11]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[11]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[14]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[14]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[22]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[22]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcalc[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcalc[0]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[9]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[11]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[11]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[0]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[4]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[4]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[7]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[7]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[8]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[8]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[7]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[9]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[9]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[13]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[16]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[16]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[17]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[17]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[19]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[19]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[2]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[10]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[10]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[19]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[19]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[20]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[20]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[21]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[21]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[23]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[23]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[1]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[4]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[4]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[7]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_R[1]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_R[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[5]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[5]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[0]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[3]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[5]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[5]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[7]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[7]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[14]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[14]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[23]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[23]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|old_vs                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|old_vs~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[6]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[6]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[23]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[23]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[7]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[7]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[9]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[9]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[11]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[11]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[13]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[13]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[18]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[18]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[7]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[7]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[18]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[18]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[20]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[20]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[4]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[5]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[5]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[6]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[8]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[8]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[8]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[8]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[9]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[9]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[16]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[16]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[5]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[5]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[3]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[3]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[11]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[11]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[22]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[22]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[9]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[9]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[10]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[10]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[15]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[15]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[22]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[22]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[13]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[13]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[10]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[10]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[11]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[11]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[12]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[12]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[21]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[21]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[4]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[4]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[9]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[9]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[11]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[11]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[12]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[12]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[16]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[16]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[17]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[17]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[23]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[23]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[13]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[13]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[0]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[4]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[4]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[6]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[6]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[3]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[3]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[5]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[5]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hbo[6]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hbo[6]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[1]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[1]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[2]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[4]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[7]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[7]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[10]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[10]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[11]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[11]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[12]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[12]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[13]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[13]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[16]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[16]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[19]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[19]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[22]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[22]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[23]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[23]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[25]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[25]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[26]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[26]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[29]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[29]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[31]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[31]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[16]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[16]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[22]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[22]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_line[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_line[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo[3]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo[3]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; has_cmd                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; has_cmd~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|old_clk                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|old_clk~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; hss[2]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hss[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; line_cnt[1]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[1]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; line_cnt[2]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[2]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; line_cnt[4]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[4]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; line_cnt[7]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[7]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; line_cnt[10]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[10]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; line_cnt[11]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[11]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|idx[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|idx[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|idx[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|rw                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|rw~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; mcp23009:mcp23009|timeout[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|timeout[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|timeout[4]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|timeout[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|timeout[9]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|timeout[9]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; old_strobe                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; old_strobe~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM213                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~1_OTERM213DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM211                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~5_OTERM211DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM205                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~17_OTERM205DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM201                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~25_OTERM201DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM197                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~33_OTERM197DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM195                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~37_OTERM195DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM193                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~41_OTERM193DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM189                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~49_OTERM189DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                       ;                  ;                       ;
; osd:hdmi_osd|bcnt[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[7]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[7]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|cmd[7]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|cmd[7]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|deD~reg1                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|deD~reg1DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[12]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[16]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[16]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[17]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[17]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[19]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[19]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|hs_out                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|hs_out~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|infow[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infow[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_mux                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|osd_mux~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[5]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[6]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[15]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[3]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|bcnt[7]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[7]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|bcnt[9]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[9]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|bcnt[10]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[10]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|bcnt[11]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[11]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|cmd[7]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|cmd[7]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; osd:vga_osd|h_cnt[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|h_cnt[5]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|h_cnt[17]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[17]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|h_cnt[22]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[22]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|hs_out                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|hs_out~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; osd:vga_osd|infoh[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infoh[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infoh[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[8]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infoy[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoy[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infoy[11]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoy[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|pixcnt[21]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[21]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|rdout[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|rdout[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[10]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|rdout[14]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[14]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|rdout[18]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[18]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]~DUPLICATE        ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE        ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE ;                  ;                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                            ;                  ;                       ;
; sync_fix:sync_h|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[16]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[16]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[18]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[21]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[17]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[18]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[19]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[26]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[26]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[29]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[29]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[31]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|pos[23]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|pos[23]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[6]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[6]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[10]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[10]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[12]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[12]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[14]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[14]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[16]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[16]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[18]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[18]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[19]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[19]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[6]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[6]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[10]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[10]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[20]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[20]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[22]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[22]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|run                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|run~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|init_reset_deasserted                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|init_reset_deasserted~DUPLICATE                                                                                                 ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|lock_stage                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|lock_stage~DUPLICATE                                                                                                            ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|init_reset_deasserted                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|init_reset_deasserted~DUPLICATE                                                                                                 ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[4]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[4]~DUPLICATE                                                                                             ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating~DUPLICATE                                                                                                     ;                  ;                       ;
; sysmem_lite:sysmem|timeout[24]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[24]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[30]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[30]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vcnt[4]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[4]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; vcnt[10]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[10]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; vcnt[12]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[12]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|pb_2[13]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pb_2[13]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|pb_2[17]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pb_2[17]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|pr_2[15]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pr_2[15]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|pr_2[18]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pr_2[18]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|y_2[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|y_2[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM412                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM412DUPLICATE                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM414                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|Add2~1_OTERM368_OTERM414DUPLICATE                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|din2[19]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din2[19]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_scaler_out|din2[20]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din2[20]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_scaler_out|pb[3]_OTERM965                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pb[3]_OTERM965~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr[6]_OTERM961                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pr[6]_OTERM961~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[10]_OTERM53                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pr_2[10]_OTERM53~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|y[6]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|y[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[10]_OTERM1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|y_2[10]_OTERM1~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[10]_OTERM5                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|y_2[10]_OTERM5~DUPLICATE                                                                                                                                                         ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 37258 ) ; 0.00 % ( 0 / 37258 )       ; 0.00 % ( 0 / 37258 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 37258 ) ; 0.00 % ( 0 / 37258 )       ; 0.00 % ( 0 / 37258 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 37210 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 48 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/output_files/Ti994a.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 12,819 / 41,910       ; 31 %  ;
; ALMs needed [=A-B+C]                                        ; 12,819                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 14,823 / 41,910       ; 35 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,588                 ;       ;
;         [b] ALMs used for LUT logic                         ; 7,282                 ;       ;
;         [c] ALMs used for registers                         ; 2,953                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,106 / 41,910        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 102 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 10                    ;       ;
;         [c] Due to LAB input limits                         ; 92                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,928 / 4,191         ; 46 %  ;
;     -- Logic LABs                                           ; 1,928                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 20,271                ;       ;
;     -- 7 input functions                                    ; 310                   ;       ;
;     -- 6 input functions                                    ; 3,792                 ;       ;
;     -- 5 input functions                                    ; 2,897                 ;       ;
;     -- 4 input functions                                    ; 3,381                 ;       ;
;     -- <=3 input functions                                  ; 9,891                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,248                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 16,019                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 15,081 / 83,820       ; 18 %  ;
;         -- Secondary logic registers                        ; 938 / 83,820          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 15,081                ;       ;
;         -- Routing optimization registers                   ; 938                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 98                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 118 / 553             ; 21 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 807,211 / 5,662,720   ; 14 %  ;
; Total block memory implementation bits                      ; 1,208,320 / 5,662,720 ; 21 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 39 / 112              ; 35 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 10                    ;       ;
;     -- Global clocks                                        ; 9 / 16                ; 56 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 10.4% / 10.5% / 10.2% ;       ;
; Peak interconnect usage (total/H/V)                         ; 22.9% / 23.8% / 24.7% ;       ;
; Maximum fan-out                                             ; 9653                  ;       ;
; Highest non-global fan-out                                  ; 750                   ;       ;
; Total fan-out                                               ; 139281                ;       ;
; Average fan-out                                             ; 3.47                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 12819 / 41910 ( 31 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 12819                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 14823 / 41910 ( 35 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4588                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 7282                   ; 0                              ;
;         [c] ALMs used for registers                         ; 2953                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2106 / 41910 ( 5 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 102 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 10                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 92                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 1928 / 4191 ( 46 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1928                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 20271                  ; 0                              ;
;     -- 7 input functions                                    ; 310                    ; 0                              ;
;     -- 6 input functions                                    ; 3792                   ; 0                              ;
;     -- 5 input functions                                    ; 2897                   ; 0                              ;
;     -- 4 input functions                                    ; 3381                   ; 0                              ;
;     -- <=3 input functions                                  ; 9891                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3248                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 15081 / 83820 ( 18 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 938 / 83820 ( 1 % )    ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 15081                  ; 0                              ;
;         -- Routing optimization registers                   ; 938                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 139                    ; 6                              ;
; I/O registers                                               ; 96                     ; 2                              ;
; Total block memory bits                                     ; 807211                 ; 0                              ;
; Total block memory implementation bits                      ; 1208320                ; 0                              ;
; M10K block                                                  ; 118 / 553 ( 21 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 39 / 112 ( 34 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 9 / 116 ( 7 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 64 / 400 ( 16 % )      ; 1 / 400 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 0 / 425 ( 0 % )                ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 16340                  ; 282                            ;
;     -- Registered Input Connections                         ; 15745                  ; 0                              ;
;     -- Output Connections                                   ; 313                    ; 16309                          ;
;     -- Registered Output Connections                        ; 28                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 143749                 ; 16718                          ;
;     -- Registered Connections                               ; 74943                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 62                     ; 16591                          ;
;     -- hard_block:auto_generated_inst                       ; 16591                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 285                            ;
;     -- Output Ports                                         ; 97                     ; 255                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 24                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1224                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 352                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 14                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HDMI_I2C_SDA~2 (inverted)                       ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3]                ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)                         ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en              ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10 ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11 ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12 ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13 ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14 ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15 ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1  ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2  ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3  ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4  ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5  ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6  ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7  ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8  ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 2                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9  ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ep994a:console|tipi_regs[1]             ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 11                    ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)                           ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)                           ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 11                    ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)                           ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 51                    ; 0                  ; yes    ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~8 (inverted)                              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; IO_SCL        ; Missing slew rate                    ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; SDRAM_CKE     ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y56_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y62_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y63_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 429.5454 MHz               ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 93.121704 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 2537930535 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 42.95454 MHz               ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 12819.0 (685.4)      ; 14822.0 (943.6)                  ; 2105.0 (266.9)                                    ; 102.0 (8.6)                      ; 0.0 (0.0)            ; 20271 (1106)        ; 16019 (1266)              ; 98 (98)       ; 807211            ; 118   ; 39         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 282.4 (282.4)        ; 369.2 (369.2)                    ; 87.2 (87.2)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 419 (419)           ; 540 (540)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 1595.7 (1591.4)      ; 2060.7 (2056.7)                  ; 476.2 (476.6)                                     ; 11.3 (11.3)                      ; 0.0 (0.0)            ; 2329 (2321)         ; 2614 (2607)               ; 0 (0)         ; 261336            ; 38    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_vuu:auto_generated|                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 7 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated                                                                                                                                            ; shift_taps_vuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_5km1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_5km1:auto_generated                                                                                                                                             ; altsyncram_5km1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_qan1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated                                                                                                                                             ; altsyncram_qan1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                             ; altsyncram_2aj1            ; work         ;
;    |audio_out:audio_out|                                                                       ; 789.8 (73.3)         ; 885.3 (80.9)                     ; 104.2 (7.7)                                       ; 8.7 (0.0)                        ; 0.0 (0.0)            ; 1297 (135)          ; 909 (117)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 69.0 (69.0)          ; 69.0 (69.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 69.3 (69.3)          ; 69.8 (69.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 415.6 (39.1)         ; 461.6 (70.9)                     ; 54.8 (34.4)                                       ; 8.7 (2.6)                        ; 0.0 (0.0)            ; 700 (58)            ; 344 (104)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 111.9 (111.9)        ; 130.8 (130.8)                    ; 20.3 (20.3)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 189 (189)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 133.0 (133.0)        ; 130.5 (130.5)                    ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 131.3 (131.3)        ; 129.3 (129.3)                    ; 0.3 (0.3)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 45.6 (45.6)          ; 54.2 (54.2)                      ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 42.6 (42.6)          ; 55.1 (55.1)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                ; 22.3 (22.3)          ; 34.2 (34.2)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 32.3 (32.3)          ; 41.0 (41.0)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 23.5 (23.5)          ; 30.4 (30.4)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 23.7 (23.7)          ; 32.7 (32.7)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 29.5 (29.5)          ; 86.5 (86.5)                      ; 58.2 (58.2)                                       ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                   ; 6013.5 (637.6)       ; 6765.8 (706.5)                   ; 805.5 (72.3)                                      ; 53.2 (3.4)                       ; 0.0 (0.0)            ; 9586 (1070)         ; 7080 (607)                ; 0 (0)         ; 480040            ; 68    ; 5          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |altshift_taps:adc_val_rtl_0|                                                            ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 19 (0)                    ; 0 (0)         ; 6120              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|altshift_taps:adc_val_rtl_0                                                                                                                                                                              ; altshift_taps              ; work         ;
;          |shift_taps_9jv:auto_generated|                                                       ; 12.3 (7.2)           ; 12.3 (7.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 19 (9)                    ; 0 (0)         ; 6120              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|altshift_taps:adc_val_rtl_0|shift_taps_9jv:auto_generated                                                                                                                                                ; shift_taps_9jv             ; work         ;
;             |altsyncram_v1a1:altsyncram5|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6120              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|altshift_taps:adc_val_rtl_0|shift_taps_9jv:auto_generated|altsyncram_v1a1:altsyncram5                                                                                                                    ; altsyncram_v1a1            ; work         ;
;             |cntr_2lf:cntr1|                                                                   ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|altshift_taps:adc_val_rtl_0|shift_taps_9jv:auto_generated|cntr_2lf:cntr1                                                                                                                                 ; cntr_2lf                   ; work         ;
;       |ep994a:console|                                                                         ; 3567.3 (343.0)       ; 3832.3 (365.3)                   ; 302.6 (23.7)                                      ; 37.6 (1.4)                       ; 0.0 (0.0)            ; 5865 (612)          ; 3350 (300)                ; 0 (0)         ; 6400              ; 4     ; 5          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console                                                                                                                                                                                           ; ep994a                     ; work         ;
;          |cv_clock:clock_b|                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|cv_clock:clock_b                                                                                                                                                                          ; cv_clock                   ; work         ;
;          |fdc1772:fdc|                                                                         ; 996.8 (345.7)        ; 1013.1 (362.3)                   ; 28.7 (20.1)                                       ; 12.5 (3.6)                       ; 0.0 (0.0)            ; 1766 (606)          ; 908 (197)                 ; 0 (0)         ; 4096              ; 1     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|fdc1772:fdc                                                                                                                                                                               ; fdc1772                    ; work         ;
;             |fdc1772_dpram:fifo|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|fdc1772:fdc|fdc1772_dpram:fifo                                                                                                                                                            ; fdc1772_dpram              ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|fdc1772:fdc|fdc1772_dpram:fifo|altsyncram:ram_rtl_0                                                                                                                                       ; altsyncram                 ; work         ;
;                   |altsyncram_if12:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|fdc1772:fdc|fdc1772_dpram:fifo|altsyncram:ram_rtl_0|altsyncram_if12:auto_generated                                                                                                        ; altsyncram_if12            ; work         ;
;             |floppy:floppy0|                                                                   ; 213.0 (213.0)        ; 217.3 (217.3)                    ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 387 (387)           ; 226 (226)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0                                                                                                                                                                ; floppy                     ; work         ;
;             |floppy:floppy1|                                                                   ; 218.0 (218.0)        ; 214.0 (214.0)                    ; 0.8 (0.8)                                         ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 385 (385)           ; 236 (236)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1                                                                                                                                                                ; floppy                     ; work         ;
;             |floppy:floppy2|                                                                   ; 220.1 (220.1)        ; 219.5 (219.5)                    ; 3.5 (3.5)                                         ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 388 (388)           ; 249 (249)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2                                                                                                                                                                ; floppy                     ; work         ;
;          |gromext:extbasgrom|                                                                  ; 18.3 (18.3)          ; 19.0 (19.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|gromext:extbasgrom                                                                                                                                                                        ; gromext                    ; work         ;
;          |gromext:pcodegrom|                                                                   ; 17.5 (17.5)          ; 18.8 (18.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|gromext:pcodegrom                                                                                                                                                                         ; gromext                    ; work         ;
;          |pager612:pager|                                                                      ; 15.0 (15.0)          ; 17.6 (17.6)                      ; 3.3 (3.3)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 15 (15)             ; 34 (34)                   ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|pager612:pager                                                                                                                                                                            ; pager612                   ; work         ;
;             |altsyncram:regs_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|pager612:pager|altsyncram:regs_rtl_0                                                                                                                                                      ; altsyncram                 ; work         ;
;                |altsyncram_j2k1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|pager612:pager|altsyncram:regs_rtl_0|altsyncram_j2k1:auto_generated                                                                                                                       ; altsyncram_j2k1            ; work         ;
;             |altsyncram:regs_rtl_1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|pager612:pager|altsyncram:regs_rtl_1                                                                                                                                                      ; altsyncram                 ; work         ;
;                |altsyncram_j2k1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|pager612:pager|altsyncram:regs_rtl_1|altsyncram_j2k1:auto_generated                                                                                                                       ; altsyncram_j2k1            ; work         ;
;          |sn76489_top:psg_b|                                                                   ; 72.0 (6.2)           ; 91.5 (6.5)                       ; 19.5 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 139 (13)            ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b                                                                                                                                                                         ; sn76489_top                ; work         ;
;             |sn76489_clock_div:clock_div_b|                                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_clock_div:clock_div_b                                                                                                                                           ; sn76489_clock_div          ; work         ;
;             |sn76489_latch_ctrl:latch_ctrl_b|                                                  ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_latch_ctrl:latch_ctrl_b                                                                                                                                         ; sn76489_latch_ctrl         ; work         ;
;             |sn76489_noise:noise_b|                                                            ; 16.7 (14.3)          ; 23.8 (21.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (26)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b                                                                                                                                                   ; sn76489_noise              ; work         ;
;                |sn76489_attenuator:attenuator_b|                                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b                                                                                                                   ; sn76489_attenuator         ; work         ;
;             |sn76489_tone:tone1_b|                                                             ; 15.7 (12.7)          ; 19.3 (16.3)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (24)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b                                                                                                                                                    ; sn76489_tone               ; work         ;
;                |sn76489_attenuator:attenuator_b|                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b                                                                                                                    ; sn76489_attenuator         ; work         ;
;             |sn76489_tone:tone2_b|                                                             ; 14.8 (12.8)          ; 18.2 (16.2)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (25)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b                                                                                                                                                    ; sn76489_tone               ; work         ;
;                |sn76489_attenuator:attenuator_b|                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b                                                                                                                    ; sn76489_attenuator         ; work         ;
;             |sn76489_tone:tone3_b|                                                             ; 13.7 (11.7)          ; 18.2 (16.2)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (24)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b                                                                                                                                                    ; sn76489_tone               ; work         ;
;                |sn76489_attenuator:attenuator_b|                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b                                                                                                                    ; sn76489_attenuator         ; work         ;
;          |tipi_top:tipi|                                                                       ; 47.1 (8.9)           ; 56.8 (10.3)                      ; 9.8 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (19)             ; 69 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tipi_top:tipi                                                                                                                                                                             ; tipi_top                   ; work         ;
;             |latch_8bit:tcl|                                                                   ; 1.0 (1.0)            ; 2.7 (2.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tipi_top:tipi|latch_8bit:tcl                                                                                                                                                              ; latch_8bit                 ; work         ;
;             |latch_8bit:tdl|                                                                   ; 0.3 (0.3)            ; 2.7 (2.7)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tipi_top:tipi|latch_8bit:tdl                                                                                                                                                              ; latch_8bit                 ; work         ;
;             |mux2_8bit:rreg_mux|                                                               ; 11.0 (11.0)          ; 12.4 (12.4)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tipi_top:tipi|mux2_8bit:rreg_mux                                                                                                                                                          ; mux2_8bit                  ; work         ;
;             |shift_pload_sout:shift_tc|                                                        ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_tc                                                                                                                                                   ; shift_pload_sout           ; work         ;
;             |shift_pload_sout:shift_td|                                                        ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_td                                                                                                                                                   ; shift_pload_sout           ; work         ;
;             |shift_sin_pout:shift_rc|                                                          ; 6.7 (6.7)            ; 8.2 (8.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc                                                                                                                                                     ; shift_sin_pout             ; work         ;
;             |shift_sin_pout:shift_rd|                                                          ; 6.8 (6.8)            ; 8.3 (8.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd                                                                                                                                                     ; shift_sin_pout             ; work         ;
;          |tispeechsyn:speech|                                                                  ; 568.2 (1.7)          ; 660.9 (1.9)                      ; 95.7 (0.3)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 834 (3)             ; 748 (3)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tispeechsyn:speech                                                                                                                                                                        ; tispeechsyn                ; work         ;
;             |tms5220:tms5220_b|                                                                ; 523.7 (127.2)        ; 614.7 (171.0)                    ; 94.0 (43.8)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 756 (198)           ; 700 (221)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b                                                                                                                                                      ; tms5220                    ; work         ;
;                |lpc10_speech_synthetizer:SpeechSynth|                                          ; 396.5 (396.5)        ; 443.7 (443.7)                    ; 50.2 (50.2)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 558 (558)           ; 479 (479)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth                                                                                                                 ; lpc10_speech_synthetizer   ; work         ;
;             |tms6100:tms6100_b|                                                                ; 42.8 (42.8)          ; 44.3 (44.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b                                                                                                                                                      ; tms6100                    ; work         ;
;          |tms9900:cpu|                                                                         ; 1143.1 (1089.2)      ; 1221.4 (1151.2)                  ; 98.1 (81.7)                                       ; 19.7 (19.7)                      ; 0.0 (0.0)            ; 1866 (1805)         ; 710 (578)                 ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tms9900:cpu                                                                                                                                                                               ; tms9900                    ; work         ;
;             |multiplier:my_mult|                                                               ; 53.8 (53.8)          ; 70.3 (70.3)                      ; 16.4 (16.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult                                                                                                                                                            ; multiplier                 ; work         ;
;             |scratchpad:my_scratchpad|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tms9900:cpu|scratchpad:my_scratchpad                                                                                                                                                      ; scratchpad                 ; work         ;
;                |altsyncram:altsyncram_component|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tms9900:cpu|scratchpad:my_scratchpad|altsyncram:altsyncram_component                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_s604:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|tms9900:cpu|scratchpad:my_scratchpad|altsyncram:altsyncram_component|altsyncram_s604:auto_generated                                                                                       ; altsyncram_s604            ; work         ;
;          |vdp18_core:vdp18_b|                                                                  ; 345.0 (0.0)          ; 366.4 (0.0)                      ; 21.6 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 537 (0)             ; 373 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b                                                                                                                                                                        ; vdp18_core                 ; work         ;
;             |vdp18_addr_mux:addr_mux_b|                                                        ; 10.0 (10.0)          ; 12.0 (12.0)                      ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_addr_mux:addr_mux_b                                                                                                                                              ; vdp18_addr_mux             ; work         ;
;             |vdp18_clk_gen:clk_gen_b|                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_clk_gen:clk_gen_b                                                                                                                                                ; vdp18_clk_gen              ; work         ;
;             |vdp18_col_mux:col_mux_b|                                                          ; 24.6 (24.6)          ; 24.7 (24.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_col_mux:col_mux_b                                                                                                                                                ; vdp18_col_mux              ; work         ;
;             |vdp18_cpuio:cpu_io_b|                                                             ; 48.2 (48.2)          ; 53.7 (53.7)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b                                                                                                                                                   ; vdp18_cpuio                ; work         ;
;             |vdp18_ctrl:ctrl_b|                                                                ; 52.9 (52.9)          ; 58.0 (58.0)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_ctrl:ctrl_b                                                                                                                                                      ; vdp18_ctrl                 ; work         ;
;             |vdp18_hor_vert:hor_vert_b|                                                        ; 34.2 (34.2)          ; 37.2 (37.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b                                                                                                                                              ; vdp18_hor_vert             ; work         ;
;             |vdp18_pattern:pattern_b|                                                          ; 40.7 (40.7)          ; 41.0 (41.0)                      ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 55 (55)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b                                                                                                                                                ; vdp18_pattern              ; work         ;
;             |vdp18_sprite:sprite_b|                                                            ; 131.9 (131.9)        ; 137.3 (137.3)                    ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 198 (198)           ; 164 (164)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b                                                                                                                                                  ; vdp18_sprite               ; work         ;
;       |hps_io:hps_io|                                                                          ; 596.1 (380.6)        ; 731.8 (475.7)                    ; 139.2 (97.6)                                      ; 3.6 (2.6)                        ; 0.0 (0.0)            ; 886 (544)           ; 927 (452)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |video_calc:video_calc|                                                               ; 215.5 (215.5)        ; 256.2 (256.2)                    ; 41.7 (41.7)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 342 (342)           ; 475 (475)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |ltc2308:adc_input|                                                                      ; 81.8 (81.8)          ; 87.5 (87.5)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 142 (142)           ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ltc2308:adc_input                                                                                                                                                                                        ; ltc2308                    ; work         ;
;       |pll:pll|                                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;       |sdram:sdram|                                                                            ; 99.0 (99.0)          ; 98.7 (98.7)                      ; 0.9 (0.9)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 154 (154)           ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:sdram                                                                                                                                                                                              ; sdram                      ; work         ;
;       |spram:speechrom|                                                                        ; 10.5 (0.0)           ; 12.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:speechrom                                                                                                                                                                                          ; spram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 10.5 (0.0)           ; 12.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:speechrom|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                 ; work         ;
;             |altsyncram_ba04:auto_generated|                                                   ; 10.5 (0.5)           ; 12.0 (1.0)                       ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 2 (2)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                           ; altsyncram_ba04            ; work         ;
;                |decode_8la:decode3|                                                            ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                        ; decode_8la                 ; work         ;
;                |mux_ofb:mux2|                                                                  ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                              ; mux_ofb                    ; work         ;
;       |spram:vram|                                                                             ; 5.2 (0.0)            ; 5.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:vram                                                                                                                                                                                               ; spram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 5.2 (0.0)            ; 5.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:vram|altsyncram:altsyncram_component                                                                                                                                                               ; altsyncram                 ; work         ;
;             |altsyncram_6a04:auto_generated|                                                   ; 5.2 (0.3)            ; 5.5 (0.3)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:vram|altsyncram:altsyncram_component|altsyncram_6a04:auto_generated                                                                                                                                ; altsyncram_6a04            ; work         ;
;                |decode_5la:decode3|                                                            ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:vram|altsyncram:altsyncram_component|altsyncram_6a04:auto_generated|decode_5la:decode3                                                                                                             ; decode_5la                 ; work         ;
;                |mux_lfb:mux2|                                                                  ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:vram|altsyncram:altsyncram_component|altsyncram_6a04:auto_generated|mux_lfb:mux2                                                                                                                   ; mux_lfb                    ; work         ;
;       |video_freak:video_freak|                                                                ; 304.8 (114.3)        ; 339.9 (119.9)                    ; 35.2 (5.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 397 (153)           ; 565 (197)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak                                                                                                                                                                                  ; video_freak                ; work         ;
;          |sys_umul:mul|                                                                        ; 27.0 (27.0)          ; 32.8 (32.8)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|sys_umul:mul                                                                                                                                                                     ; sys_umul                   ; work         ;
;          |video_scale_int:scale|                                                               ; 163.5 (107.2)        ; 187.2 (119.4)                    ; 23.7 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 213 (156)           ; 293 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale                                                                                                                                                            ; video_scale_int            ; work         ;
;             |sys_udiv:div|                                                                     ; 29.7 (29.7)          ; 34.5 (34.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div                                                                                                                                               ; sys_udiv                   ; work         ;
;             |sys_umul:mul|                                                                     ; 26.7 (26.7)          ; 33.3 (33.3)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul                                                                                                                                               ; sys_umul                   ; work         ;
;       |video_mixer:video_mixer|                                                                ; 697.8 (24.3)         ; 938.8 (30.3)                     ; 248.3 (6.1)                                       ; 7.3 (0.0)                        ; 0.0 (0.0)            ; 1019 (33)           ; 1441 (63)                 ; 0 (0)         ; 74304             ; 15    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer                                                                                                                                                                                  ; video_mixer                ; work         ;
;          |gamma_corr:gamma|                                                                    ; 21.3 (21.3)          ; 43.8 (43.8)                      ; 22.5 (22.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 95 (95)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                                                 ; gamma_corr                 ; work         ;
;             |altsyncram:gamma_curve_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                                                    ; altsyncram                 ; work         ;
;                |altsyncram_4ni1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated                                                                                                     ; altsyncram_4ni1            ; work         ;
;          |scandoubler:sd|                                                                      ; 652.2 (118.9)        ; 864.7 (166.0)                    ; 219.8 (47.4)                                      ; 7.3 (0.3)                        ; 0.0 (0.0)            ; 969 (217)           ; 1283 (298)                ; 0 (0)         ; 68160             ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd                                                                                                                                                                   ; scandoubler                ; work         ;
;             |Hq2x:Hq2x|                                                                        ; 533.3 (197.2)        ; 698.7 (332.7)                    ; 172.3 (140.0)                                     ; 7.0 (4.4)                        ; 0.0 (0.0)            ; 752 (178)           ; 985 (636)                 ; 0 (0)         ; 68160             ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                                                         ; Hq2x                       ; work         ;
;                |Blend:blender|                                                                 ; 271.8 (238.7)        ; 307.2 (274.0)                    ; 38.0 (38.0)                                       ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 438 (363)           ; 349 (349)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                                           ; Blend                      ; work         ;
;                   |DiffCheck:diff_checker|                                                     ; 33.2 (33.2)          ; 33.2 (33.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                                                    ; DiffCheck                  ; work         ;
;                |DiffCheck:diffcheck0|                                                          ; 31.0 (31.0)          ; 31.0 (31.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                                                    ; DiffCheck                  ; work         ;
;                |DiffCheck:diffcheck1|                                                          ; 27.2 (27.2)          ; 27.2 (27.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                                                    ; DiffCheck                  ; work         ;
;                |hq2x_buf:hq2x_out|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 54528             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                                                       ; hq2x_buf                   ; work         ;
;                   |altsyncram:ram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 54528             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                                                  ; altsyncram                 ; work         ;
;                      |altsyncram_6an1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 54528             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_6an1:auto_generated                                                                                   ; altsyncram_6an1            ; work         ;
;                |hq2x_in:hq2x_in|                                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 13632             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                                                         ; hq2x_in                    ; work         ;
;                   |hq2x_buf:buf0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6816              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                                           ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6816              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                                                      ; altsyncram                 ; work         ;
;                         |altsyncram_q6n1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6816              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_q6n1:auto_generated                                                                       ; altsyncram_q6n1            ; work         ;
;                   |hq2x_buf:buf1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6816              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                                           ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6816              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                                                      ; altsyncram                 ; work         ;
;                         |altsyncram_q6n1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6816              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_q6n1:auto_generated                                                                       ; altsyncram_q6n1            ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 148.3 (90.7)         ; 154.5 (96.4)                     ; 6.2 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 221 (127)           ; 74 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                             ; 57.7 (57.7)          ; 58.1 (58.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 91.7 (28.8)          ; 94.2 (29.2)                      ; 2.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 169 (55)            ; 110 (47)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 62.9 (62.9)          ; 65.0 (65.0)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (114)           ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 535.0 (531.7)        ; 564.7 (561.2)                    ; 31.2 (31.1)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 884 (877)           ; 592 (587)                 ; 0 (0)         ; 32843             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                             ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.3 (0.8)            ; 3.5 (1.3)                        ; 0.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                            ; shift_taps_uuu             ; work         ;
;             |altsyncram_kr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|altsyncram_kr91:altsyncram4                                                                                                                ; altsyncram_kr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1                                                                                                                             ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 498.5 (495.5)        ; 542.2 (539.4)                    ; 49.2 (49.4)                                       ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 861 (855)           ; 635 (631)                 ; 0 (0)         ; 32800             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altshift_taps:rdout3_rtl_0|                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0                                                                                                                                                                           ; altshift_taps              ; work         ;
;          |shift_taps_ftu:auto_generated|                                                       ; 2.8 (1.8)            ; 2.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                             ; shift_taps_ftu             ; work         ;
;             |altsyncram_no91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|altsyncram_no91:altsyncram4                                                                                                                 ; altsyncram_no91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|cntr_phf:cntr1                                                                                                                              ; cntr_phf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_0nl1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated                                                                                                                                           ; altsyncram_0nl1            ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 1032.2 (0.0)         ; 1102.8 (0.0)                     ; 77.1 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 1559 (0)            ; 636 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 1032.2 (0.0)         ; 1102.8 (0.0)                     ; 77.1 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 1559 (0)            ; 636 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1032.2 (895.9)       ; 1102.8 (958.2)                   ; 77.1 (68.0)                                       ; 6.5 (5.7)                        ; 0.0 (0.0)            ; 1559 (1312)         ; 636 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 74.5 (74.5)          ; 80.1 (80.1)                      ; 5.9 (5.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 137 (137)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 41.5 (38.5)          ; 43.7 (38.7)                      ; 2.6 (0.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 76 (71)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.3 (6.3)            ; 7.6 (7.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 533.4 (533.4)        ; 570.1 (570.1)                    ; 39.7 (39.7)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 805 (805)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 34.2 (31.2)          ; 40.0 (37.0)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 16 (11)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                 ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 31.5 (28.5)          ; 34.9 (32.2)                      ; 3.4 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (53)             ; 13 (9)                    ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 2.8 (1.8)            ; 2.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                  ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                      ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                   ; cntr_phf                   ; work         ;
;    |sync_fix:sync_h|                                                                           ; 37.9 (37.9)          ; 53.5 (53.5)                      ; 15.8 (15.8)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 66 (66)             ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 38.7 (38.7)          ; 54.0 (54.0)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                     ; 55.2 (0.3)           ; 63.3 (0.5)                       ; 10.1 (0.2)                                        ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 57 (1)              ; 132 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                            ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                          ; 26.6 (26.6)          ; 29.8 (29.8)                      ; 3.8 (3.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 26 (26)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                              ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                          ; 28.3 (28.3)          ; 33.0 (33.0)                      ; 6.1 (6.1)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 30 (30)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                              ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 99.0 (22.5)          ; 112.7 (22.7)                     ; 13.7 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (45)            ; 159 (39)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                   ; 18.5 (18.5)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                   ; 56.7 (56.7)          ; 70.4 (70.4)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 101.6 (101.6)        ; 114.9 (114.9)                    ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 205 (205)           ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                    ; 134.8 (134.8)        ; 142.5 (142.5)                    ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 241 (241)           ; 168 (168)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                           ; vga_out                    ; work         ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_TX_CLK   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; (0)  ; (0)  ; (0)  ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; (0)  ; (0)  ; (0)  ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; (0)  ; (0)  ; (0)  ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; (0)  ; (0)  ; (0)  ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; (0)  ; (0)  ; (0)  ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; (0)  ; (0)  ; (0)  ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                 ;
+----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                                                      ;                   ;         ;
; SW[2]                                                                            ;                   ;         ;
; VGA_HS                                                                           ;                   ;         ;
; SDIO_DAT[3]                                                                      ;                   ;         ;
; SDIO_CMD                                                                         ;                   ;         ;
; SDCD_SPDIF                                                                       ;                   ;         ;
; USER_IO[0]                                                                       ;                   ;         ;
; USER_IO[1]                                                                       ;                   ;         ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|shift_q[0]   ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|shift_q[0]   ; 0                 ; 0       ;
; USER_IO[2]                                                                       ;                   ;         ;
;      - emu:emu|ep994a:console|tipi_top:tipi|r_din_mux~0                          ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|r_din_mux~1                          ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_td|always0~0  ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|always0~0                            ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|shift_q[0]~0 ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_tc|always0~0  ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|always0~1                            ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|shift_q[0]~0 ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|latch_q[0]~0 ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|latch_q[0]~0 ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|always0~2                            ; 1                 ; 0       ;
; USER_IO[3]                                                                       ;                   ;         ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_td|always0~0  ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|shift_q[0]~0 ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_tc|always0~0  ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|shift_q[0]~0 ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|latch_q[0]~0 ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|latch_q[0]~0 ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_td|tmp~0      ; 1                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_tc|tmp~0      ; 1                 ; 0       ;
; USER_IO[4]                                                                       ;                   ;         ;
; USER_IO[5]                                                                       ;                   ;         ;
;      - emu:emu|ep994a:console|tipi_top:tipi|r_din_mux~0                          ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|r_din_mux~1                          ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_td|always0~0  ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|always0~0                            ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|shift_q[0]~0 ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_tc|always0~0  ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|always0~1                            ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|shift_q[0]~0 ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|latch_q[0]~0 ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|latch_q[0]~0 ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|always0~2                            ; 0                 ; 0       ;
; USER_IO[6]                                                                       ;                   ;         ;
;      - USER_IO[6]~inputCLKENA0                                                   ; 0                 ; 0       ;
; SDRAM_DQ[0]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[0]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[0]~0                                             ; 1                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[8]~15                                            ; 1                 ; 0       ;
; SDRAM_DQ[1]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[1]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[1]~1                                             ; 1                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[9]~14                                            ; 1                 ; 0       ;
; SDRAM_DQ[2]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[2]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[2]~2                                             ; 1                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[10]~12                                           ; 1                 ; 0       ;
; SDRAM_DQ[3]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[3]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[3]~3                                             ; 1                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[11]~13                                           ; 1                 ; 0       ;
; SDRAM_DQ[4]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[4]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[4]~4                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[12]~10                                           ; 0                 ; 0       ;
; SDRAM_DQ[5]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[5]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[5]~5                                             ; 1                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[13]~9                                            ; 1                 ; 0       ;
; SDRAM_DQ[6]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[6]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[6]~6                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[14]~11                                           ; 0                 ; 0       ;
; SDRAM_DQ[7]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[7]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[7]~7                                             ; 1                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[15]~8                                            ; 1                 ; 0       ;
; SDRAM_DQ[8]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[8]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[0]~0                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[8]~15                                            ; 0                 ; 0       ;
; SDRAM_DQ[9]                                                                      ;                   ;         ;
;      - emu:emu|sdram:sdram|data[9]                                               ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[1]~1                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[9]~14                                            ; 0                 ; 0       ;
; SDRAM_DQ[10]                                                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|data[10]                                              ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[2]~2                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[10]~12                                           ; 0                 ; 0       ;
; SDRAM_DQ[11]                                                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|data[11]                                              ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[3]~3                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[11]~13                                           ; 0                 ; 0       ;
; SDRAM_DQ[12]                                                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|data[12]                                              ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[4]~4                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[12]~10                                           ; 0                 ; 0       ;
; SDRAM_DQ[13]                                                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|data[13]                                              ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[5]~5                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[13]~9                                            ; 0                 ; 0       ;
; SDRAM_DQ[14]                                                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|data[14]                                              ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[6]~6                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[14]~11                                           ; 0                 ; 0       ;
; SDRAM_DQ[15]                                                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|data[15]                                              ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[7]~7                                             ; 0                 ; 0       ;
;      - emu:emu|sdram:sdram|dout[15]~8                                            ; 0                 ; 0       ;
; IO_SDA                                                                           ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0                                      ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0                                     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1                                     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2                                     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1                                      ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2                                      ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3                                      ; 0                 ; 0       ;
; HDMI_I2C_SDA                                                                     ;                   ;         ;
;      - hdmi_i2c                                                                  ; 1                 ; 0       ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~0                                  ; 1                 ; 0       ;
; SDIO_DAT[0]                                                                      ;                   ;         ;
; SDIO_DAT[1]                                                                      ;                   ;         ;
; SDIO_DAT[2]                                                                      ;                   ;         ;
; SW[3]                                                                            ;                   ;         ;
;      - AUDIO_L~output                                                            ; 0                 ; 0       ;
;      - AUDIO_R~output                                                            ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                                                        ; 0                 ; 0       ;
;      - LED_POWER~output                                                          ; 0                 ; 0       ;
;      - comb~17                                                                   ; 0                 ; 0       ;
;      - VGA_R~8                                                                   ; 0                 ; 0       ;
;      - LED_USER~1                                                                ; 0                 ; 0       ;
;      - LED_HDD~1                                                                 ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                                                              ; 0                 ; 0       ;
; BTN_RESET                                                                        ;                   ;         ;
;      - btn_r                                                                     ; 1                 ; 0       ;
; VGA_EN                                                                           ;                   ;         ;
;      - VGA_R~8                                                                   ; 0                 ; 0       ;
;      - SD_SPI_CS~1                                                               ; 0                 ; 0       ;
; SW[0]                                                                            ;                   ;         ;
;      - AUDIO_L~1                                                                 ; 1                 ; 0       ;
;      - AUDIO_R~1                                                                 ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                                                             ; 1                 ; 0       ;
; FPGA_CLK2_50                                                                     ;                   ;         ;
; FPGA_CLK1_50                                                                     ;                   ;         ;
; FPGA_CLK3_50                                                                     ;                   ;         ;
; SW[1]                                                                            ;                   ;         ;
;      - USER_IO~14                                                                ; 0                 ; 0       ;
;      - USER_IO~15                                                                ; 0                 ; 0       ;
;      - USER_IO~16                                                                ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|r_din_mux~0                          ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|r_din_mux~1                          ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_td|always0~0  ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|always0~0                            ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|shift_q[0]~0 ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_tc|always0~0  ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|always0~1                            ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|shift_q[0]~0 ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|latch_q[0]~0 ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|latch_q[0]~0 ; 0                 ; 0       ;
;      - emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_td|tmp~0      ; 0                 ; 0       ;
; BTN_OSD                                                                          ;                   ;         ;
;      - deb_osd~0                                                                 ; 0                 ; 0       ;
; KEY[0]                                                                           ;                   ;         ;
;      - deb_osd~0                                                                 ; 0                 ; 0       ;
; BTN_USER                                                                         ;                   ;         ;
;      - deb_user~0                                                                ; 1                 ; 0       ;
; KEY[1]                                                                           ;                   ;         ;
;      - deb_user~0                                                                ; 0                 ; 0       ;
; HDMI_TX_INT                                                                      ;                   ;         ;
;      - comb~23                                                                   ; 1                 ; 0       ;
; ADC_SDO                                                                          ;                   ;         ;
;      - emu:emu|ltc2308:adc_input|dout~0                                          ; 1                 ; 0       ;
;      - emu:emu|ltc2308:adc_input|adcin[0]                                        ; 1                 ; 0       ;
;      - emu:emu|ltc2308:adc_input|dout~10                                         ; 1                 ; 0       ;
;      - emu:emu|ltc2308:adc_input|dout~12                                         ; 1                 ; 0       ;
+----------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                                             ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                              ; MLABCELL_X39_Y41_N3                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FB_EN                                                                                                                                                                                                   ; FF_X33_Y52_N14                               ; 49      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                            ; PIN_V11                                      ; 1223    ; Clock                                                             ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                            ; PIN_Y13                                      ; 350     ; Clock                                                             ; yes    ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HBP[0]~0                                                                                                                                                                                                ; MLABCELL_X34_Y44_N42                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HEIGHT[0]~1                                                                                                                                                                                             ; LABCELL_X36_Y44_N48                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HFP[0]~0                                                                                                                                                                                                ; MLABCELL_X34_Y48_N36                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HSET[0]~1                                                                                                                                                                                               ; LABCELL_X35_Y35_N42                          ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HS[0]~2                                                                                                                                                                                                 ; MLABCELL_X34_Y48_N39                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[0]~0                                                                                                                                                                                           ; LABCELL_X36_Y36_N36                          ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[16]~1                                                                                                                                                                                          ; LABCELL_X36_Y36_N9                           ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                  ; FF_X39_Y41_N59                               ; 83      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_FLT~0                                                                                                                                                                                               ; LABCELL_X36_Y36_N51                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HEIGHT[0]~0                                                                                                                                                                                         ; LABCELL_X36_Y36_N12                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMAX[0]~0                                                                                                                                                                                           ; LABCELL_X35_Y45_N27                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMIN[0]~0                                                                                                                                                                                           ; LABCELL_X35_Y45_N6                           ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_STRIDE[0]~0                                                                                                                                                                                         ; LABCELL_X35_Y45_N15                          ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMAX[0]~0                                                                                                                                                                                           ; LABCELL_X36_Y34_N33                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMIN[0]~0                                                                                                                                                                                           ; LABCELL_X36_Y35_N0                           ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMIN[0]~1                                                                                                                                                                                           ; LABCELL_X36_Y34_N36                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_WIDTH[0]~1                                                                                                                                                                                          ; LABCELL_X35_Y36_N12                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                             ; LABCELL_X62_Y6_N30                           ; 34      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan4~1                                                                                                                                                                                             ; LABCELL_X37_Y43_N36                          ; 12      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan5~1                                                                                                                                                                                             ; LABCELL_X37_Y39_N36                          ; 12      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                             ; LABCELL_X45_Y4_N36                           ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SW[3]                                                                                                                                                                                                   ; PIN_W20                                      ; 9       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; USER_IO[6]                                                                                                                                                                                              ; PIN_AF17                                     ; 51      ; Clock                                                             ; yes    ; Global Clock         ; GCLK10           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VBP[0]~3                                                                                                                                                                                                ; LABCELL_X29_Y44_N18                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VFP[0]~0                                                                                                                                                                                                ; LABCELL_X29_Y44_N21                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VGA_R~8                                                                                                                                                                                                 ; LABCELL_X79_Y1_N24                           ; 20      ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                               ; LABCELL_X35_Y35_N39                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VS[0]~2                                                                                                                                                                                                 ; MLABCELL_X34_Y44_N45                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WIDTH[0]~1                                                                                                                                                                                              ; LABCELL_X36_Y44_N33                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WideNor0                                                                                                                                                                                                ; LABCELL_X62_Y6_N0                            ; 20      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[0]~13                                                                                                                                                                                               ; LABCELL_X36_Y27_N9                           ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[11]~25                                                                                                                                                                                              ; LABCELL_X36_Y27_N39                          ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[16]~2                                                                                                                                                                                               ; LABCELL_X36_Y34_N6                           ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[25]~0                                                                                                                                                                                               ; MLABCELL_X34_Y26_N21                         ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[37]~4                                                                                                                                                                                               ; LABCELL_X36_Y34_N9                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx_att[0]~0                                                                                                                                                                                            ; LABCELL_X36_Y34_N48                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_data[30]~0                                                                                                                                                                                          ; LABCELL_X17_Y15_N33                          ; 37      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_write                                                                                                                                                                                               ; FF_X17_Y15_N32                               ; 43      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Equal0~29                                                                                                                                                                                     ; LABCELL_X48_Y38_N51                          ; 66      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                   ; LABCELL_X53_Y34_N54                          ; 27      ; Clock enable, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                ; LABCELL_X50_Y35_N39                          ; 61      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                ; MLABCELL_X47_Y42_N18                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[3]~1                                                                                                                                                                                   ; LABCELL_X48_Y40_N36                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[3]~2                                                                                                                                                                                   ; LABCELL_X48_Y40_N54                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~2                                                                                                                                                                                     ; LABCELL_X45_Y41_N30                          ; 9       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~3                                                                                                                                                                                     ; LABCELL_X45_Y41_N33                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|pcm_r[15]~0                                                                                                                                                                                   ; MLABCELL_X47_Y40_N24                         ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ram_req~0                                                                                                                                                                                     ; LABCELL_X45_Y41_N36                          ; 30      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[5]~1                                                                                                                                                                                 ; MLABCELL_X47_Y40_N57                         ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[63]~0                                                                                                                                                                                ; MLABCELL_X47_Y42_N15                         ; 33      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                      ; FF_X47_Y40_N38                               ; 58      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always10~0                                                                                                                                                                                              ; MLABCELL_X34_Y8_N36                          ; 17      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always12~0                                                                                                                                                                                              ; LABCELL_X29_Y37_N15                          ; 22      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always1~0                                                                                                                                                                                               ; LABCELL_X36_Y35_N12                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always7~0                                                                                                                                                                                               ; MLABCELL_X34_Y52_N24                         ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always8~0                                                                                                                                                                                               ; LABCELL_X13_Y15_N54                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~1                                                                                                                                                                                               ; LABCELL_X12_Y15_N42                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~2                                                                                                                                                                                               ; LABCELL_X17_Y15_N12                          ; 37      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_div[2]~0                                                                                                                                                                                          ; MLABCELL_X39_Y41_N45                         ; 36      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_start                                                                                                                                                                                             ; FF_X39_Y41_N2                                ; 76      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1x[0]~0                                                                                                                                                                                              ; LABCELL_X36_Y36_N42                          ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1y[0]~0                                                                                                                                                                                              ; LABCELL_X36_Y36_N45                          ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2x[0]~0                                                                                                                                                                                              ; LABCELL_X36_Y36_N6                           ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2y[0]~1                                                                                                                                                                                              ; LABCELL_X36_Y36_N48                          ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ary[2]~6                                                                                                                                                                                                ; LABCELL_X43_Y38_N57                          ; 25      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                    ; LABCELL_X30_Y54_N45                          ; 18      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                    ; LABCELL_X33_Y53_N51                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                    ; LABCELL_X33_Y49_N51                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                    ; LABCELL_X31_Y43_N51                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                    ; MLABCELL_X21_Y49_N51                         ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                    ; MLABCELL_X21_Y51_N51                         ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                    ; LABCELL_X19_Y45_N51                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                     ; LABCELL_X24_Y62_N57                          ; 18      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                  ; MLABCELL_X28_Y45_N18                         ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                  ; MLABCELL_X28_Y45_N39                         ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                  ; MLABCELL_X28_Y45_N15                         ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                  ; MLABCELL_X28_Y45_N0                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal10~1                                                                                                                                                                                   ; LABCELL_X27_Y60_N45                          ; 44      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                   ; MLABCELL_X28_Y48_N3                          ; 30      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal37~0                                                                                                                                                                                   ; LABCELL_X36_Y55_N45                          ; 10      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                    ; LABCELL_X31_Y60_N42                          ; 16      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~2                                                                                                                                                                                      ; MLABCELL_X34_Y64_N51                         ; 14      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~3                                                                                                                                                                                      ; MLABCELL_X28_Y60_N12                         ; 15      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan27~9                                                                                                                                                                                ; LABCELL_X29_Y48_N18                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan28~10                                                                                                                                                                               ; LABCELL_X29_Y47_N51                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan43~8                                                                                                                                                                                ; LABCELL_X24_Y54_N54                          ; 24      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                            ; LABCELL_X46_Y57_N21                          ; 28      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                  ; FF_X37_Y55_N50                               ; 63      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_o_offset0[0]~0                                                                                                                                                                          ; LABCELL_X42_Y53_N54                          ; 64      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                               ; LABCELL_X46_Y57_N39                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                           ; LABCELL_X42_Y55_N51                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                ; FF_X24_Y56_N14                               ; 188     ; Async. clear, Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                             ; FF_X46_Y57_N26                               ; 34      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                ; LABCELL_X42_Y53_N6                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                             ; LABCELL_X48_Y60_N45                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                      ; FF_X42_Y55_N32                               ; 4       ; Clock enable, Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                ; MLABCELL_X39_Y63_N3                          ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~1                                                                                                                                                                               ; MLABCELL_X28_Y60_N21                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_count[0]~0                                                                                                                                                                                ; MLABCELL_X34_Y61_N24                         ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_dw[127]~2                                                                                                                                                                                 ; MLABCELL_X34_Y64_N54                         ; 128     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~1                                                                                                                                                                                ; LABCELL_X33_Y63_N12                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                     ; FF_X30_Y62_N32                               ; 55      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_himax[0]~0                                                                                                                                                                                ; MLABCELL_X28_Y60_N36                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.b[1]~0                                                                                                                                                                               ; MLABCELL_X21_Y59_N9                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.g[4]~0                                                                                                                                                                               ; MLABCELL_X21_Y61_N57                         ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.r[5]~0                                                                                                                                                                               ; MLABCELL_X21_Y63_N39                         ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix2.r[2]~0                                                                                                                                                                              ; MLABCELL_X34_Y53_N24                         ; 373     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                ; MLABCELL_X25_Y61_N54                         ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwad[10]~0                                                                                                                                                                                ; MLABCELL_X25_Y63_N36                         ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                       ; FF_X34_Y64_N2                                ; 19      ; Sync. clear, Write enable                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                       ; FF_X29_Y43_N13                               ; 24      ; Read enable                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.b[7]~0                                                                                                                                                                                ; LABCELL_X31_Y63_N18                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.g[7]~0                                                                                                                                                                                ; LABCELL_X31_Y61_N39                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.r[4]~0                                                                                                                                                                                ; LABCELL_X31_Y65_N12                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                  ; FF_X28_Y60_N29                               ; 83      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                  ; FF_X30_Y46_N14                               ; 185     ; Async. clear, Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                ; MLABCELL_X39_Y64_N15                         ; 174     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~0                                                                                                                                                                              ; MLABCELL_X25_Y60_N12                         ; 26      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~1                                                                                                                                                                              ; LABCELL_X31_Y62_N9                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                ; LABCELL_X30_Y61_N42                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                ; MLABCELL_X28_Y60_N48                         ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                     ; FF_X34_Y59_N14                               ; 42      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vimax[11]~0                                                                                                                                                                               ; LABCELL_X33_Y64_N51                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                ; MLABCELL_X28_Y60_N6                          ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wad[4]~1                                                                                                                                                                                  ; LABCELL_X37_Y64_N12                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs[12]~0                                                                                                                                                                               ; LABCELL_X40_Y63_N9                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                           ; MLABCELL_X39_Y63_N33                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                               ; MLABCELL_X39_Y64_N54                         ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                        ; FF_X37_Y64_N17                               ; 4       ; Clock enable, Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                    ; LABCELL_X37_Y64_N6                           ; 39      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_acpt[3]~0                                                                                                                                                                                 ; LABCELL_X31_Y53_N21                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[18]~12                                                                                                                                                                               ; LABCELL_X35_Y56_N39                          ; 10      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[24]~1                                                                                                                                                                                ; LABCELL_X29_Y55_N48                          ; 29      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_altx[3]~0                                                                                                                                                                                 ; LABCELL_X35_Y53_N12                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                ; FF_X30_Y53_N17                               ; 63      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                ; FF_X30_Y53_N14                               ; 32      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                 ; LABCELL_X30_Y53_N27                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                     ; FF_X37_Y56_N38                               ; 49      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                             ; DSP_X32_Y41_N0                               ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y57_N0                               ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                             ; DSP_X20_Y55_N0                               ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~1                                                                                                                                                                           ; LABCELL_X31_Y53_N24                          ; 39      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                               ; MLABCELL_X34_Y57_N54                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                  ; FF_X34_Y52_N8                                ; 24      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                              ; LABCELL_X37_Y56_N48                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                              ; LABCELL_X37_Y56_N39                          ; 73      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.b[2]~0                                                                                                                                                                              ; LABCELL_X37_Y59_N0                           ; 28      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~0                                                                                                                                                                                ; MLABCELL_X28_Y54_N51                         ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                              ; MLABCELL_X28_Y54_N42                         ; 26      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsizem[11]~0                                                                                                                                                                             ; LABCELL_X33_Y54_N0                           ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last1~0                                                                                                                                                                                   ; LABCELL_X31_Y55_N57                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~2                                                                                                                                                                                ; MLABCELL_X28_Y54_N12                         ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_off[2][1]~8                                                                                                                                                                               ; LABCELL_X29_Y55_N6                           ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                    ; FF_X25_Y45_N53                               ; 24      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                                ; LABCELL_X30_Y55_N36                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[1]~6                                                                                                                                                                                ; LABCELL_X30_Y55_N39                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                   ; MLABCELL_X28_Y55_N51                         ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                               ; LABCELL_X33_Y54_N21                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                  ; FF_X37_Y56_N56                               ; 401     ; Async. clear, Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[126]~7                                                                                                                                                                              ; MLABCELL_X39_Y58_N15                         ; 8       ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[14]~3                                                                                                                                                                               ; LABCELL_X37_Y56_N42                          ; 164     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y41_N0                               ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                             ; DSP_X20_Y39_N0                               ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                             ; DSP_X20_Y57_N0                               ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                ; MLABCELL_X25_Y56_N3                          ; 27      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                                ; MLABCELL_X25_Y54_N57                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                           ; LABCELL_X29_Y48_N6                           ; 48      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~0                                                                                                                                                                                ; MLABCELL_X25_Y56_N36                         ; 27      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~1                                                                                                                                                                                ; MLABCELL_X25_Y55_N54                         ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                  ; FF_X24_Y50_N17                               ; 24      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                     ; FF_X35_Y53_N20                               ; 5       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                     ; FF_X35_Y53_N40                               ; 5       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                     ; FF_X35_Y53_N56                               ; 5       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                     ; FF_X35_Y53_N16                               ; 5       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                   ; FF_X28_Y45_N31                               ; 1       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                   ; FF_X28_Y45_N34                               ; 1       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                  ; LABCELL_X24_Y59_N57                          ; 12      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 130     ; Clock                                                             ; yes    ; Regional Clock       ; RCLK80           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 84      ; Async. clear, Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                           ; LABCELL_X42_Y49_N6                           ; 39      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                           ; LABCELL_X29_Y41_N12                          ; 39      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|Equal0~5                                                                                                                                                                            ; MLABCELL_X34_Y17_N0                          ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                            ; FF_X31_Y24_N44                               ; 135     ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|intreg[1][39]~0                                                                                                                      ; MLABCELL_X28_Y34_N3                          ; 136     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[5]~0                                                                                                                                                    ; MLABCELL_X28_Y34_N54                         ; 163     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                         ; LABCELL_X30_Y37_N54                          ; 17      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                         ; MLABCELL_X28_Y31_N54                         ; 17      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                            ; LABCELL_X31_Y40_N45                          ; 12      ; Clock enable, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en1~0                                                                                                                                                                             ; LABCELL_X31_Y38_N57                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                               ; FF_X30_Y38_N50                               ; 32      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2~0                                                                                                                                                                             ; LABCELL_X31_Y38_N42                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0~1                                                                                                                                                  ; LABCELL_X40_Y45_N18                          ; 8       ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                       ; LABCELL_X42_Y45_N51                          ; 16      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                       ; LABCELL_X43_Y43_N33                          ; 16      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|comb~0                                                                                                                                                                              ; MLABCELL_X28_Y34_N6                          ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                          ; LABCELL_X31_Y38_N48                          ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[4]~0                                                                                                                                                                ; MLABCELL_X39_Y42_N51                         ; 7       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[4]~1                                                                                                                                                                ; MLABCELL_X39_Y42_N30                         ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~1                                                                                                                                                                  ; MLABCELL_X39_Y42_N57                         ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|sdata~0                                                                                                                                                                     ; MLABCELL_X39_Y42_N54                         ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                             ; FF_X31_Y40_N32                               ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                           ; FF_X31_Y40_N44                               ; 337     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                              ; LABCELL_X46_Y40_N12                          ; 9       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                       ; FF_X43_Y40_N35                               ; 33      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                    ; LABCELL_X42_Y42_N12                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                   ; FF_X46_Y40_N32                               ; 22      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_dis~1                                                                                                                                                                                               ; MLABCELL_X34_Y35_N12                         ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cmd[2]~0                                                                                                                                                                                                ; LABCELL_X36_Y35_N9                           ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; coef_addr[0]~0                                                                                                                                                                                          ; LABCELL_X36_Y35_N18                          ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~20                                                                                                                                                                                                 ; LABCELL_X45_Y4_N21                           ; 27      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~21                                                                                                                                                                                                 ; MLABCELL_X39_Y39_N48                         ; 360     ; Async. clear                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~23                                                                                                                                                                                                 ; MLABCELL_X25_Y19_N12                         ; 12      ; Async. clear                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                              ; LABCELL_X55_Y2_N48                           ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|hs_len[8]~0                                                                                                                                                                            ; LABCELL_X55_Y2_N51                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|line_len[0]~0                                                                                                                                                                          ; LABCELL_X55_Y2_N54                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                               ; MLABCELL_X34_Y8_N51                          ; 18      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|hs_len[7]~0                                                                                                                                                                             ; MLABCELL_X34_Y8_N0                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|line_len[5]~0                                                                                                                                                                           ; MLABCELL_X34_Y8_N30                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                               ; MLABCELL_X47_Y52_N27                         ; 32      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ch~1                                                                                                                                                                                    ; MLABCELL_X47_Y52_N48                         ; 31      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                           ; LABCELL_X45_Y53_N54                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                ; FF_X46_Y53_N41                               ; 2       ; Clock enable, Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                 ; MLABCELL_X47_Y52_N0                          ; 65      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~1                                                                                                                                                                                 ; MLABCELL_X47_Y52_N3                          ; 49      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                   ; FF_X45_Y53_N20                               ; 16      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Selector30~0                                                                                                                                                                                    ; LABCELL_X60_Y16_N3                           ; 45      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|WideOr9~0                                                                                                                                                                                       ; LABCELL_X57_Y22_N0                           ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|altshift_taps:adc_val_rtl_0|shift_taps_9jv:auto_generated|cntr_2lf:cntr1|cout_actual                                                                                                            ; LABCELL_X48_Y17_N33                          ; 10      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always11~0                                                                                                                                                                                      ; MLABCELL_X39_Y11_N9                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always2~1                                                                                                                                                                                       ; LABCELL_X62_Y16_N57                          ; 8       ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always7~0                                                                                                                                                                                       ; LABCELL_X57_Y22_N24                          ; 42      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always8~0                                                                                                                                                                                       ; LABCELL_X57_Y19_N12                          ; 22      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always9~0                                                                                                                                                                                       ; LABCELL_X50_Y19_N3                           ; 94      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ce_10m7                                                                                                                                                                                         ; FF_X42_Y15_N26                               ; 35      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|comb~104                                                                                                                                                                                        ; LABCELL_X46_Y11_N9                           ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|download_addr[24]~42                                                                                                                                                                            ; LABCELL_X57_Y23_N12                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|download_addr[3]~24                                                                                                                                                                             ; LABCELL_X60_Y22_N15                          ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|download_addr[3]~25                                                                                                                                                                             ; LABCELL_X57_Y23_N30                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|download_reset_cnt[0]~0                                                                                                                                                                         ; LABCELL_X62_Y16_N6                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|Equal50~2                                                                                                                                                                        ; LABCELL_X45_Y16_N27                          ; 27      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|audio_data_out[7]~1                                                                                                                                                              ; LABCELL_X53_Y15_N45                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|basic_rom_bank[1]~2                                                                                                                                                              ; LABCELL_X57_Y17_N15                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|cpu_ram_d_o~0                                                                                                                                                                    ; LABCELL_X62_Y14_N57                          ; 16      ; Latch enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|cpu_reset                                                                                                                                                                        ; FF_X47_Y15_N11                               ; 453     ; Async. clear, Clock enable, Latch enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|cv_clock:clock_b|clk_en_3m58_p_o~0                                                                                                                                               ; LABCELL_X43_Y15_N51                          ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|disk_clk_en                                                                                                                                                                      ; FF_X47_Y16_N32                               ; 14      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|disk_motor_cnt[6]~1                                                                                                                                                              ; LABCELL_X63_Y17_N9                           ; 39      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|Equal51~0                                                                                                                                                            ; LABCELL_X46_Y18_N0                           ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|always3~0                                                                                                                                                            ; LABCELL_X42_Y22_N27                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|always3~1                                                                                                                                                            ; LABCELL_X40_Y20_N51                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|always3~2                                                                                                                                                            ; MLABCELL_X39_Y24_N9                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|cmd[5]~1                                                                                                                                                             ; LABCELL_X42_Y18_N39                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|comb~2                                                                                                                                                               ; LABCELL_X37_Y21_N15                          ; 1       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|data_in[0]~1                                                                                                                                                         ; LABCELL_X46_Y18_N6                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|data_in_strobe                                                                                                                                                       ; FF_X45_Y17_N16                               ; 2       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_cnt[2]~6                                                                                                                                               ; LABCELL_X43_Y17_N18                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_cnt[2]~9                                                                                                                                               ; LABCELL_X43_Y17_N54                          ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|fifo_cpuptr[1]~1                                                                                                                                                     ; LABCELL_X43_Y19_N12                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|fifo_cpuptr[1]~2                                                                                                                                                     ; LABCELL_X43_Y19_N9                           ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|Equal9~3                                                                                                                                              ; LABCELL_X42_Y20_N51                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|LessThan4~9                                                                                                                                           ; LABCELL_X29_Y18_N54                          ; 37      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|always0~0                                                                                                                                             ; LABCELL_X48_Y23_N39                          ; 22      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|always5~0                                                                                                                                             ; LABCELL_X23_Y24_N3                           ; 39      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|byte_clk_en                                                                                                                                           ; FF_X29_Y20_N29                               ; 36      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_sector[1]~2                                                                                                                                   ; LABCELL_X37_Y20_N45                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|current_track[0]~1                                                                                                                                    ; MLABCELL_X47_Y22_N54                         ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|data_clk_en                                                                                                                                           ; FF_X29_Y20_N47                               ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|index_pulse_cnt[11]~0                                                                                                                                 ; LABCELL_X48_Y23_N57                          ; 22      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|interleaved_sector[0]~1                                                                                                                               ; LABCELL_X37_Y20_N24                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|rate[4]~7                                                                                                                                             ; MLABCELL_X28_Y20_N36                         ; 42      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|spin_up_counter[5]~10                                                                                                                                 ; LABCELL_X23_Y24_N21                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|step_busy[4]~0                                                                                                                                        ; MLABCELL_X47_Y22_N57                         ; 22      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy0|step_busy[4]~1                                                                                                                                        ; LABCELL_X46_Y23_N24                          ; 21      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|Equal9~3                                                                                                                                              ; LABCELL_X37_Y22_N36                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|LessThan4~10                                                                                                                                          ; LABCELL_X30_Y21_N36                          ; 35      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|always0~0                                                                                                                                             ; LABCELL_X37_Y22_N51                          ; 25      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|always5~0                                                                                                                                             ; LABCELL_X31_Y24_N30                          ; 40      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|byte_clk_en                                                                                                                                           ; FF_X37_Y22_N29                               ; 36      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_sector[1]~2                                                                                                                                   ; LABCELL_X43_Y23_N27                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|current_track[0]~1                                                                                                                                    ; LABCELL_X45_Y22_N54                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|data_clk_en                                                                                                                                           ; FF_X37_Y22_N23                               ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_cnt[16]~0                                                                                                                                 ; LABCELL_X37_Y22_N12                          ; 25      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|index_pulse_start                                                                                                                                     ; FF_X37_Y22_N5                                ; 22      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|interleaved_sector[0]~1                                                                                                                               ; LABCELL_X43_Y23_N33                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|rate[4]~5                                                                                                                                             ; LABCELL_X33_Y22_N42                          ; 46      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|spin_up_counter[5]~11                                                                                                                                 ; LABCELL_X31_Y25_N30                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[14]~0                                                                                                                                       ; LABCELL_X45_Y22_N57                          ; 28      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy1|step_busy[14]~1                                                                                                                                       ; LABCELL_X43_Y23_N57                          ; 27      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|Equal9~3                                                                                                                                              ; LABCELL_X40_Y21_N36                          ; 18      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|LessThan4~10                                                                                                                                          ; LABCELL_X36_Y23_N54                          ; 37      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|always0~0                                                                                                                                             ; LABCELL_X42_Y24_N57                          ; 27      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|always5~0                                                                                                                                             ; LABCELL_X43_Y25_N48                          ; 44      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|byte_clk_en                                                                                                                                           ; FF_X40_Y21_N56                               ; 37      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_sector[1]~2                                                                                                                                   ; LABCELL_X40_Y21_N45                          ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|current_track[0]~1                                                                                                                                    ; LABCELL_X46_Y21_N30                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|data_clk_en                                                                                                                                           ; FF_X35_Y23_N38                               ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_cnt[0]~0                                                                                                                                  ; LABCELL_X42_Y24_N39                          ; 27      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|index_pulse_start                                                                                                                                     ; FF_X40_Y21_N32                               ; 22      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|interleaved_sector[0]~1                                                                                                                               ; LABCELL_X43_Y21_N12                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|rate[4]~4                                                                                                                                             ; LABCELL_X42_Y24_N18                          ; 53      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|spin_up_counter[5]~8                                                                                                                                  ; LABCELL_X43_Y25_N51                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[2]~0                                                                                                                                        ; LABCELL_X46_Y21_N33                          ; 25      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|floppy:floppy2|step_busy[2]~1                                                                                                                                        ; LABCELL_X46_Y21_N42                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|motor_timeout_index[0]~0                                                                                                                                             ; LABCELL_X42_Y18_N9                           ; 62      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|notready_wait~0                                                                                                                                                      ; LABCELL_X42_Y18_N36                          ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|sd_rd[2]~1                                                                                                                                                           ; LABCELL_X35_Y21_N15                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|sd_wr[1]~2                                                                                                                                                           ; MLABCELL_X34_Y21_N30                         ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|sector[1]~3                                                                                                                                                          ; LABCELL_X45_Y16_N18                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|sector[1]~5                                                                                                                                                          ; LABCELL_X46_Y18_N27                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_dir~2                                                                                                                                                           ; LABCELL_X37_Y18_N9                           ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_in~1                                                                                                                                                            ; LABCELL_X36_Y18_N57                          ; 20      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_pulse_cnt[12]~0                                                                                                                                                 ; LABCELL_X37_Y17_N30                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_to[0]~1                                                                                                                                                         ; LABCELL_X46_Y18_N30                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|track[4]~2                                                                                                                                                           ; LABCELL_X45_Y16_N21                          ; 9       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|fdc1772:fdc|track[4]~6                                                                                                                                                           ; LABCELL_X45_Y18_N12                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|funky_reset[15]                                                                                                                                                                  ; FF_X39_Y10_N44                               ; 750     ; Async. clear, Clock enable, Latch enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|grom_rd~0                                                                                                                                                                        ; LABCELL_X56_Y15_N42                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset[4]~1                                                                                                                                                   ; MLABCELL_X52_Y15_N0                          ; 21      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:extbasgrom|offset~0                                                                                                                                                      ; LABCELL_X56_Y15_N21                          ; 21      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:extbasgrom|process_0~0                                                                                                                                                   ; MLABCELL_X52_Y15_N42                         ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:extbasgrom|read_addr[0]~1                                                                                                                                                ; LABCELL_X53_Y15_N57                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:extbasgrom|read_addr[15]~0                                                                                                                                               ; LABCELL_X56_Y15_N18                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:extbasgrom|read_addr_refresh                                                                                                                                             ; FF_X52_Y15_N5                                ; 11      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:pcodegrom|offset[10]~1                                                                                                                                                   ; LABCELL_X51_Y12_N3                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:pcodegrom|offset~0                                                                                                                                                       ; LABCELL_X51_Y12_N45                          ; 18      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:pcodegrom|process_0~0                                                                                                                                                    ; LABCELL_X56_Y15_N9                           ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:pcodegrom|read_addr[15]~0                                                                                                                                                ; LABCELL_X51_Y12_N42                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:pcodegrom|read_addr[7]~1                                                                                                                                                 ; MLABCELL_X52_Y12_N57                         ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|gromext:pcodegrom|read_addr_refresh                                                                                                                                              ; FF_X51_Y12_N59                               ; 11      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|mbx_rom_bank[0]~2                                                                                                                                                                ; LABCELL_X57_Y17_N54                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|pager612:pager|process_0~0                                                                                                                                                       ; LABCELL_X56_Y15_N57                          ; 4       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|process_3~0                                                                                                                                                                      ; LABCELL_X51_Y16_N33                          ; 34      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_clock_div:clock_div_b|clk_en_o~0                                                                                                                       ; LABCELL_X42_Y15_N48                          ; 49      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0]~0                                                                                                                     ; LABCELL_X37_Y13_N27                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|a_q[0]~0                                                                                                                                 ; LABCELL_X37_Y13_N39                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|freq_cnt_q[0]~0                                                                                                                          ; LABCELL_X40_Y13_N51                          ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|freq_ff_q~0                                                                                                                              ; LABCELL_X40_Y13_N45                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|lfsr_q[0]~0                                                                                                                              ; MLABCELL_X39_Y13_N27                         ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|lfsr~0                                                                                                                                   ; LABCELL_X37_Y13_N33                          ; 18      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_noise:noise_b|nf_q[0]~0                                                                                                                                ; MLABCELL_X39_Y13_N54                         ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|Equal0~2                                                                                                                                  ; LABCELL_X42_Y14_N48                          ; 11      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|a_q[0]~0                                                                                                                                  ; LABCELL_X37_Y13_N15                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|f_q[0]~0                                                                                                                                  ; LABCELL_X37_Y13_N57                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|f_q[6]~1                                                                                                                                  ; LABCELL_X37_Y13_N6                           ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone1_b|freq_ff_q~1                                                                                                                               ; LABCELL_X42_Y14_N33                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|Equal0~2                                                                                                                                  ; LABCELL_X40_Y14_N30                          ; 11      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|a_q[0]~0                                                                                                                                  ; LABCELL_X37_Y13_N12                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|f_q[0]~1                                                                                                                                  ; LABCELL_X37_Y13_N3                           ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|f_q[6]~2                                                                                                                                  ; LABCELL_X37_Y13_N0                           ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone2_b|freq_ff_q~1                                                                                                                               ; LABCELL_X40_Y14_N48                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|Equal0~2                                                                                                                                  ; LABCELL_X36_Y12_N48                          ; 11      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|a_q[0]~0                                                                                                                                  ; LABCELL_X37_Y13_N36                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|f_q[0]~0                                                                                                                                  ; LABCELL_X37_Y13_N45                          ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|f_q[6]~1                                                                                                                                  ; LABCELL_X37_Y13_N9                           ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sn76489_top:psg_b|sn76489_tone:tone3_b|freq_ff_q~1                                                                                                                               ; LABCELL_X36_Y12_N45                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|sram_addr_bus[8]~9                                                                                                                                                               ; LABCELL_X57_Y15_N27                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|timer9901Load[11]~2                                                                                                                                                              ; LABCELL_X50_Y14_N39                          ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|timer9901Read[11]~0                                                                                                                                                              ; LABCELL_X53_Y16_N21                          ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|timer9901[2]~1                                                                                                                                                                   ; LABCELL_X53_Y14_N21                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|always0~0                                                                                                                                                          ; MLABCELL_X59_Y11_N21                         ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|always0~1                                                                                                                                                          ; LABCELL_X60_Y11_N24                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_tc|always0~0                                                                                                                                ; LABCELL_X57_Y10_N51                          ; 8       ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|shift_pload_sout:shift_td|always0~0                                                                                                                                ; LABCELL_X60_Y11_N12                          ; 8       ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|latch_q[0]~0                                                                                                                               ; MLABCELL_X59_Y11_N27                         ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rc|shift_q[0]~0                                                                                                                               ; LABCELL_X60_Y11_N21                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|latch_q[0]~0                                                                                                                               ; LABCELL_X60_Y11_N45                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|shift_q[0]~0                                                                                                                               ; LABCELL_X60_Y11_N42                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|tipi_tc_le                                                                                                                                                         ; LABCELL_X62_Y14_N15                          ; 8       ; Clock                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tipi_top:tipi|tipi_td_le                                                                                                                                                         ; LABCELL_X62_Y14_N45                          ; 10      ; Clock                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|Clk512kHz                                                                                                                                   ; FF_X30_Y15_N20                               ; 482     ; Clock                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|databit[7]~1                                                                                                                                ; LABCELL_X51_Y11_N51                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|ex_bit~0                                                                                                                                    ; LABCELL_X51_Y11_N3                           ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo_len[2]~2                                                                                                                               ; MLABCELL_X52_Y11_N36                         ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~182                                                                                                                                    ; LABCELL_X51_Y9_N21                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~183                                                                                                                                    ; LABCELL_X51_Y9_N51                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~184                                                                                                                                    ; LABCELL_X51_Y9_N39                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~185                                                                                                                                    ; LABCELL_X51_Y9_N9                            ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~186                                                                                                                                    ; LABCELL_X51_Y9_N6                            ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~187                                                                                                                                    ; LABCELL_X51_Y9_N3                            ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~188                                                                                                                                    ; LABCELL_X51_Y9_N45                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~189                                                                                                                                    ; LABCELL_X51_Y9_N15                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~190                                                                                                                                    ; LABCELL_X51_Y9_N30                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~191                                                                                                                                    ; LABCELL_X51_Y9_N18                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~192                                                                                                                                    ; LABCELL_X51_Y9_N36                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~193                                                                                                                                    ; LABCELL_X51_Y9_N48                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~194                                                                                                                                    ; LABCELL_X51_Y9_N54                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~195                                                                                                                                    ; LABCELL_X51_Y9_N0                            ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~196                                                                                                                                    ; LABCELL_X51_Y9_N42                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|fifo~197                                                                                                                                    ; LABCELL_X51_Y9_N12                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|loadbit[2]~3                                                                                                                                ; MLABCELL_X52_Y13_N18                         ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|loadcnt[1]~3                                                                                                                                ; LABCELL_X53_Y13_N3                           ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CntSample[2]~0                                                                                         ; LABCELL_X33_Y15_N48                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CntSample[2]~1                                                                                         ; MLABCELL_X28_Y13_N0                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeEnergy[0]~0                                                                                        ; LABCELL_X33_Y15_N57                          ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK1K4[17]~0                                                                                         ; LABCELL_X33_Y15_N54                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodeK5K10[20]~0                                                                                        ; LABCELL_X33_Y15_N0                           ; 28      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|CodePitch[0]~0                                                                                         ; LABCELL_X33_Y15_N30                          ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Equal21~0                                                                                              ; MLABCELL_X28_Y13_N51                         ; 116     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Equal23~0                                                                                              ; LABCELL_X33_Y13_N33                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Equal26~0                                                                                              ; LABCELL_X29_Y12_N54                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|GetRepeat~1                                                                                            ; LABCELL_X33_Y13_N18                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|LessThan13~0                                                                                           ; LABCELL_X33_Y13_N12                          ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux155~0                                                                                               ; LABCELL_X30_Y11_N27                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux177~0                                                                                               ; LABCELL_X30_Y11_N30                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux191~0                                                                                               ; LABCELL_X33_Y13_N24                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux202~0                                                                                               ; LABCELL_X31_Y13_N18                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux210~0                                                                                               ; LABCELL_X31_Y13_N36                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux216~0                                                                                               ; LABCELL_X29_Y13_N6                           ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux223~0                                                                                               ; LABCELL_X29_Y12_N42                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux237~0                                                                                               ; LABCELL_X29_Y13_N3                           ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mux245~0                                                                                               ; LABCELL_X29_Y12_N39                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|PitchCnt[7]~0                                                                                          ; MLABCELL_X34_Y14_N18                         ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|RomAdrIn[8]~0                                                                                          ; MLABCELL_X47_Y15_N15                         ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|YNext[2]~0                                                                                             ; MLABCELL_X28_Y12_N36                         ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|YNext[2]~1                                                                                             ; MLABCELL_X28_Y12_N42                         ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|process_0~0                                                                                            ; LABCELL_X33_Y15_N24                          ; 23      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|process_0~4                                                                                            ; MLABCELL_X28_Y13_N6                          ; 117     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|rdata[7]~0                                                                                                                                  ; MLABCELL_X52_Y13_N21                         ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr[10]~27                                                                                                                                 ; LABCELL_X64_Y20_N51                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr[13]~12                                                                                                                                 ; LABCELL_X66_Y20_N3                           ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr[15]~5                                                                                                                                  ; LABCELL_X66_Y20_N27                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr[19]~7                                                                                                                                  ; LABCELL_X64_Y20_N0                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr[1]~15                                                                                                                                  ; LABCELL_X64_Y20_N54                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|addr[4]~21                                                                                                                                  ; LABCELL_X64_Y20_N36                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|branch_hi[5]~0                                                                                                                              ; LABCELL_X63_Y20_N6                           ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|branching                                                                                                                                   ; FF_X64_Y20_N29                               ; 24      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms6100:tms6100_b|databit[0]~2                                                                                                                                ; LABCELL_X63_Y20_N0                           ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|Equal60~1                                                                                                                                                            ; LABCELL_X61_Y11_N12                          ; 114     ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|Selector121~4                                                                                                                                                        ; MLABCELL_X72_Y14_N18                         ; 41      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|Selector121~6                                                                                                                                                        ; MLABCELL_X72_Y14_N42                         ; 41      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|Selector202~0                                                                                                                                                        ; MLABCELL_X65_Y14_N42                         ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|Selector231~10                                                                                                                                                       ; MLABCELL_X72_Y13_N42                         ; 11      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|addr[11]~1                                                                                                                                                           ; LABCELL_X68_Y13_N48                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|arg1[11]~10                                                                                                                                                          ; LABCELL_X80_Y11_N42                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|arg1[14]~11                                                                                                                                                          ; MLABCELL_X78_Y11_N9                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|arg2[11]~12                                                                                                                                                          ; LABCELL_X74_Y12_N57                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_blwp3                                                                                                                                                   ; FF_X74_Y16_N53                               ; 34      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_div2                                                                                                                                                    ; FF_X66_Y14_N38                               ; 43      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_div3                                                                                                                                                    ; FF_X67_Y14_N29                               ; 31      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_read_pad1                                                                                                                                               ; FF_X66_Y14_N14                               ; 21      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_rtwp3                                                                                                                                                   ; FF_X78_Y14_N20                               ; 18      ; Clock enable, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|cpu_state.do_stcr0                                                                                                                                                   ; FF_X75_Y16_N56                               ; 23      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|data_out[1]~1                                                                                                                                                        ; MLABCELL_X59_Y12_N9                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|data_out~0                                                                                                                                                           ; LABCELL_X63_Y14_N39                          ; 19      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|delay_count~3                                                                                                                                                        ; LABCELL_X60_Y11_N6                           ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|delay_ir_count[2]~1                                                                                                                                                  ; MLABCELL_X72_Y14_N39                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|delay_ir_wait[15]~41                                                                                                                                                 ; LABCELL_X71_Y15_N42                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[15]~0                                                                                                                                                       ; LABCELL_X66_Y14_N54                          ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|dividend[31]~1                                                                                                                                                       ; LABCELL_X66_Y14_N27                          ; 26      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|divider_sub[15]~0                                                                                                                                                    ; LABCELL_X63_Y10_N57                          ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|ea[15]~14                                                                                                                                                            ; LABCELL_X73_Y14_N6                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|ir[15]~0                                                                                                                                                             ; LABCELL_X80_Y15_N21                          ; 20      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|mult_a[0]~0                                                                                                                                                          ; LABCELL_X70_Y14_N21                          ; 37      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|always0~17                                                                                                                                        ; LABCELL_X71_Y9_N0                            ; 134     ; Clock enable, Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[11]~0                                                                                                                                     ; LABCELL_X64_Y9_N6                            ; 17      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|multiplier:my_mult|product[11]~1                                                                                                                                     ; LABCELL_X70_Y9_N39                           ; 98      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|operand_mode[5]~4                                                                                                                                                    ; MLABCELL_X72_Y16_N57                         ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|operand_word~2                                                                                                                                                       ; MLABCELL_X65_Y15_N51                         ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|pc[13]~4                                                                                                                                                             ; LABCELL_X68_Y13_N3                           ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|rd_dat[14]~8                                                                                                                                                         ; LABCELL_X64_Y14_N0                           ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|rd_dat[1]~7                                                                                                                                                          ; LABCELL_X57_Y12_N51                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|reg_t2[15]~1                                                                                                                                                         ; LABCELL_X71_Y11_N3                           ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|reg_t2~0                                                                                                                                                             ; LABCELL_X75_Y12_N3                           ; 18      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|reg_t[15]~1                                                                                                                                                          ; LABCELL_X80_Y14_N54                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[3]~9                                                                                                                                                     ; LABCELL_X68_Y14_N36                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|st[1]~1                                                                                                                                                              ; LABCELL_X70_Y15_N3                           ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|w[15]~0                                                                                                                                                              ; LABCELL_X74_Y16_N24                          ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|wr_dat[1]~11                                                                                                                                                         ; LABCELL_X79_Y14_N24                          ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|tms9900:cpu|wr_dat[3]~0                                                                                                                                                          ; LABCELL_X68_Y12_N18                          ; 20      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|uber_rom_bank[6]~10                                                                                                                                                              ; LABCELL_X57_Y17_N9                           ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_clk_gen:clk_gen_b|clk_en_5m37_o~0                                                                                                                       ; LABCELL_X43_Y12_N30                          ; 73      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_col_mux:col_mux_b|vblank_n_o~0                                                                                                                          ; MLABCELL_X39_Y9_N24                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Decoder0~0                                                                                                                               ; LABCELL_X42_Y11_N33                          ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Decoder0~1                                                                                                                               ; LABCELL_X42_Y11_N24                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Decoder0~2                                                                                                                               ; LABCELL_X42_Y11_N18                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Decoder0~3                                                                                                                               ; LABCELL_X42_Y11_N36                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Decoder0~4                                                                                                                               ; LABCELL_X42_Y11_N21                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Decoder0~5                                                                                                                               ; LABCELL_X42_Y11_N42                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Decoder0~6                                                                                                                               ; LABCELL_X42_Y11_N39                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Decoder0~7                                                                                                                               ; LABCELL_X42_Y11_N27                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|Mux4~0                                                                                                                                   ; LABCELL_X42_Y8_N33                           ; 21      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|addr_q[0]~0                                                                                                                              ; MLABCELL_X47_Y11_N48                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|buffer_q[0]~0                                                                                                                            ; LABCELL_X46_Y11_N30                          ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|load_addr_s                                                                                                                              ; LABCELL_X48_Y11_N30                          ; 17      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|sprite_5th_q                                                                                                                             ; FF_X48_Y8_N56                                ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|state_q.ST_WR_MODE0                                                                                                                      ; FF_X48_Y11_N38                               ; 17      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b|tmp_q[0]~0                                                                                                                               ; MLABCELL_X47_Y11_N51                         ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|vert_inc_o~0                                                                                                                        ; MLABCELL_X39_Y9_N12                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[4]~11                                                                                                                       ; LABCELL_X45_Y10_N42                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[6]~8                                                                                                                        ; LABCELL_X45_Y10_N36                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[7]~2                                                                                                                        ; LABCELL_X45_Y10_N48                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_name_q[0]~0                                                                                                                       ; LABCELL_X45_Y11_N33                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_shift_q[7]~0                                                                                                                      ; LABCELL_X45_Y11_N51                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_tmp_q[4]~0                                                                                                                        ; LABCELL_X43_Y9_N45                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_ec_q[0]~3                                                                                                                        ; LABCELL_X43_Y8_N45                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_ec_q[1]~4                                                                                                                        ; LABCELL_X43_Y8_N42                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_ec_q[2]~1                                                                                                                        ; LABCELL_X43_Y7_N57                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_ec_q[3]~2                                                                                                                        ; LABCELL_X43_Y8_N51                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_idx_q[0]~8                                                                                                                       ; LABCELL_X45_Y6_N36                           ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_line_q[0]~0                                                                                                                      ; LABCELL_X43_Y8_N48                           ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_name_q[0]~0                                                                                                                      ; LABCELL_X40_Y7_N33                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_num_q[1]~1                                                                                                                       ; MLABCELL_X47_Y6_N54                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_numbers_q[0][0]~1                                                                                                                ; LABCELL_X45_Y6_N18                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_numbers_q[1][0]~7                                                                                                                ; LABCELL_X45_Y6_N6                            ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_numbers_q[2][0]~5                                                                                                                ; LABCELL_X45_Y6_N54                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_numbers_q[3][0]~6                                                                                                                ; LABCELL_X45_Y6_N12                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[0][3]~12                                                                                                                  ; LABCELL_X46_Y5_N57                           ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[0][3]~14                                                                                                                  ; LABCELL_X46_Y5_N36                           ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[0][8]~27                                                                                                                  ; LABCELL_X45_Y5_N3                            ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[1][14]~30                                                                                                                 ; LABCELL_X45_Y7_N36                           ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[1][1]~16                                                                                                                  ; LABCELL_X46_Y7_N24                           ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[1][1]~18                                                                                                                  ; LABCELL_X46_Y7_N21                           ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[2][11]~21                                                                                                                 ; LABCELL_X45_Y5_N0                            ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[2][3]~3                                                                                                                   ; LABCELL_X42_Y5_N57                           ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[2][3]~5                                                                                                                   ; LABCELL_X42_Y5_N36                           ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[3][10]~24                                                                                                                 ; LABCELL_X43_Y6_N27                           ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[3][2]~10                                                                                                                  ; MLABCELL_X39_Y6_N57                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q[3][2]~8                                                                                                                   ; LABCELL_X40_Y6_N39                           ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q~11                                                                                                                        ; LABCELL_X46_Y5_N27                           ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q~15                                                                                                                        ; LABCELL_X46_Y7_N42                           ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q~2                                                                                                                         ; LABCELL_X42_Y5_N12                           ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_pats_q~7                                                                                                                         ; LABCELL_X43_Y6_N15                           ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_xpos_q[0][2]~5                                                                                                                   ; LABCELL_X45_Y8_N27                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_xpos_q[1][1]~8                                                                                                                   ; MLABCELL_X47_Y7_N21                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_xpos_q[2][6]~1                                                                                                                   ; LABCELL_X43_Y5_N57                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_xpos_q[3][2]~3                                                                                                                   ; LABCELL_X42_Y6_N27                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_xpos_q~0                                                                                                                         ; LABCELL_X43_Y5_N27                           ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_xpos_q~2                                                                                                                         ; LABCELL_X43_Y6_N51                           ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_xpos_q~4                                                                                                                         ; LABCELL_X45_Y8_N45                           ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b|sprite_xpos_q~7                                                                                                                         ; MLABCELL_X47_Y7_N12                          ; 10      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|erase_addr[20]~4                                                                                                                                                                                ; LABCELL_X53_Y18_N30                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|erase_addr~3                                                                                                                                                                                    ; LABCELL_X53_Y18_N9                           ; 33      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|erasing                                                                                                                                                                                         ; FF_X53_Y18_N38                               ; 61      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder3~1                                                                                                                                                                        ; LABCELL_X51_Y27_N27                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder3~2                                                                                                                                                                        ; LABCELL_X51_Y27_N24                          ; 20      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder3~3                                                                                                                                                                        ; LABCELL_X51_Y27_N42                          ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder3~4                                                                                                                                                                        ; LABCELL_X51_Y27_N45                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal10~1                                                                                                                                                                         ; MLABCELL_X47_Y27_N0                          ; 59      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal58~0                                                                                                                                                                         ; MLABCELL_X59_Y27_N54                         ; 42      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|always0~0                                                                                                                                                                         ; LABCELL_X51_Y26_N15                          ; 67      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[5]~5                                                                                                                                                                     ; MLABCELL_X47_Y28_N18                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[1]~0                                                                                                                                                                          ; LABCELL_X50_Y28_N57                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[12]~3                                                                                                                                                              ; LABCELL_X57_Y26_N27                          ; 22      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[17]~4                                                                                                                                                              ; MLABCELL_X59_Y27_N39                         ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[22]~6                                                                                                                                                              ; LABCELL_X56_Y27_N36                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[4]~0                                                                                                                                                               ; MLABCELL_X59_Y26_N12                         ; 22      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0]~0                                                                                                                                                                ; LABCELL_X57_Y27_N57                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cnt[0]~0                                                                                                                                                                ; LABCELL_X57_Y27_N30                          ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                          ; FF_X19_Y40_N14                               ; 27      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~0                                                                                                                                                                        ; LABCELL_X48_Y28_N39                          ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                          ; FF_X47_Y28_N34                               ; 1       ; Clock enable, Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr_addr[0]~0                                                                                                                                                                ; MLABCELL_X47_Y28_N39                         ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_mounted[1]~1                                                                                                                                                                  ; LABCELL_X50_Y28_N21                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[0]~4                                                                                                                                                                     ; LABCELL_X43_Y26_N45                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[19]~5                                                                                                                                                                    ; LABCELL_X43_Y26_N51                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[3]~0                                                                                                                                                                      ; LABCELL_X46_Y28_N39                          ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[10]~2                                                                                                                                                                  ; LABCELL_X57_Y25_N48                          ; 20      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[12]~6                                                                                                                                                                  ; LABCELL_X57_Y27_N0                           ; 20      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[22]~11                                                                                                                                                                 ; LABCELL_X57_Y27_N3                           ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[23]~8                                                                                                                                                                  ; LABCELL_X60_Y25_N30                          ; 13      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_dout[7]~0                                                                                                                                                                   ; LABCELL_X57_Y27_N6                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_index[7]~0                                                                                                                                                                  ; MLABCELL_X59_Y27_N3                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~0                                                                                                                                                                   ; LABCELL_X50_Y28_N9                           ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~1                                                                                                                                                                   ; LABCELL_X50_Y28_N6                           ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key[0]~10                                                                                                                                                                     ; LABCELL_X51_Y26_N36                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key_raw[12]~2                                                                                                                                                                 ; LABCELL_X51_Y26_N42                          ; 35      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[8]~0                                                                                                                                                                 ; LABCELL_X51_Y26_N6                           ; 13      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[8]~1                                                                                                                                                                 ; LABCELL_X51_Y26_N30                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_dout[0]~0                                                                                                                                                                 ; LABCELL_X51_Y26_N21                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[8]~0                                                                                                                                                                ; MLABCELL_X47_Y28_N36                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                   ; LABCELL_X51_Y32_N42                          ; 81      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                   ; LABCELL_X51_Y32_N57                          ; 78      ; Clock enable, Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                   ; LABCELL_X51_Y32_N18                          ; 102     ; Clock enable, Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                   ; LABCELL_X51_Y32_N27                          ; 44      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                   ; LABCELL_X53_Y26_N15                          ; 66      ; Clock enable, Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[15]~7                                                                                                                                                  ; LABCELL_X53_Y30_N27                          ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[7]~5                                                                                                                                                   ; MLABCELL_X52_Y26_N51                         ; 8       ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~0                                                                                                                                                  ; LABCELL_X51_Y32_N51                          ; 42      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~1                                                                                                                                                   ; LABCELL_X51_Y32_N9                           ; 44      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~0                                                                                                                                                  ; LABCELL_X51_Y32_N15                          ; 70      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[0]~0                                                                                                                                                   ; LABCELL_X51_Y32_N45                          ; 36      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~0                                                                                                                                               ; LABCELL_X57_Y31_N9                           ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308:adc_input|LessThan0~10                                                                                                                                                                  ; LABCELL_X53_Y20_N51                          ; 25      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308:adc_input|adcin[0]~0                                                                                                                                                                    ; LABCELL_X48_Y19_N51                          ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308:adc_input|cfg[2]~4                                                                                                                                                                      ; LABCELL_X51_Y19_N54                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308:adc_input|dout[8]~3                                                                                                                                                                     ; LABCELL_X51_Y19_N0                           ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308:adc_input|dout_sync~1                                                                                                                                                                   ; LABCELL_X51_Y19_N6                           ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308:adc_input|pin[2]~3                                                                                                                                                                      ; LABCELL_X51_Y19_N3                           ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308:adc_input|tconv[4]~0                                                                                                                                                                    ; LABCELL_X50_Y18_N33                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|m99CartType[0]~1                                                                                                                                                                                ; LABCELL_X62_Y22_N24                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|m99Groms[15]~0                                                                                                                                                                                  ; LABCELL_X62_Y22_N21                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|m99Groms[7]~2                                                                                                                                                                                   ; LABCELL_X61_Y22_N36                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|m99RomBlks[0]~1                                                                                                                                                                                 ; LABCELL_X62_Y22_N18                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|m99RomBlks[8]~0                                                                                                                                                                                 ; LABCELL_X62_Y22_N39                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|m99Sig[23]~0                                                                                                                                                                                    ; LABCELL_X62_Y22_N27                          ; 25      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|nv_din[0]~9                                                                                                                                                                                     ; LABCELL_X50_Y19_N24                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|nv_lba[18]~0                                                                                                                                                                                    ; LABCELL_X36_Y20_N54                          ; 42      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|nvram_en                                                                                                                                                                                        ; FF_X62_Y16_N5                                ; 37      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|nvram_save_addr[3]~1                                                                                                                                                                            ; LABCELL_X57_Y19_N45                          ; 20      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 9646    ; Clock                                                             ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~0                                                                                                                              ; MLABCELL_X28_Y43_N54                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|reset                                                                                                                                                                                           ; LABCELL_X62_Y16_N18                          ; 144     ; Async. clear, Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_data_path                                                                                                                                                                                    ; FF_X34_Y21_N14                               ; 80      ; Clock enable, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en                                                                                                                                                                      ; DDIOOECELL_X38_Y81_N39                       ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                          ; DDIOOECELL_X40_Y0_N5                         ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                         ; DDIOOECELL_X8_Y0_N56                         ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                         ; DDIOOECELL_X82_Y0_N62                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                         ; DDIOOECELL_X60_Y0_N39                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                         ; DDIOOECELL_X8_Y0_N39                         ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                         ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15                                                                                                                                                         ; DDIOOECELL_X36_Y0_N39                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                          ; DDIOOECELL_X32_Y81_N22                       ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                          ; DDIOOECELL_X40_Y0_N22                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                          ; DDIOOECELL_X60_Y0_N56                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                          ; DDIOOECELL_X38_Y81_N56                       ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                          ; DDIOOECELL_X62_Y0_N56                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                          ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                          ; DDIOOECELL_X82_Y0_N45                        ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                          ; DDIOOECELL_X76_Y0_N5                         ; 1       ; Output enable                                                     ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|Selector3~0                                                                                                                                                                         ; LABCELL_X56_Y6_N33                           ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|WideOr5~0                                                                                                                                                                           ; LABCELL_X55_Y6_N39                           ; 33      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|always0~14                                                                                                                                                                          ; MLABCELL_X59_Y18_N27                         ; 26      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|data_ready_delay[0]                                                                                                                                                                 ; FF_X57_Y14_N11                               ; 17      ; Clock enable, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|new_data[9]~0                                                                                                                                                                       ; LABCELL_X61_Y14_N45                          ; 21      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|save_addr~0                                                                                                                                                                         ; LABCELL_X57_Y14_N27                          ; 25      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|save_we~0                                                                                                                                                                           ; LABCELL_X55_Y6_N30                           ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3|w_anode223w[2]                                                                                ; LABCELL_X60_Y20_N0                           ; 8       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3|w_anode223w[2]~0                                                                              ; LABCELL_X60_Y20_N18                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3|w_anode236w[2]                                                                                ; LABCELL_X60_Y20_N9                           ; 8       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3|w_anode236w[2]~0                                                                              ; LABCELL_X60_Y20_N42                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3|w_anode244w[2]                                                                                ; LABCELL_X60_Y20_N3                           ; 8       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3|w_anode244w[2]~0                                                                              ; LABCELL_X60_Y20_N39                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3|w_anode252w[2]                                                                                ; LABCELL_X60_Y20_N33                          ; 8       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3|w_anode252w[2]~0                                                                              ; LABCELL_X60_Y20_N54                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:vram|altsyncram:altsyncram_component|altsyncram_6a04:auto_generated|decode_5la:decode3|eq_node[0]~2                                                                                       ; LABCELL_X46_Y11_N18                          ; 8       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spram:vram|altsyncram:altsyncram_component|altsyncram_6a04:auto_generated|decode_5la:decode3|eq_node[1]~1                                                                                       ; LABCELL_X46_Y11_N24                          ; 8       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|status_o~0                                                                                                                                                                                      ; LABCELL_X57_Y22_N36                          ; 64      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|timeout[31]~2                                                                                                                                                                                   ; LABCELL_X50_Y6_N54                           ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|ARXG[12]~0                                                                                                                                                              ; LABCELL_X40_Y34_N18                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|ARYG[12]~0                                                                                                                                                              ; LABCELL_X40_Y34_N48                          ; 26      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|LessThan1~9                                                                                                                                                             ; LABCELL_X36_Y33_N12                          ; 12      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|WideOr1                                                                                                                                                                 ; LABCELL_X40_Y34_N12                          ; 51      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~0                                                                                                                                                               ; LABCELL_X40_Y34_N30                          ; 28      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~1                                                                                                                                                               ; LABCELL_X40_Y35_N42                          ; 26      ; Clock enable, Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~2                                                                                                                                                               ; LABCELL_X37_Y34_N15                          ; 50      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|aryo[4]~2                                                                                                                                                               ; LABCELL_X40_Y34_N6                           ; 28      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|hsize[0]~3                                                                                                                                                              ; LABCELL_X42_Y33_N54                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|mul_start                                                                                                                                                               ; FF_X37_Y36_N8                                ; 77      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|mul_start~0                                                                                                                                                             ; LABCELL_X37_Y36_N6                           ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[11]~0                                                                                                                                               ; LABCELL_X37_Y34_N42                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vadj[11]                                                                                                                                                                ; FF_X37_Y33_N35                               ; 13      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc[1]                                                                                                                                                                ; FF_X37_Y36_N17                               ; 23      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc~0                                                                                                                                                                 ; LABCELL_X35_Y33_N51                          ; 21      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcpt[4]~0                                                                                                                                                               ; LABCELL_X35_Y33_N48                          ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~0                                                                                                                                        ; LABCELL_X46_Y32_N33                          ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~1                                                                                                                                        ; LABCELL_X46_Y32_N15                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf~0                                                                                                                                            ; LABCELL_X46_Y32_N42                          ; 15      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|aryf[12]~1                                                                                                                                        ; LABCELL_X46_Y32_N48                          ; 25      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|cnt[0]                                                                                                                                            ; FF_X46_Y32_N41                               ; 30      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[0]~2                                                                                                                                      ; LABCELL_X43_Y34_N6                           ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[4]~0                                                                                                                                      ; LABCELL_X46_Y32_N45                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[14]~12                                                                                                                                    ; LABCELL_X50_Y32_N42                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[23]~13                                                                                                                                    ; LABCELL_X46_Y32_N30                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_start                                                                                                                                         ; FF_X45_Y32_N56                               ; 47      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[1]~2                                                                                                                                     ; LABCELL_X46_Y34_N0                           ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[5]~0                                                                                                                                     ; LABCELL_X45_Y32_N39                          ; 14      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start                                                                                                                                         ; FF_X45_Y32_N26                               ; 80      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[29]~0                                                                                                                            ; LABCELL_X43_Y32_N6                           ; 39      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[0]~0                                                                                                                          ; LABCELL_X45_Y32_N51                          ; 27      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[0]~0                                                                                                                             ; LABCELL_X48_Y33_N21                          ; 45      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[3]~0                                                                                                                          ; LABCELL_X48_Y33_N57                          ; 34      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|CE_PIXEL                                                                                                                                                                ; FF_X15_Y42_N47                               ; 62      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                                                             ; LABCELL_X18_Y41_N21                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                                                             ; LABCELL_X17_Y41_N54                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|always2~0                                                                                                                                              ; LABCELL_X19_Y42_N33                          ; 67      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[4]~0                                                                                                                                       ; LABCELL_X18_Y41_N18                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal8~16                                                                                                                                                ; LABCELL_X12_Y40_N36                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[13]~0                                                                                                                        ; MLABCELL_X6_Y49_N0                           ; 24      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[13]~3                                                                                                                        ; MLABCELL_X6_Y49_N54                          ; 24      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[7]~0                                                                                                                                     ; LABCELL_X9_Y46_N39                           ; 164     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Equal1~0                                                                                                                                       ; LABCELL_X11_Y46_N51                          ; 114     ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[7]~1                                                                                                                                     ; LABCELL_X16_Y44_N12                          ; 73      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                                                                      ; LABCELL_X11_Y44_N24                          ; 253     ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|curbuf                                                                                                                                         ; FF_X17_Y46_N50                               ; 30      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~0                                                                                                                         ; LABCELL_X12_Y44_N12                          ; 2       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~1                                                                                                                         ; LABCELL_X12_Y44_N39                          ; 2       ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[2]~0                                                                                                                                      ; LABCELL_X13_Y44_N33                          ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_frame~0                                                                                                                              ; LABCELL_X13_Y45_N54                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[16]~1                                                                                                                              ; LABCELL_X11_Y41_N39                          ; 48      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|prevbuf                                                                                                                                        ; FF_X17_Y46_N56                               ; 24      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]~2                                                                                                                                    ; LABCELL_X10_Y41_N0                           ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|waddr[0]~1                                                                                                                                     ; LABCELL_X12_Y44_N45                          ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[0]~2                                                                                                                                    ; LABCELL_X9_Y45_N3                            ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~1                                                                                                                                   ; LABCELL_X9_Y44_N12                           ; 72      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[72]~0                                                                                                                                   ; LABCELL_X12_Y45_N54                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en                                                                                                                                       ; FF_X13_Y43_N49                               ; 10      ; Write enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en~0                                                                                                                                     ; LABCELL_X13_Y43_N45                          ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                                                                     ; LABCELL_X10_Y44_N48                          ; 25      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~1                                                                                                                                     ; LABCELL_X12_Y44_N3                           ; 33      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                                                ; MLABCELL_X6_Y38_N39                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                                                                                ; MLABCELL_X15_Y42_N54                         ; 11      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~2                                                                                                                                                ; MLABCELL_X6_Y38_N21                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~0                                                                                                                                                ; LABCELL_X9_Y38_N39                           ; 10      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                                                                                ; MLABCELL_X6_Y38_N36                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                                                                                ; LABCELL_X11_Y40_N12                          ; 82      ; Clock enable, Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                                                                                ; LABCELL_X11_Y40_N15                          ; 31      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x1i                                                                                                                                                   ; FF_X12_Y38_N38                               ; 25      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                                                   ; FF_X6_Y38_N32                                ; 485     ; Clock enable, Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4o                                                                                                                                                   ; FF_X9_Y38_N50                                ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|comb~0                                                                                                                                                   ; MLABCELL_X15_Y41_N48                         ; 14      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[4]~1                                                                                                                                          ; LABCELL_X7_Y38_N54                           ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_len[0]~1                                                                                                                                             ; MLABCELL_X8_Y38_N12                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[4]~1                                                                                                                                         ; LABCELL_X10_Y38_N54                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]~0                                                                                                                                              ; MLABCELL_X15_Y42_N3                          ; 8       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[0]~0                                                                                                                                             ; LABCELL_X11_Y40_N18                          ; 40      ; Clock enable, Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hcalc[8]~1                                                                                                                                                                                              ; MLABCELL_X39_Y41_N9                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~6                                                                                                                                                                        ; MLABCELL_X39_Y30_N36                         ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~0                                                                                                                                                                  ; MLABCELL_X39_Y30_N48                         ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                          ; MLABCELL_X6_Y35_N6                           ; 25      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                            ; LABCELL_X45_Y30_N57                          ; 30      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_height~3                                                                                                                                                                                           ; LABCELL_X35_Y40_N39                          ; 12      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                             ; CLKSEL_X42_Y0_N5                             ; 56      ; Clock                                                             ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~20        ; VCC            ;
; hdmi_width~3                                                                                                                                                                                            ; LABCELL_X36_Y44_N42                          ; 12      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; io_uio                                                                                                                                                                                                  ; LABCELL_X24_Y40_N48                          ; 122     ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; led_state[0]~1                                                                                                                                                                                          ; LABCELL_X35_Y35_N3                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                             ; LABCELL_X56_Y5_N51                           ; 34      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|btn[1]~1                                                                                                                                                                              ; LABCELL_X53_Y4_N48                           ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|din[0]~1                                                                                                                                                                              ; LABCELL_X55_Y5_N48                           ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                   ; MLABCELL_X59_Y4_N0                           ; 25      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                     ; LABCELL_X55_Y5_N3                            ; 30      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|Equal10~13                                                                                                                                                                                 ; LABCELL_X11_Y31_N12                          ; 27      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                  ; LABCELL_X11_Y29_N12                          ; 34      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                  ; LABCELL_X12_Y32_N24                          ; 22      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                  ; LABCELL_X22_Y35_N6                           ; 23      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                  ; LABCELL_X22_Y35_N15                          ; 31      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~12                                                                                                                                                                                 ; LABCELL_X18_Y31_N3                           ; 22      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~3                                                                                                                                                                                  ; LABCELL_X13_Y30_N33                          ; 86      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[10]~1                                                                                                                                                                                 ; MLABCELL_X15_Y34_N51                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[1]~0                                                                                                                                                                                  ; LABCELL_X13_Y34_N42                          ; 14      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                     ; FF_X23_Y33_N29                               ; 415     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|cmd[7]~1                                                                                                                                                                                   ; MLABCELL_X15_Y34_N21                         ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[20]~1                                                                                                                                                                          ; MLABCELL_X15_Y30_N42                         ; 22      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                       ; FF_X15_Y33_N14                               ; 86      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                 ; LABCELL_X13_Y33_N36                          ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infow[3]~0                                                                                                                                                                                 ; LABCELL_X13_Y33_N0                           ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infox[0]~4                                                                                                                                                                                 ; LABCELL_X13_Y33_N57                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~0                                                                                                                                                                                 ; LABCELL_X13_Y33_N54                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info~1                                                                                                                                                                                     ; MLABCELL_X15_Y34_N36                         ; 1       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~0                                                                                                                                                                               ; MLABCELL_X15_Y34_N57                         ; 4       ; Clock enable, Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[13]~15                                                                                                                                                                            ; LABCELL_X17_Y31_N18                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixcnt[21]~0                                                                                                                                                                               ; LABCELL_X24_Y34_N24                          ; 29      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixsz~2                                                                                                                                                                                    ; LABCELL_X22_Y34_N42                          ; 15      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|rot[0]~1                                                                                                                                                                                   ; LABCELL_X13_Y33_N12                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|v_cnt[5]~7                                                                                                                                                                                 ; LABCELL_X17_Y31_N48                          ; 21      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|Equal10~12                                                                                                                                                                                  ; LABCELL_X9_Y37_N9                            ; 34      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                   ; LABCELL_X9_Y37_N12                           ; 28      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                   ; LABCELL_X16_Y35_N54                          ; 22      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                   ; MLABCELL_X25_Y39_N15                         ; 23      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                   ; MLABCELL_X25_Y39_N12                         ; 22      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~11                                                                                                                                                                                  ; MLABCELL_X25_Y36_N12                         ; 22      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~5                                                                                                                                                                                   ; MLABCELL_X25_Y36_N15                         ; 78      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[0]~0                                                                                                                                                                                   ; MLABCELL_X28_Y37_N27                         ; 13      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[9]~1                                                                                                                                                                                   ; MLABCELL_X28_Y37_N24                         ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                      ; FF_X24_Y37_N38                               ; 408     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|cmd[4]~1                                                                                                                                                                                    ; MLABCELL_X28_Y37_N21                         ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|h_osd_start[20]~1                                                                                                                                                                           ; LABCELL_X12_Y36_N57                          ; 22      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                        ; FF_X17_Y36_N38                               ; 85      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoh[3]~0                                                                                                                                                                                  ; LABCELL_X22_Y36_N18                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infow[3]~0                                                                                                                                                                                  ; LABCELL_X22_Y36_N42                          ; 6       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infox[0]~0                                                                                                                                                                                  ; LABCELL_X22_Y36_N45                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoy[0]~0                                                                                                                                                                                  ; LABCELL_X22_Y37_N57                          ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_buffer~0                                                                                                                                                                                ; MLABCELL_X28_Y37_N57                         ; 4       ; Clock enable, Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_mux                                                                                                                                                                                     ; FF_X25_Y11_N38                               ; 24      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_vcnt[21]~13                                                                                                                                                                             ; LABCELL_X22_Y35_N3                           ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixcnt[9]~4                                                                                                                                                                                 ; LABCELL_X23_Y38_N0                           ; 26      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixsz~3                                                                                                                                                                                     ; MLABCELL_X25_Y38_N51                         ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|rot[0]~4                                                                                                                                                                                    ; LABCELL_X22_Y36_N21                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|v_cnt[8]~1                                                                                                                                                                                  ; LABCELL_X11_Y36_N42                          ; 26      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1551    ; Clock                                                             ; yes    ; Global Clock         ; GCLK15           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                              ; LABCELL_X12_Y9_N57                           ; 18      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~42                                             ; MLABCELL_X6_Y11_N57                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~43                                             ; MLABCELL_X6_Y11_N33                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                             ; MLABCELL_X6_Y11_N3                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                            ; LABCELL_X10_Y12_N0                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0    ; LABCELL_X18_Y11_N9                           ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1    ; LABCELL_X18_Y11_N6                           ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0 ; LABCELL_X18_Y11_N12                          ; 16      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1 ; LABCELL_X17_Y11_N48                          ; 15      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0     ; LABCELL_X4_Y11_N30                           ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                  ; FF_X7_Y11_N8                                 ; 10      ; Async. clear                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[0]~1                        ; LABCELL_X1_Y4_N42                            ; 10      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[0]~2                        ; LABCELL_X1_Y4_N39                            ; 10      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                               ; LABCELL_X16_Y4_N12                           ; 504     ; Async. clear, Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                          ; LABCELL_X17_Y7_N27                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                         ; MLABCELL_X15_Y4_N54                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                         ; MLABCELL_X15_Y4_N57                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                         ; LABCELL_X17_Y7_N0                            ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                         ; LABCELL_X17_Y7_N48                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                         ; LABCELL_X17_Y7_N30                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                        ; LABCELL_X17_Y7_N42                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                          ; LABCELL_X17_Y7_N51                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                          ; LABCELL_X17_Y7_N6                            ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                          ; MLABCELL_X15_Y4_N36                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                          ; LABCELL_X17_Y7_N54                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                         ; MLABCELL_X15_Y4_N30                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                          ; LABCELL_X17_Y7_N21                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                          ; MLABCELL_X15_Y4_N21                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                          ; LABCELL_X17_Y7_N15                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                          ; MLABCELL_X15_Y4_N48                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                          ; LABCELL_X17_Y7_N24                           ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                               ; LABCELL_X17_Y7_N9                            ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                          ; LABCELL_X12_Y9_N0                            ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                              ; LABCELL_X11_Y11_N12                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~5                                               ; LABCELL_X12_Y9_N33                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                      ; LABCELL_X12_Y10_N36                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                     ; LABCELL_X11_Y12_N42                          ; 23      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                              ; LABCELL_X12_Y11_N39                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                              ; LABCELL_X12_Y11_N21                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                              ; LABCELL_X13_Y12_N51                          ; 18      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                           ; LABCELL_X16_Y11_N54                          ; 17      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2046    ; Clock                                                             ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                       ; MLABCELL_X25_Y40_N51                         ; 14      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                       ; LABCELL_X30_Y43_N54                          ; 12      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~25                                                                                                                                                                    ; LABCELL_X23_Y21_N3                           ; 25      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~28                                                                                                                                                                    ; LABCELL_X22_Y20_N57                          ; 25      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~29                                                                                                                                                                    ; LABCELL_X22_Y20_N45                          ; 25      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                    ; LABCELL_X16_Y20_N54                          ; 43      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                      ; MLABCELL_X15_Y20_N9                          ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                      ; LABCELL_X18_Y21_N57                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                        ; FF_X25_Y22_N14                               ; 25      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~7                                                                                                                                                                  ; MLABCELL_X25_Y40_N48                         ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                  ; LABCELL_X30_Y43_N51                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                  ; LABCELL_X23_Y21_N27                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~1                                                                                                                                                                   ; LABCELL_X17_Y24_N42                          ; 23      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                   ; MLABCELL_X15_Y16_N3                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                   ; MLABCELL_X15_Y16_N57                         ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                               ; MLABCELL_X15_Y16_N27                         ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                               ; MLABCELL_X15_Y16_N54                         ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                ; MLABCELL_X15_Y16_N36                         ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                               ; LABCELL_X17_Y16_N48                          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                     ; MLABCELL_X15_Y14_N45                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                  ; LABCELL_X22_Y21_N24                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                  ; LABCELL_X22_Y20_N42                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                  ; LABCELL_X23_Y21_N15                          ; 24      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                   ; MLABCELL_X15_Y15_N42                         ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                     ; FF_X12_Y15_N35                               ; 21      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                     ; FF_X12_Y15_N26                               ; 20      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                          ; FF_X19_Y21_N41                               ; 36      ; Sync. clear, Sync. load                                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~1                                                                                                                                                                ; LABCELL_X19_Y21_N12                          ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~6                                                                                                                                                                ; LABCELL_X18_Y21_N36                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                               ; LABCELL_X16_Y21_N9                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                    ; LABCELL_X23_Y21_N18                          ; 48      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                        ; LABCELL_X19_Y20_N45                          ; 50      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; reset_req                                                                                                                                                                                               ; FF_X50_Y33_N41                               ; 277     ; Async. clear, Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_flt[0]~0                                                                                                                                                                                         ; LABCELL_X35_Y35_N54                          ; 3       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out                                                                                                                                                                                              ; FF_X35_Y38_N26                               ; 231     ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out~0                                                                                                                                                                                            ; LABCELL_X35_Y35_N9                           ; 11      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[0]~1                                                                                                                                                                  ; LABCELL_X24_Y44_N51                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[0]~1                                                                                                                                                                   ; LABCELL_X24_Y39_N57                          ; 2       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[1]                                                                                                                                                                                                ; FF_X39_Y41_N20                               ; 55      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[2]                                                                                                                                                                                                ; FF_X39_Y41_N26                               ; 69      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                               ; LABCELL_X10_Y42_N24                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                               ; LABCELL_X10_Y42_N54                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                               ; LABCELL_X10_Y42_N51                          ; 37      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                               ; LABCELL_X24_Y29_N48                          ; 33      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                               ; LABCELL_X24_Y29_N33                          ; 32      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                               ; LABCELL_X24_Y29_N24                          ; 44      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                         ; LABCELL_X33_Y37_N42                          ; 19      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~1                                                                                                                                                                                         ; LABCELL_X33_Y37_N54                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                                            ; LABCELL_X40_Y40_N12                          ; 88      ; Clock enable, Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[34]~0                                                                                                                                                           ; MLABCELL_X39_Y39_N51                         ; 37      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~0                                                                                                                                                         ; MLABCELL_X39_Y39_N57                         ; 14      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]~0                                                                                                                                                         ; MLABCELL_X39_Y40_N24                         ; 30      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                          ; LABCELL_X62_Y29_N45                          ; 35      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                                              ; MLABCELL_X47_Y53_N24                         ; 31      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|address_latch[0]~0                                                                                                              ; LABCELL_X46_Y56_N39                          ; 34      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burst_write_start~0                                                                                                             ; LABCELL_X46_Y58_N57                          ; 38      ; Clock enable, Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_write_transaction~0                                                                                                          ; LABCELL_X45_Y58_N6                           ; 36      ; Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[1]~0                                                                                                         ; LABCELL_X46_Y58_N30                          ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[2]~10                                                                                                   ; MLABCELL_X47_Y58_N36                         ; 7       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 726     ; Clock                                                             ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                          ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 9       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vcnt[12]~3                                                                                                                                                                                              ; MLABCELL_X34_Y8_N45                          ; 16      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vde~5                                                                                                                                                                                                   ; LABCELL_X40_Y4_N12                           ; 4       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vmini[11]~0                                                                                                                                                                                             ; MLABCELL_X39_Y41_N39                         ; 48      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[0]~0                                                                                                                                                                                            ; LABCELL_X35_Y35_N0                           ; 5       ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                              ; FF_X40_Y45_N17                               ; 34      ; Sync. clear                                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vs_line[0]~0                                                                                                                                                                                            ; LABCELL_X35_Y35_N15                          ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                ; MLABCELL_X34_Y8_N3                           ; 13      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; wcalc[10]~0                                                                                                                                                                                             ; MLABCELL_X39_Y41_N51                         ; 12      ; Clock enable                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1223    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 350     ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; USER_IO[6]                                                                                                       ; PIN_AF17                                     ; 51      ; Global Clock         ; GCLK10           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 130     ; Regional Clock       ; RCLK80           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 9646    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N5                             ; 56      ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~20        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1551    ; Global Clock         ; GCLK15           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2046    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 63      ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 726     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; emu:emu|ep994a:console|funky_reset[15]                                                                                                                                    ; 750     ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 504     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
; Name                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                   ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88     ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                                  ; M10K_X38_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                  ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X49_Y64_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                  ; M10K_X26_Y65_N0, M10K_X26_Y64_N0, M10K_X26_Y61_N0, M10K_X26_Y63_N0, M10K_X26_Y62_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                  ; M10K_X41_Y58_N0, M10K_X41_Y60_N0, M10K_X41_Y59_N0, M10K_X38_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_5km1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Ti994a.ram0_ascal_3ec5c344.hdl.mif ; M10K_X26_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                  ; M10K_X38_Y47_N0, M10K_X26_Y46_N0, M10K_X41_Y52_N0, M10K_X41_Y49_N0, M10K_X26_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                  ; M10K_X38_Y48_N0, M10K_X26_Y48_N0, M10K_X38_Y53_N0, M10K_X38_Y50_N0, M10K_X26_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                  ; M10K_X38_Y46_N0, M10K_X26_Y50_N0, M10K_X38_Y52_N0, M10K_X38_Y49_N0, M10K_X26_Y52_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                  ; M10K_X41_Y47_N0, M10K_X26_Y49_N0, M10K_X41_Y51_N0, M10K_X41_Y50_N0, M10K_X26_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_qan1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Ti994a.ram1_ascal_3ec5c344.hdl.mif ; M10K_X14_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                                  ; M10K_X38_Y54_N0, M10K_X41_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; emu:emu|altshift_taps:adc_val_rtl_0|shift_taps_9jv:auto_generated|altsyncram_v1a1:altsyncram5|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 510          ; 12           ; 510          ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 6120   ; 510                         ; 12                          ; 510                         ; 12                          ; 6120                ; 1           ; 0          ; None                                  ; M10K_X49_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|ep994a:console|fdc1772:fdc|fdc1772_dpram:fifo|altsyncram:ram_rtl_0|altsyncram_if12:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0          ; None                                  ; M10K_X49_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|ep994a:console|pager612:pager|altsyncram:regs_rtl_0|altsyncram_j2k1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0          ; None                                  ; M10K_X58_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                                       ;
; emu:emu|ep994a:console|pager612:pager|altsyncram:regs_rtl_1|altsyncram_j2k1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0          ; None                                  ; M10K_X58_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                                       ;
; emu:emu|ep994a:console|tms9900:cpu|scratchpad:my_scratchpad|altsyncram:altsyncram_component|altsyncram_s604:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port      ; Single Clock ; 128          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048   ; 128                         ; 16                          ; --                          ; --                          ; 2048                ; 1           ; 0          ; None                                  ; M10K_X58_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|spram:speechrom|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Single Port      ; Single Clock ; 32768        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144 ; 32768                       ; 8                           ; --                          ; --                          ; 262144              ; 32          ; 0          ; None                                  ; M10K_X76_Y24_N0, M10K_X69_Y21_N0, M10K_X76_Y19_N0, M10K_X69_Y15_N0, M10K_X76_Y21_N0, M10K_X76_Y22_N0, M10K_X76_Y17_N0, M10K_X76_Y15_N0, M10K_X69_Y20_N0, M10K_X76_Y20_N0, M10K_X69_Y17_N0, M10K_X76_Y18_N0, M10K_X69_Y25_N0, M10K_X76_Y23_N0, M10K_X69_Y18_N0, M10K_X76_Y16_N0, M10K_X58_Y23_N0, M10K_X58_Y24_N0, M10K_X58_Y18_N0, M10K_X58_Y15_N0, M10K_X58_Y22_N0, M10K_X58_Y21_N0, M10K_X58_Y19_N0, M10K_X58_Y17_N0, M10K_X58_Y25_N0, M10K_X69_Y24_N0, M10K_X58_Y20_N0, M10K_X69_Y14_N0, M10K_X69_Y22_N0, M10K_X69_Y23_N0, M10K_X69_Y19_N0, M10K_X69_Y16_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|spram:vram|altsyncram:altsyncram_component|altsyncram_6a04:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Single Port      ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0          ; None                                  ; M10K_X49_Y12_N0, M10K_X49_Y11_N0, M10K_X41_Y10_N0, M10K_X41_Y8_N0, M10K_X41_Y7_N0, M10K_X38_Y8_N0, M10K_X49_Y9_N0, M10K_X49_Y10_N0, M10K_X41_Y9_N0, M10K_X38_Y9_N0, M10K_X41_Y12_N0, M10K_X38_Y11_N0, M10K_X41_Y11_N0, M10K_X38_Y10_N0, M10K_X49_Y7_N0, M10K_X49_Y8_N0                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0          ; None                                  ; M10K_X26_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_6an1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 568          ; 96           ; 568          ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 54528  ; 568                         ; 96                          ; 568                         ; 96                          ; 54528               ; 10          ; 0          ; None                                  ; M10K_X5_Y45_N0, M10K_X5_Y41_N0, M10K_X5_Y42_N0, M10K_X14_Y41_N0, M10K_X5_Y43_N0, M10K_X14_Y43_N0, M10K_X5_Y40_N0, M10K_X14_Y42_N0, M10K_X14_Y40_N0, M10K_X5_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_q6n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 284          ; 24           ; 284          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6816   ; 284                         ; 24                          ; 284                         ; 24                          ; 6816                ; 2           ; 0          ; None                                  ; M10K_X14_Y46_N0, M10K_X14_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_q6n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 284          ; 24           ; 284          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6816   ; 284                         ; 24                          ; 284                         ; 24                          ; 6816                ; 2           ; 0          ; None                                  ; M10K_X14_Y45_N0, M10K_X14_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|altsyncram_kr91:altsyncram4|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 25           ; 3            ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 75     ; 3                           ; 25                          ; 3                           ; 25                          ; 75                  ; 1           ; 0          ; None                                  ; M10K_X26_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                  ; M10K_X14_Y32_N0, M10K_X14_Y31_N0, M10K_X14_Y33_N0, M10K_X14_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|altsyncram_no91:altsyncram4|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1           ; 0          ; None                                  ; M10K_X26_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                  ; M10K_X26_Y36_N0, M10K_X26_Y35_N0, M10K_X26_Y34_N0, M10K_X26_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                  ; M10K_X26_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                  ; M10K_X26_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 6           ;
; Independent 18x18 plus 36         ; 2           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 39          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 6           ;
; Fixed Point Unsigned Multiplier   ; 28          ;
; Fixed Point Mixed Sign Multiplier ; 29          ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                       ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; emu:emu|ep994a:console|fdc1772:fdc|Mult0~8                                                                 ; Two Independent 18x18     ; DSP_X32_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|ep994a:console|fdc1772:fdc|Mult0~mult_hlmac                                                        ; Independent 18x18 plus 36 ; DSP_X32_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add33~8                                                                                        ; Sum of two 18x18          ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                                                        ; Sum of two 18x18          ; DSP_X32_Y61_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                                                        ; Sum of two 18x18          ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                                                       ; Two Independent 18x18     ; DSP_X32_Y55_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                                                        ; Sum of two 18x18          ; DSP_X20_Y63_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                                                        ; Sum of two 18x18          ; DSP_X20_Y61_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                                                        ; Sum of two 18x18          ; DSP_X20_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y41_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y39_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y43_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y45_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y53_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y47_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                                                       ; Two Independent 18x18     ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                                                       ; Sum of two 18x18          ; DSP_X32_Y41_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                                                       ; Sum of two 18x18          ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                                                       ; Sum of two 18x18          ; DSP_X20_Y55_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                                                       ; Sum of two 18x18          ; DSP_X32_Y45_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                                                       ; Sum of two 18x18          ; DSP_X32_Y43_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                                                       ; Sum of two 18x18          ; DSP_X32_Y47_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                                                       ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                                                       ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                                                       ; Sum of two 18x18          ; DSP_X32_Y53_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                                                 ; Independent 18x18 plus 36 ; DSP_X32_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                                                        ; Independent 27x27         ; DSP_X32_Y24_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~172                               ; Independent 27x27         ; DSP_X32_Y28_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~513                               ; Independent 27x27         ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~172                               ; Independent 27x27         ; DSP_X32_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~513                               ; Independent 27x27         ; DSP_X32_Y33_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8                                 ; Independent 27x27         ; DSP_X20_Y28_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349                               ; Independent 27x27         ; DSP_X20_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult0~mac ; Two Independent 18x18     ; DSP_X32_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult2~8   ; Two Independent 18x18     ; DSP_X32_Y14_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|lpc10_speech_synthetizer:SpeechSynth|Mult1~mac ; Two Independent 18x18     ; DSP_X20_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 44,625 / 289,320 ( 15 % ) ;
; C12 interconnects                           ; 700 / 13,420 ( 5 % )      ;
; C2 interconnects                            ; 11,763 / 119,108 ( 10 % ) ;
; C4 interconnects                            ; 6,968 / 56,300 ( 12 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 6,407 / 289,320 ( 2 % )   ;
; Global clocks                               ; 9 / 16 ( 56 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 225 / 852 ( 26 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 196 / 408 ( 48 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 10,784 / 84,580 ( 13 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 696 / 12,676 ( 5 % )      ;
; R14/C12 interconnect drivers                ; 1,188 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 16,834 / 130,992 ( 13 % ) ;
; R6 interconnects                            ; 23,535 / 266,960 ( 9 % )  ;
; Spine clocks                                ; 49 / 360 ( 14 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 65           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 23           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 80           ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 122          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                   ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1546.8            ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 274.5             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 123.3             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 81.2              ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 56.4              ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; 54.4              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                            ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
; Source Register                                                                     ; Destination Register                                                           ; Delay Added in ns ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~0 ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_ctrl:ctrl_b|sprite_line_act_q  ; 1.380             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]~6 ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[0] ; 1.379             ;
; emu:emu|ep994a:console|funky_reset[15]                                              ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_ctrl:ctrl_b|sprite_line_act_q  ; 1.324             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]~4 ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[0] ; 1.308             ;
; osd:hdmi_osd|vs_out                                                                 ; vs                                                                             ; 1.250             ;
; osd:vga_osd|deD~reg1                                                                ; osd:vga_osd|osd_vcnt[4]                                                        ; 1.221             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~2 ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_ctrl:ctrl_b|sprite_line_act_q  ; 1.196             ;
; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]~5 ; emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b|pat_cnt_q[0] ; 1.171             ;
; cmd[7]                                                                              ; cnt[2]                                                                         ; 1.141             ;
; emu:emu|download_addr[15]                                                           ; emu:emu|sdram:sdram|ready                                                      ; 1.128             ;
; emu:emu|erase_addr[15]                                                              ; emu:emu|sdram:sdram|ready                                                      ; 1.128             ;
; emu:emu|saving_nv                                                                   ; emu:emu|sdram:sdram|ready                                                      ; 1.128             ;
; emu:emu|erasing                                                                     ; emu:emu|sdram:sdram|ready                                                      ; 1.128             ;
; cmd[2]                                                                              ; cnt[2]                                                                         ; 1.126             ;
; cmd[1]                                                                              ; cnt[2]                                                                         ; 1.112             ;
; cmd[3]                                                                              ; cnt[1]                                                                         ; 1.110             ;
; emu:emu|ep994a:console|fdc1772:fdc|motor_spin_up_sequence[3]                        ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 1.090             ;
; emu:emu|ep994a:console|fdc1772:fdc|motor_spin_up_sequence[1]                        ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 1.076             ;
; cmd[4]                                                                              ; cnt[1]                                                                         ; 1.075             ;
; emu:emu|ep994a:console|fdc1772:fdc|motor_spin_up_sequence[0]                        ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 1.075             ;
; emu:emu|ep994a:console|fdc1772:fdc|motor_spin_up_sequence[2]                        ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 1.051             ;
; cmd[5]                                                                              ; cnt[2]                                                                         ; 1.024             ;
; emu:emu|erase_addr[22]                                                              ; emu:emu|sdram:sdram|ready                                                      ; 0.994             ;
; emu:emu|download_addr[22]                                                           ; emu:emu|sdram:sdram|ready                                                      ; 0.994             ;
; dv_hs                                                                               ; hs                                                                             ; 0.975             ;
; emu:emu|download_addr[20]                                                           ; emu:emu|sdram:sdram|ready                                                      ; 0.970             ;
; emu:emu|erase_addr[20]                                                              ; emu:emu|sdram:sdram|ready                                                      ; 0.970             ;
; dv_data[5]                                                                          ; d[5]                                                                           ; 0.967             ;
; dv_data[3]                                                                          ; d[3]                                                                           ; 0.967             ;
; dv_data[4]                                                                          ; d[4]                                                                           ; 0.961             ;
; dv_data[2]                                                                          ; d[2]                                                                           ; 0.961             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|start_external          ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|speech_off         ; 0.955             ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[4]                                   ; emu:emu|ep994a:console|tms9900:cpu|arg1[1]                                     ; 0.955             ;
; cmd[0]                                                                              ; cnt[2]                                                                         ; 0.954             ;
; emu:emu|download_addr[21]                                                           ; emu:emu|sdram:sdram|ready                                                      ; 0.952             ;
; emu:emu|erase_addr[21]                                                              ; emu:emu|sdram:sdram|ready                                                      ; 0.952             ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[1]                                   ; emu:emu|ep994a:console|tms9900:cpu|arg1[1]                                     ; 0.948             ;
; cmd[6]                                                                              ; cnt[2]                                                                         ; 0.947             ;
; dv_data[13]                                                                         ; d[13]                                                                          ; 0.946             ;
; dv_data[17]                                                                         ; d[17]                                                                          ; 0.945             ;
; dv_data[0]                                                                          ; d[0]                                                                           ; 0.945             ;
; dv_data[9]                                                                          ; d[9]                                                                           ; 0.944             ;
; dv_data[7]                                                                          ; d[7]                                                                           ; 0.944             ;
; dv_data[12]                                                                         ; d[12]                                                                          ; 0.942             ;
; dv_data[10]                                                                         ; d[10]                                                                          ; 0.942             ;
; dv_data[18]                                                                         ; d[18]                                                                          ; 0.941             ;
; dv_data[14]                                                                         ; d[14]                                                                          ; 0.941             ;
; dv_data[1]                                                                          ; d[1]                                                                           ; 0.941             ;
; dv_data[15]                                                                         ; d[15]                                                                          ; 0.940             ;
; dv_data[16]                                                                         ; d[16]                                                                          ; 0.935             ;
; dv_data[8]                                                                          ; d[8]                                                                           ; 0.935             ;
; dv_data[6]                                                                          ; d[6]                                                                           ; 0.935             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[11]                                ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.935             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[10]                                ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.935             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[9]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.935             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[8]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.935             ;
; dv_data[23]                                                                         ; d[23]                                                                          ; 0.931             ;
; dv_data[22]                                                                         ; d[22]                                                                          ; 0.931             ;
; dv_data[21]                                                                         ; d[21]                                                                          ; 0.931             ;
; dv_data[19]                                                                         ; d[19]                                                                          ; 0.931             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[14]                                ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.930             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[1]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.930             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[0]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.930             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[15]                                ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.930             ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[3]                                   ; emu:emu|ep994a:console|tms9900:cpu|arg1[1]                                     ; 0.925             ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[2]                                   ; emu:emu|ep994a:console|tms9900:cpu|arg1[1]                                     ; 0.923             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[5]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.906             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[4]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.906             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[3]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.906             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[2]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.906             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[13]                                ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.896             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[12]                                ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.896             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[7]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.896             ;
; emu:emu|ep994a:console|fdc1772:fdc|step_rate_cnt[6]                                 ; emu:emu|ep994a:console|fdc1772:fdc|data_transfer_state.11                      ; 0.896             ;
; emu:emu|ep994a:console|tms9900:cpu|shift_count[0]                                   ; emu:emu|ep994a:console|tms9900:cpu|arg1[1]                                     ; 0.895             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|external                ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|speech_off         ; 0.892             ;
; rack                                                                                ; vs_wait                                                                        ; 0.886             ;
; emu:emu|download_addr[14]                                                           ; emu:emu|sdram:sdram|ready                                                      ; 0.880             ;
; emu:emu|erase_addr[14]                                                              ; emu:emu|sdram:sdram|ready                                                      ; 0.880             ;
; emu:emu|ep994a:console|fdc1772:fdc|cpu_rwD                                          ; emu:emu|ep994a:console|fdc1772:fdc|data_out[4]                                 ; 0.873             ;
; emu:emu|download_addr[18]                                                           ; emu:emu|sdram:sdram|ready                                                      ; 0.871             ;
; emu:emu|erase_addr[18]                                                              ; emu:emu|sdram:sdram|ready                                                      ; 0.871             ;
; emu:emu|ep994a:console|sram_addr_bus[11]                                            ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|nvram_save_addr[12]                                                         ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|download_addr[12]                                                           ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|sdram:sdram|save_addr[12]                                                   ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|sdram:sdram|save_addr[17]                                                   ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|sdram:sdram|save_addr[18]                                                   ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|ep994a:console|sram_addr_bus[16]                                            ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|download_addr[17]                                                           ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|ep994a:console|sram_addr_bus[17]                                            ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|erase_addr[17]                                                              ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|erase_addr[12]                                                              ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|loading_nv                                                                  ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|sdram:sdram|save_we                                                         ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|sdram:sdram|ready                                                           ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|hps_io:hps_io|ioctl_download                                                ; emu:emu|sdram:sdram|ready                                                      ; 0.861             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|last_m0_o               ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|speech_off         ; 0.854             ;
; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|databit[7]              ; emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|speech_off         ; 0.850             ;
; ascal:ascal|i_de_delay[1]                                                           ; ascal:ascal|i_de_delay[1]                                                      ; 0.844             ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Ti994a"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "emu:emu|ep994a:console|tms9900:cpu|scratchpad:my_scratchpad|altsyncram:altsyncram_component|altsyncram_s604:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 7 clocks (6 global, 1 regional)
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R80
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 63 fanout uses global clock CLKCTRL_G11
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 937 fanout uses global clock CLKCTRL_G9
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G5
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1575 fanout uses global clock CLKCTRL_G15
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 9364 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G4
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 355 fanout uses global clock CLKCTRL_G2
    Info (11162): USER_IO[6]~inputCLKENA0 with 51 fanout uses global clock CLKCTRL_G10
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver USER_IO[6]~inputCLKENA0, placed at CLKCTRL_G10
        Info (179012): Refclk input I/O pad USER_IO[6] is placed onto PIN_AF17
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Warning (335093): TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 256 -multiply_by 2199 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: emu:emu|ep994a:console|cpu_reset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|LastAdr[8]~17 is being clocked by emu:emu|ep994a:console|cpu_reset
Warning (332060): Node: emu:emu|ep994a:console|funky_reset[15] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch emu:emu|ep994a:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~3 is being clocked by emu:emu|ep994a:console|funky_reset[15]
Warning (332060): Node: USER_IO[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|ep994a:console|tipi_top:tipi|shift_sin_pout:shift_rd|latch_q[3] is being clocked by USER_IO[6]
Warning (332060): Node: emu:emu|ep994a:console|tipi_regs[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|ep994a:console|tipi_top:tipi|latch_8bit:tdl|latch_q[3] is being clocked by emu:emu|ep994a:console|tipi_regs[0]
Warning (332060): Node: emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|Clk512kHz was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|clear_start_speaking is being clocked by emu:emu|ep994a:console|tispeechsyn:speech|tms5220:tms5220_b|Clk512kHz
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.328 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   23.283 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):  100.000     hdmi_sck
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "SDRAM_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Block RAM
    Extra Info (176218): Packed 834 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 80 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 286 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1694 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:02:03
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:03:08
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:27
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:03:25
Info (11888): Total time spent on timing analysis during the Fitter is 151.01 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:45
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/sys/sys_top.v Line: 86
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/sys/sys_top.v Line: 85
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/output_files/Ti994a.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 7816 megabytes
    Info: Processing ended: Fri Dec 17 22:57:55 2021
    Info: Elapsed time: 00:25:33
    Info: Total CPU time (on all processors): 00:26:59


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/TI-99_4A_MiSTer-master/output_files/Ti994a.fit.smsg.


