
*** Running vivado
    with args -log srrc_fir_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source srrc_fir_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source srrc_fir_wrapper.tcl -notrace
Command: synth_design -top srrc_fir_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17372
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1205.082 ; gain = 407.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'srrc_fir_wrapper' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'srrc_fir' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:17' bound to instance 'filter' of component 'srrc_fir' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'srrc_fir' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:27]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_0' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:78]
INFO: [Synth 8-638] synthesizing module 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_n' (0#1) [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:85]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/dff_n.vhd:12' bound to instance 'OUTPUT_DFF_MAP' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'srrc_fir' (0#1) [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'srrc_fir_wrapper' (0#1) [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/src/srrc_fir_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.137 ; gain = 498.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.137 ; gain = 498.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.137 ; gain = 498.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1296.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.srcs/constrs_1/new/srrc_fir_constraints.xdc]
Finished Parsing XDC File [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.srcs/constrs_1/new/srrc_fir_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.srcs/constrs_1/new/srrc_fir_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/srrc_fir_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/srrc_fir_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1359.008 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1359.008 ; gain = 561.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1359.008 ; gain = 561.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1359.008 ; gain = 561.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1359.008 ; gain = 561.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP filter/mul_out[11], operation Mode is: A''*(B:0x48be).
DSP Report: register filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/mul_out[11].
DSP Report: register filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/mul_out[11].
DSP Report: operator filter/mul_out[11] is absorbed into DSP filter/mul_out[11].
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D+A'')*(B:0x3fef1).
DSP Report: register filter/DFF_MAP[20].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[21].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[0] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[0] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+A'')*(B:0x3e5e).
DSP Report: register filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[10] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[10] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+ACIN2)*(B:0x2507).
DSP Report: register filter/DFF_MAP[8].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[12].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[9] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[9] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+ACIN2)*(B:0xa09).
DSP Report: register filter/DFF_MAP[7].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[13].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[8] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[8] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+ACIN2)*(B:0x3f935).
DSP Report: register filter/DFF_MAP[6].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[14].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[7] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[7] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+ACIN2)*(B:0x3f5f6).
DSP Report: register filter/DFF_MAP[5].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[15].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[6] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[6] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+ACIN2)*(B:0x3fb33).
DSP Report: register filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[5] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[5] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+ACIN2)*(B:0xfd).
DSP Report: register filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[4] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[4] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+ACIN2)*(B:0x2b6).
DSP Report: register filter/DFF_MAP[2].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[3] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[3] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+A'')*(B:0xfd).
DSP Report: register filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[1].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[2] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[2] is absorbed into DSP filter/result.
DSP Report: Generating DSP filter/result, operation Mode is: PCIN+(D'+A'')*(B:0x3ff0a).
DSP Report: register filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[20].GENERIC_DFF.DFF_i/q_reg is absorbed into DSP filter/result.
DSP Report: register filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg is absorbed into DSP filter/result.
DSP Report: operator filter/result is absorbed into DSP filter/result.
DSP Report: operator filter/mul_out[1] is absorbed into DSP filter/result.
DSP Report: operator filter/sum_out[1] is absorbed into DSP filter/result.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1359.008 ; gain = 561.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srrc_fir_wrapper | A''*(B:0x48be)              | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D+A'')*(B:0x3fef1)    | 16     | 10     | -      | 16     | 32     | 2    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+A'')*(B:0x3e5e)    | 16     | 15     | -      | 16     | 32     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+ACIN2)*(B:0x2507)  | 16     | 15     | -      | 16     | 32     | 1    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+ACIN2)*(B:0xa09)   | 16     | 13     | -      | 16     | 32     | 1    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+ACIN2)*(B:0x3f935) | 16     | 12     | -      | 16     | 32     | 1    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+ACIN2)*(B:0x3f5f6) | 16     | 13     | -      | 16     | 32     | 1    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+ACIN2)*(B:0x3fb33) | 16     | 12     | -      | 16     | 32     | 1    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+ACIN2)*(B:0xfd)    | 16     | 9      | -      | 16     | 32     | 1    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+ACIN2)*(B:0x2b6)   | 16     | 11     | -      | 16     | 32     | 1    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+A'')*(B:0xfd)      | 16     | 9      | -      | 16     | 32     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+(D'+A'')*(B:0x3ff0a)   | 16     | 9      | -      | 16     | 32     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
+-----------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1359.008 ; gain = 561.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1359.008 ; gain = 561.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1372.801 ; gain = 575.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1380.574 ; gain = 583.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1380.574 ; gain = 583.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1380.574 ; gain = 583.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1380.574 ; gain = 583.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1380.574 ; gain = 583.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1380.574 ; gain = 583.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srrc_fir_wrapper | filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[15] | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+-----------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srrc_fir_wrapper | A''*B            | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D+A''*B     | 30     | 18     | -      | 25     | 0      | 2    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A''*B    | 30     | 14     | -      | 25     | 0      | 2    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A'*B     | 0      | 14     | -      | 25     | 0      | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A'*B     | 0      | 12     | -      | 25     | 0      | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A'*B     | 0      | 18     | -      | 25     | 0      | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A'*B     | 0      | 18     | -      | 25     | 0      | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A'*B     | 0      | 18     | -      | 25     | 0      | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A'*B     | 0      | 8      | -      | 25     | 0      | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A'*B     | 0      | 10     | -      | 25     | 0      | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | PCIN+D'+A''*B    | 30     | 8      | -      | 25     | 0      | 2    | 0    | -    | 0    | 0     | 0    | 0    | 
|srrc_fir_wrapper | (PCIN+D'+A''*B)' | 30     | 18     | -      | 25     | 32     | 2    | 0    | -    | 0    | 0     | 0    | 1    | 
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |    12|
|7     |LUT1    |     1|
|8     |LUT2    |    16|
|9     |SRL16E  |    16|
|10    |FDRE    |   216|
|11    |IBUF    |    18|
|12    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1380.574 ; gain = 583.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1380.574 ; gain = 520.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1380.574 ; gain = 583.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1392.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1396.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 29b9934
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1396.281 ; gain = 1001.676
INFO: [Common 17-1381] The checkpoint 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.runs/synth_1/srrc_fir_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file srrc_fir_wrapper_utilization_synth.rpt -pb srrc_fir_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 17:32:58 2023...
