
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	402bf0 <ferror@plt+0xf90>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <use_default_colors@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <has_colors@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <waddch@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <pipe@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <cbreak@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <ctime@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <waddnstr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <asprintf@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fork@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <__fpending@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <snprintf@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <init_pair@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <time@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <wrefresh@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <initscr@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <start_color@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <bindtextdomain@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__libc_start_main@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <fgetc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <fdopen@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <gettimeofday@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <sleep@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <winch@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <beep@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <getc@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <system@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <strdup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <nonl@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <textdomain@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <getopt_long@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <execvp@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <ungetc@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <endwin@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <wclear@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <sysconf@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <gethostname@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <noecho@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <usleep@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <dcgettext@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dup2@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <wmove@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <waitpid@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <resizeterm@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <ioctl@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	stp	x29, x30, [sp, #-352]!
  401c74:	adrp	x2, 417000 <ferror@plt+0x153a0>
  401c78:	mov	x29, sp
  401c7c:	stp	x23, x24, [sp, #48]
  401c80:	adrp	x24, 417000 <ferror@plt+0x153a0>
  401c84:	ldr	x3, [x24, #1040]
  401c88:	stp	x19, x20, [sp, #16]
  401c8c:	mov	w20, w0
  401c90:	stp	x21, x22, [sp, #32]
  401c94:	mov	w0, #0x6                   	// #6
  401c98:	adrp	x19, 405000 <ferror@plt+0x33a0>
  401c9c:	stp	x25, x26, [sp, #64]
  401ca0:	add	x19, x19, #0xc08
  401ca4:	adrp	x21, 417000 <ferror@plt+0x153a0>
  401ca8:	stp	x27, x28, [sp, #80]
  401cac:	add	x21, x21, #0x238
  401cb0:	adrp	x22, 405000 <ferror@plt+0x33a0>
  401cb4:	stp	d8, d9, [sp, #96]
  401cb8:	add	x23, x21, #0x18
  401cbc:	add	x22, x22, #0xc60
  401cc0:	str	d10, [sp, #112]
  401cc4:	str	x3, [x2, #984]
  401cc8:	str	x1, [x29, #208]
  401ccc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401cd0:	add	x1, x1, #0x890
  401cd4:	bl	401c50 <setlocale@plt>
  401cd8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401cdc:	add	x1, x1, #0xbf0
  401ce0:	mov	x0, x19
  401ce4:	bl	4019c0 <bindtextdomain@plt>
  401ce8:	mov	x0, x19
  401cec:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401cf0:	bl	401ad0 <textdomain@plt>
  401cf4:	add	x19, x19, #0x420
  401cf8:	adrp	x0, 403000 <ferror@plt+0x13a0>
  401cfc:	add	x0, x0, #0x708
  401d00:	bl	405850 <ferror@plt+0x3bf0>
  401d04:	mov	x0, #0xffffffe00000        	// #281474974613504
  401d08:	fmov	d8, #2.000000000000000000e+00
  401d0c:	movk	x0, #0x41ef, lsl #48
  401d10:	fmov	d9, x0
  401d14:	adrp	x0, 405000 <ferror@plt+0x33a0>
  401d18:	ldr	d10, [x0, #3568]
  401d1c:	nop
  401d20:	ldr	x1, [x29, #208]
  401d24:	mov	x3, x23
  401d28:	mov	x2, x22
  401d2c:	mov	w0, w20
  401d30:	mov	x4, #0x0                   	// #0
  401d34:	bl	401ae0 <getopt_long@plt>
  401d38:	cmn	w0, #0x1
  401d3c:	b.eq	401d8c <ferror@plt+0x12c>  // b.none
  401d40:	cmp	w0, #0x68
  401d44:	b.eq	4029b8 <ferror@plt+0xd58>  // b.none
  401d48:	b.gt	401f84 <ferror@plt+0x324>
  401d4c:	cmp	w0, #0x64
  401d50:	b.eq	4020a8 <ferror@plt+0x448>  // b.none
  401d54:	b.le	40205c <ferror@plt+0x3fc>
  401d58:	cmp	w0, #0x65
  401d5c:	b.ne	401fe8 <ferror@plt+0x388>  // b.any
  401d60:	ldr	x1, [x29, #208]
  401d64:	mov	x3, x23
  401d68:	ldr	w0, [x19, #84]
  401d6c:	mov	x2, x22
  401d70:	mov	x4, #0x0                   	// #0
  401d74:	orr	w0, w0, #0x40
  401d78:	str	w0, [x19, #84]
  401d7c:	mov	w0, w20
  401d80:	bl	401ae0 <getopt_long@plt>
  401d84:	cmn	w0, #0x1
  401d88:	b.ne	401d40 <ferror@plt+0xe0>  // b.any
  401d8c:	adrp	x22, 417000 <ferror@plt+0x153a0>
  401d90:	ldr	w0, [x22, #1008]
  401d94:	cmp	w0, w20
  401d98:	b.ge	4029ac <ferror@plt+0xd4c>  // b.tcont
  401d9c:	add	w1, w0, #0x1
  401da0:	str	w1, [x22, #1008]
  401da4:	ldr	x1, [x29, #208]
  401da8:	sbfiz	x2, x0, #3, #32
  401dac:	add	x0, x1, w0, sxtw #3
  401db0:	stp	x2, x0, [x29, #136]
  401db4:	ldr	x0, [x1, x2]
  401db8:	str	x0, [x29, #176]
  401dbc:	cbz	x0, 401dcc <ferror@plt+0x16c>
  401dc0:	bl	401a80 <strdup@plt>
  401dc4:	str	x0, [x29, #176]
  401dc8:	cbz	x0, 4029dc <ferror@plt+0xd7c>
  401dcc:	ldr	x0, [x29, #176]
  401dd0:	bl	401840 <strlen@plt>
  401dd4:	mov	w25, w0
  401dd8:	ldr	w1, [x22, #1008]
  401ddc:	cmp	w20, w1
  401de0:	b.le	401e68 <ferror@plt+0x208>
  401de4:	add	x22, x22, #0x3f0
  401de8:	mov	w23, #0x20                  	// #32
  401dec:	nop
  401df0:	ldr	x0, [x29, #208]
  401df4:	ldr	x0, [x0, w1, sxtw #3]
  401df8:	bl	401840 <strlen@plt>
  401dfc:	add	w24, w25, w0
  401e00:	mov	x19, x0
  401e04:	add	w24, w24, #0x2
  401e08:	ldr	x0, [x29, #176]
  401e0c:	sxtw	x24, w24
  401e10:	mov	x1, x24
  401e14:	bl	401a20 <realloc@plt>
  401e18:	str	x0, [x29, #176]
  401e1c:	cmp	x0, #0x0
  401e20:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  401e24:	b.ne	4029c4 <ferror@plt+0xd64>  // b.any
  401e28:	ldr	w24, [x22]
  401e2c:	sxtw	x2, w19
  401e30:	ldr	x1, [x29, #208]
  401e34:	add	w19, w19, #0x1
  401e38:	ldr	x26, [x29, #176]
  401e3c:	ldr	x1, [x1, w24, sxtw #3]
  401e40:	add	x0, x26, w25, sxtw
  401e44:	strb	w23, [x26, w25, sxtw]
  401e48:	add	w25, w25, w19
  401e4c:	add	x0, x0, #0x1
  401e50:	bl	401820 <memcpy@plt>
  401e54:	add	w1, w24, #0x1
  401e58:	str	w1, [x22]
  401e5c:	strb	wzr, [x26, w25, sxtw]
  401e60:	cmp	w1, w20
  401e64:	b.lt	401df0 <ferror@plt+0x190>  // b.tstop
  401e68:	bl	4030f0 <ferror@plt+0x1490>
  401e6c:	adrp	x19, 403000 <ferror@plt+0x13a0>
  401e70:	add	x19, x19, #0x2e8
  401e74:	mov	w0, #0x2                   	// #2
  401e78:	mov	x1, x19
  401e7c:	bl	401960 <signal@plt>
  401e80:	mov	x1, x19
  401e84:	mov	w0, #0xf                   	// #15
  401e88:	bl	401960 <signal@plt>
  401e8c:	mov	x1, x19
  401e90:	mov	w0, #0x1                   	// #1
  401e94:	bl	401960 <signal@plt>
  401e98:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401e9c:	mov	w0, #0x1c                  	// #28
  401ea0:	add	x19, x19, #0x420
  401ea4:	adrp	x1, 402000 <ferror@plt+0x3a0>
  401ea8:	add	x1, x1, #0xee0
  401eac:	bl	401960 <signal@plt>
  401eb0:	mov	w0, #0x1                   	// #1
  401eb4:	str	w0, [x19, #80]
  401eb8:	bl	4019a0 <initscr@plt>
  401ebc:	ldr	w0, [x19, #84]
  401ec0:	tbnz	w0, #5, 40274c <ferror@plt+0xaec>
  401ec4:	bl	401aa0 <nonl@plt>
  401ec8:	bl	401b90 <noecho@plt>
  401ecc:	bl	4018e0 <cbreak@plt>
  401ed0:	ldr	w0, [x19, #88]
  401ed4:	cbnz	w0, 402728 <ferror@plt+0xac8>
  401ed8:	mov	x0, #0xc60000000000        	// #217703302299648
  401edc:	movk	x0, #0x40b0, lsl #48
  401ee0:	fmov	d9, x0
  401ee4:	ldr	w0, [x19, #16]
  401ee8:	cbnz	w0, 4026e8 <ferror@plt+0xa88>
  401eec:	ldr	w0, [x21, #16]
  401ef0:	cbnz	w0, 4025e4 <ferror@plt+0x984>
  401ef4:	add	x0, x29, #0xe8
  401ef8:	bl	4018c0 <pipe@plt>
  401efc:	tbnz	w0, #31, 402ae0 <ferror@plt+0xe80>
  401f00:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401f04:	ldr	x0, [x0, #1016]
  401f08:	bl	401b40 <fflush@plt>
  401f0c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401f10:	ldr	x0, [x0, #992]
  401f14:	bl	401b40 <fflush@plt>
  401f18:	bl	401920 <fork@plt>
  401f1c:	str	w0, [x29, #168]
  401f20:	cmp	w0, #0x0
  401f24:	b.lt	402b10 <ferror@plt+0xeb0>  // b.tstop
  401f28:	b.ne	4020ec <ferror@plt+0x48c>  // b.any
  401f2c:	ldr	w0, [x29, #232]
  401f30:	bl	401a90 <close@plt>
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	bl	401a90 <close@plt>
  401f3c:	ldr	w0, [x29, #236]
  401f40:	mov	w1, #0x1                   	// #1
  401f44:	bl	401bc0 <dup2@plt>
  401f48:	tbnz	w0, #31, 402b40 <ferror@plt+0xee0>
  401f4c:	ldr	w0, [x29, #236]
  401f50:	bl	401a90 <close@plt>
  401f54:	mov	w1, #0x2                   	// #2
  401f58:	mov	w0, #0x1                   	// #1
  401f5c:	bl	401bc0 <dup2@plt>
  401f60:	ldr	w0, [x19, #84]
  401f64:	tbnz	w0, #3, 4020d8 <ferror@plt+0x478>
  401f68:	ldr	x0, [x29, #176]
  401f6c:	bl	401a70 <system@plt>
  401f70:	str	w0, [x29, #248]
  401f74:	tst	x0, #0x7f
  401f78:	b.eq	4027d4 <ferror@plt+0xb74>  // b.none
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	bl	401860 <exit@plt>
  401f84:	cmp	w0, #0x74
  401f88:	b.eq	4020a0 <ferror@plt+0x440>  // b.none
  401f8c:	b.le	402018 <ferror@plt+0x3b8>
  401f90:	cmp	w0, #0x76
  401f94:	b.ne	402000 <ferror@plt+0x3a0>  // b.any
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401fa0:	mov	x0, #0x0                   	// #0
  401fa4:	add	x1, x1, #0xc38
  401fa8:	bl	401bb0 <dcgettext@plt>
  401fac:	ldr	x1, [x24, #1040]
  401fb0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  401fb4:	add	x2, x2, #0xc48
  401fb8:	bl	401be0 <printf@plt>
  401fbc:	mov	sp, x29
  401fc0:	mov	w0, #0x0                   	// #0
  401fc4:	ldp	x19, x20, [sp, #16]
  401fc8:	ldp	x21, x22, [sp, #32]
  401fcc:	ldp	x23, x24, [sp, #48]
  401fd0:	ldp	x25, x26, [sp, #64]
  401fd4:	ldp	x27, x28, [sp, #80]
  401fd8:	ldp	d8, d9, [sp, #96]
  401fdc:	ldr	d10, [sp, #112]
  401fe0:	ldp	x29, x30, [sp], #352
  401fe4:	ret
  401fe8:	cmp	w0, #0x67
  401fec:	b.ne	4029ac <ferror@plt+0xd4c>  // b.any
  401ff0:	ldr	w0, [x19, #84]
  401ff4:	orr	w0, w0, #0x80
  401ff8:	str	w0, [x19, #84]
  401ffc:	b	401d20 <ferror@plt+0xc0>
  402000:	cmp	w0, #0x78
  402004:	b.ne	4029ac <ferror@plt+0xd4c>  // b.any
  402008:	ldr	w0, [x19, #84]
  40200c:	orr	w0, w0, #0x8
  402010:	str	w0, [x19, #84]
  402014:	b	401d20 <ferror@plt+0xc0>
  402018:	cmp	w0, #0x6e
  40201c:	b.ne	402074 <ferror@plt+0x414>  // b.any
  402020:	adrp	x3, 417000 <ferror@plt+0x153a0>
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	ldr	x25, [x3, #1000]
  402034:	add	x1, x1, #0xc18
  402038:	bl	401bb0 <dcgettext@plt>
  40203c:	mov	x1, x0
  402040:	mov	x0, x25
  402044:	bl	403430 <ferror@plt+0x17d0>
  402048:	fcmpe	d0, d10
  40204c:	b.pl	4020cc <ferror@plt+0x46c>  // b.nfrst
  402050:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402054:	ldr	d8, [x0, #3568]
  402058:	b	401d20 <ferror@plt+0xc0>
  40205c:	cmp	w0, #0x62
  402060:	b.ne	402088 <ferror@plt+0x428>  // b.any
  402064:	ldr	w0, [x19, #84]
  402068:	orr	w0, w0, #0x10
  40206c:	str	w0, [x19, #84]
  402070:	b	401d20 <ferror@plt+0xc0>
  402074:	cmp	w0, #0x70
  402078:	b.ne	4029ac <ferror@plt+0xd4c>  // b.any
  40207c:	mov	w0, #0x1                   	// #1
  402080:	str	w0, [x19, #88]
  402084:	b	401d20 <ferror@plt+0xc0>
  402088:	cmp	w0, #0x63
  40208c:	b.ne	4029ac <ferror@plt+0xd4c>  // b.any
  402090:	ldr	w0, [x19, #84]
  402094:	orr	w0, w0, #0x20
  402098:	str	w0, [x19, #84]
  40209c:	b	401d20 <ferror@plt+0xc0>
  4020a0:	str	wzr, [x21, #16]
  4020a4:	b	401d20 <ferror@plt+0xc0>
  4020a8:	adrp	x1, 417000 <ferror@plt+0x153a0>
  4020ac:	ldr	w0, [x19, #84]
  4020b0:	ldr	x2, [x1, #1000]
  4020b4:	orr	w1, w0, #0x2
  4020b8:	orr	w0, w0, #0x6
  4020bc:	cmp	x2, #0x0
  4020c0:	csel	w0, w0, w1, ne  // ne = any
  4020c4:	str	w0, [x19, #84]
  4020c8:	b	401d20 <ferror@plt+0xc0>
  4020cc:	fcmp	d0, d9
  4020d0:	fcsel	d8, d0, d9, le
  4020d4:	b	401d20 <ferror@plt+0xc0>
  4020d8:	ldr	x1, [x29, #144]
  4020dc:	ldr	x0, [x1]
  4020e0:	bl	401af0 <execvp@plt>
  4020e4:	cmn	w0, #0x1
  4020e8:	b.eq	402aa4 <ferror@plt+0xe44>  // b.none
  4020ec:	ldr	w0, [x29, #236]
  4020f0:	bl	401a90 <close@plt>
  4020f4:	ldr	w0, [x29, #232]
  4020f8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4020fc:	add	x1, x1, #0xd28
  402100:	bl	4019f0 <fdopen@plt>
  402104:	str	x0, [x29, #200]
  402108:	cbz	x0, 402a64 <ferror@plt+0xe04>
  40210c:	ldr	x1, [x21, #8]
  402110:	stp	wzr, wzr, [x19]
  402114:	ldr	w0, [x21, #16]
  402118:	str	wzr, [x19, #8]
  40211c:	cmp	x1, w0, sxtw
  402120:	sxtw	x1, w0
  402124:	b.le	4028a8 <ferror@plt+0xc48>
  402128:	sub	w0, w0, w1
  40212c:	add	x2, x29, #0xf8
  402130:	str	x2, [x29, #160]
  402134:	str	w0, [x29, #172]
  402138:	mov	w0, #0x1                   	// #1
  40213c:	str	w0, [x29, #184]
  402140:	str	x1, [x29, #192]
  402144:	str	wzr, [x29, #216]
  402148:	ldr	w1, [x29, #172]
  40214c:	ldr	w2, [x29, #192]
  402150:	ldr	w0, [x19, #84]
  402154:	add	w1, w1, w2
  402158:	str	w1, [x29, #188]
  40215c:	tbnz	w0, #5, 4025c8 <ferror@plt+0x968>
  402160:	ldr	x0, [x21]
  402164:	mov	w24, #0x0                   	// #0
  402168:	mov	w26, #0x0                   	// #0
  40216c:	mov	w23, #0x0                   	// #0
  402170:	cmp	x0, #0x0
  402174:	b.le	4023b8 <ferror@plt+0x758>
  402178:	cbnz	w23, 402200 <ferror@plt+0x5a0>
  40217c:	nop
  402180:	cbz	w24, 40228c <ferror@plt+0x62c>
  402184:	adrp	x4, 417000 <ferror@plt+0x153a0>
  402188:	add	w20, w26, #0x1
  40218c:	add	x28, x4, #0x408
  402190:	ldr	x0, [x4, #1032]
  402194:	tst	x20, #0x7
  402198:	mov	w27, #0x20                  	// #32
  40219c:	b.eq	4024cc <ferror@plt+0x86c>  // b.none
  4021a0:	mov	w25, w27
  4021a4:	mov	w22, #0x0                   	// #0
  4021a8:	mov	w24, #0x1                   	// #1
  4021ac:	ldr	w1, [x29, #188]
  4021b0:	mov	w2, w26
  4021b4:	bl	401bd0 <wmove@plt>
  4021b8:	ldr	w0, [x21, #408]
  4021bc:	ldr	w1, [x29, #216]
  4021c0:	orr	w0, w1, w0
  4021c4:	cbz	w0, 402238 <ferror@plt+0x5d8>
  4021c8:	ldr	w1, [x19, #84]
  4021cc:	ldr	x0, [x28]
  4021d0:	sxtw	x26, w20
  4021d4:	tbnz	w1, #1, 402270 <ferror@plt+0x610>
  4021d8:	mov	w1, w27
  4021dc:	bl	4018b0 <waddch@plt>
  4021e0:	ldr	x0, [x21]
  4021e4:	cmp	x0, x26
  4021e8:	b.le	4024a4 <ferror@plt+0x844>
  4021ec:	cbz	w22, 4021f8 <ferror@plt+0x598>
  4021f0:	ldr	w0, [x19, #84]
  4021f4:	tbnz	w0, #5, 402308 <ferror@plt+0x6a8>
  4021f8:	mov	w26, w20
  4021fc:	cbz	w23, 402180 <ferror@plt+0x520>
  402200:	adrp	x4, 417000 <ferror@plt+0x153a0>
  402204:	ldr	w1, [x29, #188]
  402208:	add	x28, x4, #0x408
  40220c:	mov	w2, w26
  402210:	ldr	x0, [x4, #1032]
  402214:	mov	w27, #0x20                  	// #32
  402218:	add	w20, w26, #0x1
  40221c:	mov	w25, w27
  402220:	mov	w22, #0x0                   	// #0
  402224:	bl	401bd0 <wmove@plt>
  402228:	ldr	w0, [x21, #408]
  40222c:	ldr	w1, [x29, #216]
  402230:	orr	w0, w1, w0
  402234:	cbnz	w0, 4021c8 <ferror@plt+0x568>
  402238:	ldr	w1, [x19, #84]
  40223c:	ldr	x0, [x28]
  402240:	and	w2, w1, #0x80
  402244:	str	w2, [x29, #216]
  402248:	tbz	w1, #7, 4021d0 <ferror@plt+0x570>
  40224c:	bl	401a30 <winch@plt>
  402250:	sxtw	x26, w20
  402254:	and	w1, w25, #0xff
  402258:	cmp	w1, w0, uxtb
  40225c:	ldr	w1, [x19, #84]
  402260:	cset	w2, ne  // ne = any
  402264:	str	w2, [x29, #216]
  402268:	ldr	x0, [x28]
  40226c:	tbz	w1, #1, 4021d8 <ferror@plt+0x578>
  402270:	bl	401a30 <winch@plt>
  402274:	ldr	w1, [x21, #408]
  402278:	cbz	w1, 40245c <ferror@plt+0x7fc>
  40227c:	ldr	x0, [x28]
  402280:	b	4021d8 <ferror@plt+0x578>
  402284:	ldr	w0, [x19, #84]
  402288:	tbnz	w0, #5, 402318 <ferror@plt+0x6b8>
  40228c:	ldr	x0, [x29, #200]
  402290:	bl	401a50 <getc@plt>
  402294:	mov	w25, w0
  402298:	cmn	w0, #0x1
  40229c:	b.eq	4022d8 <ferror@plt+0x678>  // b.none
  4022a0:	bl	401b00 <__ctype_b_loc@plt>
  4022a4:	ldr	x0, [x0]
  4022a8:	ldrh	w0, [x0, w25, sxtw #1]
  4022ac:	tbnz	w0, #14, 4024dc <ferror@plt+0x87c>
  4022b0:	sub	w0, w25, #0x9
  4022b4:	cmp	w0, #0x1
  4022b8:	b.ls	4024dc <ferror@plt+0x87c>  // b.plast
  4022bc:	cmp	w25, #0x1b
  4022c0:	b.eq	402284 <ferror@plt+0x624>  // b.none
  4022c4:	ldr	x0, [x29, #200]
  4022c8:	bl	401a50 <getc@plt>
  4022cc:	mov	w25, w0
  4022d0:	cmn	w0, #0x1
  4022d4:	b.ne	4022a0 <ferror@plt+0x640>  // b.any
  4022d8:	ldr	w1, [x19, #84]
  4022dc:	adrp	x4, 417000 <ferror@plt+0x153a0>
  4022e0:	add	w20, w26, #0x1
  4022e4:	add	x28, x4, #0x408
  4022e8:	ldr	x0, [x4, #1032]
  4022ec:	and	w23, w1, #0x20
  4022f0:	tbnz	w1, #5, 4025c0 <ferror@plt+0x960>
  4022f4:	mov	w27, #0x20                  	// #32
  4022f8:	mov	w22, #0x0                   	// #0
  4022fc:	mov	w25, w27
  402300:	mov	w24, #0x0                   	// #0
  402304:	b	4021ac <ferror@plt+0x54c>
  402308:	mov	w0, #0xffffffff            	// #-1
  40230c:	mov	w26, w20
  402310:	bl	402cb0 <ferror@plt+0x1050>
  402314:	b	4021fc <ferror@plt+0x59c>
  402318:	ldr	x0, [x29, #200]
  40231c:	bl	401a50 <getc@plt>
  402320:	cmp	w0, #0x5b
  402324:	b.ne	4027c0 <ferror@plt+0xb60>  // b.any
  402328:	mov	w22, #0x0                   	// #0
  40232c:	ldr	x20, [x29, #160]
  402330:	b	402354 <ferror@plt+0x6f4>
  402334:	cmp	w0, #0x3b
  402338:	sub	w1, w0, #0x30
  40233c:	ccmp	w1, #0x9, #0x0, ne  // ne = any
  402340:	b.hi	4023ac <ferror@plt+0x74c>  // b.pmore
  402344:	strb	w0, [x20], #1
  402348:	add	w22, w22, #0x1
  40234c:	cmp	w22, #0x64
  402350:	b.eq	40236c <ferror@plt+0x70c>  // b.none
  402354:	ldr	x0, [x29, #200]
  402358:	bl	401a50 <getc@plt>
  40235c:	cmp	w0, #0x6d
  402360:	b.ne	402334 <ferror@plt+0x6d4>  // b.any
  402364:	ldr	x0, [x29, #160]
  402368:	strb	wzr, [x0, w22, sxtw]
  40236c:	ldrb	w0, [x29, #248]
  402370:	cbz	w0, 402960 <ferror@plt+0xd00>
  402374:	ldrb	w1, [x29, #248]
  402378:	ldr	x2, [x29, #160]
  40237c:	str	x2, [x29, #240]
  402380:	mov	x0, x2
  402384:	cbnz	w1, 402398 <ferror@plt+0x738>
  402388:	b	4023ac <ferror@plt+0x74c>
  40238c:	ldr	x0, [x29, #240]
  402390:	ldrb	w1, [x0], #1
  402394:	cbz	w1, 4023ac <ferror@plt+0x74c>
  402398:	add	x1, x29, #0xf0
  40239c:	mov	w2, #0xa                   	// #10
  4023a0:	bl	401b10 <strtol@plt>
  4023a4:	bl	402cb0 <ferror@plt+0x1050>
  4023a8:	cbnz	w0, 40238c <ferror@plt+0x72c>
  4023ac:	sxtw	x1, w26
  4023b0:	mov	w20, w26
  4023b4:	b	40257c <ferror@plt+0x91c>
  4023b8:	str	wzr, [x29, #184]
  4023bc:	nop
  4023c0:	ldr	x1, [x29, #192]
  4023c4:	ldr	x0, [x21, #8]
  4023c8:	add	x1, x1, #0x1
  4023cc:	str	x1, [x29, #192]
  4023d0:	cmp	x0, x1
  4023d4:	b.gt	402148 <ferror@plt+0x4e8>
  4023d8:	ldr	x0, [x29, #200]
  4023dc:	bl	401970 <fclose@plt>
  4023e0:	ldr	w0, [x29, #168]
  4023e4:	mov	w2, #0x0                   	// #0
  4023e8:	ldr	x1, [x29, #160]
  4023ec:	bl	401c10 <waitpid@plt>
  4023f0:	tbnz	w0, #31, 402b70 <ferror@plt+0xf10>
  4023f4:	ldr	w0, [x29, #248]
  4023f8:	and	w1, w0, #0x7f
  4023fc:	ubfx	x0, x0, #8, #8
  402400:	orr	w0, w0, w1
  402404:	cbz	w0, 402418 <ferror@plt+0x7b8>
  402408:	ldr	w0, [x19, #84]
  40240c:	tbnz	w0, #4, 4027cc <ferror@plt+0xb6c>
  402410:	ldr	w0, [x19, #84]
  402414:	tbnz	w0, #6, 4029f0 <ferror@plt+0xd90>
  402418:	adrp	x4, 417000 <ferror@plt+0x153a0>
  40241c:	str	wzr, [x21, #408]
  402420:	ldr	x0, [x4, #1032]
  402424:	bl	401990 <wrefresh@plt>
  402428:	ldr	w0, [x29, #216]
  40242c:	cbnz	w0, 4028a0 <ferror@plt+0xc40>
  402430:	ldr	w0, [x19, #88]
  402434:	cbnz	w0, 402768 <ferror@plt+0xb08>
  402438:	fcmpe	d8, d9
  40243c:	b.pl	40271c <ferror@plt+0xabc>  // b.nfrst
  402440:	mov	x0, #0x848000000000        	// #145685290680320
  402444:	movk	x0, #0x412e, lsl #48
  402448:	fmov	d0, x0
  40244c:	fmul	d0, d8, d0
  402450:	fcvtzu	w0, d0
  402454:	bl	401ba0 <usleep@plt>
  402458:	b	401ee4 <ferror@plt+0x284>
  40245c:	and	w3, w25, #0xff
  402460:	cmp	w3, w0, uxtb
  402464:	ldr	x2, [x28]
  402468:	b.eq	4024ac <ferror@plt+0x84c>  // b.none
  40246c:	cbz	x2, 4025d4 <ferror@plt+0x974>
  402470:	mov	w0, #0x10000               	// #65536
  402474:	str	w0, [x2, #16]
  402478:	str	wzr, [x2, #116]
  40247c:	mov	w1, w27
  402480:	mov	x0, x2
  402484:	bl	4018b0 <waddch@plt>
  402488:	ldr	x0, [x28]
  40248c:	cbz	x0, 4021e0 <ferror@plt+0x580>
  402490:	str	wzr, [x0, #16]
  402494:	str	wzr, [x0, #116]
  402498:	ldr	x0, [x21]
  40249c:	cmp	x0, x26
  4024a0:	b.gt	4021ec <ferror@plt+0x58c>
  4024a4:	str	w23, [x29, #184]
  4024a8:	b	4023c0 <ferror@plt+0x760>
  4024ac:	ldr	w1, [x19, #84]
  4024b0:	tbz	w1, #2, 4024bc <ferror@plt+0x85c>
  4024b4:	tst	w0, #0xffffff00
  4024b8:	b.ne	40246c <ferror@plt+0x80c>  // b.any
  4024bc:	mov	w1, w27
  4024c0:	mov	x0, x2
  4024c4:	bl	4018b0 <waddch@plt>
  4024c8:	b	4021e0 <ferror@plt+0x580>
  4024cc:	mov	w25, w27
  4024d0:	mov	w24, #0x0                   	// #0
  4024d4:	mov	w22, #0x1                   	// #1
  4024d8:	b	4021ac <ferror@plt+0x54c>
  4024dc:	cmp	w25, #0x1b
  4024e0:	b.eq	402594 <ferror@plt+0x934>  // b.none
  4024e4:	cmp	w25, #0xa
  4024e8:	b.ne	402528 <ferror@plt+0x8c8>  // b.any
  4024ec:	ldr	w0, [x29, #184]
  4024f0:	orr	w20, w26, w0
  4024f4:	cbz	w20, 402578 <ferror@plt+0x918>
  4024f8:	ldr	w1, [x19, #84]
  4024fc:	adrp	x4, 417000 <ferror@plt+0x153a0>
  402500:	add	w20, w26, #0x1
  402504:	add	x28, x4, #0x408
  402508:	ldr	x0, [x4, #1032]
  40250c:	and	w22, w1, #0x20
  402510:	tbnz	w1, #5, 402558 <ferror@plt+0x8f8>
  402514:	mov	w25, #0x20                  	// #32
  402518:	mov	w24, #0x0                   	// #0
  40251c:	mov	w27, w25
  402520:	mov	w23, #0x1                   	// #1
  402524:	b	4021ac <ferror@plt+0x54c>
  402528:	adrp	x4, 417000 <ferror@plt+0x153a0>
  40252c:	cmp	w25, #0x9
  402530:	add	x28, x4, #0x408
  402534:	add	w20, w26, #0x1
  402538:	ldr	x0, [x4, #1032]
  40253c:	b.ne	402a94 <ferror@plt+0xe34>  // b.any
  402540:	ldr	w1, [x19, #84]
  402544:	tbz	w1, #5, 402194 <ferror@plt+0x534>
  402548:	cbz	x0, 402194 <ferror@plt+0x534>
  40254c:	str	wzr, [x0, #16]
  402550:	str	wzr, [x0, #116]
  402554:	b	402194 <ferror@plt+0x534>
  402558:	mov	w23, #0x1                   	// #1
  40255c:	mov	w27, #0x20                  	// #32
  402560:	mov	w22, #0x0                   	// #0
  402564:	mov	w25, w27
  402568:	cbz	x0, 4021ac <ferror@plt+0x54c>
  40256c:	str	wzr, [x0, #16]
  402570:	str	wzr, [x0, #116]
  402574:	b	4021ac <ferror@plt+0x54c>
  402578:	mov	x1, #0x0                   	// #0
  40257c:	ldr	x0, [x21]
  402580:	cmp	x1, x0
  402584:	b.ge	4023b8 <ferror@plt+0x758>  // b.tcont
  402588:	mov	w26, w20
  40258c:	mov	w23, #0x0                   	// #0
  402590:	b	4021fc <ferror@plt+0x59c>
  402594:	ldr	w0, [x19, #84]
  402598:	and	w23, w0, #0x20
  40259c:	tbnz	w0, #5, 402318 <ferror@plt+0x6b8>
  4025a0:	adrp	x4, 417000 <ferror@plt+0x153a0>
  4025a4:	add	w20, w26, #0x1
  4025a8:	add	x28, x4, #0x408
  4025ac:	mov	w27, w25
  4025b0:	ldr	x0, [x4, #1032]
  4025b4:	mov	w22, #0x0                   	// #0
  4025b8:	mov	w24, #0x0                   	// #0
  4025bc:	b	4021ac <ferror@plt+0x54c>
  4025c0:	mov	w23, #0x0                   	// #0
  4025c4:	b	40255c <ferror@plt+0x8fc>
  4025c8:	mov	w0, #0xffffffff            	// #-1
  4025cc:	bl	402cb0 <ferror@plt+0x1050>
  4025d0:	b	402160 <ferror@plt+0x500>
  4025d4:	mov	w1, w27
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	bl	4018b0 <waddch@plt>
  4025e0:	b	402488 <ferror@plt+0x828>
  4025e4:	mov	x0, #0x0                   	// #0
  4025e8:	bl	401980 <time@plt>
  4025ec:	mov	x1, x0
  4025f0:	add	x0, x29, #0xe8
  4025f4:	str	x1, [x29, #232]
  4025f8:	mov	x22, sp
  4025fc:	bl	4018f0 <ctime@plt>
  402600:	mov	x23, x0
  402604:	mov	w0, #0xb4                  	// #180
  402608:	bl	401b70 <sysconf@plt>
  40260c:	add	w1, w0, #0x1
  402610:	sxtw	x1, w1
  402614:	add	x0, x1, #0xf
  402618:	and	x0, x0, #0xfffffffffffffff0
  40261c:	sub	sp, sp, x0
  402620:	mov	x0, sp
  402624:	bl	401b80 <gethostname@plt>
  402628:	mov	w2, #0x5                   	// #5
  40262c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402630:	mov	x0, #0x0                   	// #0
  402634:	add	x1, x1, #0xca8
  402638:	bl	401bb0 <dcgettext@plt>
  40263c:	fmov	d0, d8
  402640:	mov	x1, x0
  402644:	add	x0, x29, #0xf0
  402648:	bl	401910 <asprintf@plt>
  40264c:	mov	w20, w0
  402650:	mov	w2, #0x5                   	// #5
  402654:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402658:	mov	x0, #0x0                   	// #0
  40265c:	add	x1, x1, #0xcb8
  402660:	bl	401bb0 <dcgettext@plt>
  402664:	mov	x1, x0
  402668:	mov	x3, x23
  40266c:	mov	x2, sp
  402670:	add	x0, x29, #0xf8
  402674:	bl	401910 <asprintf@plt>
  402678:	ldr	x1, [x21]
  40267c:	mov	w23, w0
  402680:	cmp	x1, w0, sxtw
  402684:	b.lt	4026d0 <ferror@plt+0xa70>  // b.tstop
  402688:	add	w24, w20, w0
  40268c:	add	w0, w24, #0x1
  402690:	cmp	x1, w0, sxtw
  402694:	b.ge	4027dc <ferror@plt+0xb7c>  // b.tcont
  402698:	adrp	x5, 417000 <ferror@plt+0x153a0>
  40269c:	add	x28, x5, #0x408
  4026a0:	ldr	x2, [x21]
  4026a4:	mov	w1, #0x0                   	// #0
  4026a8:	ldr	x0, [x28]
  4026ac:	add	w2, w2, #0x1
  4026b0:	sub	w2, w2, w23
  4026b4:	bl	401bd0 <wmove@plt>
  4026b8:	cmn	w0, #0x1
  4026bc:	b.eq	4026d0 <ferror@plt+0xa70>  // b.none
  4026c0:	ldr	x0, [x28]
  4026c4:	mov	w2, #0xffffffff            	// #-1
  4026c8:	ldr	x1, [x29, #248]
  4026cc:	bl	401900 <waddnstr@plt>
  4026d0:	ldr	x0, [x29, #240]
  4026d4:	bl	401b20 <free@plt>
  4026d8:	ldr	x0, [x29, #248]
  4026dc:	bl	401b20 <free@plt>
  4026e0:	mov	sp, x22
  4026e4:	b	401ef4 <ferror@plt+0x294>
  4026e8:	bl	4030f0 <ferror@plt+0x1490>
  4026ec:	ldr	w1, [x21]
  4026f0:	adrp	x4, 417000 <ferror@plt+0x153a0>
  4026f4:	ldr	w0, [x21, #8]
  4026f8:	str	x4, [x29, #216]
  4026fc:	bl	401c30 <resizeterm@plt>
  402700:	ldr	x4, [x29, #216]
  402704:	ldr	x0, [x4, #1032]
  402708:	bl	401b60 <wclear@plt>
  40270c:	str	wzr, [x19, #16]
  402710:	mov	w0, #0x1                   	// #1
  402714:	str	w0, [x21, #408]
  402718:	b	401eec <ferror@plt+0x28c>
  40271c:	fcvtzu	w0, d8
  402720:	bl	401a10 <sleep@plt>
  402724:	b	401ee4 <ferror@plt+0x284>
  402728:	mov	x1, #0x0                   	// #0
  40272c:	add	x0, x29, #0xf8
  402730:	bl	401a00 <gettimeofday@plt>
  402734:	ldp	x2, x0, [x29, #248]
  402738:	mov	x1, #0x4240                	// #16960
  40273c:	movk	x1, #0xf, lsl #16
  402740:	madd	x0, x2, x1, x0
  402744:	str	x0, [x29, #152]
  402748:	b	401ed8 <ferror@plt+0x278>
  40274c:	bl	4018a0 <has_colors@plt>
  402750:	tst	w0, #0xff
  402754:	b.ne	4028d0 <ferror@plt+0xc70>  // b.any
  402758:	ldr	w0, [x19, #84]
  40275c:	orr	w0, w0, #0x20
  402760:	str	w0, [x19, #84]
  402764:	b	401ec4 <ferror@plt+0x264>
  402768:	ldr	x0, [x29, #160]
  40276c:	mov	x1, #0x0                   	// #0
  402770:	bl	401a00 <gettimeofday@plt>
  402774:	ldr	d0, [x29, #152]
  402778:	mov	x0, #0x848000000000        	// #145685290680320
  40277c:	movk	x0, #0x412e, lsl #48
  402780:	fmov	d1, x0
  402784:	ldp	x0, x1, [x29, #248]
  402788:	ucvtf	d0, d0
  40278c:	mov	x2, #0x4240                	// #16960
  402790:	movk	x2, #0xf, lsl #16
  402794:	fmadd	d0, d8, d1, d0
  402798:	madd	x0, x0, x2, x1
  40279c:	fcvtzu	d0, d0
  4027a0:	fmov	x1, d0
  4027a4:	str	d0, [x29, #152]
  4027a8:	cmp	x1, x0
  4027ac:	b.ls	401ee4 <ferror@plt+0x284>  // b.plast
  4027b0:	ldr	w1, [x29, #152]
  4027b4:	sub	w0, w1, w0
  4027b8:	bl	401ba0 <usleep@plt>
  4027bc:	b	401ee4 <ferror@plt+0x284>
  4027c0:	ldr	x1, [x29, #200]
  4027c4:	bl	401b30 <ungetc@plt>
  4027c8:	b	4023ac <ferror@plt+0x74c>
  4027cc:	bl	401a40 <beep@plt>
  4027d0:	b	402410 <ferror@plt+0x7b0>
  4027d4:	ubfx	x0, x0, #8, #8
  4027d8:	bl	401860 <exit@plt>
  4027dc:	adrp	x4, 417000 <ferror@plt+0x153a0>
  4027e0:	mov	w2, #0x0                   	// #0
  4027e4:	add	x28, x4, #0x408
  4027e8:	mov	w1, #0x0                   	// #0
  4027ec:	ldr	x0, [x4, #1032]
  4027f0:	str	x4, [x29, #216]
  4027f4:	bl	401bd0 <wmove@plt>
  4027f8:	cmn	w0, #0x1
  4027fc:	b.ne	4028b8 <ferror@plt+0xc58>  // b.any
  402800:	ldr	x25, [x21]
  402804:	add	w0, w24, #0x2
  402808:	cmp	x25, w0, sxtw
  40280c:	b.lt	4026a0 <ferror@plt+0xa40>  // b.tstop
  402810:	add	w0, w24, #0x4
  402814:	ldr	x27, [x28]
  402818:	cmp	x25, w0, sxtw
  40281c:	b.lt	402968 <ferror@plt+0xd08>  // b.tstop
  402820:	ldr	x26, [x29, #176]
  402824:	mov	x0, x26
  402828:	bl	401840 <strlen@plt>
  40282c:	add	w0, w24, w0
  402830:	mov	w2, w20
  402834:	mov	w1, #0x0                   	// #0
  402838:	cmp	x25, w0, sxtw
  40283c:	mov	x0, x27
  402840:	b.ge	402988 <ferror@plt+0xd28>  // b.tcont
  402844:	bl	401bd0 <wmove@plt>
  402848:	cmn	w0, #0x1
  40284c:	b.eq	402868 <ferror@plt+0xc08>  // b.none
  402850:	ldr	x2, [x21]
  402854:	mov	x1, x26
  402858:	ldr	x0, [x28]
  40285c:	sub	w2, w2, #0x4
  402860:	sub	w2, w2, w24
  402864:	bl	401900 <waddnstr@plt>
  402868:	ldr	x2, [x21]
  40286c:	mov	w1, #0x0                   	// #0
  402870:	ldr	x0, [x28]
  402874:	sub	w2, w2, #0x4
  402878:	sub	w2, w2, w23
  40287c:	bl	401bd0 <wmove@plt>
  402880:	cmn	w0, #0x1
  402884:	b.eq	4026a0 <ferror@plt+0xa40>  // b.none
  402888:	ldr	x0, [x28]
  40288c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402890:	mov	w2, #0xffffffff            	// #-1
  402894:	add	x1, x1, #0xcc0
  402898:	bl	401900 <waddnstr@plt>
  40289c:	b	4026a0 <ferror@plt+0xa40>
  4028a0:	bl	401b50 <endwin@plt>
  4028a4:	b	401fbc <ferror@plt+0x35c>
  4028a8:	add	x0, x29, #0xf8
  4028ac:	str	x0, [x29, #160]
  4028b0:	str	wzr, [x29, #216]
  4028b4:	b	4023d8 <ferror@plt+0x778>
  4028b8:	ldr	x4, [x29, #216]
  4028bc:	mov	w2, #0xffffffff            	// #-1
  4028c0:	ldr	x1, [x29, #240]
  4028c4:	ldr	x0, [x4, #1032]
  4028c8:	bl	401900 <waddnstr@plt>
  4028cc:	b	402800 <ferror@plt+0xba0>
  4028d0:	bl	4019b0 <start_color@plt>
  4028d4:	add	x20, x29, #0xf8
  4028d8:	bl	401880 <use_default_colors@plt>
  4028dc:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4028e0:	add	x0, x0, #0xdf8
  4028e4:	mov	w1, #0x9                   	// #9
  4028e8:	mov	w4, w1
  4028ec:	stp	wzr, w1, [x19, #8]
  4028f0:	ldp	x2, x3, [x0]
  4028f4:	stp	x2, x3, [x29, #248]
  4028f8:	ldrh	w0, [x0, #16]
  4028fc:	strh	w0, [x29, #264]
  402900:	str	wzr, [x19, #4]
  402904:	cmp	w4, #0x0
  402908:	mov	w0, #0x0                   	// #0
  40290c:	b.le	402940 <ferror@plt+0xce0>
  402910:	ldr	w3, [x19, #8]
  402914:	ldrh	w1, [x20, w0, sxtw #1]
  402918:	ldrh	w2, [x20, w3, sxtw #1]
  40291c:	madd	w0, w3, w4, w0
  402920:	add	w0, w0, #0x1
  402924:	bl	401950 <init_pair@plt>
  402928:	ldr	w0, [x19, #4]
  40292c:	ldr	w4, [x19, #12]
  402930:	add	w0, w0, #0x1
  402934:	str	w0, [x19, #4]
  402938:	cmp	w4, w0
  40293c:	b.gt	402910 <ferror@plt+0xcb0>
  402940:	ldp	w0, w4, [x19, #8]
  402944:	add	w0, w0, #0x1
  402948:	str	w0, [x19, #8]
  40294c:	cmp	w0, w4
  402950:	b.lt	402900 <ferror@plt+0xca0>  // b.tstop
  402954:	stp	wzr, wzr, [x19]
  402958:	str	wzr, [x19, #8]
  40295c:	b	401ec4 <ferror@plt+0x264>
  402960:	bl	402cb0 <ferror@plt+0x1050>
  402964:	b	402374 <ferror@plt+0x714>
  402968:	sub	w2, w25, #0x4
  40296c:	mov	x0, x27
  402970:	sub	w2, w2, w23
  402974:	mov	w1, #0x0                   	// #0
  402978:	bl	401bd0 <wmove@plt>
  40297c:	cmn	w0, #0x1
  402980:	b.eq	4026a0 <ferror@plt+0xa40>  // b.none
  402984:	b	402888 <ferror@plt+0xc28>
  402988:	bl	401bd0 <wmove@plt>
  40298c:	cmn	w0, #0x1
  402990:	b.eq	4026a0 <ferror@plt+0xa40>  // b.none
  402994:	ldr	x0, [x28]
  402998:	ldr	x1, [x29, #176]
  40299c:	ldr	x2, [x21]
  4029a0:	sub	w2, w2, w24
  4029a4:	bl	401900 <waddnstr@plt>
  4029a8:	b	4026a0 <ferror@plt+0xa40>
  4029ac:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4029b0:	ldr	x0, [x0, #992]
  4029b4:	bl	402ef0 <ferror@plt+0x1290>
  4029b8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4029bc:	ldr	x0, [x0, #1016]
  4029c0:	bl	402ef0 <ferror@plt+0x1290>
  4029c4:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4029c8:	mov	x3, x24
  4029cc:	add	x2, x2, #0xc88
  4029d0:	mov	w1, #0x0                   	// #0
  4029d4:	mov	w0, #0x1                   	// #1
  4029d8:	bl	401870 <error@plt>
  4029dc:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4029e0:	mov	w1, #0x0                   	// #0
  4029e4:	add	x2, x2, #0xc70
  4029e8:	mov	w0, #0x1                   	// #1
  4029ec:	bl	401870 <error@plt>
  4029f0:	adrp	x4, 417000 <ferror@plt+0x153a0>
  4029f4:	mov	w2, #0x0                   	// #0
  4029f8:	ldr	x1, [x21, #8]
  4029fc:	str	x4, [x29, #216]
  402a00:	ldr	x0, [x4, #1032]
  402a04:	sub	w1, w1, #0x1
  402a08:	bl	401bd0 <wmove@plt>
  402a0c:	cmn	w0, #0x1
  402a10:	ldr	x4, [x29, #216]
  402a14:	b.eq	402a44 <ferror@plt+0xde4>  // b.none
  402a18:	ldr	x19, [x4, #1032]
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402a24:	mov	x0, #0x0                   	// #0
  402a28:	add	x1, x1, #0xd40
  402a2c:	bl	401bb0 <dcgettext@plt>
  402a30:	mov	w2, #0xffffffff            	// #-1
  402a34:	mov	x1, x0
  402a38:	mov	x0, x19
  402a3c:	bl	401900 <waddnstr@plt>
  402a40:	ldr	x4, [x29, #216]
  402a44:	ldr	x0, [x4, #1032]
  402a48:	bl	401990 <wrefresh@plt>
  402a4c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402a50:	ldr	x0, [x0, #1024]
  402a54:	bl	4019e0 <fgetc@plt>
  402a58:	bl	401b50 <endwin@plt>
  402a5c:	mov	w0, #0x8                   	// #8
  402a60:	bl	401860 <exit@plt>
  402a64:	bl	401bf0 <__errno_location@plt>
  402a68:	mov	x3, x0
  402a6c:	mov	w2, #0x5                   	// #5
  402a70:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402a74:	mov	x0, #0x0                   	// #0
  402a78:	add	x1, x1, #0xd30
  402a7c:	ldr	w19, [x3]
  402a80:	bl	401bb0 <dcgettext@plt>
  402a84:	mov	x2, x0
  402a88:	mov	w0, #0x5                   	// #5
  402a8c:	mov	w1, w19
  402a90:	bl	401870 <error@plt>
  402a94:	mov	w27, w25
  402a98:	mov	w22, #0x0                   	// #0
  402a9c:	mov	w23, #0x0                   	// #0
  402aa0:	b	4021ac <ferror@plt+0x54c>
  402aa4:	bl	401bf0 <__errno_location@plt>
  402aa8:	mov	x3, x0
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402ab4:	mov	x0, #0x0                   	// #0
  402ab8:	add	x1, x1, #0xd10
  402abc:	ldr	w19, [x3]
  402ac0:	bl	401bb0 <dcgettext@plt>
  402ac4:	ldr	x3, [x29, #136]
  402ac8:	mov	x2, x0
  402acc:	ldr	x1, [x29, #208]
  402ad0:	mov	w0, #0x4                   	// #4
  402ad4:	ldr	x3, [x1, x3]
  402ad8:	mov	w1, w19
  402adc:	bl	401870 <error@plt>
  402ae0:	bl	401bf0 <__errno_location@plt>
  402ae4:	mov	x3, x0
  402ae8:	mov	w2, #0x5                   	// #5
  402aec:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402af0:	mov	x0, #0x0                   	// #0
  402af4:	add	x1, x1, #0xcc8
  402af8:	ldr	w19, [x3]
  402afc:	bl	401bb0 <dcgettext@plt>
  402b00:	mov	x2, x0
  402b04:	mov	w0, #0x7                   	// #7
  402b08:	mov	w1, w19
  402b0c:	bl	401870 <error@plt>
  402b10:	bl	401bf0 <__errno_location@plt>
  402b14:	mov	x3, x0
  402b18:	mov	w2, #0x5                   	// #5
  402b1c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402b20:	mov	x0, #0x0                   	// #0
  402b24:	add	x1, x1, #0xce8
  402b28:	ldr	w19, [x3]
  402b2c:	bl	401bb0 <dcgettext@plt>
  402b30:	mov	x2, x0
  402b34:	mov	w0, #0x2                   	// #2
  402b38:	mov	w1, w19
  402b3c:	bl	401870 <error@plt>
  402b40:	bl	401bf0 <__errno_location@plt>
  402b44:	mov	x3, x0
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402b50:	mov	x0, #0x0                   	// #0
  402b54:	add	x1, x1, #0xd00
  402b58:	ldr	w19, [x3]
  402b5c:	bl	401bb0 <dcgettext@plt>
  402b60:	mov	x2, x0
  402b64:	mov	w0, #0x3                   	// #3
  402b68:	mov	w1, w19
  402b6c:	bl	401870 <error@plt>
  402b70:	bl	401bf0 <__errno_location@plt>
  402b74:	mov	x3, x0
  402b78:	mov	w2, #0x5                   	// #5
  402b7c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402b80:	mov	x0, #0x0                   	// #0
  402b84:	add	x1, x1, #0xd38
  402b88:	ldr	w19, [x3]
  402b8c:	bl	401bb0 <dcgettext@plt>
  402b90:	mov	x2, x0
  402b94:	mov	w0, #0x8                   	// #8
  402b98:	mov	w1, w19
  402b9c:	bl	401870 <error@plt>
  402ba0:	mov	x29, #0x0                   	// #0
  402ba4:	mov	x30, #0x0                   	// #0
  402ba8:	mov	x5, x0
  402bac:	ldr	x1, [sp]
  402bb0:	add	x2, sp, #0x8
  402bb4:	mov	x6, sp
  402bb8:	movz	x0, #0x0, lsl #48
  402bbc:	movk	x0, #0x0, lsl #32
  402bc0:	movk	x0, #0x40, lsl #16
  402bc4:	movk	x0, #0x1c70
  402bc8:	movz	x3, #0x0, lsl #48
  402bcc:	movk	x3, #0x0, lsl #32
  402bd0:	movk	x3, #0x40, lsl #16
  402bd4:	movk	x3, #0x57c8
  402bd8:	movz	x4, #0x0, lsl #48
  402bdc:	movk	x4, #0x0, lsl #32
  402be0:	movk	x4, #0x40, lsl #16
  402be4:	movk	x4, #0x5848
  402be8:	bl	4019d0 <__libc_start_main@plt>
  402bec:	bl	401ac0 <abort@plt>
  402bf0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402bf4:	ldr	x0, [x0, #4064]
  402bf8:	cbz	x0, 402c00 <ferror@plt+0xfa0>
  402bfc:	b	401ab0 <__gmon_start__@plt>
  402c00:	ret
  402c04:	nop
  402c08:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402c0c:	add	x0, x0, #0x3d8
  402c10:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402c14:	add	x1, x1, #0x3d8
  402c18:	cmp	x1, x0
  402c1c:	b.eq	402c34 <ferror@plt+0xfd4>  // b.none
  402c20:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402c24:	ldr	x1, [x1, #2168]
  402c28:	cbz	x1, 402c34 <ferror@plt+0xfd4>
  402c2c:	mov	x16, x1
  402c30:	br	x16
  402c34:	ret
  402c38:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402c3c:	add	x0, x0, #0x3d8
  402c40:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402c44:	add	x1, x1, #0x3d8
  402c48:	sub	x1, x1, x0
  402c4c:	lsr	x2, x1, #63
  402c50:	add	x1, x2, x1, asr #3
  402c54:	cmp	xzr, x1, asr #1
  402c58:	asr	x1, x1, #1
  402c5c:	b.eq	402c74 <ferror@plt+0x1014>  // b.none
  402c60:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402c64:	ldr	x2, [x2, #2176]
  402c68:	cbz	x2, 402c74 <ferror@plt+0x1014>
  402c6c:	mov	x16, x2
  402c70:	br	x16
  402c74:	ret
  402c78:	stp	x29, x30, [sp, #-32]!
  402c7c:	mov	x29, sp
  402c80:	str	x19, [sp, #16]
  402c84:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402c88:	ldrb	w0, [x19, #1048]
  402c8c:	cbnz	w0, 402c9c <ferror@plt+0x103c>
  402c90:	bl	402c08 <ferror@plt+0xfa8>
  402c94:	mov	w0, #0x1                   	// #1
  402c98:	strb	w0, [x19, #1048]
  402c9c:	ldr	x19, [sp, #16]
  402ca0:	ldp	x29, x30, [sp], #32
  402ca4:	ret
  402ca8:	b	402c38 <ferror@plt+0xfd8>
  402cac:	nop
  402cb0:	mov	w1, w0
  402cb4:	cmp	w0, #0x15
  402cb8:	b.eq	402e20 <ferror@plt+0x11c0>  // b.none
  402cbc:	b.gt	402d7c <ferror@plt+0x111c>
  402cc0:	cmp	w0, #0x3
  402cc4:	b.eq	402e34 <ferror@plt+0x11d4>  // b.none
  402cc8:	b.le	402d54 <ferror@plt+0x10f4>
  402ccc:	cmp	w0, #0x5
  402cd0:	b.eq	402e48 <ferror@plt+0x11e8>  // b.none
  402cd4:	cmp	w0, #0x7
  402cd8:	b.ne	402d38 <ferror@plt+0x10d8>  // b.any
  402cdc:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402ce0:	ldr	w0, [x1, #1056]
  402ce4:	orr	w0, w0, #0x40000
  402ce8:	str	w0, [x1, #1056]
  402cec:	nop
  402cf0:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402cf4:	mov	w0, #0x1                   	// #1
  402cf8:	ldr	x2, [x1, #1032]
  402cfc:	cbz	x2, 402d34 <ferror@plt+0x10d4>
  402d00:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402d04:	add	x3, x1, #0x420
  402d08:	ldr	w4, [x1, #1056]
  402d0c:	ldp	w5, w1, [x3, #4]
  402d10:	ldr	w3, [x3, #12]
  402d14:	madd	w1, w1, w3, w5
  402d18:	add	w1, w1, w0
  402d1c:	ubfiz	w1, w1, #8, #8
  402d20:	orr	w3, w1, w4
  402d24:	orr	w1, w1, w4
  402d28:	str	w1, [x2, #16]
  402d2c:	ubfx	w1, w3, #8, #8
  402d30:	str	w1, [x2, #116]
  402d34:	ret
  402d38:	cmp	w0, #0x4
  402d3c:	b.ne	402ea4 <ferror@plt+0x1244>  // b.any
  402d40:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402d44:	ldr	w0, [x1, #1056]
  402d48:	orr	w0, w0, #0x20000
  402d4c:	str	w0, [x1, #1056]
  402d50:	b	402cf0 <ferror@plt+0x1090>
  402d54:	cmp	w0, #0x1
  402d58:	b.eq	402e5c <ferror@plt+0x11fc>  // b.none
  402d5c:	b.le	402da4 <ferror@plt+0x1144>
  402d60:	cmp	w0, #0x2
  402d64:	b.ne	402ea4 <ferror@plt+0x1244>  // b.any
  402d68:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402d6c:	ldr	w0, [x1, #1056]
  402d70:	orr	w0, w0, #0x100000
  402d74:	str	w0, [x1, #1056]
  402d78:	b	402cf0 <ferror@plt+0x1090>
  402d7c:	cmp	w0, #0x19
  402d80:	b.eq	402e70 <ferror@plt+0x1210>  // b.none
  402d84:	b.le	402de0 <ferror@plt+0x1180>
  402d88:	cmp	w0, #0x27
  402d8c:	b.eq	402e84 <ferror@plt+0x1224>  // b.none
  402d90:	cmp	w0, #0x31
  402d94:	b.ne	402dc4 <ferror@plt+0x1164>  // b.any
  402d98:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402d9c:	str	wzr, [x0, #1064]
  402da0:	b	402cf0 <ferror@plt+0x1090>
  402da4:	cmn	w0, #0x1
  402da8:	b.eq	402cf0 <ferror@plt+0x1090>  // b.none
  402dac:	cbnz	w0, 402ea4 <ferror@plt+0x1244>
  402db0:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402db4:	add	x0, x1, #0x420
  402db8:	str	wzr, [x1, #1056]
  402dbc:	stp	wzr, wzr, [x0, #4]
  402dc0:	b	402cf0 <ferror@plt+0x1090>
  402dc4:	cmp	w0, #0x1b
  402dc8:	b.ne	402ec4 <ferror@plt+0x1264>  // b.any
  402dcc:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402dd0:	ldr	w0, [x1, #1056]
  402dd4:	and	w0, w0, #0xfffbffff
  402dd8:	str	w0, [x1, #1056]
  402ddc:	b	402cf0 <ferror@plt+0x1090>
  402de0:	cmp	w0, #0x17
  402de4:	b.eq	402e90 <ferror@plt+0x1230>  // b.none
  402de8:	cmp	w0, #0x18
  402dec:	b.ne	402e04 <ferror@plt+0x11a4>  // b.any
  402df0:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402df4:	ldr	w0, [x1, #1056]
  402df8:	and	w0, w0, #0xfffdffff
  402dfc:	str	w0, [x1, #1056]
  402e00:	b	402cf0 <ferror@plt+0x1090>
  402e04:	cmp	w0, #0x16
  402e08:	b.ne	402ea4 <ferror@plt+0x1244>  // b.any
  402e0c:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e10:	ldr	w0, [x1, #1056]
  402e14:	and	w0, w0, #0xffcfffff
  402e18:	str	w0, [x1, #1056]
  402e1c:	b	402cf0 <ferror@plt+0x1090>
  402e20:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e24:	ldr	w0, [x1, #1056]
  402e28:	and	w0, w0, #0xffdfffff
  402e2c:	str	w0, [x1, #1056]
  402e30:	b	402cf0 <ferror@plt+0x1090>
  402e34:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e38:	ldr	w0, [x1, #1056]
  402e3c:	orr	w0, w0, #0x80000000
  402e40:	str	w0, [x1, #1056]
  402e44:	b	402cf0 <ferror@plt+0x1090>
  402e48:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e4c:	ldr	w0, [x1, #1056]
  402e50:	orr	w0, w0, #0x80000
  402e54:	str	w0, [x1, #1056]
  402e58:	b	402cf0 <ferror@plt+0x1090>
  402e5c:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e60:	ldr	w0, [x1, #1056]
  402e64:	orr	w0, w0, #0x200000
  402e68:	str	w0, [x1, #1056]
  402e6c:	b	402cf0 <ferror@plt+0x1090>
  402e70:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e74:	ldr	w0, [x1, #1056]
  402e78:	and	w0, w0, #0xfff7ffff
  402e7c:	str	w0, [x1, #1056]
  402e80:	b	402cf0 <ferror@plt+0x1090>
  402e84:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402e88:	str	wzr, [x0, #1060]
  402e8c:	b	402cf0 <ferror@plt+0x1090>
  402e90:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e94:	ldr	w0, [x1, #1056]
  402e98:	and	w0, w0, #0x7fffffff
  402e9c:	str	w0, [x1, #1056]
  402ea0:	b	402cf0 <ferror@plt+0x1090>
  402ea4:	sub	w2, w1, #0x28
  402ea8:	mov	w0, #0x0                   	// #0
  402eac:	cmp	w2, #0x7
  402eb0:	b.hi	402d34 <ferror@plt+0x10d4>  // b.pmore
  402eb4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402eb8:	sub	w1, w1, #0x27
  402ebc:	str	w1, [x0, #1064]
  402ec0:	b	402cf0 <ferror@plt+0x1090>
  402ec4:	sub	w0, w0, #0x1e
  402ec8:	cmp	w0, #0x7
  402ecc:	b.hi	402ea4 <ferror@plt+0x1244>  // b.pmore
  402ed0:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402ed4:	sub	w1, w1, #0x1d
  402ed8:	str	w1, [x0, #1060]
  402edc:	b	402cf0 <ferror@plt+0x1090>
  402ee0:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402ee4:	mov	w1, #0x1                   	// #1
  402ee8:	str	w1, [x0, #1072]
  402eec:	ret
  402ef0:	stp	x29, x30, [sp, #-32]!
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402efc:	mov	x29, sp
  402f00:	add	x1, x1, #0x888
  402f04:	str	x19, [sp, #16]
  402f08:	mov	x19, x0
  402f0c:	mov	x0, #0x0                   	// #0
  402f10:	bl	401bb0 <dcgettext@plt>
  402f14:	mov	x1, x19
  402f18:	bl	401850 <fputs@plt>
  402f1c:	mov	w2, #0x5                   	// #5
  402f20:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f24:	mov	x0, #0x0                   	// #0
  402f28:	add	x1, x1, #0x898
  402f2c:	bl	401bb0 <dcgettext@plt>
  402f30:	mov	x1, x0
  402f34:	adrp	x2, 417000 <ferror@plt+0x153a0>
  402f38:	mov	x0, x19
  402f3c:	ldr	x2, [x2, #1040]
  402f40:	bl	401c20 <fprintf@plt>
  402f44:	mov	w2, #0x5                   	// #5
  402f48:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f4c:	mov	x0, #0x0                   	// #0
  402f50:	add	x1, x1, #0x8b0
  402f54:	bl	401bb0 <dcgettext@plt>
  402f58:	mov	x1, x19
  402f5c:	bl	401850 <fputs@plt>
  402f60:	mov	w2, #0x5                   	// #5
  402f64:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f68:	mov	x0, #0x0                   	// #0
  402f6c:	add	x1, x1, #0x8c0
  402f70:	bl	401bb0 <dcgettext@plt>
  402f74:	mov	x1, x19
  402f78:	bl	401850 <fputs@plt>
  402f7c:	mov	w2, #0x5                   	// #5
  402f80:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f84:	mov	x0, #0x0                   	// #0
  402f88:	add	x1, x1, #0x900
  402f8c:	bl	401bb0 <dcgettext@plt>
  402f90:	mov	x1, x19
  402f94:	bl	401850 <fputs@plt>
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402fa0:	mov	x0, #0x0                   	// #0
  402fa4:	add	x1, x1, #0x948
  402fa8:	bl	401bb0 <dcgettext@plt>
  402fac:	mov	x1, x19
  402fb0:	bl	401850 <fputs@plt>
  402fb4:	mov	w2, #0x5                   	// #5
  402fb8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402fbc:	mov	x0, #0x0                   	// #0
  402fc0:	add	x1, x1, #0x9a8
  402fc4:	bl	401bb0 <dcgettext@plt>
  402fc8:	mov	x1, x19
  402fcc:	bl	401850 <fputs@plt>
  402fd0:	mov	w2, #0x5                   	// #5
  402fd4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402fd8:	mov	x0, #0x0                   	// #0
  402fdc:	add	x1, x1, #0x9e8
  402fe0:	bl	401bb0 <dcgettext@plt>
  402fe4:	mov	x1, x19
  402fe8:	bl	401850 <fputs@plt>
  402fec:	mov	w2, #0x5                   	// #5
  402ff0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402ff4:	mov	x0, #0x0                   	// #0
  402ff8:	add	x1, x1, #0xa28
  402ffc:	bl	401bb0 <dcgettext@plt>
  403000:	mov	x1, x19
  403004:	bl	401850 <fputs@plt>
  403008:	mov	w2, #0x5                   	// #5
  40300c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403010:	mov	x0, #0x0                   	// #0
  403014:	add	x1, x1, #0xa68
  403018:	bl	401bb0 <dcgettext@plt>
  40301c:	mov	x1, x19
  403020:	bl	401850 <fputs@plt>
  403024:	mov	w2, #0x5                   	// #5
  403028:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40302c:	mov	x0, #0x0                   	// #0
  403030:	add	x1, x1, #0xab0
  403034:	bl	401bb0 <dcgettext@plt>
  403038:	mov	x1, x19
  40303c:	bl	401850 <fputs@plt>
  403040:	mov	w2, #0x5                   	// #5
  403044:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403048:	mov	x0, #0x0                   	// #0
  40304c:	add	x1, x1, #0xae0
  403050:	bl	401bb0 <dcgettext@plt>
  403054:	mov	x1, x19
  403058:	bl	401850 <fputs@plt>
  40305c:	mov	w2, #0x5                   	// #5
  403060:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403064:	mov	x0, #0x0                   	// #0
  403068:	add	x1, x1, #0xb20
  40306c:	bl	401bb0 <dcgettext@plt>
  403070:	mov	x1, x19
  403074:	bl	401850 <fputs@plt>
  403078:	mov	w2, #0x5                   	// #5
  40307c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403080:	mov	x0, #0x0                   	// #0
  403084:	add	x1, x1, #0xb28
  403088:	bl	401bb0 <dcgettext@plt>
  40308c:	mov	x1, x19
  403090:	bl	401850 <fputs@plt>
  403094:	mov	w2, #0x5                   	// #5
  403098:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40309c:	mov	x0, #0x0                   	// #0
  4030a0:	add	x1, x1, #0xb58
  4030a4:	bl	401bb0 <dcgettext@plt>
  4030a8:	mov	x1, x19
  4030ac:	bl	401850 <fputs@plt>
  4030b0:	mov	w2, #0x5                   	// #5
  4030b4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4030b8:	mov	x0, #0x0                   	// #0
  4030bc:	add	x1, x1, #0xb90
  4030c0:	bl	401bb0 <dcgettext@plt>
  4030c4:	mov	x1, x0
  4030c8:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4030cc:	mov	x0, x19
  4030d0:	add	x2, x2, #0xbb0
  4030d4:	bl	401c20 <fprintf@plt>
  4030d8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4030dc:	ldr	x0, [x0, #992]
  4030e0:	cmp	x0, x19
  4030e4:	cset	w0, eq  // eq = none
  4030e8:	bl	401860 <exit@plt>
  4030ec:	nop
  4030f0:	stp	x29, x30, [sp, #-64]!
  4030f4:	mov	x29, sp
  4030f8:	stp	x19, x20, [sp, #16]
  4030fc:	adrp	x19, 417000 <ferror@plt+0x153a0>
  403100:	add	x19, x19, #0x420
  403104:	ldr	w0, [x19, #20]
  403108:	cbz	w0, 403148 <ferror@plt+0x14e8>
  40310c:	add	x20, sp, #0x38
  403110:	ldr	w0, [x19, #48]
  403114:	cbz	w0, 403200 <ferror@plt+0x15a0>
  403118:	mov	x2, x20
  40311c:	mov	x1, #0x5413                	// #21523
  403120:	mov	w0, #0x2                   	// #2
  403124:	bl	401c40 <ioctl@plt>
  403128:	cbnz	w0, 40313c <ferror@plt+0x14dc>
  40312c:	ldr	w1, [x19, #20]
  403130:	ldr	w0, [x19, #48]
  403134:	tbnz	w1, #31, 4031c4 <ferror@plt+0x1564>
  403138:	tbnz	w0, #31, 403278 <ferror@plt+0x1618>
  40313c:	ldp	x19, x20, [sp, #16]
  403140:	ldp	x29, x30, [sp], #64
  403144:	ret
  403148:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40314c:	add	x0, x0, #0xbc0
  403150:	bl	401c00 <getenv@plt>
  403154:	mov	w1, #0xffffffff            	// #-1
  403158:	str	w1, [x19, #20]
  40315c:	cbz	x0, 40310c <ferror@plt+0x14ac>
  403160:	ldrb	w1, [x0]
  403164:	add	x20, sp, #0x38
  403168:	cbz	w1, 403110 <ferror@plt+0x14b0>
  40316c:	mov	x1, x20
  403170:	mov	w2, #0x0                   	// #0
  403174:	str	x21, [sp, #32]
  403178:	bl	401b10 <strtol@plt>
  40317c:	ldr	x1, [sp, #56]
  403180:	mov	x3, #0xffffffffffffffff    	// #-1
  403184:	ldrb	w1, [x1]
  403188:	cmp	w1, #0x0
  40318c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  403190:	b.gt	4032d8 <ferror@plt+0x1678>
  403194:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403198:	adrp	x2, 405000 <ferror@plt+0x33a0>
  40319c:	add	x2, x2, #0xbc8
  4031a0:	mov	x1, #0x18                  	// #24
  4031a4:	add	x21, x19, x1
  4031a8:	str	x3, [x0, #568]
  4031ac:	mov	x0, x21
  4031b0:	bl	401940 <snprintf@plt>
  4031b4:	mov	x0, x21
  4031b8:	bl	401a60 <putenv@plt>
  4031bc:	ldr	x21, [sp, #32]
  4031c0:	b	403110 <ferror@plt+0x14b0>
  4031c4:	tbnz	w0, #31, 4032c0 <ferror@plt+0x1660>
  4031c8:	ldrh	w3, [sp, #58]
  4031cc:	cbz	w3, 40313c <ferror@plt+0x14dc>
  4031d0:	and	x3, x3, #0xffff
  4031d4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4031d8:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4031dc:	add	x2, x2, #0xbc8
  4031e0:	mov	x1, #0x18                  	// #24
  4031e4:	add	x19, x19, x1
  4031e8:	str	x3, [x0, #568]
  4031ec:	mov	x0, x19
  4031f0:	bl	401940 <snprintf@plt>
  4031f4:	mov	x0, x19
  4031f8:	bl	401a60 <putenv@plt>
  4031fc:	b	40313c <ferror@plt+0x14dc>
  403200:	adrp	x0, 405000 <ferror@plt+0x33a0>
  403204:	add	x0, x0, #0xbd8
  403208:	bl	401c00 <getenv@plt>
  40320c:	mov	w1, #0xffffffff            	// #-1
  403210:	str	w1, [x19, #48]
  403214:	cbz	x0, 403118 <ferror@plt+0x14b8>
  403218:	ldrb	w1, [x0]
  40321c:	cbz	w1, 403118 <ferror@plt+0x14b8>
  403220:	mov	x1, x20
  403224:	mov	w2, #0x0                   	// #0
  403228:	str	x21, [sp, #32]
  40322c:	bl	401b10 <strtol@plt>
  403230:	ldr	x1, [sp, #56]
  403234:	mov	x3, #0xffffffffffffffff    	// #-1
  403238:	ldrb	w1, [x1]
  40323c:	cmp	w1, #0x0
  403240:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  403244:	b.gt	4032cc <ferror@plt+0x166c>
  403248:	adrp	x0, 417000 <ferror@plt+0x153a0>
  40324c:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403250:	add	x2, x2, #0xbe0
  403254:	add	x21, x19, #0x38
  403258:	mov	x1, #0x18                  	// #24
  40325c:	str	x3, [x0, #576]
  403260:	mov	x0, x21
  403264:	bl	401940 <snprintf@plt>
  403268:	mov	x0, x21
  40326c:	bl	401a60 <putenv@plt>
  403270:	ldr	x21, [sp, #32]
  403274:	b	403118 <ferror@plt+0x14b8>
  403278:	ldrh	w3, [sp, #56]
  40327c:	cbz	w3, 40313c <ferror@plt+0x14dc>
  403280:	and	x3, x3, #0xffff
  403284:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403288:	adrp	x2, 405000 <ferror@plt+0x33a0>
  40328c:	add	x2, x2, #0xbe0
  403290:	add	x20, x19, #0x38
  403294:	mov	x1, #0x18                  	// #24
  403298:	str	x3, [x0, #576]
  40329c:	mov	x0, x20
  4032a0:	bl	401940 <snprintf@plt>
  4032a4:	mov	x0, x20
  4032a8:	bl	401a60 <putenv@plt>
  4032ac:	ldr	w0, [x19, #20]
  4032b0:	tbnz	w0, #31, 4031c8 <ferror@plt+0x1568>
  4032b4:	ldp	x19, x20, [sp, #16]
  4032b8:	ldp	x29, x30, [sp], #64
  4032bc:	ret
  4032c0:	ldrh	w3, [sp, #56]
  4032c4:	cbnz	w3, 403280 <ferror@plt+0x1620>
  4032c8:	b	4031c8 <ferror@plt+0x1568>
  4032cc:	sxtw	x3, w0
  4032d0:	str	w0, [x19, #48]
  4032d4:	b	403248 <ferror@plt+0x15e8>
  4032d8:	sxtw	x3, w0
  4032dc:	str	w0, [x19, #20]
  4032e0:	b	403194 <ferror@plt+0x1534>
  4032e4:	nop
  4032e8:	stp	x29, x30, [sp, #-16]!
  4032ec:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4032f0:	mov	x29, sp
  4032f4:	ldr	w0, [x0, #1136]
  4032f8:	cbnz	w0, 403304 <ferror@plt+0x16a4>
  4032fc:	mov	w0, #0x0                   	// #0
  403300:	bl	401860 <exit@plt>
  403304:	bl	401b50 <endwin@plt>
  403308:	b	4032fc <ferror@plt+0x169c>
  40330c:	nop
  403310:	stp	x29, x30, [sp, #-64]!
  403314:	mov	x29, sp
  403318:	stp	x19, x20, [sp, #16]
  40331c:	mov	x19, x0
  403320:	str	x21, [sp, #32]
  403324:	mov	x21, x1
  403328:	str	xzr, [sp, #56]
  40332c:	bl	401bf0 <__errno_location@plt>
  403330:	mov	x20, x0
  403334:	cbz	x19, 403384 <ferror@plt+0x1724>
  403338:	ldrb	w0, [x19]
  40333c:	cbz	w0, 403384 <ferror@plt+0x1724>
  403340:	str	wzr, [x20]
  403344:	add	x1, sp, #0x38
  403348:	mov	x0, x19
  40334c:	mov	w2, #0xa                   	// #10
  403350:	bl	401b10 <strtol@plt>
  403354:	ldr	w1, [x20]
  403358:	cbnz	w1, 403388 <ferror@plt+0x1728>
  40335c:	ldr	x2, [sp, #56]
  403360:	cmp	x2, #0x0
  403364:	ccmp	x2, x19, #0x4, ne  // ne = any
  403368:	b.eq	403388 <ferror@plt+0x1728>  // b.none
  40336c:	ldrb	w2, [x2]
  403370:	cbnz	w2, 403388 <ferror@plt+0x1728>
  403374:	ldp	x19, x20, [sp, #16]
  403378:	ldr	x21, [sp, #32]
  40337c:	ldp	x29, x30, [sp], #64
  403380:	ret
  403384:	ldr	w1, [x20]
  403388:	adrp	x2, 405000 <ferror@plt+0x33a0>
  40338c:	mov	x4, x19
  403390:	mov	x3, x21
  403394:	add	x2, x2, #0xe10
  403398:	mov	w0, #0x1                   	// #1
  40339c:	bl	401870 <error@plt>
  4033a0:	stp	x29, x30, [sp, #-64]!
  4033a4:	mov	x29, sp
  4033a8:	stp	x19, x20, [sp, #16]
  4033ac:	mov	x19, x0
  4033b0:	str	x21, [sp, #32]
  4033b4:	mov	x21, x1
  4033b8:	str	xzr, [sp, #56]
  4033bc:	bl	401bf0 <__errno_location@plt>
  4033c0:	mov	x20, x0
  4033c4:	cbz	x19, 403410 <ferror@plt+0x17b0>
  4033c8:	ldrb	w0, [x19]
  4033cc:	cbz	w0, 403410 <ferror@plt+0x17b0>
  4033d0:	str	wzr, [x20]
  4033d4:	add	x1, sp, #0x38
  4033d8:	mov	x0, x19
  4033dc:	bl	401890 <strtod@plt>
  4033e0:	ldr	w1, [x20]
  4033e4:	cbnz	w1, 403414 <ferror@plt+0x17b4>
  4033e8:	ldr	x0, [sp, #56]
  4033ec:	cmp	x0, #0x0
  4033f0:	ccmp	x0, x19, #0x4, ne  // ne = any
  4033f4:	b.eq	403414 <ferror@plt+0x17b4>  // b.none
  4033f8:	ldrb	w0, [x0]
  4033fc:	cbnz	w0, 403414 <ferror@plt+0x17b4>
  403400:	ldp	x19, x20, [sp, #16]
  403404:	ldr	x21, [sp, #32]
  403408:	ldp	x29, x30, [sp], #64
  40340c:	ret
  403410:	ldr	w1, [x20]
  403414:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403418:	mov	x4, x19
  40341c:	mov	x3, x21
  403420:	add	x2, x2, #0xe10
  403424:	mov	w0, #0x1                   	// #1
  403428:	bl	401870 <error@plt>
  40342c:	nop
  403430:	stp	x29, x30, [sp, #-112]!
  403434:	mov	x29, sp
  403438:	stp	x19, x20, [sp, #16]
  40343c:	stp	x21, x22, [sp, #32]
  403440:	stp	x23, x24, [sp, #48]
  403444:	mov	x24, x0
  403448:	stp	x25, x26, [sp, #64]
  40344c:	mov	x25, x1
  403450:	cbz	x0, 40363c <ferror@plt+0x19dc>
  403454:	ldrb	w21, [x0]
  403458:	cbz	w21, 40363c <ferror@plt+0x19dc>
  40345c:	bl	401b00 <__ctype_b_loc@plt>
  403460:	mov	x22, x24
  403464:	ldr	x23, [x0]
  403468:	b	403470 <ferror@plt+0x1810>
  40346c:	ldrb	w21, [x22, #1]!
  403470:	ubfiz	x0, x21, #1, #8
  403474:	ldrh	w0, [x23, x0]
  403478:	tbnz	w0, #13, 40346c <ferror@plt+0x180c>
  40347c:	cmp	w21, #0x2d
  403480:	b.eq	403624 <ferror@plt+0x19c4>  // b.none
  403484:	cmp	w21, #0x2b
  403488:	mov	w26, #0x0                   	// #0
  40348c:	b.eq	403604 <ferror@plt+0x19a4>  // b.none
  403490:	tbz	w0, #11, 403618 <ferror@plt+0x19b8>
  403494:	adrp	x0, 405000 <ferror@plt+0x33a0>
  403498:	add	x0, x0, #0xe20
  40349c:	mov	x19, x22
  4034a0:	ldr	q2, [x0]
  4034a4:	nop
  4034a8:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4034ac:	add	x0, x0, #0xe30
  4034b0:	mov	v0.16b, v2.16b
  4034b4:	ldr	q1, [x0]
  4034b8:	bl	404be0 <ferror@plt+0x2f80>
  4034bc:	mov	v2.16b, v0.16b
  4034c0:	ldrb	w0, [x19, #1]!
  4034c4:	ldrh	w0, [x23, x0, lsl #1]
  4034c8:	tbnz	w0, #11, 4034a8 <ferror@plt+0x1848>
  4034cc:	mov	x20, #0x0                   	// #0
  4034d0:	mov	x19, #0x0                   	// #0
  4034d4:	nop
  4034d8:	sub	w0, w21, #0x30
  4034dc:	str	q2, [sp, #80]
  4034e0:	bl	4053c8 <ferror@plt+0x3768>
  4034e4:	ldr	q2, [sp, #80]
  4034e8:	mov	v1.16b, v2.16b
  4034ec:	str	q2, [sp, #96]
  4034f0:	bl	404be0 <ferror@plt+0x2f80>
  4034f4:	stp	x20, x19, [sp, #80]
  4034f8:	mov	v1.16b, v0.16b
  4034fc:	ldr	q0, [sp, #80]
  403500:	bl	403798 <ferror@plt+0x1b38>
  403504:	str	q0, [sp, #80]
  403508:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40350c:	add	x0, x0, #0xe30
  403510:	ldr	q2, [sp, #96]
  403514:	ldr	q1, [x0]
  403518:	mov	v0.16b, v2.16b
  40351c:	bl	4042c0 <ferror@plt+0x2660>
  403520:	ldrb	w21, [x22, #1]!
  403524:	mov	v2.16b, v0.16b
  403528:	ldp	x20, x19, [sp, #80]
  40352c:	ubfiz	x0, x21, #1, #8
  403530:	ldrh	w0, [x23, x0]
  403534:	tbnz	w0, #11, 4034d8 <ferror@plt+0x1878>
  403538:	cbz	w21, 4035d4 <ferror@plt+0x1974>
  40353c:	and	w21, w21, #0xfffffffd
  403540:	and	w21, w21, #0xff
  403544:	cmp	w21, #0x2c
  403548:	b.ne	403660 <ferror@plt+0x1a00>  // b.any
  40354c:	ldrb	w0, [x22, #1]
  403550:	add	x22, x22, #0x1
  403554:	ubfiz	x1, x0, #1, #8
  403558:	ldrh	w1, [x23, x1]
  40355c:	tbz	w1, #11, 4035d0 <ferror@plt+0x1970>
  403560:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403564:	add	x1, x1, #0xe20
  403568:	ldr	q2, [x1]
  40356c:	nop
  403570:	sub	w0, w0, #0x30
  403574:	str	q2, [sp, #80]
  403578:	bl	4053c8 <ferror@plt+0x3768>
  40357c:	ldr	q2, [sp, #80]
  403580:	mov	v1.16b, v2.16b
  403584:	str	q2, [sp, #96]
  403588:	bl	404be0 <ferror@plt+0x2f80>
  40358c:	stp	x20, x19, [sp, #80]
  403590:	mov	v1.16b, v0.16b
  403594:	ldr	q0, [sp, #80]
  403598:	bl	403798 <ferror@plt+0x1b38>
  40359c:	str	q0, [sp, #80]
  4035a0:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4035a4:	add	x0, x0, #0xe30
  4035a8:	ldr	q2, [sp, #96]
  4035ac:	ldr	q1, [x0]
  4035b0:	mov	v0.16b, v2.16b
  4035b4:	bl	4042c0 <ferror@plt+0x2660>
  4035b8:	mov	v2.16b, v0.16b
  4035bc:	ldrb	w0, [x22, #1]!
  4035c0:	ldp	x20, x19, [sp, #80]
  4035c4:	ubfiz	x1, x0, #1, #8
  4035c8:	ldrh	w1, [x23, x1]
  4035cc:	tbnz	w1, #11, 403570 <ferror@plt+0x1910>
  4035d0:	cbnz	w0, 40363c <ferror@plt+0x19dc>
  4035d4:	cmp	w26, #0x0
  4035d8:	eor	x0, x19, #0x8000000000000000
  4035dc:	csel	x0, x0, x19, ne  // ne = any
  4035e0:	stp	x20, x0, [sp, #80]
  4035e4:	ldr	q0, [sp, #80]
  4035e8:	bl	405448 <ferror@plt+0x37e8>
  4035ec:	ldp	x19, x20, [sp, #16]
  4035f0:	ldp	x21, x22, [sp, #32]
  4035f4:	ldp	x23, x24, [sp, #48]
  4035f8:	ldp	x25, x26, [sp, #64]
  4035fc:	ldp	x29, x30, [sp], #112
  403600:	ret
  403604:	ldrb	w21, [x22, #1]
  403608:	add	x22, x22, #0x1
  40360c:	ubfiz	x0, x21, #1, #8
  403610:	ldrh	w0, [x23, x0]
  403614:	tbnz	w0, #11, 403494 <ferror@plt+0x1834>
  403618:	mov	x20, #0x0                   	// #0
  40361c:	mov	x19, #0x0                   	// #0
  403620:	b	403538 <ferror@plt+0x18d8>
  403624:	ldrb	w21, [x22, #1]
  403628:	mov	w26, #0x1                   	// #1
  40362c:	add	x22, x22, #0x1
  403630:	ubfiz	x0, x21, #1, #8
  403634:	ldrh	w0, [x23, x0]
  403638:	b	403490 <ferror@plt+0x1830>
  40363c:	bl	401bf0 <__errno_location@plt>
  403640:	mov	x1, x0
  403644:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403648:	mov	x4, x24
  40364c:	mov	x3, x25
  403650:	add	x2, x2, #0xe10
  403654:	ldr	w1, [x1]
  403658:	mov	w0, #0x1                   	// #1
  40365c:	bl	401870 <error@plt>
  403660:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403664:	mov	x4, x24
  403668:	mov	x3, x25
  40366c:	add	x2, x2, #0xe10
  403670:	mov	w1, #0x16                  	// #22
  403674:	mov	w0, #0x1                   	// #1
  403678:	bl	401870 <error@plt>
  40367c:	nop
  403680:	stp	x29, x30, [sp, #-32]!
  403684:	mov	x29, sp
  403688:	stp	x19, x20, [sp, #16]
  40368c:	mov	x19, x0
  403690:	bl	401930 <__fpending@plt>
  403694:	mov	x20, x0
  403698:	mov	x0, x19
  40369c:	bl	401c60 <ferror@plt>
  4036a0:	mov	w1, w0
  4036a4:	mov	x0, x19
  4036a8:	mov	w19, w1
  4036ac:	bl	401970 <fclose@plt>
  4036b0:	cbnz	w19, 4036d8 <ferror@plt+0x1a78>
  4036b4:	cbz	w0, 4036cc <ferror@plt+0x1a6c>
  4036b8:	cbnz	x20, 4036fc <ferror@plt+0x1a9c>
  4036bc:	bl	401bf0 <__errno_location@plt>
  4036c0:	ldr	w0, [x0]
  4036c4:	cmp	w0, #0x9
  4036c8:	csetm	w0, ne  // ne = any
  4036cc:	ldp	x19, x20, [sp, #16]
  4036d0:	ldp	x29, x30, [sp], #32
  4036d4:	ret
  4036d8:	cbnz	w0, 4036fc <ferror@plt+0x1a9c>
  4036dc:	bl	401bf0 <__errno_location@plt>
  4036e0:	mov	x1, x0
  4036e4:	mov	w0, #0xffffffff            	// #-1
  4036e8:	ldr	w2, [x1]
  4036ec:	cmp	w2, #0x20
  4036f0:	b.eq	4036cc <ferror@plt+0x1a6c>  // b.none
  4036f4:	str	wzr, [x1]
  4036f8:	b	4036cc <ferror@plt+0x1a6c>
  4036fc:	mov	w0, #0xffffffff            	// #-1
  403700:	b	4036cc <ferror@plt+0x1a6c>
  403704:	nop
  403708:	stp	x29, x30, [sp, #-32]!
  40370c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403710:	mov	x29, sp
  403714:	ldr	x0, [x0, #1016]
  403718:	bl	403680 <ferror@plt+0x1a20>
  40371c:	cbz	w0, 40373c <ferror@plt+0x1adc>
  403720:	str	x19, [sp, #16]
  403724:	bl	401bf0 <__errno_location@plt>
  403728:	mov	x19, x0
  40372c:	ldr	w0, [x0]
  403730:	cmp	w0, #0x20
  403734:	b.ne	403760 <ferror@plt+0x1b00>  // b.any
  403738:	ldr	x19, [sp, #16]
  40373c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403740:	ldr	x0, [x0, #992]
  403744:	bl	403680 <ferror@plt+0x1a20>
  403748:	cbnz	w0, 403754 <ferror@plt+0x1af4>
  40374c:	ldp	x29, x30, [sp], #32
  403750:	ret
  403754:	mov	w0, #0x1                   	// #1
  403758:	str	x19, [sp, #16]
  40375c:	bl	401830 <_exit@plt>
  403760:	mov	w2, #0x5                   	// #5
  403764:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403768:	mov	x0, #0x0                   	// #0
  40376c:	add	x1, x1, #0xe40
  403770:	bl	401bb0 <dcgettext@plt>
  403774:	mov	x3, x0
  403778:	ldr	w1, [x19]
  40377c:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403780:	add	x2, x2, #0xe50
  403784:	mov	w0, #0x0                   	// #0
  403788:	bl	401870 <error@plt>
  40378c:	mov	w0, #0x1                   	// #1
  403790:	bl	401830 <_exit@plt>
  403794:	nop
  403798:	stp	x29, x30, [sp, #-48]!
  40379c:	mov	x29, sp
  4037a0:	str	q0, [sp, #16]
  4037a4:	str	q1, [sp, #32]
  4037a8:	ldp	x6, x1, [sp, #16]
  4037ac:	ldp	x0, x3, [sp, #32]
  4037b0:	mrs	x15, fpcr
  4037b4:	lsr	x7, x1, #63
  4037b8:	mov	x10, x0
  4037bc:	ubfiz	x4, x3, #3, #48
  4037c0:	lsr	x5, x3, #63
  4037c4:	mov	x12, x7
  4037c8:	ubfiz	x2, x1, #3, #48
  4037cc:	orr	x4, x4, x0, lsr #61
  4037d0:	ubfx	x8, x1, #48, #15
  4037d4:	ubfx	x0, x3, #48, #15
  4037d8:	and	w7, w7, #0xff
  4037dc:	mov	x16, x12
  4037e0:	cmp	x12, x5
  4037e4:	and	w11, w5, #0xff
  4037e8:	orr	x2, x2, x6, lsr #61
  4037ec:	mov	x1, x8
  4037f0:	lsl	x9, x6, #3
  4037f4:	mov	x3, x0
  4037f8:	lsl	x13, x10, #3
  4037fc:	b.eq	4039a8 <ferror@plt+0x1d48>  // b.none
  403800:	sub	w0, w8, w0
  403804:	cmp	w0, #0x0
  403808:	b.le	403954 <ferror@plt+0x1cf4>
  40380c:	cbz	x3, 403a08 <ferror@plt+0x1da8>
  403810:	orr	x4, x4, #0x8000000000000
  403814:	mov	x3, #0x7fff                	// #32767
  403818:	cmp	x1, x3
  40381c:	b.eq	403c0c <ferror@plt+0x1fac>  // b.none
  403820:	cmp	w0, #0x74
  403824:	b.gt	403c90 <ferror@plt+0x2030>
  403828:	cmp	w0, #0x3f
  40382c:	b.gt	403df0 <ferror@plt+0x2190>
  403830:	mov	w3, #0x40                  	// #64
  403834:	sub	w3, w3, w0
  403838:	lsr	x6, x13, x0
  40383c:	lsl	x13, x13, x3
  403840:	cmp	x13, #0x0
  403844:	cset	x5, ne  // ne = any
  403848:	lsl	x3, x4, x3
  40384c:	orr	x3, x3, x6
  403850:	lsr	x0, x4, x0
  403854:	orr	x3, x3, x5
  403858:	sub	x2, x2, x0
  40385c:	subs	x9, x9, x3
  403860:	sbc	x2, x2, xzr
  403864:	and	x3, x2, #0x7ffffffffffff
  403868:	tbz	x2, #51, 403a48 <ferror@plt+0x1de8>
  40386c:	cbz	x3, 403c74 <ferror@plt+0x2014>
  403870:	clz	x0, x3
  403874:	sub	w0, w0, #0xc
  403878:	neg	w2, w0
  40387c:	lsl	x4, x3, x0
  403880:	lsl	x3, x9, x0
  403884:	lsr	x9, x9, x2
  403888:	orr	x2, x9, x4
  40388c:	cmp	x1, w0, sxtw
  403890:	sxtw	x4, w0
  403894:	b.gt	403c54 <ferror@plt+0x1ff4>
  403898:	sub	w1, w0, w1
  40389c:	add	w0, w1, #0x1
  4038a0:	cmp	w0, #0x3f
  4038a4:	b.gt	403db8 <ferror@plt+0x2158>
  4038a8:	mov	w1, #0x40                  	// #64
  4038ac:	sub	w1, w1, w0
  4038b0:	lsr	x4, x3, x0
  4038b4:	lsl	x3, x3, x1
  4038b8:	cmp	x3, #0x0
  4038bc:	lsl	x9, x2, x1
  4038c0:	cset	x1, ne  // ne = any
  4038c4:	orr	x9, x9, x4
  4038c8:	lsr	x2, x2, x0
  4038cc:	orr	x9, x9, x1
  4038d0:	orr	x8, x9, x2
  4038d4:	cbz	x8, 403a5c <ferror@plt+0x1dfc>
  4038d8:	and	x0, x9, #0x7
  4038dc:	mov	x1, #0x0                   	// #0
  4038e0:	mov	w5, #0x1                   	// #1
  4038e4:	cbz	x0, 403ca0 <ferror@plt+0x2040>
  4038e8:	and	x3, x15, #0xc00000
  4038ec:	cmp	x3, #0x400, lsl #12
  4038f0:	b.eq	403be4 <ferror@plt+0x1f84>  // b.none
  4038f4:	cmp	x3, #0x800, lsl #12
  4038f8:	b.eq	403bc4 <ferror@plt+0x1f64>  // b.none
  4038fc:	cbz	x3, 403bf0 <ferror@plt+0x1f90>
  403900:	and	x3, x2, #0x8000000000000
  403904:	mov	w0, #0x10                  	// #16
  403908:	cbz	w5, 403910 <ferror@plt+0x1cb0>
  40390c:	orr	w0, w0, #0x8
  403910:	cbz	x3, 403c28 <ferror@plt+0x1fc8>
  403914:	add	x1, x1, #0x1
  403918:	mov	x3, #0x7fff                	// #32767
  40391c:	cmp	x1, x3
  403920:	b.eq	403b0c <ferror@plt+0x1eac>  // b.none
  403924:	and	w1, w1, #0x7fff
  403928:	extr	x8, x2, x9, #3
  40392c:	ubfx	x2, x2, #3, #48
  403930:	mov	x5, #0x0                   	// #0
  403934:	orr	w1, w1, w7, lsl #15
  403938:	bfxil	x5, x2, #0, #48
  40393c:	fmov	d0, x8
  403940:	bfi	x5, x1, #48, #16
  403944:	fmov	v0.d[1], x5
  403948:	cbnz	w0, 403b68 <ferror@plt+0x1f08>
  40394c:	ldp	x29, x30, [sp], #48
  403950:	ret
  403954:	mov	x14, x5
  403958:	b.eq	403a74 <ferror@plt+0x1e14>  // b.none
  40395c:	cbnz	x8, 403cf8 <ferror@plt+0x2098>
  403960:	orr	x1, x2, x9
  403964:	cbz	x1, 403a24 <ferror@plt+0x1dc4>
  403968:	cmn	w0, #0x1
  40396c:	b.eq	404114 <ferror@plt+0x24b4>  // b.none
  403970:	mov	x1, #0x7fff                	// #32767
  403974:	mvn	w0, w0
  403978:	cmp	x3, x1
  40397c:	b.ne	403d0c <ferror@plt+0x20ac>  // b.any
  403980:	orr	x0, x4, x13
  403984:	cbnz	x0, 40406c <ferror@plt+0x240c>
  403988:	mov	x16, x14
  40398c:	nop
  403990:	mov	x4, #0x0                   	// #0
  403994:	fmov	d0, x4
  403998:	lsl	x16, x16, #63
  40399c:	orr	x5, x16, #0x7fff000000000000
  4039a0:	fmov	v0.d[1], x5
  4039a4:	b	40394c <ferror@plt+0x1cec>
  4039a8:	sub	w5, w8, w0
  4039ac:	cmp	w5, #0x0
  4039b0:	b.le	403b7c <ferror@plt+0x1f1c>
  4039b4:	cbz	x0, 403abc <ferror@plt+0x1e5c>
  4039b8:	orr	x4, x4, #0x8000000000000
  4039bc:	mov	x0, #0x7fff                	// #32767
  4039c0:	cmp	x1, x0
  4039c4:	b.eq	403c0c <ferror@plt+0x1fac>  // b.none
  4039c8:	cmp	w5, #0x74
  4039cc:	b.gt	403da0 <ferror@plt+0x2140>
  4039d0:	cmp	w5, #0x3f
  4039d4:	b.gt	403ea0 <ferror@plt+0x2240>
  4039d8:	mov	w0, #0x40                  	// #64
  4039dc:	sub	w0, w0, w5
  4039e0:	lsr	x6, x13, x5
  4039e4:	lsl	x13, x13, x0
  4039e8:	cmp	x13, #0x0
  4039ec:	lsl	x0, x4, x0
  4039f0:	cset	x3, ne  // ne = any
  4039f4:	orr	x0, x0, x6
  4039f8:	lsr	x4, x4, x5
  4039fc:	orr	x0, x0, x3
  403a00:	add	x2, x2, x4
  403a04:	b	403dac <ferror@plt+0x214c>
  403a08:	orr	x3, x4, x13
  403a0c:	cbz	x3, 403d7c <ferror@plt+0x211c>
  403a10:	subs	w0, w0, #0x1
  403a14:	b.ne	403814 <ferror@plt+0x1bb4>  // b.any
  403a18:	subs	x9, x9, x13
  403a1c:	sbc	x2, x2, x4
  403a20:	b	403864 <ferror@plt+0x1c04>
  403a24:	mov	x0, #0x7fff                	// #32767
  403a28:	cmp	x3, x0
  403a2c:	b.eq	404160 <ferror@plt+0x2500>  // b.none
  403a30:	mov	w7, w11
  403a34:	mov	x2, x4
  403a38:	mov	x9, x13
  403a3c:	mov	x1, x3
  403a40:	mov	x12, x5
  403a44:	nop
  403a48:	orr	x8, x9, x2
  403a4c:	and	x0, x9, #0x7
  403a50:	mov	w5, #0x0                   	// #0
  403a54:	cbnz	x1, 4038e4 <ferror@plt+0x1c84>
  403a58:	cbnz	x8, 4038d8 <ferror@plt+0x1c78>
  403a5c:	mov	x2, #0x0                   	// #0
  403a60:	mov	x1, #0x0                   	// #0
  403a64:	mov	w0, #0x0                   	// #0
  403a68:	and	x2, x2, #0xffffffffffff
  403a6c:	and	w1, w1, #0x7fff
  403a70:	b	403930 <ferror@plt+0x1cd0>
  403a74:	add	x5, x8, #0x1
  403a78:	tst	x5, #0x7ffe
  403a7c:	b.ne	403d4c <ferror@plt+0x20ec>  // b.any
  403a80:	orr	x5, x2, x9
  403a84:	orr	x8, x4, x13
  403a88:	cbnz	x1, 403f0c <ferror@plt+0x22ac>
  403a8c:	cbz	x5, 403fb4 <ferror@plt+0x2354>
  403a90:	cbz	x8, 403fc8 <ferror@plt+0x2368>
  403a94:	subs	x5, x9, x13
  403a98:	cmp	x9, x13
  403a9c:	sbc	x3, x2, x4
  403aa0:	tbz	x3, #51, 404194 <ferror@plt+0x2534>
  403aa4:	subs	x9, x13, x9
  403aa8:	mov	w7, w11
  403aac:	sbc	x2, x4, x2
  403ab0:	mov	x12, x14
  403ab4:	orr	x8, x9, x2
  403ab8:	b	4038d4 <ferror@plt+0x1c74>
  403abc:	orr	x0, x4, x13
  403ac0:	cbz	x0, 403f94 <ferror@plt+0x2334>
  403ac4:	subs	w5, w5, #0x1
  403ac8:	b.ne	4039bc <ferror@plt+0x1d5c>  // b.any
  403acc:	adds	x9, x9, x13
  403ad0:	adc	x2, x4, x2
  403ad4:	nop
  403ad8:	tbz	x2, #51, 403a48 <ferror@plt+0x1de8>
  403adc:	add	x1, x1, #0x1
  403ae0:	mov	x0, #0x7fff                	// #32767
  403ae4:	cmp	x1, x0
  403ae8:	b.eq	403fd4 <ferror@plt+0x2374>  // b.none
  403aec:	and	x0, x9, #0x1
  403af0:	and	x3, x2, #0xfff7ffffffffffff
  403af4:	orr	x9, x0, x9, lsr #1
  403af8:	mov	w5, #0x0                   	// #0
  403afc:	orr	x9, x9, x2, lsl #63
  403b00:	lsr	x2, x3, #1
  403b04:	and	x0, x9, #0x7
  403b08:	b	4038e4 <ferror@plt+0x1c84>
  403b0c:	and	x3, x15, #0xc00000
  403b10:	cbz	x3, 403b48 <ferror@plt+0x1ee8>
  403b14:	cmp	x3, #0x400, lsl #12
  403b18:	b.eq	403b40 <ferror@plt+0x1ee0>  // b.none
  403b1c:	cmp	x3, #0x800, lsl #12
  403b20:	csel	w12, w12, wzr, eq  // eq = none
  403b24:	cbnz	w12, 403b48 <ferror@plt+0x1ee8>
  403b28:	mov	w1, #0x14                  	// #20
  403b2c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  403b30:	orr	w0, w0, w1
  403b34:	mov	x8, #0xffffffffffffffff    	// #-1
  403b38:	mov	x1, #0x7ffe                	// #32766
  403b3c:	b	403a68 <ferror@plt+0x1e08>
  403b40:	cbnz	x12, 403b28 <ferror@plt+0x1ec8>
  403b44:	nop
  403b48:	mov	w1, #0x14                  	// #20
  403b4c:	and	x16, x7, #0xff
  403b50:	orr	w0, w0, w1
  403b54:	mov	x4, #0x0                   	// #0
  403b58:	fmov	d0, x4
  403b5c:	lsl	x16, x16, #63
  403b60:	orr	x5, x16, #0x7fff000000000000
  403b64:	fmov	v0.d[1], x5
  403b68:	str	q0, [sp, #16]
  403b6c:	bl	405758 <ferror@plt+0x3af8>
  403b70:	ldr	q0, [sp, #16]
  403b74:	ldp	x29, x30, [sp], #48
  403b78:	ret
  403b7c:	b.eq	403cbc <ferror@plt+0x205c>  // b.none
  403b80:	cbnz	x8, 403e40 <ferror@plt+0x21e0>
  403b84:	orr	x0, x2, x9
  403b88:	cbz	x0, 4040ac <ferror@plt+0x244c>
  403b8c:	cmn	w5, #0x1
  403b90:	b.eq	40420c <ferror@plt+0x25ac>  // b.none
  403b94:	mov	x0, #0x7fff                	// #32767
  403b98:	mvn	w5, w5
  403b9c:	cmp	x3, x0
  403ba0:	b.ne	403e54 <ferror@plt+0x21f4>  // b.any
  403ba4:	orr	x0, x4, x13
  403ba8:	cbz	x0, 403990 <ferror@plt+0x1d30>
  403bac:	lsr	x5, x4, #50
  403bb0:	mov	x9, x13
  403bb4:	eor	x5, x5, #0x1
  403bb8:	mov	x2, x4
  403bbc:	and	w5, w5, #0x1
  403bc0:	b	403c20 <ferror@plt+0x1fc0>
  403bc4:	mov	w0, #0x10                  	// #16
  403bc8:	cbz	x12, 403bd4 <ferror@plt+0x1f74>
  403bcc:	adds	x9, x9, #0x8
  403bd0:	cinc	x2, x2, cs  // cs = hs, nlast
  403bd4:	and	x3, x2, #0x8000000000000
  403bd8:	cbz	w5, 403910 <ferror@plt+0x1cb0>
  403bdc:	orr	w0, w0, #0x8
  403be0:	b	403910 <ferror@plt+0x1cb0>
  403be4:	mov	w0, #0x10                  	// #16
  403be8:	cbnz	x12, 403bd4 <ferror@plt+0x1f74>
  403bec:	b	403bcc <ferror@plt+0x1f6c>
  403bf0:	and	x3, x9, #0xf
  403bf4:	mov	w0, #0x10                  	// #16
  403bf8:	cmp	x3, #0x4
  403bfc:	b.eq	403bd4 <ferror@plt+0x1f74>  // b.none
  403c00:	adds	x9, x9, #0x4
  403c04:	cinc	x2, x2, cs  // cs = hs, nlast
  403c08:	b	403bd4 <ferror@plt+0x1f74>
  403c0c:	orr	x0, x2, x9
  403c10:	cbz	x0, 403990 <ferror@plt+0x1d30>
  403c14:	lsr	x5, x2, #50
  403c18:	eor	x5, x5, #0x1
  403c1c:	and	w5, w5, #0x1
  403c20:	mov	w0, w5
  403c24:	mov	x1, #0x7fff                	// #32767
  403c28:	mov	x3, #0x7fff                	// #32767
  403c2c:	extr	x8, x2, x9, #3
  403c30:	cmp	x1, x3
  403c34:	lsr	x2, x2, #3
  403c38:	b.ne	403a68 <ferror@plt+0x1e08>  // b.any
  403c3c:	orr	x1, x8, x2
  403c40:	cbz	x1, 4042ac <ferror@plt+0x264c>
  403c44:	orr	x2, x2, #0x800000000000
  403c48:	mov	w1, #0x7fff                	// #32767
  403c4c:	and	x2, x2, #0xffffffffffff
  403c50:	b	403930 <ferror@plt+0x1cd0>
  403c54:	mov	x9, x3
  403c58:	and	x2, x2, #0xfff7ffffffffffff
  403c5c:	sub	x1, x1, x4
  403c60:	orr	x8, x9, x2
  403c64:	and	x0, x9, #0x7
  403c68:	mov	w5, #0x0                   	// #0
  403c6c:	cbz	x1, 403a58 <ferror@plt+0x1df8>
  403c70:	b	4038e4 <ferror@plt+0x1c84>
  403c74:	clz	x2, x9
  403c78:	add	w0, w2, #0x34
  403c7c:	cmp	w0, #0x3f
  403c80:	b.le	403878 <ferror@plt+0x1c18>
  403c84:	sub	w2, w2, #0xc
  403c88:	lsl	x2, x9, x2
  403c8c:	b	40388c <ferror@plt+0x1c2c>
  403c90:	orr	x4, x4, x13
  403c94:	cmp	x4, #0x0
  403c98:	cset	x3, ne  // ne = any
  403c9c:	b	40385c <ferror@plt+0x1bfc>
  403ca0:	and	x3, x2, #0x8000000000000
  403ca4:	mov	w0, #0x0                   	// #0
  403ca8:	cbz	w5, 403910 <ferror@plt+0x1cb0>
  403cac:	mov	w0, #0x0                   	// #0
  403cb0:	tbz	w15, #11, 403910 <ferror@plt+0x1cb0>
  403cb4:	orr	w0, w0, #0x8
  403cb8:	b	403910 <ferror@plt+0x1cb0>
  403cbc:	add	x0, x8, #0x1
  403cc0:	tst	x0, #0x7ffe
  403cc4:	b.ne	403ecc <ferror@plt+0x226c>  // b.any
  403cc8:	orr	x0, x2, x9
  403ccc:	cbnz	x8, 404088 <ferror@plt+0x2428>
  403cd0:	orr	x8, x4, x13
  403cd4:	cbz	x0, 4040dc <ferror@plt+0x247c>
  403cd8:	cbz	x8, 403fc8 <ferror@plt+0x2368>
  403cdc:	adds	x9, x9, x13
  403ce0:	adc	x2, x4, x2
  403ce4:	tbz	x2, #51, 403ab4 <ferror@plt+0x1e54>
  403ce8:	and	x2, x2, #0xfff7ffffffffffff
  403cec:	and	x0, x9, #0x7
  403cf0:	mov	x1, #0x1                   	// #1
  403cf4:	b	4038e4 <ferror@plt+0x1c84>
  403cf8:	mov	x1, #0x7fff                	// #32767
  403cfc:	neg	w0, w0
  403d00:	orr	x2, x2, #0x8000000000000
  403d04:	cmp	x3, x1
  403d08:	b.eq	403980 <ferror@plt+0x1d20>  // b.none
  403d0c:	cmp	w0, #0x74
  403d10:	b.gt	403e1c <ferror@plt+0x21bc>
  403d14:	cmp	w0, #0x3f
  403d18:	b.gt	404038 <ferror@plt+0x23d8>
  403d1c:	mov	w1, #0x40                  	// #64
  403d20:	sub	w1, w1, w0
  403d24:	lsr	x5, x9, x0
  403d28:	lsl	x9, x9, x1
  403d2c:	cmp	x9, #0x0
  403d30:	lsl	x9, x2, x1
  403d34:	cset	x1, ne  // ne = any
  403d38:	orr	x9, x9, x5
  403d3c:	lsr	x0, x2, x0
  403d40:	orr	x9, x9, x1
  403d44:	sub	x4, x4, x0
  403d48:	b	403e28 <ferror@plt+0x21c8>
  403d4c:	subs	x5, x9, x13
  403d50:	cmp	x9, x13
  403d54:	sbc	x3, x2, x4
  403d58:	tbnz	x3, #51, 403ef4 <ferror@plt+0x2294>
  403d5c:	orr	x8, x5, x3
  403d60:	cbnz	x8, 404020 <ferror@plt+0x23c0>
  403d64:	and	x15, x15, #0xc00000
  403d68:	mov	x2, #0x0                   	// #0
  403d6c:	cmp	x15, #0x800, lsl #12
  403d70:	mov	x1, #0x0                   	// #0
  403d74:	cset	w7, eq  // eq = none
  403d78:	b	403a68 <ferror@plt+0x1e08>
  403d7c:	mov	x0, #0x7fff                	// #32767
  403d80:	cmp	x8, x0
  403d84:	b.ne	403a48 <ferror@plt+0x1de8>  // b.any
  403d88:	orr	x0, x2, x9
  403d8c:	cbnz	x0, 403c14 <ferror@plt+0x1fb4>
  403d90:	mov	x2, #0x0                   	// #0
  403d94:	mov	x8, #0x0                   	// #0
  403d98:	mov	w0, #0x0                   	// #0
  403d9c:	b	403c3c <ferror@plt+0x1fdc>
  403da0:	orr	x4, x4, x13
  403da4:	cmp	x4, #0x0
  403da8:	cset	x0, ne  // ne = any
  403dac:	adds	x9, x0, x9
  403db0:	cinc	x2, x2, cs  // cs = hs, nlast
  403db4:	b	403ad8 <ferror@plt+0x1e78>
  403db8:	mov	w4, #0x80                  	// #128
  403dbc:	sub	w4, w4, w0
  403dc0:	cmp	w0, #0x40
  403dc4:	sub	w9, w1, #0x3f
  403dc8:	lsl	x0, x2, x4
  403dcc:	orr	x0, x3, x0
  403dd0:	csel	x3, x0, x3, ne  // ne = any
  403dd4:	lsr	x9, x2, x9
  403dd8:	cmp	x3, #0x0
  403ddc:	mov	x2, #0x0                   	// #0
  403de0:	cset	x0, ne  // ne = any
  403de4:	orr	x9, x0, x9
  403de8:	mov	x8, x9
  403dec:	b	4038d4 <ferror@plt+0x1c74>
  403df0:	mov	w5, #0x80                  	// #128
  403df4:	sub	w5, w5, w0
  403df8:	subs	w0, w0, #0x40
  403dfc:	lsl	x5, x4, x5
  403e00:	orr	x5, x13, x5
  403e04:	csel	x13, x5, x13, ne  // ne = any
  403e08:	lsr	x4, x4, x0
  403e0c:	cmp	x13, #0x0
  403e10:	cset	x3, ne  // ne = any
  403e14:	orr	x3, x3, x4
  403e18:	b	40385c <ferror@plt+0x1bfc>
  403e1c:	orr	x2, x2, x9
  403e20:	cmp	x2, #0x0
  403e24:	cset	x9, ne  // ne = any
  403e28:	subs	x9, x13, x9
  403e2c:	mov	w7, w11
  403e30:	sbc	x2, x4, xzr
  403e34:	mov	x1, x3
  403e38:	mov	x12, x14
  403e3c:	b	403864 <ferror@plt+0x1c04>
  403e40:	mov	x0, #0x7fff                	// #32767
  403e44:	neg	w5, w5
  403e48:	orr	x2, x2, #0x8000000000000
  403e4c:	cmp	x3, x0
  403e50:	b.eq	403ba4 <ferror@plt+0x1f44>  // b.none
  403e54:	cmp	w5, #0x74
  403e58:	b.gt	404028 <ferror@plt+0x23c8>
  403e5c:	cmp	w5, #0x3f
  403e60:	b.gt	4040e8 <ferror@plt+0x2488>
  403e64:	mov	w1, #0x40                  	// #64
  403e68:	sub	w1, w1, w5
  403e6c:	lsr	x6, x9, x5
  403e70:	lsl	x9, x9, x1
  403e74:	cmp	x9, #0x0
  403e78:	cset	x0, ne  // ne = any
  403e7c:	lsl	x9, x2, x1
  403e80:	orr	x9, x9, x6
  403e84:	lsr	x5, x2, x5
  403e88:	orr	x9, x9, x0
  403e8c:	add	x4, x4, x5
  403e90:	adds	x9, x9, x13
  403e94:	mov	x1, x3
  403e98:	cinc	x2, x4, cs  // cs = hs, nlast
  403e9c:	b	403ad8 <ferror@plt+0x1e78>
  403ea0:	mov	w0, #0x80                  	// #128
  403ea4:	sub	w0, w0, w5
  403ea8:	subs	w5, w5, #0x40
  403eac:	lsl	x0, x4, x0
  403eb0:	orr	x0, x13, x0
  403eb4:	csel	x13, x0, x13, ne  // ne = any
  403eb8:	lsr	x4, x4, x5
  403ebc:	cmp	x13, #0x0
  403ec0:	cset	x0, ne  // ne = any
  403ec4:	orr	x0, x0, x4
  403ec8:	b	403dac <ferror@plt+0x214c>
  403ecc:	mov	x1, #0x7fff                	// #32767
  403ed0:	cmp	x0, x1
  403ed4:	b.eq	404130 <ferror@plt+0x24d0>  // b.none
  403ed8:	adds	x9, x9, x13
  403edc:	mov	x1, x0
  403ee0:	adc	x2, x4, x2
  403ee4:	ubfx	x0, x9, #1, #3
  403ee8:	extr	x9, x2, x9, #1
  403eec:	lsr	x2, x2, #1
  403ef0:	b	4038e4 <ferror@plt+0x1c84>
  403ef4:	cmp	x13, x9
  403ef8:	mov	w7, w11
  403efc:	sbc	x3, x4, x2
  403f00:	sub	x9, x13, x9
  403f04:	mov	x12, x14
  403f08:	b	40386c <ferror@plt+0x1c0c>
  403f0c:	mov	x12, #0x7fff                	// #32767
  403f10:	cmp	x1, x12
  403f14:	b.eq	403f40 <ferror@plt+0x22e0>  // b.none
  403f18:	cmp	x3, x12
  403f1c:	b.eq	404170 <ferror@plt+0x2510>  // b.none
  403f20:	cbnz	x5, 403f58 <ferror@plt+0x22f8>
  403f24:	mov	w5, w0
  403f28:	cbnz	x8, 404250 <ferror@plt+0x25f0>
  403f2c:	mov	w7, #0x0                   	// #0
  403f30:	mov	x2, #0xffffffffffff        	// #281474976710655
  403f34:	mov	w0, #0x1                   	// #1
  403f38:	mov	x8, #0xffffffffffffffff    	// #-1
  403f3c:	b	403c44 <ferror@plt+0x1fe4>
  403f40:	cbz	x5, 40426c <ferror@plt+0x260c>
  403f44:	lsr	x0, x2, #50
  403f48:	cmp	x3, x1
  403f4c:	eor	x0, x0, #0x1
  403f50:	and	w0, w0, #0x1
  403f54:	b.eq	404170 <ferror@plt+0x2510>  // b.none
  403f58:	cbz	x8, 40418c <ferror@plt+0x252c>
  403f5c:	bfi	x6, x2, #61, #3
  403f60:	lsr	x3, x2, #3
  403f64:	tbz	x2, #50, 403f80 <ferror@plt+0x2320>
  403f68:	lsr	x1, x4, #3
  403f6c:	tbnz	x4, #50, 403f80 <ferror@plt+0x2320>
  403f70:	mov	x6, x10
  403f74:	mov	w7, w11
  403f78:	bfi	x6, x4, #61, #3
  403f7c:	mov	x3, x1
  403f80:	extr	x2, x3, x6, #61
  403f84:	bfi	x6, x2, #61, #3
  403f88:	lsr	x2, x2, #3
  403f8c:	mov	x8, x6
  403f90:	b	403c3c <ferror@plt+0x1fdc>
  403f94:	mov	x0, #0x7fff                	// #32767
  403f98:	cmp	x8, x0
  403f9c:	b.ne	403a48 <ferror@plt+0x1de8>  // b.any
  403fa0:	orr	x0, x2, x9
  403fa4:	cbz	x0, 403d90 <ferror@plt+0x2130>
  403fa8:	lsr	x5, x2, #50
  403fac:	eor	w5, w5, #0x1
  403fb0:	b	403c20 <ferror@plt+0x1fc0>
  403fb4:	cbz	x8, 4040c8 <ferror@plt+0x2468>
  403fb8:	mov	w7, w11
  403fbc:	mov	x2, x4
  403fc0:	mov	x9, x13
  403fc4:	mov	x12, x14
  403fc8:	mov	x1, #0x0                   	// #0
  403fcc:	mov	x3, #0x0                   	// #0
  403fd0:	b	403cac <ferror@plt+0x204c>
  403fd4:	ands	x3, x15, #0xc00000
  403fd8:	b.eq	404064 <ferror@plt+0x2404>  // b.none
  403fdc:	cmp	x3, #0x400, lsl #12
  403fe0:	eor	w0, w7, #0x1
  403fe4:	cset	w1, eq  // eq = none
  403fe8:	tst	w1, w0
  403fec:	b.ne	404288 <ferror@plt+0x2628>  // b.any
  403ff0:	cmp	x3, #0x800, lsl #12
  403ff4:	b.eq	404234 <ferror@plt+0x25d4>  // b.none
  403ff8:	cmp	x3, #0x400, lsl #12
  403ffc:	mov	w0, #0x14                  	// #20
  404000:	b.ne	403b10 <ferror@plt+0x1eb0>  // b.any
  404004:	mov	x2, #0xffffffffffffffff    	// #-1
  404008:	mov	x1, #0x7ffe                	// #32766
  40400c:	mov	x9, x2
  404010:	mov	w5, #0x0                   	// #0
  404014:	mov	w0, #0x14                  	// #20
  404018:	cbnz	x12, 403bd4 <ferror@plt+0x1f74>
  40401c:	b	403bcc <ferror@plt+0x1f6c>
  404020:	mov	x9, x5
  404024:	b	40386c <ferror@plt+0x1c0c>
  404028:	orr	x2, x2, x9
  40402c:	cmp	x2, #0x0
  404030:	cset	x9, ne  // ne = any
  404034:	b	403e90 <ferror@plt+0x2230>
  404038:	mov	w1, #0x80                  	// #128
  40403c:	sub	w1, w1, w0
  404040:	subs	w0, w0, #0x40
  404044:	lsl	x1, x2, x1
  404048:	orr	x1, x9, x1
  40404c:	csel	x9, x1, x9, ne  // ne = any
  404050:	lsr	x2, x2, x0
  404054:	cmp	x9, #0x0
  404058:	cset	x9, ne  // ne = any
  40405c:	orr	x9, x9, x2
  404060:	b	403e28 <ferror@plt+0x21c8>
  404064:	mov	w0, #0x14                  	// #20
  404068:	b	403b54 <ferror@plt+0x1ef4>
  40406c:	lsr	x5, x4, #50
  404070:	mov	w7, w11
  404074:	eor	x5, x5, #0x1
  404078:	mov	x9, x13
  40407c:	and	w5, w5, #0x1
  404080:	mov	x2, x4
  404084:	b	403c20 <ferror@plt+0x1fc0>
  404088:	mov	x8, #0x7fff                	// #32767
  40408c:	cmp	x1, x8
  404090:	b.eq	4041b0 <ferror@plt+0x2550>  // b.none
  404094:	cmp	x3, x8
  404098:	b.eq	404224 <ferror@plt+0x25c4>  // b.none
  40409c:	cbnz	x0, 4041c8 <ferror@plt+0x2568>
  4040a0:	mov	x2, x4
  4040a4:	mov	x9, x13
  4040a8:	b	403c20 <ferror@plt+0x1fc0>
  4040ac:	mov	x0, #0x7fff                	// #32767
  4040b0:	cmp	x3, x0
  4040b4:	b.eq	404260 <ferror@plt+0x2600>  // b.none
  4040b8:	mov	x2, x4
  4040bc:	mov	x9, x13
  4040c0:	mov	x1, x3
  4040c4:	b	403a48 <ferror@plt+0x1de8>
  4040c8:	and	x15, x15, #0xc00000
  4040cc:	mov	x2, #0x0                   	// #0
  4040d0:	cmp	x15, #0x800, lsl #12
  4040d4:	cset	w7, eq  // eq = none
  4040d8:	b	403a68 <ferror@plt+0x1e08>
  4040dc:	mov	x2, x4
  4040e0:	mov	x9, x13
  4040e4:	b	4038d4 <ferror@plt+0x1c74>
  4040e8:	mov	w0, #0x80                  	// #128
  4040ec:	sub	w0, w0, w5
  4040f0:	subs	w5, w5, #0x40
  4040f4:	lsl	x0, x2, x0
  4040f8:	orr	x0, x9, x0
  4040fc:	csel	x9, x0, x9, ne  // ne = any
  404100:	lsr	x2, x2, x5
  404104:	cmp	x9, #0x0
  404108:	cset	x9, ne  // ne = any
  40410c:	orr	x9, x9, x2
  404110:	b	403e90 <ferror@plt+0x2230>
  404114:	cmp	x13, x9
  404118:	mov	w7, w11
  40411c:	sbc	x2, x4, x2
  404120:	sub	x9, x13, x9
  404124:	mov	x1, x3
  404128:	mov	x12, x5
  40412c:	b	403864 <ferror@plt+0x1c04>
  404130:	ands	x3, x15, #0xc00000
  404134:	b.eq	404064 <ferror@plt+0x2404>  // b.none
  404138:	cmp	x3, #0x400, lsl #12
  40413c:	eor	w0, w7, #0x1
  404140:	csel	w0, w0, wzr, eq  // eq = none
  404144:	cbnz	w0, 404288 <ferror@plt+0x2628>
  404148:	cmp	x3, #0x800, lsl #12
  40414c:	b.ne	403ff8 <ferror@plt+0x2398>  // b.any
  404150:	cbz	x12, 404238 <ferror@plt+0x25d8>
  404154:	mov	w0, #0x14                  	// #20
  404158:	mov	x16, #0x1                   	// #1
  40415c:	b	403b54 <ferror@plt+0x1ef4>
  404160:	orr	x0, x4, x13
  404164:	cbnz	x0, 40406c <ferror@plt+0x240c>
  404168:	mov	w7, w11
  40416c:	b	403d90 <ferror@plt+0x2130>
  404170:	cbz	x8, 40427c <ferror@plt+0x261c>
  404174:	tst	x4, #0x4000000000000
  404178:	csinc	w0, w0, wzr, ne  // ne = any
  40417c:	cbnz	x5, 403f5c <ferror@plt+0x22fc>
  404180:	mov	w7, w11
  404184:	mov	x2, x4
  404188:	mov	x9, x13
  40418c:	mov	w5, w0
  404190:	b	403c20 <ferror@plt+0x1fc0>
  404194:	orr	x8, x5, x3
  404198:	cbz	x8, 4040c8 <ferror@plt+0x2468>
  40419c:	and	x0, x5, #0x7
  4041a0:	mov	x9, x5
  4041a4:	mov	x2, x3
  4041a8:	mov	w5, #0x1                   	// #1
  4041ac:	b	4038e4 <ferror@plt+0x1c84>
  4041b0:	cbz	x0, 40421c <ferror@plt+0x25bc>
  4041b4:	lsr	x5, x2, #50
  4041b8:	cmp	x3, x1
  4041bc:	eor	x5, x5, #0x1
  4041c0:	and	w5, w5, #0x1
  4041c4:	b.eq	404294 <ferror@plt+0x2634>  // b.none
  4041c8:	orr	x13, x4, x13
  4041cc:	cbz	x13, 403c20 <ferror@plt+0x1fc0>
  4041d0:	bfi	x6, x2, #61, #3
  4041d4:	lsr	x0, x2, #3
  4041d8:	tbz	x2, #50, 4041f4 <ferror@plt+0x2594>
  4041dc:	lsr	x1, x4, #3
  4041e0:	tbnz	x4, #50, 4041f4 <ferror@plt+0x2594>
  4041e4:	and	x6, x10, #0x1fffffffffffffff
  4041e8:	mov	w7, w11
  4041ec:	orr	x6, x6, x4, lsl #61
  4041f0:	mov	x0, x1
  4041f4:	extr	x2, x0, x6, #61
  4041f8:	mov	w0, w5
  4041fc:	bfi	x6, x2, #61, #3
  404200:	lsr	x2, x2, #3
  404204:	mov	x8, x6
  404208:	b	403c3c <ferror@plt+0x1fdc>
  40420c:	adds	x9, x9, x13
  404210:	mov	x1, x3
  404214:	adc	x2, x4, x2
  404218:	b	403ad8 <ferror@plt+0x1e78>
  40421c:	cmp	x3, x1
  404220:	b.ne	4040a0 <ferror@plt+0x2440>  // b.any
  404224:	orr	x1, x4, x13
  404228:	cbnz	x1, 40429c <ferror@plt+0x263c>
  40422c:	cbz	x0, 403d90 <ferror@plt+0x2130>
  404230:	b	403c20 <ferror@plt+0x1fc0>
  404234:	cbnz	x16, 404154 <ferror@plt+0x24f4>
  404238:	mov	x2, #0xffffffffffffffff    	// #-1
  40423c:	mov	w7, #0x0                   	// #0
  404240:	mov	x9, x2
  404244:	mov	x1, #0x7ffe                	// #32766
  404248:	mov	w0, #0x14                  	// #20
  40424c:	b	403914 <ferror@plt+0x1cb4>
  404250:	mov	w7, w11
  404254:	mov	x2, x4
  404258:	mov	x9, x13
  40425c:	b	403c20 <ferror@plt+0x1fc0>
  404260:	orr	x0, x4, x13
  404264:	cbz	x0, 403d90 <ferror@plt+0x2130>
  404268:	b	403bac <ferror@plt+0x1f4c>
  40426c:	cmp	x3, x1
  404270:	b.eq	404170 <ferror@plt+0x2510>  // b.none
  404274:	mov	w5, #0x0                   	// #0
  404278:	b	403f28 <ferror@plt+0x22c8>
  40427c:	cbnz	x5, 40418c <ferror@plt+0x252c>
  404280:	mov	w5, w0
  404284:	b	403f28 <ferror@plt+0x22c8>
  404288:	mov	w0, #0x14                  	// #20
  40428c:	mov	x16, #0x0                   	// #0
  404290:	b	403b54 <ferror@plt+0x1ef4>
  404294:	orr	x1, x4, x13
  404298:	cbz	x1, 403c20 <ferror@plt+0x1fc0>
  40429c:	tst	x4, #0x4000000000000
  4042a0:	csinc	w5, w5, wzr, ne  // ne = any
  4042a4:	cbnz	x0, 4041d0 <ferror@plt+0x2570>
  4042a8:	b	4040a0 <ferror@plt+0x2440>
  4042ac:	mov	x8, #0x0                   	// #0
  4042b0:	mov	w1, #0x7fff                	// #32767
  4042b4:	mov	x2, #0x0                   	// #0
  4042b8:	b	403930 <ferror@plt+0x1cd0>
  4042bc:	nop
  4042c0:	stp	x29, x30, [sp, #-48]!
  4042c4:	mov	x29, sp
  4042c8:	str	q0, [sp, #16]
  4042cc:	str	q1, [sp, #32]
  4042d0:	ldp	x2, x0, [sp, #16]
  4042d4:	ldp	x5, x3, [sp, #32]
  4042d8:	mrs	x10, fpcr
  4042dc:	lsr	x1, x0, #63
  4042e0:	ubfx	x6, x0, #0, #48
  4042e4:	and	w13, w1, #0xff
  4042e8:	mov	x14, x1
  4042ec:	ubfx	x7, x0, #48, #15
  4042f0:	cbz	w7, 404710 <ferror@plt+0x2ab0>
  4042f4:	mov	w4, #0x7fff                	// #32767
  4042f8:	cmp	w7, w4
  4042fc:	b.eq	404758 <ferror@plt+0x2af8>  // b.none
  404300:	and	x7, x7, #0xffff
  404304:	extr	x6, x6, x2, #61
  404308:	mov	x15, #0xffffffffffffc001    	// #-16383
  40430c:	orr	x4, x6, #0x8000000000000
  404310:	add	x7, x7, x15
  404314:	lsl	x2, x2, #3
  404318:	mov	x1, #0x0                   	// #0
  40431c:	mov	x16, #0x0                   	// #0
  404320:	mov	w0, #0x0                   	// #0
  404324:	lsr	x8, x3, #63
  404328:	ubfx	x6, x3, #0, #48
  40432c:	and	w15, w8, #0xff
  404330:	ubfx	x9, x3, #48, #15
  404334:	cbz	w9, 4046cc <ferror@plt+0x2a6c>
  404338:	mov	w11, #0x7fff                	// #32767
  40433c:	cmp	w9, w11
  404340:	b.eq	404404 <ferror@plt+0x27a4>  // b.none
  404344:	and	x9, x9, #0xffff
  404348:	extr	x6, x6, x5, #61
  40434c:	mov	x12, #0xffffffffffffc001    	// #-16383
  404350:	orr	x6, x6, #0x8000000000000
  404354:	add	x9, x9, x12
  404358:	lsl	x5, x5, #3
  40435c:	sub	x7, x7, x9
  404360:	mov	x9, #0x0                   	// #0
  404364:	eor	w11, w13, w15
  404368:	cmp	x1, #0x9
  40436c:	and	x3, x11, #0xff
  404370:	mov	x12, x3
  404374:	b.gt	4046a4 <ferror@plt+0x2a44>
  404378:	cmp	x1, #0x7
  40437c:	b.gt	404864 <ferror@plt+0x2c04>
  404380:	cmp	x1, #0x3
  404384:	b.eq	4043a0 <ferror@plt+0x2740>  // b.none
  404388:	b.le	404674 <ferror@plt+0x2a14>
  40438c:	cmp	x1, #0x5
  404390:	b.eq	4046b4 <ferror@plt+0x2a54>  // b.none
  404394:	b.le	404498 <ferror@plt+0x2838>
  404398:	cmp	x1, #0x6
  40439c:	b.eq	404468 <ferror@plt+0x2808>  // b.none
  4043a0:	cmp	x9, #0x1
  4043a4:	b.eq	4047e8 <ferror@plt+0x2b88>  // b.none
  4043a8:	cbz	x9, 4043bc <ferror@plt+0x275c>
  4043ac:	cmp	x9, #0x2
  4043b0:	b.eq	4049ec <ferror@plt+0x2d8c>  // b.none
  4043b4:	cmp	x9, #0x3
  4043b8:	b.eq	4049d4 <ferror@plt+0x2d74>  // b.none
  4043bc:	mov	x1, #0x3fff                	// #16383
  4043c0:	mov	x12, x8
  4043c4:	add	x3, x7, x1
  4043c8:	cmp	x3, #0x0
  4043cc:	b.le	4048a8 <ferror@plt+0x2c48>
  4043d0:	tst	x5, #0x7
  4043d4:	b.ne	404818 <ferror@plt+0x2bb8>  // b.any
  4043d8:	and	w11, w12, #0x1
  4043dc:	tbz	x6, #52, 4043e8 <ferror@plt+0x2788>
  4043e0:	and	x6, x6, #0xffefffffffffffff
  4043e4:	add	x3, x7, #0x4, lsl #12
  4043e8:	mov	x1, #0x7ffe                	// #32766
  4043ec:	cmp	x3, x1
  4043f0:	b.gt	404990 <ferror@plt+0x2d30>
  4043f4:	and	w1, w3, #0x7fff
  4043f8:	extr	x2, x6, x5, #3
  4043fc:	ubfx	x6, x6, #3, #48
  404400:	b	404474 <ferror@plt+0x2814>
  404404:	mov	x9, #0xffffffffffff8001    	// #-32767
  404408:	orr	x3, x6, x5
  40440c:	add	x7, x7, x9
  404410:	cbz	x3, 40478c <ferror@plt+0x2b2c>
  404414:	tst	x6, #0x800000000000
  404418:	orr	x1, x1, #0x3
  40441c:	csinc	w0, w0, wzr, ne  // ne = any
  404420:	mov	x9, #0x3                   	// #3
  404424:	eor	w11, w13, w15
  404428:	cmp	x1, #0x9
  40442c:	and	x3, x11, #0xff
  404430:	mov	x12, x3
  404434:	b.le	404378 <ferror@plt+0x2718>
  404438:	cmp	x1, #0xf
  40443c:	b.ne	4046a4 <ferror@plt+0x2a44>  // b.any
  404440:	tbz	x4, #47, 404850 <ferror@plt+0x2bf0>
  404444:	tbnz	x6, #47, 404850 <ferror@plt+0x2bf0>
  404448:	orr	x6, x6, #0x800000000000
  40444c:	mov	w11, w15
  404450:	and	x6, x6, #0xffffffffffff
  404454:	mov	x2, x5
  404458:	mov	w1, #0x7fff                	// #32767
  40445c:	b	404474 <ferror@plt+0x2814>
  404460:	cmp	x1, #0x2
  404464:	b.ne	4044a0 <ferror@plt+0x2840>  // b.any
  404468:	mov	w1, #0x0                   	// #0
  40446c:	mov	x6, #0x0                   	// #0
  404470:	mov	x2, #0x0                   	// #0
  404474:	mov	x5, #0x0                   	// #0
  404478:	orr	w1, w1, w11, lsl #15
  40447c:	bfxil	x5, x6, #0, #48
  404480:	fmov	d0, x2
  404484:	bfi	x5, x1, #48, #16
  404488:	fmov	v0.d[1], x5
  40448c:	cbnz	w0, 404694 <ferror@plt+0x2a34>
  404490:	ldp	x29, x30, [sp], #48
  404494:	ret
  404498:	cmp	x1, #0x4
  40449c:	b.eq	404468 <ferror@plt+0x2808>  // b.none
  4044a0:	cmp	x4, x6
  4044a4:	b.ls	4047fc <ferror@plt+0x2b9c>  // b.plast
  4044a8:	lsr	x3, x4, #1
  4044ac:	extr	x8, x4, x2, #1
  4044b0:	lsl	x2, x2, #63
  4044b4:	ubfx	x14, x6, #20, #32
  4044b8:	extr	x9, x6, x5, #52
  4044bc:	lsl	x13, x5, #12
  4044c0:	and	x15, x9, #0xffffffff
  4044c4:	udiv	x5, x3, x14
  4044c8:	msub	x3, x5, x14, x3
  4044cc:	mul	x1, x15, x5
  4044d0:	extr	x3, x3, x8, #32
  4044d4:	cmp	x1, x3
  4044d8:	b.ls	4044ec <ferror@plt+0x288c>  // b.plast
  4044dc:	adds	x3, x9, x3
  4044e0:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  4044e4:	b.hi	404acc <ferror@plt+0x2e6c>  // b.pmore
  4044e8:	sub	x5, x5, #0x1
  4044ec:	sub	x3, x3, x1
  4044f0:	mov	x4, x8
  4044f4:	udiv	x1, x3, x14
  4044f8:	msub	x3, x1, x14, x3
  4044fc:	mul	x6, x15, x1
  404500:	bfi	x4, x3, #32, #32
  404504:	cmp	x6, x4
  404508:	b.ls	40451c <ferror@plt+0x28bc>  // b.plast
  40450c:	adds	x4, x9, x4
  404510:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  404514:	b.hi	404ac0 <ferror@plt+0x2e60>  // b.pmore
  404518:	sub	x1, x1, #0x1
  40451c:	orr	x8, x1, x5, lsl #32
  404520:	and	x17, x13, #0xffffffff
  404524:	and	x1, x8, #0xffffffff
  404528:	lsr	x16, x13, #32
  40452c:	lsr	x5, x8, #32
  404530:	sub	x4, x4, x6
  404534:	mov	x18, #0x100000000           	// #4294967296
  404538:	mul	x3, x1, x17
  40453c:	mul	x30, x5, x17
  404540:	madd	x6, x16, x1, x30
  404544:	and	x1, x3, #0xffffffff
  404548:	mul	x5, x5, x16
  40454c:	add	x3, x6, x3, lsr #32
  404550:	add	x6, x5, x18
  404554:	cmp	x30, x3
  404558:	csel	x5, x6, x5, hi  // hi = pmore
  40455c:	add	x1, x1, x3, lsl #32
  404560:	add	x5, x5, x3, lsr #32
  404564:	cmp	x4, x5
  404568:	b.cc	404874 <ferror@plt+0x2c14>  // b.lo, b.ul, b.last
  40456c:	ccmp	x2, x1, #0x2, eq  // eq = none
  404570:	mov	x6, x8
  404574:	b.cc	404874 <ferror@plt+0x2c14>  // b.lo, b.ul, b.last
  404578:	subs	x8, x2, x1
  40457c:	mov	x3, #0x3fff                	// #16383
  404580:	cmp	x2, x1
  404584:	add	x3, x7, x3
  404588:	sbc	x4, x4, x5
  40458c:	cmp	x9, x4
  404590:	b.eq	404ad8 <ferror@plt+0x2e78>  // b.none
  404594:	udiv	x5, x4, x14
  404598:	msub	x4, x5, x14, x4
  40459c:	mul	x2, x15, x5
  4045a0:	extr	x1, x4, x8, #32
  4045a4:	cmp	x2, x1
  4045a8:	b.ls	4045bc <ferror@plt+0x295c>  // b.plast
  4045ac:	adds	x1, x9, x1
  4045b0:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  4045b4:	b.hi	404b90 <ferror@plt+0x2f30>  // b.pmore
  4045b8:	sub	x5, x5, #0x1
  4045bc:	sub	x1, x1, x2
  4045c0:	udiv	x2, x1, x14
  4045c4:	msub	x1, x2, x14, x1
  4045c8:	mul	x15, x15, x2
  4045cc:	bfi	x8, x1, #32, #32
  4045d0:	mov	x1, x8
  4045d4:	cmp	x15, x8
  4045d8:	b.ls	4045ec <ferror@plt+0x298c>  // b.plast
  4045dc:	adds	x1, x9, x8
  4045e0:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  4045e4:	b.hi	404b9c <ferror@plt+0x2f3c>  // b.pmore
  4045e8:	sub	x2, x2, #0x1
  4045ec:	orr	x5, x2, x5, lsl #32
  4045f0:	mov	x11, #0x100000000           	// #4294967296
  4045f4:	and	x4, x5, #0xffffffff
  4045f8:	sub	x1, x1, x15
  4045fc:	lsr	x14, x5, #32
  404600:	mul	x2, x17, x4
  404604:	mul	x17, x14, x17
  404608:	madd	x4, x16, x4, x17
  40460c:	and	x8, x2, #0xffffffff
  404610:	mul	x16, x16, x14
  404614:	add	x2, x4, x2, lsr #32
  404618:	add	x4, x16, x11
  40461c:	cmp	x17, x2
  404620:	csel	x16, x4, x16, hi  // hi = pmore
  404624:	add	x4, x8, x2, lsl #32
  404628:	add	x16, x16, x2, lsr #32
  40462c:	cmp	x1, x16
  404630:	b.cs	404a10 <ferror@plt+0x2db0>  // b.hs, b.nlast
  404634:	adds	x2, x9, x1
  404638:	sub	x8, x5, #0x1
  40463c:	mov	x1, x2
  404640:	b.cs	404654 <ferror@plt+0x29f4>  // b.hs, b.nlast
  404644:	cmp	x2, x16
  404648:	b.cc	404b10 <ferror@plt+0x2eb0>  // b.lo, b.ul, b.last
  40464c:	ccmp	x13, x4, #0x2, eq  // eq = none
  404650:	b.cc	404b10 <ferror@plt+0x2eb0>  // b.lo, b.ul, b.last
  404654:	cmp	x13, x4
  404658:	mov	x5, x8
  40465c:	cset	w2, ne  // ne = any
  404660:	cmp	w2, #0x0
  404664:	orr	x2, x5, #0x1
  404668:	ccmp	x1, x16, #0x0, eq  // eq = none
  40466c:	csel	x5, x2, x5, ne  // ne = any
  404670:	b	4043c8 <ferror@plt+0x2768>
  404674:	cmp	x1, #0x1
  404678:	b.ne	404460 <ferror@plt+0x2800>  // b.any
  40467c:	mov	x4, #0x0                   	// #0
  404680:	fmov	d0, x4
  404684:	lsl	x3, x3, #63
  404688:	orr	w0, w0, #0x2
  40468c:	orr	x5, x3, #0x7fff000000000000
  404690:	fmov	v0.d[1], x5
  404694:	str	q0, [sp, #16]
  404698:	bl	405758 <ferror@plt+0x3af8>
  40469c:	ldr	q0, [sp, #16]
  4046a0:	b	404490 <ferror@plt+0x2830>
  4046a4:	cmp	x1, #0xb
  4046a8:	b.gt	404778 <ferror@plt+0x2b18>
  4046ac:	cmp	x1, #0xa
  4046b0:	b.ne	4043a0 <ferror@plt+0x2740>  // b.any
  4046b4:	mov	w11, #0x0                   	// #0
  4046b8:	mov	x6, #0xffffffffffff        	// #281474976710655
  4046bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4046c0:	mov	w0, #0x1                   	// #1
  4046c4:	mov	w1, #0x7fff                	// #32767
  4046c8:	b	404474 <ferror@plt+0x2814>
  4046cc:	orr	x3, x6, x5
  4046d0:	cbz	x3, 4047b8 <ferror@plt+0x2b58>
  4046d4:	cbz	x6, 40496c <ferror@plt+0x2d0c>
  4046d8:	clz	x3, x6
  4046dc:	sub	x9, x3, #0xf
  4046e0:	add	w12, w9, #0x3
  4046e4:	mov	w11, #0x3d                  	// #61
  4046e8:	sub	w9, w11, w9
  4046ec:	lsl	x6, x6, x12
  4046f0:	lsr	x9, x5, x9
  4046f4:	orr	x6, x9, x6
  4046f8:	lsl	x5, x5, x12
  4046fc:	add	x7, x3, x7
  404700:	mov	x11, #0x3fef                	// #16367
  404704:	mov	x9, #0x0                   	// #0
  404708:	add	x7, x7, x11
  40470c:	b	404364 <ferror@plt+0x2704>
  404710:	orr	x4, x6, x2
  404714:	cbz	x4, 4047a0 <ferror@plt+0x2b40>
  404718:	cbz	x6, 404948 <ferror@plt+0x2ce8>
  40471c:	clz	x0, x6
  404720:	sub	x4, x0, #0xf
  404724:	add	w7, w4, #0x3
  404728:	mov	w1, #0x3d                  	// #61
  40472c:	sub	w4, w1, w4
  404730:	lsl	x6, x6, x7
  404734:	lsr	x4, x2, x4
  404738:	orr	x4, x4, x6
  40473c:	lsl	x2, x2, x7
  404740:	mov	x7, #0xffffffffffffc011    	// #-16367
  404744:	mov	x1, #0x0                   	// #0
  404748:	sub	x7, x7, x0
  40474c:	mov	x16, #0x0                   	// #0
  404750:	mov	w0, #0x0                   	// #0
  404754:	b	404324 <ferror@plt+0x26c4>
  404758:	orr	x4, x6, x2
  40475c:	cbnz	x4, 4047cc <ferror@plt+0x2b6c>
  404760:	mov	x2, #0x0                   	// #0
  404764:	mov	x1, #0x8                   	// #8
  404768:	mov	x7, #0x7fff                	// #32767
  40476c:	mov	x16, #0x2                   	// #2
  404770:	mov	w0, #0x0                   	// #0
  404774:	b	404324 <ferror@plt+0x26c4>
  404778:	mov	x6, x4
  40477c:	mov	x5, x2
  404780:	mov	x8, x14
  404784:	mov	x9, x16
  404788:	b	4043a0 <ferror@plt+0x2740>
  40478c:	orr	x1, x1, #0x2
  404790:	mov	x6, #0x0                   	// #0
  404794:	mov	x5, #0x0                   	// #0
  404798:	mov	x9, #0x2                   	// #2
  40479c:	b	404424 <ferror@plt+0x27c4>
  4047a0:	mov	x2, #0x0                   	// #0
  4047a4:	mov	x1, #0x4                   	// #4
  4047a8:	mov	x7, #0x0                   	// #0
  4047ac:	mov	x16, #0x1                   	// #1
  4047b0:	mov	w0, #0x0                   	// #0
  4047b4:	b	404324 <ferror@plt+0x26c4>
  4047b8:	orr	x1, x1, #0x1
  4047bc:	mov	x6, #0x0                   	// #0
  4047c0:	mov	x5, #0x0                   	// #0
  4047c4:	mov	x9, #0x1                   	// #1
  4047c8:	b	404364 <ferror@plt+0x2704>
  4047cc:	lsr	x0, x6, #47
  4047d0:	mov	x4, x6
  4047d4:	eor	w0, w0, #0x1
  4047d8:	mov	x1, #0xc                   	// #12
  4047dc:	mov	x7, #0x7fff                	// #32767
  4047e0:	mov	x16, #0x3                   	// #3
  4047e4:	b	404324 <ferror@plt+0x26c4>
  4047e8:	mov	w11, w8
  4047ec:	mov	w1, #0x0                   	// #0
  4047f0:	mov	x6, #0x0                   	// #0
  4047f4:	mov	x2, #0x0                   	// #0
  4047f8:	b	404474 <ferror@plt+0x2814>
  4047fc:	ccmp	x5, x2, #0x2, eq  // eq = none
  404800:	b.ls	4044a8 <ferror@plt+0x2848>  // b.plast
  404804:	mov	x8, x2
  404808:	sub	x7, x7, #0x1
  40480c:	mov	x3, x4
  404810:	mov	x2, #0x0                   	// #0
  404814:	b	4044b4 <ferror@plt+0x2854>
  404818:	and	x1, x10, #0xc00000
  40481c:	orr	w0, w0, #0x10
  404820:	cmp	x1, #0x400, lsl #12
  404824:	b.eq	404b78 <ferror@plt+0x2f18>  // b.none
  404828:	cmp	x1, #0x800, lsl #12
  40482c:	b.eq	404a8c <ferror@plt+0x2e2c>  // b.none
  404830:	cbnz	x1, 4043d8 <ferror@plt+0x2778>
  404834:	and	x1, x5, #0xf
  404838:	and	w11, w12, #0x1
  40483c:	cmp	x1, #0x4
  404840:	b.eq	4043dc <ferror@plt+0x277c>  // b.none
  404844:	adds	x5, x5, #0x4
  404848:	cinc	x6, x6, cs  // cs = hs, nlast
  40484c:	b	4043dc <ferror@plt+0x277c>
  404850:	orr	x6, x4, #0x800000000000
  404854:	mov	w11, w13
  404858:	and	x6, x6, #0xffffffffffff
  40485c:	mov	w1, #0x7fff                	// #32767
  404860:	b	404474 <ferror@plt+0x2814>
  404864:	mov	w1, #0x7fff                	// #32767
  404868:	mov	x6, #0x0                   	// #0
  40486c:	mov	x2, #0x0                   	// #0
  404870:	b	404474 <ferror@plt+0x2814>
  404874:	adds	x3, x2, x13
  404878:	sub	x6, x8, #0x1
  40487c:	adc	x4, x4, x9
  404880:	cset	x18, cs  // cs = hs, nlast
  404884:	mov	x2, x3
  404888:	cmp	x9, x4
  40488c:	b.cs	404a00 <ferror@plt+0x2da0>  // b.hs, b.nlast
  404890:	cmp	x5, x4
  404894:	b.ls	404a28 <ferror@plt+0x2dc8>  // b.plast
  404898:	adds	x2, x13, x3
  40489c:	sub	x6, x8, #0x2
  4048a0:	adc	x4, x4, x9
  4048a4:	b	404578 <ferror@plt+0x2918>
  4048a8:	mov	x1, #0x1                   	// #1
  4048ac:	sub	x1, x1, x3
  4048b0:	cmp	x1, #0x74
  4048b4:	and	w11, w12, #0x1
  4048b8:	b.le	4048d4 <ferror@plt+0x2c74>
  4048bc:	orr	x2, x5, x6
  4048c0:	cbnz	x2, 404af4 <ferror@plt+0x2e94>
  4048c4:	orr	w0, w0, #0x8
  4048c8:	mov	w1, #0x0                   	// #0
  4048cc:	mov	x6, #0x0                   	// #0
  4048d0:	b	4049b8 <ferror@plt+0x2d58>
  4048d4:	cmp	x1, #0x3f
  4048d8:	b.le	404a34 <ferror@plt+0x2dd4>
  4048dc:	mov	w2, #0x80                  	// #128
  4048e0:	sub	w2, w2, w1
  4048e4:	cmp	x1, #0x40
  4048e8:	sub	w1, w1, #0x40
  4048ec:	lsl	x2, x6, x2
  4048f0:	orr	x2, x5, x2
  4048f4:	csel	x5, x2, x5, ne  // ne = any
  4048f8:	lsr	x6, x6, x1
  4048fc:	cmp	x5, #0x0
  404900:	cset	x2, ne  // ne = any
  404904:	orr	x2, x2, x6
  404908:	ands	x6, x2, #0x7
  40490c:	b.eq	404a68 <ferror@plt+0x2e08>  // b.none
  404910:	mov	x6, #0x0                   	// #0
  404914:	and	x10, x10, #0xc00000
  404918:	orr	w0, w0, #0x10
  40491c:	cmp	x10, #0x400, lsl #12
  404920:	b.eq	404bb4 <ferror@plt+0x2f54>  // b.none
  404924:	cmp	x10, #0x800, lsl #12
  404928:	b.eq	404bc8 <ferror@plt+0x2f68>  // b.none
  40492c:	cbz	x10, 404b30 <ferror@plt+0x2ed0>
  404930:	tbnz	x6, #51, 404b48 <ferror@plt+0x2ee8>
  404934:	orr	w0, w0, #0x8
  404938:	extr	x2, x6, x2, #3
  40493c:	mov	w1, #0x0                   	// #0
  404940:	ubfx	x6, x6, #3, #48
  404944:	b	4049b8 <ferror@plt+0x2d58>
  404948:	clz	x7, x2
  40494c:	add	x4, x7, #0x31
  404950:	add	x0, x7, #0x40
  404954:	cmp	x4, #0x3c
  404958:	b.le	404724 <ferror@plt+0x2ac4>
  40495c:	sub	w4, w4, #0x3d
  404960:	lsl	x4, x2, x4
  404964:	mov	x2, #0x0                   	// #0
  404968:	b	404740 <ferror@plt+0x2ae0>
  40496c:	clz	x3, x5
  404970:	add	x9, x3, #0x31
  404974:	add	x3, x3, #0x40
  404978:	cmp	x9, #0x3c
  40497c:	b.le	4046e0 <ferror@plt+0x2a80>
  404980:	sub	w6, w9, #0x3d
  404984:	lsl	x6, x5, x6
  404988:	mov	x5, #0x0                   	// #0
  40498c:	b	4046fc <ferror@plt+0x2a9c>
  404990:	and	x2, x10, #0xc00000
  404994:	cmp	x2, #0x400, lsl #12
  404998:	b.eq	404b5c <ferror@plt+0x2efc>  // b.none
  40499c:	cmp	x2, #0x800, lsl #12
  4049a0:	b.eq	404aa4 <ferror@plt+0x2e44>  // b.none
  4049a4:	cbz	x2, 404a80 <ferror@plt+0x2e20>
  4049a8:	mov	x6, #0xffffffffffff        	// #281474976710655
  4049ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4049b0:	mov	w3, #0x14                  	// #20
  4049b4:	orr	w0, w0, w3
  4049b8:	mov	x5, #0x0                   	// #0
  4049bc:	orr	w1, w1, w11, lsl #15
  4049c0:	bfxil	x5, x6, #0, #48
  4049c4:	fmov	d0, x2
  4049c8:	bfi	x5, x1, #48, #16
  4049cc:	fmov	v0.d[1], x5
  4049d0:	b	404694 <ferror@plt+0x2a34>
  4049d4:	orr	x6, x6, #0x800000000000
  4049d8:	mov	w11, w8
  4049dc:	and	x6, x6, #0xffffffffffff
  4049e0:	mov	x2, x5
  4049e4:	mov	w1, #0x7fff                	// #32767
  4049e8:	b	404474 <ferror@plt+0x2814>
  4049ec:	mov	w11, w8
  4049f0:	mov	w1, #0x7fff                	// #32767
  4049f4:	mov	x6, #0x0                   	// #0
  4049f8:	mov	x2, #0x0                   	// #0
  4049fc:	b	404474 <ferror@plt+0x2814>
  404a00:	cmp	x18, #0x0
  404a04:	ccmp	x9, x4, #0x0, eq  // eq = none
  404a08:	b.ne	404578 <ferror@plt+0x2918>  // b.any
  404a0c:	b	404890 <ferror@plt+0x2c30>
  404a10:	cmp	x4, #0x0
  404a14:	cset	w2, ne  // ne = any
  404a18:	cmp	w2, #0x0
  404a1c:	ccmp	x1, x16, #0x0, ne  // ne = any
  404a20:	b.ne	404660 <ferror@plt+0x2a00>  // b.any
  404a24:	b	404634 <ferror@plt+0x29d4>
  404a28:	ccmp	x1, x3, #0x0, eq  // eq = none
  404a2c:	b.ls	404578 <ferror@plt+0x2918>  // b.plast
  404a30:	b	404898 <ferror@plt+0x2c38>
  404a34:	mov	w2, #0x40                  	// #64
  404a38:	sub	w2, w2, w1
  404a3c:	lsr	x4, x5, x1
  404a40:	lsl	x5, x5, x2
  404a44:	cmp	x5, #0x0
  404a48:	cset	x3, ne  // ne = any
  404a4c:	lsl	x2, x6, x2
  404a50:	orr	x2, x2, x4
  404a54:	lsr	x6, x6, x1
  404a58:	orr	x2, x2, x3
  404a5c:	tst	x2, #0x7
  404a60:	b.ne	404914 <ferror@plt+0x2cb4>  // b.any
  404a64:	tbnz	x6, #51, 404bd4 <ferror@plt+0x2f74>
  404a68:	mov	w1, #0x0                   	// #0
  404a6c:	extr	x2, x6, x2, #3
  404a70:	ubfx	x6, x6, #3, #48
  404a74:	tbz	w10, #11, 404474 <ferror@plt+0x2814>
  404a78:	orr	w0, w0, #0x8
  404a7c:	b	4049b8 <ferror@plt+0x2d58>
  404a80:	mov	w1, #0x7fff                	// #32767
  404a84:	mov	x6, #0x0                   	// #0
  404a88:	b	4049b0 <ferror@plt+0x2d50>
  404a8c:	mov	w11, #0x0                   	// #0
  404a90:	cbz	x12, 4043dc <ferror@plt+0x277c>
  404a94:	adds	x5, x5, #0x8
  404a98:	mov	w11, #0x1                   	// #1
  404a9c:	cinc	x6, x6, cs  // cs = hs, nlast
  404aa0:	b	4043dc <ferror@plt+0x277c>
  404aa4:	cmp	x12, #0x0
  404aa8:	mov	w2, #0x7fff                	// #32767
  404aac:	mov	x6, #0xffffffffffff        	// #281474976710655
  404ab0:	csel	w1, w1, w2, eq  // eq = none
  404ab4:	csel	x6, x6, xzr, eq  // eq = none
  404ab8:	csetm	x2, eq  // eq = none
  404abc:	b	4049b0 <ferror@plt+0x2d50>
  404ac0:	sub	x1, x1, #0x2
  404ac4:	add	x4, x4, x9
  404ac8:	b	40451c <ferror@plt+0x28bc>
  404acc:	sub	x5, x5, #0x2
  404ad0:	add	x3, x3, x9
  404ad4:	b	4044ec <ferror@plt+0x288c>
  404ad8:	cmp	x3, #0x0
  404adc:	mov	x5, #0xffffffffffffffff    	// #-1
  404ae0:	b.gt	404818 <ferror@plt+0x2bb8>
  404ae4:	mov	x1, #0x1                   	// #1
  404ae8:	sub	x1, x1, x3
  404aec:	cmp	x1, #0x74
  404af0:	b.le	4048d4 <ferror@plt+0x2c74>
  404af4:	and	x10, x10, #0xc00000
  404af8:	orr	w0, w0, #0x10
  404afc:	cmp	x10, #0x400, lsl #12
  404b00:	b.eq	404ba8 <ferror@plt+0x2f48>  // b.none
  404b04:	cmp	x10, #0x800, lsl #12
  404b08:	csel	x2, x12, xzr, eq  // eq = none
  404b0c:	b	4048c4 <ferror@plt+0x2c64>
  404b10:	lsl	x8, x13, #1
  404b14:	sub	x5, x5, #0x2
  404b18:	cmp	x13, x8
  404b1c:	cinc	x1, x9, hi  // hi = pmore
  404b20:	cmp	x4, x8
  404b24:	add	x1, x2, x1
  404b28:	cset	w2, ne  // ne = any
  404b2c:	b	404660 <ferror@plt+0x2a00>
  404b30:	and	x1, x2, #0xf
  404b34:	cmp	x1, #0x4
  404b38:	b.eq	404b44 <ferror@plt+0x2ee4>  // b.none
  404b3c:	adds	x2, x2, #0x4
  404b40:	cinc	x6, x6, cs  // cs = hs, nlast
  404b44:	tbz	x6, #51, 404934 <ferror@plt+0x2cd4>
  404b48:	orr	w0, w0, #0x8
  404b4c:	mov	w1, #0x1                   	// #1
  404b50:	mov	x6, #0x0                   	// #0
  404b54:	mov	x2, #0x0                   	// #0
  404b58:	b	4049b8 <ferror@plt+0x2d58>
  404b5c:	cmp	x12, #0x0
  404b60:	mov	w2, #0x7fff                	// #32767
  404b64:	mov	x6, #0xffffffffffff        	// #281474976710655
  404b68:	csel	w1, w1, w2, ne  // ne = any
  404b6c:	csel	x6, x6, xzr, ne  // ne = any
  404b70:	csetm	x2, ne  // ne = any
  404b74:	b	4049b0 <ferror@plt+0x2d50>
  404b78:	mov	w11, #0x1                   	// #1
  404b7c:	cbnz	x12, 4043dc <ferror@plt+0x277c>
  404b80:	adds	x5, x5, #0x8
  404b84:	mov	w11, #0x0                   	// #0
  404b88:	cinc	x6, x6, cs  // cs = hs, nlast
  404b8c:	b	4043dc <ferror@plt+0x277c>
  404b90:	sub	x5, x5, #0x2
  404b94:	add	x1, x1, x9
  404b98:	b	4045bc <ferror@plt+0x295c>
  404b9c:	sub	x2, x2, #0x2
  404ba0:	add	x1, x1, x9
  404ba4:	b	4045ec <ferror@plt+0x298c>
  404ba8:	mov	x2, #0x1                   	// #1
  404bac:	sub	x2, x2, x12
  404bb0:	b	4048c4 <ferror@plt+0x2c64>
  404bb4:	cbnz	x12, 404b44 <ferror@plt+0x2ee4>
  404bb8:	adds	x2, x2, #0x8
  404bbc:	cinc	x6, x6, cs  // cs = hs, nlast
  404bc0:	tbnz	x6, #51, 404b48 <ferror@plt+0x2ee8>
  404bc4:	b	404934 <ferror@plt+0x2cd4>
  404bc8:	cbnz	x12, 404bb8 <ferror@plt+0x2f58>
  404bcc:	tbnz	x6, #51, 404b48 <ferror@plt+0x2ee8>
  404bd0:	b	404934 <ferror@plt+0x2cd4>
  404bd4:	orr	w0, w0, #0x10
  404bd8:	b	404b48 <ferror@plt+0x2ee8>
  404bdc:	nop
  404be0:	stp	x29, x30, [sp, #-80]!
  404be4:	mov	x29, sp
  404be8:	str	q0, [sp, #48]
  404bec:	str	q1, [sp, #64]
  404bf0:	ldp	x1, x0, [sp, #48]
  404bf4:	ldp	x6, x2, [sp, #64]
  404bf8:	mrs	x11, fpcr
  404bfc:	lsr	x3, x0, #63
  404c00:	ubfx	x7, x0, #0, #48
  404c04:	and	w12, w3, #0xff
  404c08:	mov	x14, x3
  404c0c:	ubfx	x3, x0, #48, #15
  404c10:	cbz	w3, 404fb8 <ferror@plt+0x3358>
  404c14:	mov	w4, #0x7fff                	// #32767
  404c18:	cmp	w3, w4
  404c1c:	b.eq	40505c <ferror@plt+0x33fc>  // b.none
  404c20:	and	x3, x3, #0xffff
  404c24:	extr	x4, x7, x1, #61
  404c28:	mov	x18, #0xffffffffffffc001    	// #-16383
  404c2c:	orr	x7, x4, #0x8000000000000
  404c30:	add	x3, x3, x18
  404c34:	lsl	x5, x1, #3
  404c38:	mov	x16, #0x0                   	// #0
  404c3c:	mov	x1, #0x0                   	// #0
  404c40:	mov	w0, #0x0                   	// #0
  404c44:	lsr	x8, x2, #63
  404c48:	ubfx	x4, x2, #0, #48
  404c4c:	and	w15, w8, #0xff
  404c50:	mov	x13, x8
  404c54:	ubfx	x9, x2, #48, #15
  404c58:	cbz	w9, 405018 <ferror@plt+0x33b8>
  404c5c:	mov	w8, #0x7fff                	// #32767
  404c60:	cmp	w9, w8
  404c64:	b.eq	404ce8 <ferror@plt+0x3088>  // b.none
  404c68:	and	x9, x9, #0xffff
  404c6c:	mov	x17, #0xffffffffffffc001    	// #-16383
  404c70:	add	x9, x9, x17
  404c74:	extr	x2, x4, x6, #61
  404c78:	add	x9, x9, x3
  404c7c:	lsl	x6, x6, #3
  404c80:	orr	x4, x2, #0x8000000000000
  404c84:	mov	x2, #0x0                   	// #0
  404c88:	eor	w8, w12, w15
  404c8c:	cmp	x1, #0xa
  404c90:	and	w10, w8, #0xff
  404c94:	add	x3, x9, #0x1
  404c98:	and	x8, x8, #0xff
  404c9c:	b.le	404d20 <ferror@plt+0x30c0>
  404ca0:	cmp	x1, #0xb
  404ca4:	b.eq	4053b8 <ferror@plt+0x3758>  // b.none
  404ca8:	mov	w15, w12
  404cac:	mov	x13, x14
  404cb0:	mov	w10, w15
  404cb4:	cmp	x16, #0x2
  404cb8:	b.eq	40507c <ferror@plt+0x341c>  // b.none
  404cbc:	mov	x4, x7
  404cc0:	mov	x6, x5
  404cc4:	mov	x2, x16
  404cc8:	mov	x8, x13
  404ccc:	cmp	x2, #0x3
  404cd0:	b.ne	404d3c <ferror@plt+0x30dc>  // b.any
  404cd4:	orr	x4, x4, #0x800000000000
  404cd8:	mov	x5, x6
  404cdc:	and	x4, x4, #0xffffffffffff
  404ce0:	mov	w1, #0x7fff                	// #32767
  404ce4:	b	404d50 <ferror@plt+0x30f0>
  404ce8:	mov	x8, #0x7fff                	// #32767
  404cec:	orr	x2, x4, x6
  404cf0:	add	x9, x3, x8
  404cf4:	cbnz	x2, 404d74 <ferror@plt+0x3114>
  404cf8:	eor	w8, w12, w15
  404cfc:	orr	x1, x1, #0x2
  404d00:	and	w10, w8, #0xff
  404d04:	cmp	x1, #0xa
  404d08:	add	x3, x3, #0x8, lsl #12
  404d0c:	and	x8, x8, #0xff
  404d10:	mov	x6, #0x0                   	// #0
  404d14:	b.gt	40532c <ferror@plt+0x36cc>
  404d18:	mov	x4, #0x0                   	// #0
  404d1c:	mov	x2, #0x2                   	// #2
  404d20:	cmp	x1, #0x2
  404d24:	b.gt	404d9c <ferror@plt+0x313c>
  404d28:	sub	x1, x1, #0x1
  404d2c:	cmp	x1, #0x1
  404d30:	b.hi	404dd8 <ferror@plt+0x3178>  // b.pmore
  404d34:	cmp	x2, #0x2
  404d38:	b.eq	40507c <ferror@plt+0x341c>  // b.none
  404d3c:	cmp	x2, #0x1
  404d40:	b.ne	404f38 <ferror@plt+0x32d8>  // b.any
  404d44:	mov	w1, #0x0                   	// #0
  404d48:	mov	x4, #0x0                   	// #0
  404d4c:	mov	x5, #0x0                   	// #0
  404d50:	mov	x3, #0x0                   	// #0
  404d54:	orr	w1, w1, w10, lsl #15
  404d58:	bfxil	x3, x4, #0, #48
  404d5c:	fmov	d0, x5
  404d60:	bfi	x3, x1, #48, #16
  404d64:	fmov	v0.d[1], x3
  404d68:	cbnz	w0, 4051a8 <ferror@plt+0x3548>
  404d6c:	ldp	x29, x30, [sp], #80
  404d70:	ret
  404d74:	tst	x4, #0x800000000000
  404d78:	eor	w8, w12, w15
  404d7c:	orr	x1, x1, #0x3
  404d80:	csinc	w0, w0, wzr, ne  // ne = any
  404d84:	and	w10, w8, #0xff
  404d88:	add	x3, x3, #0x8, lsl #12
  404d8c:	cmp	x1, #0xa
  404d90:	and	x8, x8, #0xff
  404d94:	mov	x2, #0x3                   	// #3
  404d98:	b.gt	4053ac <ferror@plt+0x374c>
  404d9c:	mov	x12, #0x1                   	// #1
  404da0:	mov	x14, #0x530                 	// #1328
  404da4:	lsl	x1, x12, x1
  404da8:	tst	x1, x14
  404dac:	b.ne	404fac <ferror@plt+0x334c>  // b.any
  404db0:	mov	x14, #0x240                 	// #576
  404db4:	tst	x1, x14
  404db8:	b.ne	404f94 <ferror@plt+0x3334>  // b.any
  404dbc:	mov	x12, #0x88                  	// #136
  404dc0:	tst	x1, x12
  404dc4:	b.eq	404dd8 <ferror@plt+0x3178>  // b.none
  404dc8:	mov	x7, x4
  404dcc:	mov	x5, x6
  404dd0:	mov	x16, x2
  404dd4:	b	404cb0 <ferror@plt+0x3050>
  404dd8:	lsr	x13, x5, #32
  404ddc:	and	x12, x6, #0xffffffff
  404de0:	and	x15, x5, #0xffffffff
  404de4:	lsr	x6, x6, #32
  404de8:	and	x18, x4, #0xffffffff
  404dec:	lsr	x2, x4, #32
  404df0:	mul	x4, x13, x12
  404df4:	stp	x21, x22, [sp, #32]
  404df8:	lsr	x22, x7, #32
  404dfc:	and	x5, x7, #0xffffffff
  404e00:	mul	x16, x12, x15
  404e04:	madd	x7, x6, x15, x4
  404e08:	stp	x19, x20, [sp, #16]
  404e0c:	mul	x1, x13, x18
  404e10:	mul	x17, x15, x18
  404e14:	and	x30, x16, #0xffffffff
  404e18:	madd	x15, x2, x15, x1
  404e1c:	add	x16, x7, x16, lsr #32
  404e20:	mul	x21, x22, x12
  404e24:	cmp	x4, x16
  404e28:	mul	x20, x22, x18
  404e2c:	mov	x14, #0x100000000           	// #4294967296
  404e30:	mul	x19, x13, x6
  404e34:	add	x15, x15, x17, lsr #32
  404e38:	mul	x12, x12, x5
  404e3c:	and	x17, x17, #0xffffffff
  404e40:	mul	x18, x5, x18
  404e44:	add	x4, x19, x14
  404e48:	madd	x7, x6, x5, x21
  404e4c:	csel	x19, x4, x19, hi  // hi = pmore
  404e50:	madd	x5, x2, x5, x20
  404e54:	cmp	x1, x15
  404e58:	mul	x13, x13, x2
  404e5c:	add	x17, x17, x15, lsl #32
  404e60:	mul	x6, x6, x22
  404e64:	add	x7, x7, x12, lsr #32
  404e68:	add	x5, x5, x18, lsr #32
  404e6c:	add	x4, x13, x14
  404e70:	mul	x2, x2, x22
  404e74:	csel	x13, x4, x13, hi  // hi = pmore
  404e78:	and	x1, x18, #0xffffffff
  404e7c:	cmp	x21, x7
  404e80:	add	x4, x6, x14
  404e84:	add	x30, x30, x16, lsl #32
  404e88:	csel	x6, x4, x6, hi  // hi = pmore
  404e8c:	add	x13, x13, x15, lsr #32
  404e90:	cmp	x20, x5
  404e94:	add	x1, x1, x5, lsl #32
  404e98:	add	x16, x17, x16, lsr #32
  404e9c:	add	x14, x2, x14
  404ea0:	csel	x2, x14, x2, hi  // hi = pmore
  404ea4:	add	x16, x19, x16
  404ea8:	adds	x1, x1, x13
  404eac:	and	x12, x12, #0xffffffff
  404eb0:	cset	x13, cs  // cs = hs, nlast
  404eb4:	cmp	x16, x17
  404eb8:	cset	x4, cc  // cc = lo, ul, last
  404ebc:	add	x12, x12, x7, lsl #32
  404ec0:	adds	x1, x1, x4
  404ec4:	lsr	x5, x5, #32
  404ec8:	cset	x4, cs  // cs = hs, nlast
  404ecc:	cmp	x13, #0x0
  404ed0:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  404ed4:	add	x7, x6, x7, lsr #32
  404ed8:	cinc	x5, x5, ne  // ne = any
  404edc:	adds	x6, x16, x12
  404ee0:	cset	x4, cs  // cs = hs, nlast
  404ee4:	adds	x1, x1, x7
  404ee8:	cset	x7, cs  // cs = hs, nlast
  404eec:	adds	x4, x1, x4
  404ef0:	cset	x1, cs  // cs = hs, nlast
  404ef4:	cmp	x7, #0x0
  404ef8:	orr	x30, x30, x6, lsl #13
  404efc:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  404f00:	cinc	x1, x2, ne  // ne = any
  404f04:	cmp	x30, #0x0
  404f08:	add	x1, x1, x5
  404f0c:	cset	x2, ne  // ne = any
  404f10:	orr	x6, x2, x6, lsr #51
  404f14:	orr	x6, x6, x4, lsl #13
  404f18:	extr	x4, x1, x4, #51
  404f1c:	tbz	x1, #39, 405230 <ferror@plt+0x35d0>
  404f20:	ldp	x19, x20, [sp, #16]
  404f24:	and	x1, x6, #0x1
  404f28:	ldp	x21, x22, [sp, #32]
  404f2c:	orr	x6, x1, x6, lsr #1
  404f30:	orr	x6, x6, x4, lsl #63
  404f34:	lsr	x4, x4, #1
  404f38:	mov	x1, #0x3fff                	// #16383
  404f3c:	add	x2, x3, x1
  404f40:	cmp	x2, #0x0
  404f44:	b.le	4050dc <ferror@plt+0x347c>
  404f48:	tst	x6, #0x7
  404f4c:	b.eq	404f6c <ferror@plt+0x330c>  // b.none
  404f50:	and	x1, x11, #0xc00000
  404f54:	orr	w0, w0, #0x10
  404f58:	cmp	x1, #0x400, lsl #12
  404f5c:	b.eq	405324 <ferror@plt+0x36c4>  // b.none
  404f60:	cmp	x1, #0x800, lsl #12
  404f64:	b.eq	4052cc <ferror@plt+0x366c>  // b.none
  404f68:	cbz	x1, 4052b4 <ferror@plt+0x3654>
  404f6c:	tbz	x4, #52, 404f78 <ferror@plt+0x3318>
  404f70:	and	x4, x4, #0xffefffffffffffff
  404f74:	add	x2, x3, #0x4, lsl #12
  404f78:	mov	x1, #0x7ffe                	// #32766
  404f7c:	cmp	x2, x1
  404f80:	b.gt	405204 <ferror@plt+0x35a4>
  404f84:	and	w1, w2, #0x7fff
  404f88:	extr	x5, x4, x6, #3
  404f8c:	ubfx	x4, x4, #3, #48
  404f90:	b	404d50 <ferror@plt+0x30f0>
  404f94:	mov	w0, w12
  404f98:	mov	w10, #0x0                   	// #0
  404f9c:	mov	x4, #0xffffffffffff        	// #281474976710655
  404fa0:	mov	x5, #0xffffffffffffffff    	// #-1
  404fa4:	mov	w1, #0x7fff                	// #32767
  404fa8:	b	404d50 <ferror@plt+0x30f0>
  404fac:	mov	w15, w10
  404fb0:	mov	x13, x8
  404fb4:	b	404cb0 <ferror@plt+0x3050>
  404fb8:	orr	x5, x7, x1
  404fbc:	cbz	x5, 4050c4 <ferror@plt+0x3464>
  404fc0:	cbz	x7, 4051e0 <ferror@plt+0x3580>
  404fc4:	clz	x0, x7
  404fc8:	sub	x4, x0, #0xf
  404fcc:	add	w5, w4, #0x3
  404fd0:	mov	w3, #0x3d                  	// #61
  404fd4:	sub	w3, w3, w4
  404fd8:	lsl	x4, x7, x5
  404fdc:	lsr	x3, x1, x3
  404fe0:	orr	x7, x3, x4
  404fe4:	lsl	x5, x1, x5
  404fe8:	lsr	x8, x2, #63
  404fec:	mov	x3, #0xffffffffffffc011    	// #-16367
  404ff0:	ubfx	x4, x2, #0, #48
  404ff4:	sub	x3, x3, x0
  404ff8:	and	w15, w8, #0xff
  404ffc:	mov	x13, x8
  405000:	ubfx	x9, x2, #48, #15
  405004:	mov	x1, #0x0                   	// #0
  405008:	mov	x16, #0x0                   	// #0
  40500c:	mov	w0, #0x0                   	// #0
  405010:	cbnz	w9, 404c5c <ferror@plt+0x2ffc>
  405014:	nop
  405018:	orr	x2, x4, x6
  40501c:	cbz	x2, 40508c <ferror@plt+0x342c>
  405020:	cbz	x4, 4051bc <ferror@plt+0x355c>
  405024:	clz	x9, x4
  405028:	sub	x2, x9, #0xf
  40502c:	add	w10, w2, #0x3
  405030:	mov	w8, #0x3d                  	// #61
  405034:	sub	w8, w8, w2
  405038:	lsl	x2, x4, x10
  40503c:	lsr	x8, x6, x8
  405040:	orr	x4, x8, x2
  405044:	lsl	x6, x6, x10
  405048:	sub	x9, x3, x9
  40504c:	mov	x10, #0xffffffffffffc011    	// #-16367
  405050:	mov	x2, #0x0                   	// #0
  405054:	add	x9, x9, x10
  405058:	b	404c88 <ferror@plt+0x3028>
  40505c:	orr	x5, x7, x1
  405060:	cbnz	x5, 4050a4 <ferror@plt+0x3444>
  405064:	mov	x7, #0x0                   	// #0
  405068:	mov	x1, #0x8                   	// #8
  40506c:	mov	x3, #0x7fff                	// #32767
  405070:	mov	x16, #0x2                   	// #2
  405074:	mov	w0, #0x0                   	// #0
  405078:	b	404c44 <ferror@plt+0x2fe4>
  40507c:	mov	w1, #0x7fff                	// #32767
  405080:	mov	x4, #0x0                   	// #0
  405084:	mov	x5, #0x0                   	// #0
  405088:	b	404d50 <ferror@plt+0x30f0>
  40508c:	orr	x1, x1, #0x1
  405090:	mov	x9, x3
  405094:	mov	x4, #0x0                   	// #0
  405098:	mov	x6, #0x0                   	// #0
  40509c:	mov	x2, #0x1                   	// #1
  4050a0:	b	404c88 <ferror@plt+0x3028>
  4050a4:	lsr	x0, x7, #47
  4050a8:	mov	x5, x1
  4050ac:	eor	x0, x0, #0x1
  4050b0:	mov	x1, #0xc                   	// #12
  4050b4:	and	w0, w0, #0x1
  4050b8:	mov	x3, #0x7fff                	// #32767
  4050bc:	mov	x16, #0x3                   	// #3
  4050c0:	b	404c44 <ferror@plt+0x2fe4>
  4050c4:	mov	x7, #0x0                   	// #0
  4050c8:	mov	x1, #0x4                   	// #4
  4050cc:	mov	x3, #0x0                   	// #0
  4050d0:	mov	x16, #0x1                   	// #1
  4050d4:	mov	w0, #0x0                   	// #0
  4050d8:	b	404c44 <ferror@plt+0x2fe4>
  4050dc:	mov	x1, #0x1                   	// #1
  4050e0:	sub	x2, x1, x2
  4050e4:	cmp	x2, #0x74
  4050e8:	b.gt	405160 <ferror@plt+0x3500>
  4050ec:	cmp	x2, #0x3f
  4050f0:	b.le	405240 <ferror@plt+0x35e0>
  4050f4:	mov	w1, #0x80                  	// #128
  4050f8:	sub	w1, w1, w2
  4050fc:	cmp	x2, #0x40
  405100:	sub	w2, w2, #0x40
  405104:	lsl	x1, x4, x1
  405108:	orr	x1, x6, x1
  40510c:	csel	x6, x1, x6, ne  // ne = any
  405110:	lsr	x2, x4, x2
  405114:	cmp	x6, #0x0
  405118:	cset	x5, ne  // ne = any
  40511c:	orr	x5, x5, x2
  405120:	ands	x2, x5, #0x7
  405124:	b.eq	405274 <ferror@plt+0x3614>  // b.none
  405128:	mov	x2, #0x0                   	// #0
  40512c:	and	x11, x11, #0xc00000
  405130:	orr	w0, w0, #0x10
  405134:	cmp	x11, #0x400, lsl #12
  405138:	b.eq	405384 <ferror@plt+0x3724>  // b.none
  40513c:	cmp	x11, #0x800, lsl #12
  405140:	b.eq	405398 <ferror@plt+0x3738>  // b.none
  405144:	cbz	x11, 4052dc <ferror@plt+0x367c>
  405148:	tbnz	x2, #51, 4052f4 <ferror@plt+0x3694>
  40514c:	ubfx	x4, x2, #3, #48
  405150:	extr	x5, x2, x5, #3
  405154:	orr	w0, w0, #0x8
  405158:	mov	w1, #0x0                   	// #0
  40515c:	b	405190 <ferror@plt+0x3530>
  405160:	orr	x5, x6, x4
  405164:	cbz	x5, 405184 <ferror@plt+0x3524>
  405168:	and	x11, x11, #0xc00000
  40516c:	orr	w0, w0, #0x10
  405170:	cmp	x11, #0x400, lsl #12
  405174:	sub	x5, x1, x8
  405178:	b.eq	405184 <ferror@plt+0x3524>  // b.none
  40517c:	cmp	x11, #0x800, lsl #12
  405180:	csel	x5, x8, xzr, eq  // eq = none
  405184:	orr	w0, w0, #0x8
  405188:	mov	w1, #0x0                   	// #0
  40518c:	mov	x4, #0x0                   	// #0
  405190:	mov	x3, #0x0                   	// #0
  405194:	fmov	d0, x5
  405198:	bfxil	x3, x4, #0, #48
  40519c:	bfi	x3, x1, #48, #15
  4051a0:	bfi	x3, x10, #63, #1
  4051a4:	fmov	v0.d[1], x3
  4051a8:	str	q0, [sp, #48]
  4051ac:	bl	405758 <ferror@plt+0x3af8>
  4051b0:	ldr	q0, [sp, #48]
  4051b4:	ldp	x29, x30, [sp], #80
  4051b8:	ret
  4051bc:	clz	x9, x6
  4051c0:	add	x2, x9, #0x31
  4051c4:	add	x9, x9, #0x40
  4051c8:	cmp	x2, #0x3c
  4051cc:	b.le	40502c <ferror@plt+0x33cc>
  4051d0:	sub	w2, w2, #0x3d
  4051d4:	lsl	x4, x6, x2
  4051d8:	mov	x6, #0x0                   	// #0
  4051dc:	b	405048 <ferror@plt+0x33e8>
  4051e0:	clz	x3, x1
  4051e4:	add	x4, x3, #0x31
  4051e8:	add	x0, x3, #0x40
  4051ec:	cmp	x4, #0x3c
  4051f0:	b.le	404fcc <ferror@plt+0x336c>
  4051f4:	sub	w4, w4, #0x3d
  4051f8:	mov	x5, #0x0                   	// #0
  4051fc:	lsl	x7, x1, x4
  405200:	b	404fe8 <ferror@plt+0x3388>
  405204:	and	x5, x11, #0xc00000
  405208:	cmp	x5, #0x400, lsl #12
  40520c:	b.eq	405308 <ferror@plt+0x36a8>  // b.none
  405210:	cmp	x5, #0x800, lsl #12
  405214:	b.eq	405298 <ferror@plt+0x3638>  // b.none
  405218:	cbz	x5, 40528c <ferror@plt+0x362c>
  40521c:	mov	x4, #0xffffffffffff        	// #281474976710655
  405220:	mov	x5, #0xffffffffffffffff    	// #-1
  405224:	mov	w2, #0x14                  	// #20
  405228:	orr	w0, w0, w2
  40522c:	b	405190 <ferror@plt+0x3530>
  405230:	mov	x3, x9
  405234:	ldp	x19, x20, [sp, #16]
  405238:	ldp	x21, x22, [sp, #32]
  40523c:	b	404f38 <ferror@plt+0x32d8>
  405240:	mov	w1, #0x40                  	// #64
  405244:	sub	w1, w1, w2
  405248:	lsr	x3, x6, x2
  40524c:	lsl	x6, x6, x1
  405250:	cmp	x6, #0x0
  405254:	lsl	x5, x4, x1
  405258:	cset	x1, ne  // ne = any
  40525c:	orr	x5, x5, x3
  405260:	lsr	x2, x4, x2
  405264:	orr	x5, x5, x1
  405268:	tst	x5, #0x7
  40526c:	b.ne	40512c <ferror@plt+0x34cc>  // b.any
  405270:	tbnz	x2, #51, 4053a4 <ferror@plt+0x3744>
  405274:	ubfx	x4, x2, #3, #48
  405278:	extr	x5, x2, x5, #3
  40527c:	mov	w1, #0x0                   	// #0
  405280:	tbz	w11, #11, 404d50 <ferror@plt+0x30f0>
  405284:	orr	w0, w0, #0x8
  405288:	b	405190 <ferror@plt+0x3530>
  40528c:	mov	w1, #0x7fff                	// #32767
  405290:	mov	x4, #0x0                   	// #0
  405294:	b	405224 <ferror@plt+0x35c4>
  405298:	cmp	x8, #0x0
  40529c:	mov	w2, #0x7fff                	// #32767
  4052a0:	mov	x4, #0xffffffffffff        	// #281474976710655
  4052a4:	csel	w1, w1, w2, eq  // eq = none
  4052a8:	csel	x4, x4, xzr, eq  // eq = none
  4052ac:	csetm	x5, eq  // eq = none
  4052b0:	b	405224 <ferror@plt+0x35c4>
  4052b4:	and	x1, x6, #0xf
  4052b8:	cmp	x1, #0x4
  4052bc:	b.eq	404f6c <ferror@plt+0x330c>  // b.none
  4052c0:	adds	x6, x6, #0x4
  4052c4:	cinc	x4, x4, cs  // cs = hs, nlast
  4052c8:	b	404f6c <ferror@plt+0x330c>
  4052cc:	cbz	x8, 404f6c <ferror@plt+0x330c>
  4052d0:	adds	x6, x6, #0x8
  4052d4:	cinc	x4, x4, cs  // cs = hs, nlast
  4052d8:	b	404f6c <ferror@plt+0x330c>
  4052dc:	and	x1, x5, #0xf
  4052e0:	cmp	x1, #0x4
  4052e4:	b.eq	4052f0 <ferror@plt+0x3690>  // b.none
  4052e8:	adds	x5, x5, #0x4
  4052ec:	cinc	x2, x2, cs  // cs = hs, nlast
  4052f0:	tbz	x2, #51, 40514c <ferror@plt+0x34ec>
  4052f4:	orr	w0, w0, #0x8
  4052f8:	mov	w1, #0x1                   	// #1
  4052fc:	mov	x4, #0x0                   	// #0
  405300:	mov	x5, #0x0                   	// #0
  405304:	b	405190 <ferror@plt+0x3530>
  405308:	cmp	x8, #0x0
  40530c:	mov	w2, #0x7fff                	// #32767
  405310:	mov	x4, #0xffffffffffff        	// #281474976710655
  405314:	csel	w1, w1, w2, ne  // ne = any
  405318:	csel	x4, x4, xzr, ne  // ne = any
  40531c:	csetm	x5, ne  // ne = any
  405320:	b	405224 <ferror@plt+0x35c4>
  405324:	cbnz	x8, 404f6c <ferror@plt+0x330c>
  405328:	b	4052d0 <ferror@plt+0x3670>
  40532c:	mov	x4, #0x2                   	// #2
  405330:	cmp	x1, #0xf
  405334:	b.ne	405358 <ferror@plt+0x36f8>  // b.any
  405338:	tbz	x7, #47, 405370 <ferror@plt+0x3710>
  40533c:	tbnz	x2, #47, 405370 <ferror@plt+0x3710>
  405340:	orr	x4, x2, #0x800000000000
  405344:	mov	w10, w15
  405348:	and	x4, x4, #0xffffffffffff
  40534c:	mov	x5, x6
  405350:	mov	w1, #0x7fff                	// #32767
  405354:	b	404d50 <ferror@plt+0x30f0>
  405358:	cmp	x1, #0xb
  40535c:	b.ne	404ca8 <ferror@plt+0x3048>  // b.any
  405360:	mov	x7, x2
  405364:	mov	x5, x6
  405368:	mov	x16, x4
  40536c:	b	404cb0 <ferror@plt+0x3050>
  405370:	orr	x4, x7, #0x800000000000
  405374:	mov	w10, w12
  405378:	and	x4, x4, #0xffffffffffff
  40537c:	mov	w1, #0x7fff                	// #32767
  405380:	b	404d50 <ferror@plt+0x30f0>
  405384:	cbnz	x8, 4052f0 <ferror@plt+0x3690>
  405388:	adds	x5, x5, #0x8
  40538c:	cinc	x2, x2, cs  // cs = hs, nlast
  405390:	tbnz	x2, #51, 4052f4 <ferror@plt+0x3694>
  405394:	b	40514c <ferror@plt+0x34ec>
  405398:	cbnz	x8, 405388 <ferror@plt+0x3728>
  40539c:	tbnz	x2, #51, 4052f4 <ferror@plt+0x3694>
  4053a0:	b	40514c <ferror@plt+0x34ec>
  4053a4:	orr	w0, w0, #0x10
  4053a8:	b	4052f4 <ferror@plt+0x3694>
  4053ac:	mov	x2, x4
  4053b0:	mov	x4, #0x3                   	// #3
  4053b4:	b	405330 <ferror@plt+0x36d0>
  4053b8:	mov	w10, w15
  4053bc:	mov	x8, x13
  4053c0:	b	404ccc <ferror@plt+0x306c>
  4053c4:	nop
  4053c8:	cmp	w0, #0x0
  4053cc:	cbz	w0, 405418 <ferror@plt+0x37b8>
  4053d0:	cneg	w1, w0, lt  // lt = tstop
  4053d4:	mov	w4, #0x403e                	// #16446
  4053d8:	clz	x3, x1
  4053dc:	mov	w2, #0x402f                	// #16431
  4053e0:	sub	w4, w4, w3
  4053e4:	lsr	w0, w0, #31
  4053e8:	sub	w2, w2, w4
  4053ec:	mov	x3, #0x0                   	// #0
  4053f0:	and	w4, w4, #0x7fff
  4053f4:	lsl	x1, x1, x2
  4053f8:	and	x1, x1, #0xffffffffffff
  4053fc:	orr	w0, w4, w0, lsl #15
  405400:	mov	x2, #0x0                   	// #0
  405404:	bfxil	x3, x1, #0, #48
  405408:	fmov	d0, x2
  40540c:	bfi	x3, x0, #48, #16
  405410:	fmov	v0.d[1], x3
  405414:	ret
  405418:	mov	w4, #0x0                   	// #0
  40541c:	mov	x1, #0x0                   	// #0
  405420:	mov	w0, #0x0                   	// #0
  405424:	mov	x3, #0x0                   	// #0
  405428:	orr	w0, w4, w0, lsl #15
  40542c:	bfxil	x3, x1, #0, #48
  405430:	mov	x2, #0x0                   	// #0
  405434:	fmov	d0, x2
  405438:	bfi	x3, x0, #48, #16
  40543c:	fmov	v0.d[1], x3
  405440:	ret
  405444:	nop
  405448:	stp	x29, x30, [sp, #-48]!
  40544c:	mov	x29, sp
  405450:	str	x19, [sp, #16]
  405454:	str	q0, [sp, #32]
  405458:	ldp	x3, x0, [sp, #32]
  40545c:	mrs	x6, fpcr
  405460:	ubfx	x2, x0, #48, #15
  405464:	lsr	x4, x0, #63
  405468:	add	x1, x2, #0x1
  40546c:	ubfiz	x0, x0, #3, #48
  405470:	tst	x1, #0x7ffe
  405474:	and	w4, w4, #0xff
  405478:	orr	x0, x0, x3, lsr #61
  40547c:	lsl	x5, x3, #3
  405480:	b.eq	405500 <ferror@plt+0x38a0>  // b.none
  405484:	mov	x1, #0xffffffffffffc400    	// #-15360
  405488:	add	x2, x2, x1
  40548c:	cmp	x2, #0x7fe
  405490:	b.le	405544 <ferror@plt+0x38e4>
  405494:	ands	x0, x6, #0xc00000
  405498:	b.eq	4055dc <ferror@plt+0x397c>  // b.none
  40549c:	cmp	x0, #0x400, lsl #12
  4054a0:	b.eq	405710 <ferror@plt+0x3ab0>  // b.none
  4054a4:	cmp	x0, #0x800, lsl #12
  4054a8:	csel	w7, w4, wzr, eq  // eq = none
  4054ac:	cbnz	w7, 4055dc <ferror@plt+0x397c>
  4054b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4054b4:	mov	x2, #0x7fe                 	// #2046
  4054b8:	mov	w0, #0x14                  	// #20
  4054bc:	b.ne	405588 <ferror@plt+0x3928>  // b.any
  4054c0:	cmp	w4, #0x0
  4054c4:	add	x3, x1, #0x8
  4054c8:	csel	x1, x3, x1, ne  // ne = any
  4054cc:	and	x3, x1, #0x80000000000000
  4054d0:	cbnz	w7, 405590 <ferror@plt+0x3930>
  4054d4:	cbnz	x3, 405598 <ferror@plt+0x3938>
  4054d8:	lsr	x1, x1, #3
  4054dc:	and	w3, w2, #0x7ff
  4054e0:	and	x4, x4, #0xff
  4054e4:	bfi	x1, x3, #52, #12
  4054e8:	orr	x19, x1, x4, lsl #63
  4054ec:	bl	405758 <ferror@plt+0x3af8>
  4054f0:	fmov	d0, x19
  4054f4:	ldr	x19, [sp, #16]
  4054f8:	ldp	x29, x30, [sp], #48
  4054fc:	ret
  405500:	orr	x1, x0, x5
  405504:	cbnz	x2, 405538 <ferror@plt+0x38d8>
  405508:	cbnz	x1, 4055b4 <ferror@plt+0x3954>
  40550c:	mov	w0, #0x0                   	// #0
  405510:	and	w2, w2, #0x7ff
  405514:	mov	x1, #0x0                   	// #0
  405518:	and	x4, x4, #0xff
  40551c:	bfi	x1, x2, #52, #12
  405520:	orr	x19, x1, x4, lsl #63
  405524:	cbnz	w0, 4054ec <ferror@plt+0x388c>
  405528:	fmov	d0, x19
  40552c:	ldr	x19, [sp, #16]
  405530:	ldp	x29, x30, [sp], #48
  405534:	ret
  405538:	cbnz	x1, 4055e8 <ferror@plt+0x3988>
  40553c:	mov	x2, #0x7ff                 	// #2047
  405540:	b	40550c <ferror@plt+0x38ac>
  405544:	cmp	x2, #0x0
  405548:	b.le	405610 <ferror@plt+0x39b0>
  40554c:	cmp	xzr, x3, lsl #7
  405550:	mov	w7, #0x0                   	// #0
  405554:	cset	x1, ne  // ne = any
  405558:	orr	x5, x1, x5, lsr #60
  40555c:	orr	x1, x5, x0, lsl #4
  405560:	mov	w0, #0x0                   	// #0
  405564:	tst	x5, #0x7
  405568:	b.eq	4056c8 <ferror@plt+0x3a68>  // b.none
  40556c:	and	x3, x6, #0xc00000
  405570:	cmp	x3, #0x400, lsl #12
  405574:	b.eq	4055cc <ferror@plt+0x396c>  // b.none
  405578:	cmp	x3, #0x800, lsl #12
  40557c:	mov	w0, #0x10                  	// #16
  405580:	b.eq	4054c0 <ferror@plt+0x3860>  // b.none
  405584:	cbz	x3, 4056d4 <ferror@plt+0x3a74>
  405588:	and	x3, x1, #0x80000000000000
  40558c:	cbz	w7, 405594 <ferror@plt+0x3934>
  405590:	orr	w0, w0, #0x8
  405594:	cbz	x3, 4056c8 <ferror@plt+0x3a68>
  405598:	cmp	x2, #0x7fe
  40559c:	add	x2, x2, #0x1
  4055a0:	b.eq	405670 <ferror@plt+0x3a10>  // b.none
  4055a4:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  4055a8:	and	w2, w2, #0x7ff
  4055ac:	and	x1, x3, x1, lsr #3
  4055b0:	b	405518 <ferror@plt+0x38b8>
  4055b4:	and	x3, x6, #0xc00000
  4055b8:	mov	w7, #0x1                   	// #1
  4055bc:	cmp	x3, #0x400, lsl #12
  4055c0:	mov	x2, #0x0                   	// #0
  4055c4:	mov	x1, #0x1                   	// #1
  4055c8:	b.ne	405578 <ferror@plt+0x3918>  // b.any
  4055cc:	cbnz	w4, 4055d4 <ferror@plt+0x3974>
  4055d0:	add	x1, x1, #0x8
  4055d4:	mov	w0, #0x10                  	// #16
  4055d8:	b	4054cc <ferror@plt+0x386c>
  4055dc:	mov	x2, #0x7ff                 	// #2047
  4055e0:	mov	w0, #0x14                  	// #20
  4055e4:	b	405510 <ferror@plt+0x38b0>
  4055e8:	mov	x3, #0x7fff                	// #32767
  4055ec:	extr	x1, x0, x5, #60
  4055f0:	lsr	x0, x0, #50
  4055f4:	cmp	x2, x3
  4055f8:	lsr	x1, x1, #3
  4055fc:	eor	w0, w0, #0x1
  405600:	orr	x1, x1, #0x8000000000000
  405604:	csel	w0, w0, wzr, eq  // eq = none
  405608:	mov	w2, #0x7ff                 	// #2047
  40560c:	b	405518 <ferror@plt+0x38b8>
  405610:	cmn	x2, #0x34
  405614:	b.lt	4055b4 <ferror@plt+0x3954>  // b.tstop
  405618:	mov	x3, #0x3d                  	// #61
  40561c:	sub	x7, x3, x2
  405620:	orr	x0, x0, #0x8000000000000
  405624:	cmp	x7, #0x3f
  405628:	b.le	4056e8 <ferror@plt+0x3a88>
  40562c:	add	w1, w2, #0x43
  405630:	cmp	x7, #0x40
  405634:	mov	w3, #0xfffffffd            	// #-3
  405638:	sub	w2, w3, w2
  40563c:	lsl	x1, x0, x1
  405640:	orr	x1, x5, x1
  405644:	csel	x5, x1, x5, ne  // ne = any
  405648:	lsr	x0, x0, x2
  40564c:	cmp	x5, #0x0
  405650:	cset	x1, ne  // ne = any
  405654:	orr	x1, x1, x0
  405658:	cmp	x1, #0x0
  40565c:	cset	w7, ne  // ne = any
  405660:	tst	x1, #0x7
  405664:	b.eq	4056ac <ferror@plt+0x3a4c>  // b.none
  405668:	mov	x2, #0x0                   	// #0
  40566c:	b	40556c <ferror@plt+0x390c>
  405670:	mov	w3, w2
  405674:	ands	x1, x6, #0xc00000
  405678:	b.eq	4056a0 <ferror@plt+0x3a40>  // b.none
  40567c:	cmp	x1, #0x400, lsl #12
  405680:	b.eq	405728 <ferror@plt+0x3ac8>  // b.none
  405684:	cmp	x1, #0x800, lsl #12
  405688:	mov	w5, #0x7fe                 	// #2046
  40568c:	csel	w1, w4, wzr, eq  // eq = none
  405690:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405694:	cmp	w1, #0x0
  405698:	csel	w3, w3, w5, ne  // ne = any
  40569c:	csel	x1, xzr, x2, ne  // ne = any
  4056a0:	mov	w2, #0x14                  	// #20
  4056a4:	orr	w0, w0, w2
  4056a8:	b	4054e0 <ferror@plt+0x3880>
  4056ac:	and	x3, x1, #0x80000000000000
  4056b0:	cbnz	x1, 405740 <ferror@plt+0x3ae0>
  4056b4:	nop
  4056b8:	mov	w0, #0x0                   	// #0
  4056bc:	mov	x2, #0x1                   	// #1
  4056c0:	cbnz	x3, 4055a4 <ferror@plt+0x3944>
  4056c4:	mov	x2, #0x0                   	// #0
  4056c8:	lsr	x1, x1, #3
  4056cc:	and	w2, w2, #0x7ff
  4056d0:	b	405518 <ferror@plt+0x38b8>
  4056d4:	and	x3, x1, #0xf
  4056d8:	cmp	x3, #0x4
  4056dc:	add	x3, x1, #0x4
  4056e0:	csel	x1, x3, x1, ne  // ne = any
  4056e4:	b	4054cc <ferror@plt+0x386c>
  4056e8:	add	w1, w2, #0x3
  4056ec:	sub	w2, w3, w2
  4056f0:	lsl	x3, x5, x1
  4056f4:	cmp	x3, #0x0
  4056f8:	cset	x3, ne  // ne = any
  4056fc:	lsr	x2, x5, x2
  405700:	orr	x2, x2, x3
  405704:	lsl	x0, x0, x1
  405708:	orr	x1, x0, x2
  40570c:	b	405658 <ferror@plt+0x39f8>
  405710:	cbz	w4, 4055dc <ferror@plt+0x397c>
  405714:	mov	x1, #0xffffffffffffffff    	// #-1
  405718:	mov	x2, #0x7fe                 	// #2046
  40571c:	mov	w7, #0x0                   	// #0
  405720:	mov	w0, #0x14                  	// #20
  405724:	b	4054cc <ferror@plt+0x386c>
  405728:	cmp	w4, #0x0
  40572c:	mov	w1, #0x7fe                 	// #2046
  405730:	csel	w3, w2, w1, eq  // eq = none
  405734:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405738:	csel	x1, xzr, x2, eq  // eq = none
  40573c:	b	4056a0 <ferror@plt+0x3a40>
  405740:	tbz	w6, #11, 4056b8 <ferror@plt+0x3a58>
  405744:	mov	w0, #0x0                   	// #0
  405748:	mov	x2, #0x0                   	// #0
  40574c:	orr	w0, w0, #0x8
  405750:	b	405594 <ferror@plt+0x3934>
  405754:	nop
  405758:	tbz	w0, #0, 405768 <ferror@plt+0x3b08>
  40575c:	movi	v1.2s, #0x0
  405760:	fdiv	s0, s1, s1
  405764:	mrs	x1, fpsr
  405768:	tbz	w0, #1, 40577c <ferror@plt+0x3b1c>
  40576c:	fmov	s1, #1.000000000000000000e+00
  405770:	movi	v2.2s, #0x0
  405774:	fdiv	s0, s1, s2
  405778:	mrs	x1, fpsr
  40577c:	tbz	w0, #2, 40579c <ferror@plt+0x3b3c>
  405780:	mov	w2, #0xc5ae                	// #50606
  405784:	mov	w1, #0x7f7fffff            	// #2139095039
  405788:	movk	w2, #0x749d, lsl #16
  40578c:	fmov	s1, w1
  405790:	fmov	s2, w2
  405794:	fadd	s0, s1, s2
  405798:	mrs	x1, fpsr
  40579c:	tbz	w0, #3, 4057ac <ferror@plt+0x3b4c>
  4057a0:	movi	v1.2s, #0x80, lsl #16
  4057a4:	fmul	s0, s1, s1
  4057a8:	mrs	x1, fpsr
  4057ac:	tbz	w0, #4, 4057c4 <ferror@plt+0x3b64>
  4057b0:	mov	w0, #0x7f7fffff            	// #2139095039
  4057b4:	fmov	s2, #1.000000000000000000e+00
  4057b8:	fmov	s1, w0
  4057bc:	fsub	s0, s1, s2
  4057c0:	mrs	x0, fpsr
  4057c4:	ret
  4057c8:	stp	x29, x30, [sp, #-64]!
  4057cc:	mov	x29, sp
  4057d0:	stp	x19, x20, [sp, #16]
  4057d4:	adrp	x20, 416000 <ferror@plt+0x143a0>
  4057d8:	add	x20, x20, #0xdd0
  4057dc:	stp	x21, x22, [sp, #32]
  4057e0:	adrp	x21, 416000 <ferror@plt+0x143a0>
  4057e4:	add	x21, x21, #0xdc8
  4057e8:	sub	x20, x20, x21
  4057ec:	mov	w22, w0
  4057f0:	stp	x23, x24, [sp, #48]
  4057f4:	mov	x23, x1
  4057f8:	mov	x24, x2
  4057fc:	bl	4017e0 <memcpy@plt-0x40>
  405800:	cmp	xzr, x20, asr #3
  405804:	b.eq	405830 <ferror@plt+0x3bd0>  // b.none
  405808:	asr	x20, x20, #3
  40580c:	mov	x19, #0x0                   	// #0
  405810:	ldr	x3, [x21, x19, lsl #3]
  405814:	mov	x2, x24
  405818:	add	x19, x19, #0x1
  40581c:	mov	x1, x23
  405820:	mov	w0, w22
  405824:	blr	x3
  405828:	cmp	x20, x19
  40582c:	b.ne	405810 <ferror@plt+0x3bb0>  // b.any
  405830:	ldp	x19, x20, [sp, #16]
  405834:	ldp	x21, x22, [sp, #32]
  405838:	ldp	x23, x24, [sp, #48]
  40583c:	ldp	x29, x30, [sp], #64
  405840:	ret
  405844:	nop
  405848:	ret
  40584c:	nop
  405850:	adrp	x2, 417000 <ferror@plt+0x153a0>
  405854:	mov	x1, #0x0                   	// #0
  405858:	ldr	x2, [x2, #560]
  40585c:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405860 <.fini>:
  405860:	stp	x29, x30, [sp, #-16]!
  405864:	mov	x29, sp
  405868:	ldp	x29, x30, [sp], #16
  40586c:	ret
