// Seed: 3996288151
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  integer [-1 'b0 : ""] id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    output uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6
);
  wire id_8;
  ;
  logic id_9 = -1;
  xnor primCall (id_3, id_5, id_6, id_8, id_4);
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign id_3 = id_1;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wand id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output tri id_3;
  input wire id_2;
  output wire id_1;
  parameter integer id_10 = 1;
  assign id_3 = 1;
  assign id_8 = 1;
  xnor primCall (id_7, id_2, id_4, id_9, id_10, id_11);
  wire id_11;
  module_2 modCall_1 (
      id_2,
      id_7
  );
endmodule
