<annotationInfo>
<annotationInfo>
<item  id="9" filename="pool/pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_7958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11" filename="pool/pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_7964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="17" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_fu_7970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="18" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_1_fu_53832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="19" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_2_fu_32361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="20" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_3_fu_10776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="21" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_4_fu_10398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="22" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_5_fu_12838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_6_fu_11433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="24" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_7_fu_14959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="25" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_8_fu_19395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="27" filename="pool/pooling.cpp" linenumber="28" name="xor_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="xor_ln28_fu_10378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_9_fu_10384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="pool/pooling.cpp" linenumber="28" name="tmp_1859" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1859_fu_10402_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="pool/pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_10411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_fu_10417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_10_fu_10421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="pool/pooling.cpp" linenumber="28" name="tmp_1860" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1860_fu_7975_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_1_fu_10575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_11_fu_10578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="pool/pooling.cpp" linenumber="28" name="tmp_1861" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1861_fu_10583_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_1_fu_10780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_2_fu_10786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_12_fu_10790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="pool/pooling.cpp" linenumber="28" name="tmp_1862" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1862_fu_7984_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_13_fu_10795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="pool/pooling.cpp" linenumber="28" name="tmp_1863" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1863_fu_11034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_3_fu_11043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_14_fu_11046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="pool/pooling.cpp" linenumber="28" name="tmp_1864" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1864_fu_7993_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_4_fu_11232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_15_fu_11235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="pool/pooling.cpp" linenumber="28" name="tmp_1865" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1865_fu_11240_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_2_fu_11437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_16_fu_11443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="pool/pooling.cpp" linenumber="28" name="tmp_1866" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1866_fu_8002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_3_fu_10426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_17_fu_11448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="pool/pooling.cpp" linenumber="28" name="tmp_1867" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1867_fu_11686_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_4_fu_11695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_18_fu_11700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="pool/pooling.cpp" linenumber="28" name="tmp_1868" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1868_fu_8011_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_19_fu_11937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="pool/pooling.cpp" linenumber="28" name="tmp_1869" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1869_fu_11941_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_5_fu_12134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_20_fu_12139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="pool/pooling.cpp" linenumber="28" name="tmp_1870" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1870_fu_8070_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_5_fu_12144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_21_fu_12147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="pool/pooling.cpp" linenumber="28" name="tmp_1871" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1871_fu_12386_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_6_fu_12395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_22_fu_12400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="pool/pooling.cpp" linenumber="28" name="tmp_1872" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1872_fu_8079_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_6_fu_12637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_23_fu_12640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="pool/pooling.cpp" linenumber="28" name="tmp_1873" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1873_fu_12645_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_7_fu_12842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_24_fu_12847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="pool/pooling.cpp" linenumber="28" name="tmp_1874" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1874_fu_8088_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_8_fu_12852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_25_fu_12858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="pool/pooling.cpp" linenumber="28" name="tmp_1875" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1875_fu_13097_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_9_fu_13106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_26_fu_13111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="115" filename="pool/pooling.cpp" linenumber="28" name="tmp_1876" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1876_fu_8097_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_10_fu_13348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_27_fu_13353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="pool/pooling.cpp" linenumber="28" name="tmp_1877" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1877_fu_13358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_11_fu_13551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_28_fu_13556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="pool/pooling.cpp" linenumber="28" name="tmp_1878" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1878_fu_8106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="127" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_12_fu_13561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_29_fu_13566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="130" filename="pool/pooling.cpp" linenumber="28" name="tmp_1879" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1879_fu_13805_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_13_fu_13814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_30_fu_13819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="pool/pooling.cpp" linenumber="28" name="tmp_1880" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1880_fu_8115_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_14_fu_14056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_31_fu_14061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="pool/pooling.cpp" linenumber="28" name="tmp_1881" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1881_fu_14066_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_7_fu_14259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_32_fu_14262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="pool/pooling.cpp" linenumber="28" name="tmp_1882" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1882_fu_8124_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="147" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_8_fu_14267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_33_fu_14270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="pool/pooling.cpp" linenumber="28" name="tmp_1883" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1883_fu_14509_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_9_fu_14518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_34_fu_14521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="pool/pooling.cpp" linenumber="28" name="tmp_1884" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1884_fu_8133_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_10_fu_14758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_35_fu_14761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="pool/pooling.cpp" linenumber="28" name="tmp_1885" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1885_fu_14766_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="162" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_15_fu_14963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_36_fu_14969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="pool/pooling.cpp" linenumber="28" name="tmp_1886" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1886_fu_8142_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="167" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_11_fu_14974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_37_fu_14977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="pool/pooling.cpp" linenumber="28" name="tmp_1887" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1887_fu_15216_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_16_fu_15225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_38_fu_15230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="pool/pooling.cpp" linenumber="28" name="tmp_1888" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1888_fu_8151_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_12_fu_15467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_39_fu_15470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="pool/pooling.cpp" linenumber="28" name="tmp_1889" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1889_fu_15475_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_17_fu_15668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_40_fu_15673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="pool/pooling.cpp" linenumber="28" name="tmp_1890" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1890_fu_8160_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_13_fu_15678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_41_fu_15681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="190" filename="pool/pooling.cpp" linenumber="28" name="tmp_1891" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1891_fu_15920_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_18_fu_15929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_42_fu_15934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="pool/pooling.cpp" linenumber="28" name="tmp_1892" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1892_fu_8169_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="197" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_14_fu_16171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_43_fu_16174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="200" filename="pool/pooling.cpp" linenumber="28" name="tmp_1893" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1893_fu_16179_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_19_fu_16372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="203" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_44_fu_16377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="205" filename="pool/pooling.cpp" linenumber="28" name="tmp_1894" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1894_fu_8178_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_15_fu_16382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_45_fu_16385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="210" filename="pool/pooling.cpp" linenumber="28" name="tmp_1895" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1895_fu_16624_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="212" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_20_fu_16633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="213" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_46_fu_16638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="215" filename="pool/pooling.cpp" linenumber="28" name="tmp_1896" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1896_fu_8187_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="217" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_21_fu_16875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="218" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_47_fu_16880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="220" filename="pool/pooling.cpp" linenumber="28" name="tmp_1897" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1897_fu_16885_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_22_fu_17078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="223" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_48_fu_17083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="225" filename="pool/pooling.cpp" linenumber="28" name="tmp_1898" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1898_fu_8196_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_23_fu_17088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="228" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_49_fu_17093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="230" filename="pool/pooling.cpp" linenumber="28" name="tmp_1899" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1899_fu_17332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_24_fu_17341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="233" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_50_fu_17346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="235" filename="pool/pooling.cpp" linenumber="28" name="tmp_1900" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1900_fu_8205_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="237" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_25_fu_17583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="238" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_51_fu_17588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="240" filename="pool/pooling.cpp" linenumber="28" name="tmp_1901" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1901_fu_17593_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="242" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_26_fu_17786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="243" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_52_fu_17791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="245" filename="pool/pooling.cpp" linenumber="28" name="tmp_1902" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1902_fu_8214_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="247" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_27_fu_17796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="248" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_53_fu_17801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="250" filename="pool/pooling.cpp" linenumber="28" name="tmp_1903" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1903_fu_18040_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="252" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_16_fu_18049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="253" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_54_fu_18052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="255" filename="pool/pooling.cpp" linenumber="28" name="tmp_1904" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1904_fu_8223_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="257" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_28_fu_18289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="258" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_55_fu_18294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="260" filename="pool/pooling.cpp" linenumber="28" name="tmp_1905" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1905_fu_18299_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_17_fu_18492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="263" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_56_fu_18495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="265" filename="pool/pooling.cpp" linenumber="28" name="tmp_1906" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1906_fu_8232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_29_fu_18500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_57_fu_18505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="pool/pooling.cpp" linenumber="28" name="tmp_1907" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1907_fu_18744_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_18_fu_18753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_58_fu_18756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="275" filename="pool/pooling.cpp" linenumber="28" name="tmp_1908" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1908_fu_8241_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="277" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_30_fu_18993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="278" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_59_fu_18998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="280" filename="pool/pooling.cpp" linenumber="28" name="tmp_1909" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1909_fu_19003_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="282" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_19_fu_19196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="283" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_60_fu_19199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="285" filename="pool/pooling.cpp" linenumber="28" name="tmp_1910" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1910_fu_8250_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="287" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_20_fu_19204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="288" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_61_fu_19207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="290" filename="pool/pooling.cpp" linenumber="28" name="tmp_1911" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1911_fu_19399_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="292" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_31_fu_19408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_62_fu_19414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="295" filename="pool/pooling.cpp" linenumber="28" name="tmp_1912" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1912_fu_8259_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_21_fu_19651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="298" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_63_fu_19654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="300" filename="pool/pooling.cpp" linenumber="28" name="tmp_1913" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1913_fu_19659_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_32_fu_19852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="303" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_64_fu_19857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="305" filename="pool/pooling.cpp" linenumber="28" name="tmp_1914" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1914_fu_8318_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_22_fu_19862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="308" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_65_fu_19865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="310" filename="pool/pooling.cpp" linenumber="28" name="tmp_1915" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1915_fu_20104_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="312" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_33_fu_20113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="313" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_66_fu_20118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="315" filename="pool/pooling.cpp" linenumber="28" name="tmp_1916" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1916_fu_8327_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_23_fu_20355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_67_fu_20358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="320" filename="pool/pooling.cpp" linenumber="28" name="tmp_1917" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1917_fu_20363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="322" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_34_fu_20556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="323" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_68_fu_20561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="325" filename="pool/pooling.cpp" linenumber="28" name="tmp_1918" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1918_fu_8336_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_24_fu_20566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="328" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_69_fu_20569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="330" filename="pool/pooling.cpp" linenumber="28" name="tmp_1919" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1919_fu_20808_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="332" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_35_fu_20817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="333" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_70_fu_20822_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="335" filename="pool/pooling.cpp" linenumber="28" name="tmp_1920" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1920_fu_8345_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="337" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_25_fu_21059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="338" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_71_fu_21062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="pool/pooling.cpp" linenumber="28" name="tmp_1921" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1921_fu_21067_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="342" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_36_fu_21260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="343" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_72_fu_21265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="345" filename="pool/pooling.cpp" linenumber="28" name="tmp_1922" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1922_fu_8354_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="347" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_26_fu_21270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_73_fu_21273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="350" filename="pool/pooling.cpp" linenumber="28" name="tmp_1923" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1923_fu_21461_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="352" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_37_fu_21470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="353" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_74_fu_21475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="pool/pooling.cpp" linenumber="28" name="tmp_1924" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1924_fu_8363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="357" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_27_fu_21712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="358" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_75_fu_21715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="pool/pooling.cpp" linenumber="28" name="tmp_1925" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1925_fu_21720_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_38_fu_21913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_76_fu_21918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="365" filename="pool/pooling.cpp" linenumber="28" name="tmp_1926" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1926_fu_8422_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="367" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_28_fu_21923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="368" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_77_fu_21926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="370" filename="pool/pooling.cpp" linenumber="28" name="tmp_1927" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1927_fu_22165_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_39_fu_22174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="373" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_78_fu_22179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="375" filename="pool/pooling.cpp" linenumber="28" name="tmp_1928" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1928_fu_8431_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="377" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_29_fu_22416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="378" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_79_fu_22419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="pool/pooling.cpp" linenumber="28" name="tmp_1929" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1929_fu_22424_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_40_fu_22617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="383" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_80_fu_22622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="385" filename="pool/pooling.cpp" linenumber="28" name="tmp_1930" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1930_fu_8440_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_30_fu_22627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="388" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_81_fu_22630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="390" filename="pool/pooling.cpp" linenumber="28" name="tmp_1931" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1931_fu_22869_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="392" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_41_fu_22878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="393" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_82_fu_22883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="pool/pooling.cpp" linenumber="28" name="tmp_1932" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1932_fu_8449_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="397" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_31_fu_23069_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="398" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_83_fu_23072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="pool/pooling.cpp" linenumber="28" name="tmp_1933" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1933_fu_23077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_42_fu_23270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_84_fu_23275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="405" filename="pool/pooling.cpp" linenumber="28" name="tmp_1934" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1934_fu_8458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_43_fu_23280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_85_fu_23285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="410" filename="pool/pooling.cpp" linenumber="28" name="tmp_1935" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1935_fu_23473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_44_fu_23482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="413" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_86_fu_23487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="415" filename="pool/pooling.cpp" linenumber="28" name="tmp_1936" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1936_fu_8467_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="417" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_45_fu_23724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="418" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_87_fu_23729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="420" filename="pool/pooling.cpp" linenumber="28" name="tmp_1937" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1937_fu_23734_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_46_fu_23927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="423" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_88_fu_23932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="425" filename="pool/pooling.cpp" linenumber="28" name="tmp_1938" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1938_fu_8576_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="427" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_47_fu_23937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="428" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_89_fu_23942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="430" filename="pool/pooling.cpp" linenumber="28" name="tmp_1939" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1939_fu_24181_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="432" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_48_fu_24190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="433" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_90_fu_24195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="435" filename="pool/pooling.cpp" linenumber="28" name="tmp_1940" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1940_fu_8585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="437" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_49_fu_24432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="438" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_91_fu_24437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="440" filename="pool/pooling.cpp" linenumber="28" name="tmp_1941" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1941_fu_24442_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="442" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_50_fu_24635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="443" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_92_fu_24640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="445" filename="pool/pooling.cpp" linenumber="28" name="tmp_1942" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1942_fu_8594_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="447" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_51_fu_24645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="448" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_93_fu_24650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="450" filename="pool/pooling.cpp" linenumber="28" name="tmp_1943" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1943_fu_24889_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_52_fu_24898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="453" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_94_fu_24903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="455" filename="pool/pooling.cpp" linenumber="28" name="tmp_1944" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1944_fu_8603_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="457" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_53_fu_25140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="458" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_95_fu_25145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="460" filename="pool/pooling.cpp" linenumber="28" name="tmp_1945" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1945_fu_25150_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_54_fu_25343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="463" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_96_fu_25348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="465" filename="pool/pooling.cpp" linenumber="28" name="tmp_1946" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1946_fu_8612_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="467" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_55_fu_25353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="468" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_97_fu_25358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="470" filename="pool/pooling.cpp" linenumber="28" name="tmp_1947" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1947_fu_25597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="472" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_32_fu_25606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="473" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_98_fu_25609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="475" filename="pool/pooling.cpp" linenumber="28" name="tmp_1948" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1948_fu_8621_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="477" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_56_fu_25846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="478" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_99_fu_25851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="480" filename="pool/pooling.cpp" linenumber="28" name="tmp_1949" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1949_fu_25856_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="482" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_33_fu_26049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="483" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_100_fu_26052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="485" filename="pool/pooling.cpp" linenumber="28" name="tmp_1950" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1950_fu_8630_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_57_fu_26057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="488" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_101_fu_26062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="490" filename="pool/pooling.cpp" linenumber="28" name="tmp_1951" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1951_fu_26301_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="492" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_34_fu_26310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="493" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_102_fu_26313_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="pool/pooling.cpp" linenumber="28" name="tmp_1952" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1952_fu_8639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="497" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_58_fu_26550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="498" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_103_fu_26555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="500" filename="pool/pooling.cpp" linenumber="28" name="tmp_1953" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1953_fu_26560_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="502" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_35_fu_26753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="503" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_104_fu_26756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="505" filename="pool/pooling.cpp" linenumber="28" name="tmp_1954" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1954_fu_8648_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="507" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_59_fu_26761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="508" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_105_fu_26766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="510" filename="pool/pooling.cpp" linenumber="28" name="tmp_1955" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1955_fu_27005_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="512" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_36_fu_27014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="513" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_106_fu_27017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="515" filename="pool/pooling.cpp" linenumber="28" name="tmp_1956" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1956_fu_8657_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="517" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_60_fu_27254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="518" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_107_fu_27259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="520" filename="pool/pooling.cpp" linenumber="28" name="tmp_1957" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1957_fu_27264_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="522" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_37_fu_27457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="523" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_108_fu_27460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="525" filename="pool/pooling.cpp" linenumber="28" name="tmp_1958" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1958_fu_8666_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="527" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_61_fu_27465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="528" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_109_fu_27470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="530" filename="pool/pooling.cpp" linenumber="28" name="tmp_1959" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1959_fu_27709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_38_fu_27718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="533" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_110_fu_27721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="535" filename="pool/pooling.cpp" linenumber="28" name="tmp_1960" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1960_fu_8675_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="537" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_62_fu_27958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="538" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_111_fu_27963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="540" filename="pool/pooling.cpp" linenumber="28" name="tmp_1961" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1961_fu_27968_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="542" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_39_fu_28161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="543" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_112_fu_28164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="545" filename="pool/pooling.cpp" linenumber="28" name="tmp_1962" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1962_fu_8684_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="547" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_40_fu_28169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="548" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_113_fu_28172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="pool/pooling.cpp" linenumber="28" name="tmp_1963" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1963_fu_28411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_41_fu_28420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="553" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_114_fu_28423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="555" filename="pool/pooling.cpp" linenumber="28" name="tmp_1964" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1964_fu_8693_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="557" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_42_fu_28660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="558" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_115_fu_28663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="560" filename="pool/pooling.cpp" linenumber="28" name="tmp_1965" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1965_fu_28668_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="562" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_43_fu_28861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="563" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_116_fu_28864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="565" filename="pool/pooling.cpp" linenumber="28" name="tmp_1966" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1966_fu_8702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="567" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_44_fu_28869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="568" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_117_fu_28872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="570" filename="pool/pooling.cpp" linenumber="28" name="tmp_1967" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1967_fu_29111_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="572" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_45_fu_29120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="573" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_118_fu_29123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="pool/pooling.cpp" linenumber="28" name="tmp_1968" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1968_fu_8711_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="577" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_46_fu_29360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="578" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_119_fu_29363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="pool/pooling.cpp" linenumber="28" name="tmp_1969" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1969_fu_29368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="582" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_47_fu_29561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="583" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_120_fu_29564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="585" filename="pool/pooling.cpp" linenumber="28" name="tmp_1970" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1970_fu_8720_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="587" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_48_fu_29569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="588" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_121_fu_29572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="590" filename="pool/pooling.cpp" linenumber="28" name="tmp_1971" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1971_fu_29811_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="592" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_49_fu_29820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="593" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_122_fu_29823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="595" filename="pool/pooling.cpp" linenumber="28" name="tmp_1972" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1972_fu_8729_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="597" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_50_fu_30060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="598" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_123_fu_30063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="600" filename="pool/pooling.cpp" linenumber="28" name="tmp_1973" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1973_fu_30068_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="602" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_51_fu_30261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_124_fu_30264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="605" filename="pool/pooling.cpp" linenumber="28" name="tmp_1974" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1974_fu_8738_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="607" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_52_fu_30269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="608" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_125_fu_30272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="pool/pooling.cpp" linenumber="28" name="tmp_1975" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1975_fu_30511_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_53_fu_30520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="613" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_126_fu_30523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="615" filename="pool/pooling.cpp" linenumber="28" name="tmp_1976" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1976_fu_8747_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="617" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_54_fu_30760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="618" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_127_fu_30763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="620" filename="pool/pooling.cpp" linenumber="28" name="tmp_1977" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1977_fu_30768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="622" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_55_fu_30961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="623" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_128_fu_30964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="625" filename="pool/pooling.cpp" linenumber="28" name="tmp_1978" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1978_fu_8756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="627" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_56_fu_30969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_129_fu_30972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="pool/pooling.cpp" linenumber="28" name="tmp_1979" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1979_fu_31211_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="632" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_57_fu_31220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="633" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_130_fu_31223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="pool/pooling.cpp" linenumber="28" name="tmp_1980" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1980_fu_8765_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="637" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_58_fu_31460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_131_fu_31463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="640" filename="pool/pooling.cpp" linenumber="28" name="tmp_1981" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1981_fu_31468_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="642" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_59_fu_31661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="643" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_132_fu_31664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="645" filename="pool/pooling.cpp" linenumber="28" name="tmp_1982" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1982_fu_8774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="647" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_60_fu_31669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="648" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_133_fu_31672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="650" filename="pool/pooling.cpp" linenumber="28" name="tmp_1983" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1983_fu_31911_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="652" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_61_fu_31920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="653" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_134_fu_31923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="655" filename="pool/pooling.cpp" linenumber="28" name="tmp_1984" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1984_fu_8783_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="657" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_62_fu_32160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_135_fu_32163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="660" filename="pool/pooling.cpp" linenumber="28" name="tmp_1985" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1985_fu_32168_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="662" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_63_fu_32365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="663" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_136_fu_32371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="665" filename="pool/pooling.cpp" linenumber="28" name="tmp_1986" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1986_fu_8792_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="667" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_63_fu_32376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="668" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_137_fu_32379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="670" filename="pool/pooling.cpp" linenumber="28" name="tmp_1987" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1987_fu_32618_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="672" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_64_fu_32627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="673" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_138_fu_32632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="pool/pooling.cpp" linenumber="28" name="tmp_1988" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1988_fu_8801_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="677" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_65_fu_32869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="678" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_139_fu_32874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="680" filename="pool/pooling.cpp" linenumber="28" name="tmp_1989" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1989_fu_32879_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="682" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_66_fu_33072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="683" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_140_fu_33077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="685" filename="pool/pooling.cpp" linenumber="28" name="tmp_1990" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1990_fu_8810_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="687" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_67_fu_33082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="688" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_141_fu_33087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="pool/pooling.cpp" linenumber="28" name="tmp_1991" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1991_fu_33326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_68_fu_33335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="693" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_142_fu_33340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="695" filename="pool/pooling.cpp" linenumber="28" name="tmp_1992" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1992_fu_8819_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="697" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_69_fu_33577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="698" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_143_fu_33582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="700" filename="pool/pooling.cpp" linenumber="28" name="tmp_1993" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1993_fu_33587_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="702" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_70_fu_33780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="703" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_144_fu_33785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="705" filename="pool/pooling.cpp" linenumber="28" name="tmp_1994" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1994_fu_8828_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="707" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_71_fu_33790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="708" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_145_fu_33795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="pool/pooling.cpp" linenumber="28" name="tmp_1995" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1995_fu_34034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="712" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_72_fu_34043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_146_fu_34048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="715" filename="pool/pooling.cpp" linenumber="28" name="tmp_1996" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1996_fu_8837_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_73_fu_34285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_147_fu_34290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="720" filename="pool/pooling.cpp" linenumber="28" name="tmp_1997" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1997_fu_34295_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="722" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_74_fu_34488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="723" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_148_fu_34493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="725" filename="pool/pooling.cpp" linenumber="28" name="tmp_1998" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1998_fu_8846_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="727" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_75_fu_34498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="728" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_149_fu_34503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="730" filename="pool/pooling.cpp" linenumber="28" name="tmp_1999" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1999_fu_34691_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="732" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_76_fu_34700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="733" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_150_fu_34705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="735" filename="pool/pooling.cpp" linenumber="28" name="tmp_2000" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2000_fu_8855_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="737" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_77_fu_34942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_151_fu_34947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="740" filename="pool/pooling.cpp" linenumber="28" name="tmp_2001" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2001_fu_34952_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="742" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_78_fu_35145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_152_fu_35150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="745" filename="pool/pooling.cpp" linenumber="28" name="tmp_2002" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2002_fu_8914_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="747" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_79_fu_35155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="748" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_153_fu_35160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="750" filename="pool/pooling.cpp" linenumber="28" name="tmp_2003" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2003_fu_35399_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="752" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_80_fu_35408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="753" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_154_fu_35413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="755" filename="pool/pooling.cpp" linenumber="28" name="tmp_2004" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2004_fu_8923_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="757" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_81_fu_35650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="758" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_155_fu_35655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="760" filename="pool/pooling.cpp" linenumber="28" name="tmp_2005" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2005_fu_35660_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_82_fu_35853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_156_fu_35858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="pool/pooling.cpp" linenumber="28" name="tmp_2006" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2006_fu_8932_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_83_fu_35863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="768" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_157_fu_35868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="770" filename="pool/pooling.cpp" linenumber="28" name="tmp_2007" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2007_fu_36107_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="772" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_84_fu_36116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="773" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_158_fu_36121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="775" filename="pool/pooling.cpp" linenumber="28" name="tmp_2008" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2008_fu_8941_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="777" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_85_fu_36307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="778" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_159_fu_36312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="pool/pooling.cpp" linenumber="28" name="tmp_2009" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2009_fu_36317_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="782" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_86_fu_36510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="783" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_160_fu_36515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="785" filename="pool/pooling.cpp" linenumber="28" name="tmp_2010" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2010_fu_8950_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="787" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_87_fu_36520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="788" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_161_fu_36525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="790" filename="pool/pooling.cpp" linenumber="28" name="tmp_2011" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2011_fu_36764_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="792" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_88_fu_36773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="793" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_162_fu_36778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="795" filename="pool/pooling.cpp" linenumber="28" name="tmp_2012" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2012_fu_8959_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="797" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_89_fu_36964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="798" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_163_fu_36969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="800" filename="pool/pooling.cpp" linenumber="28" name="tmp_2013" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2013_fu_36974_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="802" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_90_fu_37167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="803" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_164_fu_37172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="805" filename="pool/pooling.cpp" linenumber="28" name="tmp_2014" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2014_fu_9018_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="807" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_91_fu_37177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="808" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_165_fu_37182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="810" filename="pool/pooling.cpp" linenumber="28" name="tmp_2015" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2015_fu_37421_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="812" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_92_fu_37430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="813" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_166_fu_37435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="815" filename="pool/pooling.cpp" linenumber="28" name="tmp_2016" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2016_fu_9027_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="817" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_93_fu_37672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="818" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_167_fu_37677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="820" filename="pool/pooling.cpp" linenumber="28" name="tmp_2017" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2017_fu_37682_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="822" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_94_fu_37875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_168_fu_37880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="825" filename="pool/pooling.cpp" linenumber="28" name="tmp_2018" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2018_fu_9086_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="827" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_95_fu_37885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="828" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_169_fu_37890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="830" filename="pool/pooling.cpp" linenumber="28" name="tmp_2019" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2019_fu_38129_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="832" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_96_fu_38138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="833" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_170_fu_38143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="835" filename="pool/pooling.cpp" linenumber="28" name="tmp_2020" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2020_fu_9095_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="837" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_97_fu_38380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="838" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_171_fu_38385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="840" filename="pool/pooling.cpp" linenumber="28" name="tmp_2021" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2021_fu_38390_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="842" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_98_fu_38583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="843" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_172_fu_38588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="845" filename="pool/pooling.cpp" linenumber="28" name="tmp_2022" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2022_fu_9104_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="847" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_99_fu_38593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="848" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_173_fu_38598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="850" filename="pool/pooling.cpp" linenumber="28" name="tmp_2023" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2023_fu_38837_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="852" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_100_fu_38846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="853" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_174_fu_38851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="855" filename="pool/pooling.cpp" linenumber="28" name="tmp_2024" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2024_fu_9113_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="857" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_101_fu_39088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="858" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_175_fu_39093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="860" filename="pool/pooling.cpp" linenumber="28" name="tmp_2025" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2025_fu_39098_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="862" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_102_fu_39291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="863" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_176_fu_39296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="865" filename="pool/pooling.cpp" linenumber="28" name="tmp_2026" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2026_fu_9122_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="867" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_103_fu_39301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="868" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_177_fu_39306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="870" filename="pool/pooling.cpp" linenumber="28" name="tmp_2027" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2027_fu_39494_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="872" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_104_fu_39503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="873" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_178_fu_39508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="pool/pooling.cpp" linenumber="28" name="tmp_2028" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2028_fu_9131_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="877" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_105_fu_39745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="878" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_179_fu_39750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="880" filename="pool/pooling.cpp" linenumber="28" name="tmp_2029" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2029_fu_39755_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="882" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_106_fu_39948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="883" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_180_fu_39953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="885" filename="pool/pooling.cpp" linenumber="28" name="tmp_2030" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2030_fu_9190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="887" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_107_fu_39958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_181_fu_39963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="pool/pooling.cpp" linenumber="28" name="tmp_2031" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2031_fu_40202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="892" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_108_fu_40211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="893" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_182_fu_40216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="pool/pooling.cpp" linenumber="28" name="tmp_2032" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2032_fu_9199_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="897" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_109_fu_40402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="898" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_183_fu_40407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="900" filename="pool/pooling.cpp" linenumber="28" name="tmp_2033" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2033_fu_40412_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="902" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_110_fu_40605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="903" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_184_fu_40610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="905" filename="pool/pooling.cpp" linenumber="28" name="tmp_2034" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2034_fu_9208_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="907" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_111_fu_40615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="908" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_185_fu_40620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="910" filename="pool/pooling.cpp" linenumber="28" name="tmp_2035" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2035_fu_40859_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="912" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_112_fu_40868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="913" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_186_fu_40873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="915" filename="pool/pooling.cpp" linenumber="28" name="tmp_2036" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2036_fu_9217_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="917" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_113_fu_41110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_187_fu_41115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="pool/pooling.cpp" linenumber="28" name="tmp_2037" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2037_fu_41120_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_114_fu_41313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_188_fu_41318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="925" filename="pool/pooling.cpp" linenumber="28" name="tmp_2038" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2038_fu_9276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="927" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_115_fu_41323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="928" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_189_fu_41328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="930" filename="pool/pooling.cpp" linenumber="28" name="tmp_2039" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2039_fu_41567_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="932" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_116_fu_41576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="933" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_190_fu_41581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="935" filename="pool/pooling.cpp" linenumber="28" name="tmp_2040" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2040_fu_9285_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="937" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_117_fu_41818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="938" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_191_fu_41823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="940" filename="pool/pooling.cpp" linenumber="28" name="tmp_2041" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2041_fu_41828_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="942" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_64_fu_42021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="943" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_192_fu_42024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="945" filename="pool/pooling.cpp" linenumber="28" name="tmp_2042" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2042_fu_9294_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="947" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_118_fu_42029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_193_fu_42034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="950" filename="pool/pooling.cpp" linenumber="28" name="tmp_2043" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2043_fu_42273_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_65_fu_42282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="953" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_194_fu_42285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="955" filename="pool/pooling.cpp" linenumber="28" name="tmp_2044" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2044_fu_9303_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="957" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_119_fu_42522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_195_fu_42527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="pool/pooling.cpp" linenumber="28" name="tmp_2045" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2045_fu_42532_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="962" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_66_fu_42725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="963" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_196_fu_42728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="965" filename="pool/pooling.cpp" linenumber="28" name="tmp_2046" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2046_fu_9312_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="967" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_120_fu_42733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="968" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_197_fu_42738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="970" filename="pool/pooling.cpp" linenumber="28" name="tmp_2047" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2047_fu_42977_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="972" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_67_fu_42986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="973" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_198_fu_42989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="975" filename="pool/pooling.cpp" linenumber="28" name="tmp_2048" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2048_fu_9321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="977" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_121_fu_43175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_199_fu_43180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="pool/pooling.cpp" linenumber="28" name="tmp_2049" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2049_fu_43185_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_68_fu_43378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_200_fu_43381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="985" filename="pool/pooling.cpp" linenumber="28" name="tmp_2050" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2050_fu_9330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="987" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_122_fu_43386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="988" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_201_fu_43391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="990" filename="pool/pooling.cpp" linenumber="28" name="tmp_2051" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2051_fu_43630_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="992" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_69_fu_43639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="993" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_202_fu_43642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="pool/pooling.cpp" linenumber="28" name="tmp_2052" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2052_fu_9339_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="997" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_123_fu_43828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="998" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_203_fu_43833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="pool/pooling.cpp" linenumber="28" name="tmp_2053" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2053_fu_43838_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_70_fu_44031_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_204_fu_44034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1005" filename="pool/pooling.cpp" linenumber="28" name="tmp_2054" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2054_fu_9398_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_124_fu_44039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_205_fu_44044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="pool/pooling.cpp" linenumber="28" name="tmp_2055" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2055_fu_44283_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1012" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_71_fu_44292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1013" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_206_fu_44295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1015" filename="pool/pooling.cpp" linenumber="28" name="tmp_2056" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2056_fu_9407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1017" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_125_fu_44532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1018" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_207_fu_44537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1020" filename="pool/pooling.cpp" linenumber="28" name="tmp_2057" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2057_fu_44542_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1022" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_72_fu_44735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_208_fu_44738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1025" filename="pool/pooling.cpp" linenumber="28" name="tmp_2058" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2058_fu_9466_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_126_fu_44743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_209_fu_44748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="pool/pooling.cpp" linenumber="28" name="tmp_2059" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2059_fu_44987_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_73_fu_44996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1033" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_210_fu_44999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1035" filename="pool/pooling.cpp" linenumber="28" name="tmp_2060" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2060_fu_9475_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1037" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_74_fu_45236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1038" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_211_fu_45239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1040" filename="pool/pooling.cpp" linenumber="28" name="tmp_2061" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2061_fu_45244_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1042" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_75_fu_45437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1043" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_212_fu_45440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1045" filename="pool/pooling.cpp" linenumber="28" name="tmp_2062" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2062_fu_9484_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1047" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_76_fu_45445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1048" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_213_fu_45448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1050" filename="pool/pooling.cpp" linenumber="28" name="tmp_2063" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2063_fu_45687_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_77_fu_45696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1053" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_214_fu_45699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1055" filename="pool/pooling.cpp" linenumber="28" name="tmp_2064" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2064_fu_9493_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1057" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_78_fu_45936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1058" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_215_fu_45939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1060" filename="pool/pooling.cpp" linenumber="28" name="tmp_2065" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2065_fu_45944_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1062" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_79_fu_46137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1063" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_216_fu_46140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1065" filename="pool/pooling.cpp" linenumber="28" name="tmp_2066" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2066_fu_9502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1067" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_80_fu_46145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1068" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_217_fu_46148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1070" filename="pool/pooling.cpp" linenumber="28" name="tmp_2067" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2067_fu_46387_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1072" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_81_fu_46396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1073" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_218_fu_46399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1075" filename="pool/pooling.cpp" linenumber="28" name="tmp_2068" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2068_fu_9511_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1077" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_82_fu_46636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1078" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_219_fu_46639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1080" filename="pool/pooling.cpp" linenumber="28" name="tmp_2069" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2069_fu_46644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1082" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_83_fu_46837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1083" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_220_fu_46840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1085" filename="pool/pooling.cpp" linenumber="28" name="tmp_2070" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2070_fu_9520_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1087" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_84_fu_46845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1088" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_221_fu_46848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1090" filename="pool/pooling.cpp" linenumber="28" name="tmp_2071" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2071_fu_47087_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1092" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_85_fu_47096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1093" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_222_fu_47099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1095" filename="pool/pooling.cpp" linenumber="28" name="tmp_2072" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2072_fu_9529_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1097" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_86_fu_47336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1098" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_223_fu_47339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1100" filename="pool/pooling.cpp" linenumber="28" name="tmp_2073" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2073_fu_47344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1102" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_87_fu_47537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1103" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_224_fu_47540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1105" filename="pool/pooling.cpp" linenumber="28" name="tmp_2074" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2074_fu_9538_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1107" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_88_fu_47545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1108" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_225_fu_47548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1110" filename="pool/pooling.cpp" linenumber="28" name="tmp_2075" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2075_fu_47787_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1112" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_89_fu_47796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1113" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_226_fu_47799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1115" filename="pool/pooling.cpp" linenumber="28" name="tmp_2076" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2076_fu_9547_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1117" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_90_fu_48036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1118" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_227_fu_48039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1120" filename="pool/pooling.cpp" linenumber="28" name="tmp_2077" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2077_fu_48044_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1122" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_91_fu_48237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1123" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_228_fu_48240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1125" filename="pool/pooling.cpp" linenumber="28" name="tmp_2078" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2078_fu_9556_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1127" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_92_fu_48245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1128" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_229_fu_48248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1130" filename="pool/pooling.cpp" linenumber="28" name="tmp_2079" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2079_fu_48487_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1132" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_93_fu_48496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1133" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_230_fu_48499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1135" filename="pool/pooling.cpp" linenumber="28" name="tmp_2080" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2080_fu_9565_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1137" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_94_fu_48736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1138" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_231_fu_48739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1140" filename="pool/pooling.cpp" linenumber="28" name="tmp_2081" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2081_fu_48744_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1142" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_95_fu_48937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1143" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_232_fu_48940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1145" filename="pool/pooling.cpp" linenumber="28" name="tmp_2082" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2082_fu_9574_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1147" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_96_fu_48945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1148" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_233_fu_48948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1150" filename="pool/pooling.cpp" linenumber="28" name="tmp_2083" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2083_fu_49187_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1152" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_97_fu_49196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1153" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_234_fu_49199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1155" filename="pool/pooling.cpp" linenumber="28" name="tmp_2084" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2084_fu_9583_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1157" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_98_fu_49436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1158" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_235_fu_49439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1160" filename="pool/pooling.cpp" linenumber="28" name="tmp_2085" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2085_fu_49444_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1162" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_99_fu_49637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1163" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_236_fu_49640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1165" filename="pool/pooling.cpp" linenumber="28" name="tmp_2086" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2086_fu_9592_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1167" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_100_fu_49645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1168" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_237_fu_49648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1170" filename="pool/pooling.cpp" linenumber="28" name="tmp_2087" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2087_fu_49836_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1172" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_101_fu_49845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1173" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_238_fu_49848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1175" filename="pool/pooling.cpp" linenumber="28" name="tmp_2088" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2088_fu_9601_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1177" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_102_fu_50085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1178" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_239_fu_50088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1180" filename="pool/pooling.cpp" linenumber="28" name="tmp_2089" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2089_fu_50093_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1182" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_103_fu_50286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1183" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_240_fu_50289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1185" filename="pool/pooling.cpp" linenumber="28" name="tmp_2090" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2090_fu_9660_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1187" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_104_fu_50294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1188" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_241_fu_50297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1190" filename="pool/pooling.cpp" linenumber="28" name="tmp_2091" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2091_fu_50536_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1192" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_105_fu_50545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1193" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_242_fu_50548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1195" filename="pool/pooling.cpp" linenumber="28" name="tmp_2092" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2092_fu_9669_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1197" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_106_fu_50785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1198" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_243_fu_50788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1200" filename="pool/pooling.cpp" linenumber="28" name="tmp_2093" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2093_fu_50793_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1202" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_107_fu_50986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1203" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_244_fu_50989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1205" filename="pool/pooling.cpp" linenumber="28" name="tmp_2094" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2094_fu_9678_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1207" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_108_fu_50994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1208" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_245_fu_50997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1210" filename="pool/pooling.cpp" linenumber="28" name="tmp_2095" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2095_fu_51236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1212" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_109_fu_51245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1213" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_246_fu_51248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1215" filename="pool/pooling.cpp" linenumber="28" name="tmp_2096" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2096_fu_9687_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1217" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_110_fu_51485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1218" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_247_fu_51488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1220" filename="pool/pooling.cpp" linenumber="28" name="tmp_2097" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2097_fu_51493_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1222" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_111_fu_51686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1223" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_248_fu_51689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1225" filename="pool/pooling.cpp" linenumber="28" name="tmp_2098" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2098_fu_9696_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1227" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_112_fu_51694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1228" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_249_fu_51697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1230" filename="pool/pooling.cpp" linenumber="28" name="tmp_2099" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2099_fu_51885_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1232" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_113_fu_51894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1233" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_250_fu_51897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1235" filename="pool/pooling.cpp" linenumber="28" name="tmp_2100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2100_fu_9705_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1237" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_114_fu_52134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1238" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_251_fu_52137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1240" filename="pool/pooling.cpp" linenumber="28" name="tmp_2101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2101_fu_52142_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1242" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_115_fu_52335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1243" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_252_fu_52338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1245" filename="pool/pooling.cpp" linenumber="28" name="tmp_2102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2102_fu_9764_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1247" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_116_fu_52343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1248" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_253_fu_52346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1250" filename="pool/pooling.cpp" linenumber="28" name="tmp_2103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2103_fu_52534_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1252" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_117_fu_52543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1253" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_254_fu_52546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1255" filename="pool/pooling.cpp" linenumber="28" name="tmp_2104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2104_fu_9773_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1257" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_118_fu_52732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1258" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_255_fu_52735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1260" filename="pool/pooling.cpp" linenumber="28" name="tmp_2105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2105_fu_52740_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1262" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_119_fu_52933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1263" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_256_fu_52936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1265" filename="pool/pooling.cpp" linenumber="28" name="tmp_2106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2106_fu_9832_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1267" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_120_fu_52941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1268" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_257_fu_52944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1270" filename="pool/pooling.cpp" linenumber="28" name="tmp_2107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2107_fu_53132_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1272" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_121_fu_53141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1273" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_258_fu_53144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1275" filename="pool/pooling.cpp" linenumber="28" name="tmp_2108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2108_fu_9841_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1277" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_122_fu_53381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1278" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_259_fu_53384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1280" filename="pool/pooling.cpp" linenumber="28" name="tmp_2109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2109_fu_53389_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1282" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_123_fu_53582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1283" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_260_fu_53585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1285" filename="pool/pooling.cpp" linenumber="28" name="tmp_2110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2110_fu_9950_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1287" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_124_fu_53590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1288" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_261_fu_53593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1290" filename="pool/pooling.cpp" linenumber="28" name="tmp_2111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2111_fu_53836_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1292" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_127_fu_53845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1293" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_262_fu_53851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1295" filename="pool/pooling.cpp" linenumber="28" name="tmp_2112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2112_fu_9959_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1297" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_125_fu_54088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1298" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_263_fu_54091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1300" filename="pool/pooling.cpp" linenumber="28" name="tmp_2113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2113_fu_54096_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1302" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_128_fu_54289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1303" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_264_fu_54294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1305" filename="pool/pooling.cpp" linenumber="28" name="tmp_2114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2114_fu_9968_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1307" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_126_fu_54299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1308" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_265_fu_54302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1310" filename="pool/pooling.cpp" linenumber="28" name="tmp_2115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2115_fu_54541_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1312" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_129_fu_54550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1313" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_266_fu_54555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1315" filename="pool/pooling.cpp" linenumber="28" name="tmp_2116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2116_fu_9977_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1317" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_127_fu_54792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1318" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_267_fu_54795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1320" filename="pool/pooling.cpp" linenumber="28" name="tmp_2117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2117_fu_54800_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1322" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_130_fu_54993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1323" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_268_fu_54998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1325" filename="pool/pooling.cpp" linenumber="28" name="tmp_2118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2118_fu_9986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1327" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_131_fu_55003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1328" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_269_fu_55008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1330" filename="pool/pooling.cpp" linenumber="28" name="tmp_2119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2119_fu_55247_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1332" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_132_fu_55256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1333" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_270_fu_55261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1335" filename="pool/pooling.cpp" linenumber="28" name="tmp_2120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2120_fu_9995_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1337" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_133_fu_55498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1338" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_271_fu_55503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1340" filename="pool/pooling.cpp" linenumber="28" name="tmp_2121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2121_fu_55508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1342" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_134_fu_55701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1343" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_272_fu_55706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1345" filename="pool/pooling.cpp" linenumber="28" name="tmp_2122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2122_fu_10004_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1347" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_135_fu_55711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1348" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_273_fu_55716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1350" filename="pool/pooling.cpp" linenumber="28" name="tmp_2123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2123_fu_55955_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1352" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_136_fu_55964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1353" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_274_fu_55969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1355" filename="pool/pooling.cpp" linenumber="28" name="tmp_2124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2124_fu_10013_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1357" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_137_fu_56206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1358" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_275_fu_56211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1360" filename="pool/pooling.cpp" linenumber="28" name="tmp_2125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2125_fu_56216_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1362" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_138_fu_56409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1363" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_276_fu_56414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1365" filename="pool/pooling.cpp" linenumber="28" name="tmp_2126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2126_fu_10022_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1367" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_139_fu_56419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1368" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_277_fu_56424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1370" filename="pool/pooling.cpp" linenumber="28" name="tmp_2127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2127_fu_56663_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1372" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_140_fu_56672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1373" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_278_fu_56677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1375" filename="pool/pooling.cpp" linenumber="28" name="tmp_2128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2128_fu_10031_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1377" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_141_fu_56914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1378" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_279_fu_56919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1380" filename="pool/pooling.cpp" linenumber="28" name="tmp_2129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2129_fu_56924_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1382" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_142_fu_57117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1383" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_280_fu_57122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1385" filename="pool/pooling.cpp" linenumber="28" name="tmp_2130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2130_fu_10040_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1387" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_143_fu_57127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1388" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_281_fu_57132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1390" filename="pool/pooling.cpp" linenumber="28" name="tmp_2131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2131_fu_57371_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1392" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_144_fu_57380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1393" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_282_fu_57385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1395" filename="pool/pooling.cpp" linenumber="28" name="tmp_2132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2132_fu_10049_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1397" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_145_fu_57622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1398" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_283_fu_57627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1400" filename="pool/pooling.cpp" linenumber="28" name="tmp_2133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2133_fu_57632_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1402" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_146_fu_57825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1403" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_284_fu_57830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1405" filename="pool/pooling.cpp" linenumber="28" name="tmp_2134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2134_fu_10058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1407" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_147_fu_57835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1408" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_285_fu_57840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1410" filename="pool/pooling.cpp" linenumber="28" name="tmp_2135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2135_fu_58079_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1412" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_148_fu_58088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1413" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_286_fu_58093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1415" filename="pool/pooling.cpp" linenumber="28" name="tmp_2136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2136_fu_10067_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1417" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_149_fu_58330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1418" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_287_fu_58335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1420" filename="pool/pooling.cpp" linenumber="28" name="tmp_2137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2137_fu_58340_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1422" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_150_fu_58533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1423" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_288_fu_58538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1425" filename="pool/pooling.cpp" linenumber="28" name="tmp_2138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2138_fu_10076_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1427" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_151_fu_58543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1428" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_289_fu_58548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1430" filename="pool/pooling.cpp" linenumber="28" name="tmp_2139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2139_fu_58787_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1432" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_152_fu_58796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1433" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_290_fu_58801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1435" filename="pool/pooling.cpp" linenumber="28" name="tmp_2140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2140_fu_10085_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1437" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_153_fu_59038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1438" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_291_fu_59043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1440" filename="pool/pooling.cpp" linenumber="28" name="tmp_2141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2141_fu_59048_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1442" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_154_fu_59241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1443" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_292_fu_59246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1445" filename="pool/pooling.cpp" linenumber="28" name="tmp_2142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2142_fu_10094_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1447" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_155_fu_59251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1448" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_293_fu_59256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1450" filename="pool/pooling.cpp" linenumber="28" name="tmp_2143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2143_fu_59495_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1452" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_156_fu_59504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1453" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_294_fu_59509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1455" filename="pool/pooling.cpp" linenumber="28" name="tmp_2144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2144_fu_10103_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1457" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_157_fu_59746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1458" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_295_fu_59751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1460" filename="pool/pooling.cpp" linenumber="28" name="tmp_2145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2145_fu_59756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1462" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_158_fu_59949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1463" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_296_fu_59954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1465" filename="pool/pooling.cpp" linenumber="28" name="tmp_2146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2146_fu_10112_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1467" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_159_fu_59959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1468" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_297_fu_59964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1470" filename="pool/pooling.cpp" linenumber="28" name="tmp_2147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2147_fu_60203_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1472" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_160_fu_60212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1473" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_298_fu_60217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1475" filename="pool/pooling.cpp" linenumber="28" name="tmp_2148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2148_fu_10121_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1477" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_161_fu_60454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1478" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_299_fu_60459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1480" filename="pool/pooling.cpp" linenumber="28" name="tmp_2149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2149_fu_60464_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1482" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_162_fu_60657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1483" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_300_fu_60662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1485" filename="pool/pooling.cpp" linenumber="28" name="tmp_2150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2150_fu_10130_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1487" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_163_fu_60667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1488" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_301_fu_60672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1490" filename="pool/pooling.cpp" linenumber="28" name="tmp_2151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2151_fu_60911_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1492" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_164_fu_60920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1493" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_302_fu_60925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1495" filename="pool/pooling.cpp" linenumber="28" name="tmp_2152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2152_fu_10139_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1497" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_165_fu_61162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1498" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_303_fu_61167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1500" filename="pool/pooling.cpp" linenumber="28" name="tmp_2153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2153_fu_61172_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1502" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_166_fu_61365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1503" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_304_fu_61370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1505" filename="pool/pooling.cpp" linenumber="28" name="tmp_2154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2154_fu_10148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1507" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_167_fu_61375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1508" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_305_fu_61380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1510" filename="pool/pooling.cpp" linenumber="28" name="tmp_2155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2155_fu_61619_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1512" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_168_fu_61628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1513" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_306_fu_61633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1515" filename="pool/pooling.cpp" linenumber="28" name="tmp_2156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2156_fu_10157_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1517" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_169_fu_61870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1518" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_307_fu_61875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1520" filename="pool/pooling.cpp" linenumber="28" name="tmp_2157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2157_fu_61880_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1522" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_170_fu_62073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1523" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_308_fu_62078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1525" filename="pool/pooling.cpp" linenumber="28" name="tmp_2158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2158_fu_10166_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1527" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_171_fu_62083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1528" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_309_fu_62088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1530" filename="pool/pooling.cpp" linenumber="28" name="tmp_2159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2159_fu_62327_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1532" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_172_fu_62336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1533" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_310_fu_62341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1535" filename="pool/pooling.cpp" linenumber="28" name="tmp_2160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2160_fu_10175_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1537" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_173_fu_62578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1538" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_311_fu_62583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1540" filename="pool/pooling.cpp" linenumber="28" name="tmp_2161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2161_fu_62588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1542" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_174_fu_62781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1543" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_312_fu_62786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1545" filename="pool/pooling.cpp" linenumber="28" name="tmp_2162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2162_fu_10184_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1547" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_175_fu_62791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1548" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_313_fu_62796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1550" filename="pool/pooling.cpp" linenumber="28" name="tmp_2163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2163_fu_63035_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1552" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_176_fu_63044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1553" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_314_fu_63049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1555" filename="pool/pooling.cpp" linenumber="28" name="tmp_2164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2164_fu_10193_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1557" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_177_fu_63286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1558" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_315_fu_63291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1560" filename="pool/pooling.cpp" linenumber="28" name="tmp_2165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2165_fu_63296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1562" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_178_fu_63489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1563" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_316_fu_63494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1565" filename="pool/pooling.cpp" linenumber="28" name="tmp_2166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2166_fu_10202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1567" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_179_fu_63499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1568" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_317_fu_63504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1570" filename="pool/pooling.cpp" linenumber="28" name="tmp_2167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2167_fu_63743_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1572" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_180_fu_63752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1573" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_318_fu_63757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1575" filename="pool/pooling.cpp" linenumber="28" name="tmp_2168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2168_fu_10211_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1577" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_181_fu_63943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1578" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_319_fu_63948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1580" filename="pool/pooling.cpp" linenumber="28" name="tmp_2169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2169_fu_63953_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1582" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_182_fu_64146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1583" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_320_fu_64151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1585" filename="pool/pooling.cpp" linenumber="28" name="tmp_2170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2170_fu_10220_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1587" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_183_fu_64156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1588" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_321_fu_64161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1590" filename="pool/pooling.cpp" linenumber="28" name="tmp_2171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2171_fu_64400_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1592" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_184_fu_64409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1593" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_322_fu_64414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1595" filename="pool/pooling.cpp" linenumber="28" name="tmp_2172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2172_fu_10229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1597" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_185_fu_64651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1598" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_323_fu_64656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1600" filename="pool/pooling.cpp" linenumber="28" name="tmp_2173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2173_fu_64661_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1602" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_186_fu_64854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1603" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_324_fu_64859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1605" filename="pool/pooling.cpp" linenumber="28" name="tmp_2174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2174_fu_10288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1607" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_187_fu_64864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1608" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_325_fu_64869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1610" filename="pool/pooling.cpp" linenumber="28" name="tmp_2175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2175_fu_65108_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1612" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_188_fu_65117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1613" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_326_fu_65122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1615" filename="pool/pooling.cpp" linenumber="28" name="tmp_2176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2176_fu_10297_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1617" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_189_fu_65359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1618" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_327_fu_65364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1620" filename="pool/pooling.cpp" linenumber="28" name="tmp_2177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2177_fu_65369_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1622" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_190_fu_65562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1623" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_328_fu_65567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1625" filename="pool/pooling.cpp" linenumber="28" name="tmp_2178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2178_fu_10306_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1627" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_191_fu_65572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1628" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_329_fu_65577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1630" filename="pool/pooling.cpp" linenumber="28" name="tmp_2179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2179_fu_65816_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1632" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_192_fu_65825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1633" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_330_fu_65830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1635" filename="pool/pooling.cpp" linenumber="28" name="tmp_2180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2180_fu_10315_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1637" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_193_fu_66067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1638" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_331_fu_66072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1640" filename="pool/pooling.cpp" linenumber="28" name="tmp_2181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2181_fu_66077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1642" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_194_fu_66270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1643" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_332_fu_66275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1645" filename="pool/pooling.cpp" linenumber="28" name="tmp_2182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2182_fu_10324_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1647" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_195_fu_66280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1648" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_333_fu_66285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1650" filename="pool/pooling.cpp" linenumber="28" name="tmp_2183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2183_fu_66524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1652" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_196_fu_66533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1653" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_334_fu_66538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1655" filename="pool/pooling.cpp" linenumber="28" name="tmp_2184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2184_fu_10333_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1657" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_197_fu_66775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1658" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_335_fu_66780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1660" filename="pool/pooling.cpp" linenumber="28" name="tmp_2185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2185_fu_66785_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1662" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_198_fu_66978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1663" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_336_fu_66983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1665" filename="pool/pooling.cpp" linenumber="28" name="tmp_2186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2186_fu_10342_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1667" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_199_fu_66988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1668" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_337_fu_66993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1670" filename="pool/pooling.cpp" linenumber="28" name="tmp_2187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2187_fu_67232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1672" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_200_fu_67241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1673" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_338_fu_67246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1675" filename="pool/pooling.cpp" linenumber="28" name="tmp_2188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2188_fu_10351_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1677" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_201_fu_67483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1678" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_339_fu_67488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1680" filename="pool/pooling.cpp" linenumber="28" name="tmp_2189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2189_fu_67493_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1682" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_202_fu_67686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1683" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_340_fu_67691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1685" filename="pool/pooling.cpp" linenumber="28" name="tmp_2190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2190_fu_10360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1687" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_203_fu_67696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1688" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_341_fu_67701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1690" filename="pool/pooling.cpp" linenumber="28" name="tmp_2191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2191_fu_67940_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1692" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_204_fu_67949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1693" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_342_fu_67954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1695" filename="pool/pooling.cpp" linenumber="28" name="tmp_2192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2192_fu_10369_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1697" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_205_fu_68191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1698" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_343_fu_68196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1700" filename="pool/pooling.cpp" linenumber="28" name="tmp_2193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2193_fu_68201_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1702" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_206_fu_68394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1703" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_344_fu_68399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1705" filename="pool/pooling.cpp" linenumber="28" name="tmp_2194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2194_fu_10389_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1707" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_207_fu_68404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1708" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_345_fu_68409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1710" filename="pool/pooling.cpp" linenumber="28" name="tmp_2195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2195_fu_68648_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1712" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_208_fu_68657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1713" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_346_fu_68662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1885" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_10432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1886" filename="pool/pooling.cpp" linenumber="28" name="tmp_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1_fu_10436_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1887" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_10446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1888" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_10450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1889" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_10456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1890" filename="pool/pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_10462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1891" filename="pool/pooling.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1892" filename="pool/pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_10468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1893" filename="pool/pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_10474_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1895" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_10483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1896" filename="pool/pooling.cpp" linenumber="28" name="tmp_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_3_fu_10487_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1897" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_10497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1898" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_2_fu_10501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1899" filename="pool/pooling.cpp" linenumber="28" name="tmp_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_4_fu_10505_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1900" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_2_fu_10515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1901" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_10519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1902" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_10525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1903" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_10531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1904" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_4_fu_10537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1905" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_5_fu_10543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1906" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_2_fu_10549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1907" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_10555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1908" filename="pool/pooling.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1909" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_10561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1910" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_10567_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1912" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_3_fu_10592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1913" filename="pool/pooling.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_6_fu_10596_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1914" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_3_fu_10606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1915" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_4_fu_10610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1916" filename="pool/pooling.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_7_fu_10613_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1917" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_4_fu_10623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1918" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_6_fu_10627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1919" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_7_fu_10633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1920" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_3_fu_10639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1921" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_8_fu_10645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1922" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_9_fu_10651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1923" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_4_fu_10657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1924" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_3_fu_10663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1925" filename="pool/pooling.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1926" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_4_fu_10669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1927" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_2_fu_10675_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1929" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_5_fu_10683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1930" filename="pool/pooling.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_9_fu_10687_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1931" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_5_fu_10697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1932" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_6_fu_10701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1933" filename="pool/pooling.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_s_fu_10705_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1934" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_6_fu_10715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1935" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_10_fu_10719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1936" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_11_fu_10725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1937" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_5_fu_10731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1938" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_12_fu_10737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1939" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_13_fu_10743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1940" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_6_fu_10749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1941" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_5_fu_10755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1942" filename="pool/pooling.cpp" linenumber="28" name="tmp_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1943" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_6_fu_10761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1944" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_3_fu_10767_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1947" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_7_fu_10800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1948" filename="pool/pooling.cpp" linenumber="28" name="tmp_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_11_fu_10803_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1949" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_7_fu_10813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1950" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_14_fu_10817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1951" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_15_fu_10823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1952" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_7_fu_10829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1953" filename="pool/pooling.cpp" linenumber="28" name="tmp_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1954" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_7_fu_10835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1955" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_4_fu_10841_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1957" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_8_fu_10849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1958" filename="pool/pooling.cpp" linenumber="28" name="tmp_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_13_fu_10853_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1959" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_8_fu_10863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1960" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_9_fu_10867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1961" filename="pool/pooling.cpp" linenumber="28" name="tmp_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_14_fu_10871_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1962" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_9_fu_10881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1963" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_16_fu_10885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1964" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_17_fu_10891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1965" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_8_fu_10897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1966" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_18_fu_10903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1967" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_19_fu_10909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1968" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_9_fu_10915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1969" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_8_fu_10921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1970" filename="pool/pooling.cpp" linenumber="28" name="tmp_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1971" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_9_fu_10927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1972" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_5_fu_10933_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1974" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_10_fu_10942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1975" filename="pool/pooling.cpp" linenumber="28" name="tmp_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_16_fu_10946_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1976" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_10_fu_10956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1977" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_11_fu_10960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1978" filename="pool/pooling.cpp" linenumber="28" name="tmp_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_17_fu_10964_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1979" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_11_fu_10974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1980" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_20_fu_10978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1981" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_21_fu_10984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1982" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_10_fu_10990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1983" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_22_fu_10996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1984" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_23_fu_11002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1985" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_11_fu_11008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1986" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_10_fu_11014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1987" filename="pool/pooling.cpp" linenumber="28" name="tmp_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1988" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_11_fu_11020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1989" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_6_fu_11026_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1991" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_12_fu_11051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1992" filename="pool/pooling.cpp" linenumber="28" name="tmp_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_19_fu_11055_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1993" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_12_fu_11065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1994" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_13_fu_11069_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1995" filename="pool/pooling.cpp" linenumber="28" name="tmp_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_20_fu_11072_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1996" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_13_fu_11082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1997" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_24_fu_11086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1998" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_25_fu_11092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1999" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_12_fu_11098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2000" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_26_fu_11104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2001" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_27_fu_11110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2002" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_13_fu_11116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2003" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_12_fu_11122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2004" filename="pool/pooling.cpp" linenumber="28" name="tmp_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2005" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_13_fu_11128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2006" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_7_fu_11134_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2009" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_14_fu_8020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2010" filename="pool/pooling.cpp" linenumber="28" name="tmp_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_22_fu_8024_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2011" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_14_fu_8034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2012" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_28_fu_8038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2013" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_29_fu_8044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2014" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_14_fu_8050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2015" filename="pool/pooling.cpp" linenumber="28" name="tmp_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2016" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_14_fu_8056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2017" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_8_fu_8062_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2019" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_15_fu_11142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2020" filename="pool/pooling.cpp" linenumber="28" name="tmp_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_24_fu_11146_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2021" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_15_fu_11156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2022" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_16_fu_11160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2023" filename="pool/pooling.cpp" linenumber="28" name="tmp_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_25_fu_11163_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2024" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_16_fu_11173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2025" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_30_fu_11177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2026" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_31_fu_11183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2027" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_15_fu_11189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2028" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_32_fu_11195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2029" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_33_fu_11201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2030" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_16_fu_11207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2031" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_15_fu_11213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2032" filename="pool/pooling.cpp" linenumber="28" name="tmp_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2033" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_16_fu_11219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2034" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_9_fu_11225_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2036" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_17_fu_11249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2037" filename="pool/pooling.cpp" linenumber="28" name="tmp_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_27_fu_11253_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2038" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_17_fu_11263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2039" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_18_fu_11267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2040" filename="pool/pooling.cpp" linenumber="28" name="tmp_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_28_fu_11270_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2041" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_18_fu_11280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2042" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_34_fu_11284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2043" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_35_fu_11290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2044" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_17_fu_11296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2045" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_36_fu_11302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2046" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_37_fu_11308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2047" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_18_fu_11314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2048" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_17_fu_11320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2049" filename="pool/pooling.cpp" linenumber="28" name="tmp_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2050" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_18_fu_11326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2051" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_10_fu_11332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2053" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_19_fu_11340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2054" filename="pool/pooling.cpp" linenumber="28" name="tmp_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_30_fu_11344_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2055" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_19_fu_11354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2056" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_20_fu_11358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2057" filename="pool/pooling.cpp" linenumber="28" name="tmp_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_31_fu_11362_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2058" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_20_fu_11372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2059" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_38_fu_11376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2060" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_39_fu_11382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2061" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_19_fu_11388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2062" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_40_fu_11394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2063" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_41_fu_11400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2064" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_20_fu_11406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2065" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_19_fu_11412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2066" filename="pool/pooling.cpp" linenumber="28" name="tmp_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2067" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_20_fu_11418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2068" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_11_fu_11424_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2071" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_21_fu_11452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2072" filename="pool/pooling.cpp" linenumber="28" name="tmp_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_33_fu_11455_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2073" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_21_fu_11465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2074" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_42_fu_11469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2075" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_43_fu_11475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2076" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_21_fu_11481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2077" filename="pool/pooling.cpp" linenumber="28" name="tmp_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2078" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_21_fu_11487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2079" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_12_fu_11493_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2081" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_22_fu_11501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2082" filename="pool/pooling.cpp" linenumber="28" name="tmp_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_35_fu_11505_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2083" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_22_fu_11515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2084" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_23_fu_11519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2085" filename="pool/pooling.cpp" linenumber="28" name="tmp_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_36_fu_11523_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2086" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_23_fu_11533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2087" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_44_fu_11537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2088" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_45_fu_11543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2089" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_22_fu_11549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2090" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_46_fu_11555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2091" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_47_fu_11561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2092" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_23_fu_11567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2093" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_22_fu_11573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2094" filename="pool/pooling.cpp" linenumber="28" name="tmp_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2095" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_23_fu_11579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2096" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_13_fu_11585_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2098" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_24_fu_11594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2099" filename="pool/pooling.cpp" linenumber="28" name="tmp_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_38_fu_11598_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2100" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_24_fu_11608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2101" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_25_fu_11612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2102" filename="pool/pooling.cpp" linenumber="28" name="tmp_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_39_fu_11616_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2103" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_25_fu_11626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2104" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_48_fu_11630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2105" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_49_fu_11636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2106" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_24_fu_11642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2107" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_50_fu_11648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2108" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_51_fu_11654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2109" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_25_fu_11660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2110" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_24_fu_11666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2111" filename="pool/pooling.cpp" linenumber="28" name="tmp_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2112" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_25_fu_11672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2113" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_14_fu_11678_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2115" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_26_fu_11705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2116" filename="pool/pooling.cpp" linenumber="28" name="tmp_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_41_fu_11709_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2117" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_26_fu_11719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2118" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_27_fu_11723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2119" filename="pool/pooling.cpp" linenumber="28" name="tmp_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_42_fu_11726_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2120" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_27_fu_11736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2121" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_52_fu_11740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2122" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_53_fu_11746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2123" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_26_fu_11752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2124" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_54_fu_11758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2125" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_55_fu_11764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2126" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_27_fu_11770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2127" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_26_fu_11776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2128" filename="pool/pooling.cpp" linenumber="28" name="tmp_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2129" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_27_fu_11782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2130" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_15_fu_11788_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2133" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_28_fu_11796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2134" filename="pool/pooling.cpp" linenumber="28" name="tmp_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_44_fu_11799_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2135" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_28_fu_11809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2136" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_56_fu_11813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2137" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_57_fu_11819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2138" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_28_fu_11825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2139" filename="pool/pooling.cpp" linenumber="28" name="tmp_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2140" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_28_fu_11831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2141" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_16_fu_11837_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2143" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_29_fu_11845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2144" filename="pool/pooling.cpp" linenumber="28" name="tmp_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_46_fu_11849_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2145" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_29_fu_11859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2146" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_30_fu_11863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2147" filename="pool/pooling.cpp" linenumber="28" name="tmp_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_47_fu_11867_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2148" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_30_fu_11877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2149" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_58_fu_11881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2150" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_59_fu_11887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2151" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_29_fu_11893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2152" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_60_fu_11899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2153" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_61_fu_11905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2154" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_30_fu_11911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2155" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_29_fu_11917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2156" filename="pool/pooling.cpp" linenumber="28" name="tmp_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2157" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_30_fu_11923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2158" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_17_fu_11929_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2160" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_31_fu_11950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2161" filename="pool/pooling.cpp" linenumber="28" name="tmp_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_49_fu_11954_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2162" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_31_fu_11964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2163" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_32_fu_11968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2164" filename="pool/pooling.cpp" linenumber="28" name="tmp_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_50_fu_11971_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2165" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_32_fu_11981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2166" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_62_fu_11985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2167" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_63_fu_11991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2168" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_31_fu_11997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2169" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_64_fu_12003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2170" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_65_fu_12009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2171" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_32_fu_12015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2172" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_31_fu_12021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2173" filename="pool/pooling.cpp" linenumber="28" name="tmp_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2174" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_32_fu_12027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2175" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_18_fu_12033_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2177" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_33_fu_12041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2178" filename="pool/pooling.cpp" linenumber="28" name="tmp_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_52_fu_12045_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2179" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_33_fu_12055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2180" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_34_fu_12059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2181" filename="pool/pooling.cpp" linenumber="28" name="tmp_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_53_fu_12063_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2182" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_34_fu_12073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2183" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_66_fu_12077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2184" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_67_fu_12083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2185" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_33_fu_12089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2186" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_68_fu_12095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2187" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_69_fu_12101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2188" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_34_fu_12107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2189" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_33_fu_12113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2190" filename="pool/pooling.cpp" linenumber="28" name="tmp_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2191" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_34_fu_12119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2192" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_19_fu_12125_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2195" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_35_fu_12152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2196" filename="pool/pooling.cpp" linenumber="28" name="tmp_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_55_fu_12155_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2197" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_35_fu_12165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2198" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_70_fu_12169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2199" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_71_fu_12175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2200" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_35_fu_12181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2201" filename="pool/pooling.cpp" linenumber="28" name="tmp_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2202" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_35_fu_12187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2203" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_20_fu_12193_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2205" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_36_fu_12201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2206" filename="pool/pooling.cpp" linenumber="28" name="tmp_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_57_fu_12205_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2207" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_36_fu_12215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2208" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_37_fu_12219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2209" filename="pool/pooling.cpp" linenumber="28" name="tmp_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_58_fu_12223_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2210" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_37_fu_12233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2211" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_72_fu_12237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2212" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_73_fu_12243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2213" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_36_fu_12249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2214" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_74_fu_12255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2215" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_75_fu_12261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2216" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_37_fu_12267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2217" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_36_fu_12273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2218" filename="pool/pooling.cpp" linenumber="28" name="tmp_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2219" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_37_fu_12279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2220" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_21_fu_12285_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2222" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_38_fu_12294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2223" filename="pool/pooling.cpp" linenumber="28" name="tmp_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_60_fu_12298_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2224" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_38_fu_12308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2225" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_39_fu_12312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2226" filename="pool/pooling.cpp" linenumber="28" name="tmp_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_61_fu_12316_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2227" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_39_fu_12326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2228" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_76_fu_12330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2229" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_77_fu_12336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2230" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_38_fu_12342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2231" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_78_fu_12348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2232" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_79_fu_12354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2233" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_39_fu_12360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2234" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_38_fu_12366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2235" filename="pool/pooling.cpp" linenumber="28" name="tmp_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2236" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_39_fu_12372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2237" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_22_fu_12378_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2239" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_40_fu_12405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2240" filename="pool/pooling.cpp" linenumber="28" name="tmp_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_63_fu_12409_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2241" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_40_fu_12419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2242" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_41_fu_12423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2243" filename="pool/pooling.cpp" linenumber="28" name="tmp_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_64_fu_12426_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2244" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_41_fu_12436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2245" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_80_fu_12440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2246" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_81_fu_12446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2247" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_40_fu_12452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2248" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_82_fu_12458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2249" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_83_fu_12464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2250" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_41_fu_12470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2251" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_40_fu_12476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2252" filename="pool/pooling.cpp" linenumber="28" name="tmp_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2253" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_41_fu_12482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2254" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_23_fu_12488_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2257" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_42_fu_12496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2258" filename="pool/pooling.cpp" linenumber="28" name="tmp_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_66_fu_12499_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2259" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_42_fu_12509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2260" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_84_fu_12513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2261" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_85_fu_12519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2262" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_42_fu_12525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2263" filename="pool/pooling.cpp" linenumber="28" name="tmp_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2264" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_42_fu_12531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2265" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_24_fu_12537_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2267" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_43_fu_12545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2268" filename="pool/pooling.cpp" linenumber="28" name="tmp_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_68_fu_12549_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2269" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_43_fu_12559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2270" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_44_fu_12563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2271" filename="pool/pooling.cpp" linenumber="28" name="tmp_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_69_fu_12567_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2272" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_44_fu_12577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2273" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_86_fu_12581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2274" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_87_fu_12587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2275" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_43_fu_12593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2276" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_88_fu_12599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2277" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_89_fu_12605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2278" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_44_fu_12611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2279" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_43_fu_12617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2280" filename="pool/pooling.cpp" linenumber="28" name="tmp_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2281" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_44_fu_12623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2282" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_25_fu_12629_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2284" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_45_fu_12654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2285" filename="pool/pooling.cpp" linenumber="28" name="tmp_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_71_fu_12658_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2286" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_45_fu_12668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2287" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_46_fu_12672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2288" filename="pool/pooling.cpp" linenumber="28" name="tmp_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_72_fu_12675_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2289" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_46_fu_12685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2290" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_90_fu_12689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2291" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_91_fu_12695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2292" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_45_fu_12701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2293" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_92_fu_12707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2294" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_93_fu_12713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2295" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_46_fu_12719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2296" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_45_fu_12725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2297" filename="pool/pooling.cpp" linenumber="28" name="tmp_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2298" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_46_fu_12731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2299" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_26_fu_12737_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2301" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_47_fu_12745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2302" filename="pool/pooling.cpp" linenumber="28" name="tmp_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_74_fu_12749_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2303" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_47_fu_12759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2304" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_48_fu_12763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2305" filename="pool/pooling.cpp" linenumber="28" name="tmp_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_75_fu_12767_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2306" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_48_fu_12777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2307" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_94_fu_12781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2308" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_95_fu_12787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2309" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_47_fu_12793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2310" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_96_fu_12799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2311" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_97_fu_12805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2312" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_48_fu_12811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2313" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_47_fu_12817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2314" filename="pool/pooling.cpp" linenumber="28" name="tmp_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2315" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_48_fu_12823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2316" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_27_fu_12829_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2319" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_49_fu_12863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2320" filename="pool/pooling.cpp" linenumber="28" name="tmp_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_77_fu_12866_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2321" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_49_fu_12876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2322" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_98_fu_12880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2323" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_99_fu_12886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2324" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_49_fu_12892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2325" filename="pool/pooling.cpp" linenumber="28" name="tmp_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2326" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_49_fu_12898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2327" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_28_fu_12904_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2329" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_50_fu_12912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2330" filename="pool/pooling.cpp" linenumber="28" name="tmp_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_79_fu_12916_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2331" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_50_fu_12926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2332" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_51_fu_12930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2333" filename="pool/pooling.cpp" linenumber="28" name="tmp_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_80_fu_12934_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2334" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_51_fu_12944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2335" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_100_fu_12948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2336" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_101_fu_12954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2337" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_50_fu_12960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2338" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_102_fu_12966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2339" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_103_fu_12972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2340" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_51_fu_12978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2341" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_50_fu_12984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2342" filename="pool/pooling.cpp" linenumber="28" name="tmp_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2343" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_51_fu_12990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2344" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_29_fu_12996_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2346" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_52_fu_13005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2347" filename="pool/pooling.cpp" linenumber="28" name="tmp_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_82_fu_13009_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2348" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_52_fu_13019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2349" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_53_fu_13023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2350" filename="pool/pooling.cpp" linenumber="28" name="tmp_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_83_fu_13027_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2351" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_53_fu_13037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2352" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_104_fu_13041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2353" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_105_fu_13047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2354" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_52_fu_13053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2355" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_106_fu_13059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2356" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_107_fu_13065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2357" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_53_fu_13071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2358" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_52_fu_13077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2359" filename="pool/pooling.cpp" linenumber="28" name="tmp_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2360" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_53_fu_13083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2361" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_30_fu_13089_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2363" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_54_fu_13116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2364" filename="pool/pooling.cpp" linenumber="28" name="tmp_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_85_fu_13120_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2365" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_54_fu_13130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2366" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_55_fu_13134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2367" filename="pool/pooling.cpp" linenumber="28" name="tmp_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_86_fu_13137_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2368" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_55_fu_13147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2369" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_108_fu_13151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2370" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_109_fu_13157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2371" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_54_fu_13163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2372" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_110_fu_13169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2373" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_111_fu_13175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2374" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_55_fu_13181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2375" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_54_fu_13187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2376" filename="pool/pooling.cpp" linenumber="28" name="tmp_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2377" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_55_fu_13193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2378" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_31_fu_13199_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2381" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_56_fu_13207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2382" filename="pool/pooling.cpp" linenumber="28" name="tmp_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_88_fu_13210_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2383" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_56_fu_13220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2384" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_112_fu_13224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2385" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_113_fu_13230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2386" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_56_fu_13236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2387" filename="pool/pooling.cpp" linenumber="28" name="tmp_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2388" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_56_fu_13242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2389" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_32_fu_13248_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2391" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_57_fu_13256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2392" filename="pool/pooling.cpp" linenumber="28" name="tmp_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_90_fu_13260_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2393" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_57_fu_13270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2394" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_58_fu_13274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2395" filename="pool/pooling.cpp" linenumber="28" name="tmp_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_91_fu_13278_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2396" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_58_fu_13288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2397" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_114_fu_13292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2398" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_115_fu_13298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2399" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_57_fu_13304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2400" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_116_fu_13310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2401" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_117_fu_13316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2402" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_58_fu_13322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2403" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_57_fu_13328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2404" filename="pool/pooling.cpp" linenumber="28" name="tmp_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2405" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_58_fu_13334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2406" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_33_fu_13340_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2408" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_59_fu_13367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2409" filename="pool/pooling.cpp" linenumber="28" name="tmp_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_93_fu_13371_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2410" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_59_fu_13381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2411" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_60_fu_13385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2412" filename="pool/pooling.cpp" linenumber="28" name="tmp_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_94_fu_13388_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2413" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_60_fu_13398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2414" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_118_fu_13402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2415" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_119_fu_13408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2416" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_59_fu_13414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2417" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_120_fu_13420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2418" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_121_fu_13426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2419" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_60_fu_13432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2420" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_59_fu_13438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2421" filename="pool/pooling.cpp" linenumber="28" name="tmp_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2422" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_60_fu_13444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2423" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_34_fu_13450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2425" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_61_fu_13458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2426" filename="pool/pooling.cpp" linenumber="28" name="tmp_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_96_fu_13462_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2427" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_61_fu_13472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2428" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_62_fu_13476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2429" filename="pool/pooling.cpp" linenumber="28" name="tmp_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_97_fu_13480_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2430" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_62_fu_13490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2431" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_122_fu_13494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2432" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_123_fu_13500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2433" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_61_fu_13506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2434" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_124_fu_13512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2435" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_125_fu_13518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2436" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_62_fu_13524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2437" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_61_fu_13530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2438" filename="pool/pooling.cpp" linenumber="28" name="tmp_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2439" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_62_fu_13536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2440" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_35_fu_13542_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2443" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_63_fu_13571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2444" filename="pool/pooling.cpp" linenumber="28" name="tmp_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_99_fu_13574_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2445" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_63_fu_13584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2446" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_126_fu_13588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2447" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_127_fu_13594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2448" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_63_fu_13600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2449" filename="pool/pooling.cpp" linenumber="28" name="tmp_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2450" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_63_fu_13606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2451" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_36_fu_13612_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2453" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_64_fu_13620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2454" filename="pool/pooling.cpp" linenumber="28" name="tmp_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_101_fu_13624_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2455" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_64_fu_13634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2456" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_65_fu_13638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2457" filename="pool/pooling.cpp" linenumber="28" name="tmp_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_102_fu_13642_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2458" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_65_fu_13652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2459" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_128_fu_13656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2460" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_129_fu_13662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2461" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_64_fu_13668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2462" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_130_fu_13674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2463" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_131_fu_13680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2464" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_65_fu_13686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2465" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_64_fu_13692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2466" filename="pool/pooling.cpp" linenumber="28" name="tmp_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2467" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_65_fu_13698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2468" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_37_fu_13704_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2470" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_66_fu_13713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2471" filename="pool/pooling.cpp" linenumber="28" name="tmp_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_104_fu_13717_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2472" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_66_fu_13727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2473" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_67_fu_13731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2474" filename="pool/pooling.cpp" linenumber="28" name="tmp_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_105_fu_13735_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2475" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_67_fu_13745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2476" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_132_fu_13749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2477" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_133_fu_13755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2478" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_66_fu_13761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2479" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_134_fu_13767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2480" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_135_fu_13773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2481" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_67_fu_13779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2482" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_66_fu_13785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2483" filename="pool/pooling.cpp" linenumber="28" name="tmp_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2484" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_67_fu_13791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2485" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_38_fu_13797_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2487" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_68_fu_13824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2488" filename="pool/pooling.cpp" linenumber="28" name="tmp_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_107_fu_13828_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2489" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_68_fu_13838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2490" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_69_fu_13842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2491" filename="pool/pooling.cpp" linenumber="28" name="tmp_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_108_fu_13845_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2492" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_69_fu_13855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2493" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_136_fu_13859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2494" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_137_fu_13865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2495" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_68_fu_13871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2496" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_138_fu_13877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2497" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_139_fu_13883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2498" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_69_fu_13889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2499" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_68_fu_13895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2500" filename="pool/pooling.cpp" linenumber="28" name="tmp_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2501" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_69_fu_13901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2502" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_39_fu_13907_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2505" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_70_fu_13915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2506" filename="pool/pooling.cpp" linenumber="28" name="tmp_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_110_fu_13918_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2507" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_70_fu_13928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2508" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_140_fu_13932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2509" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_141_fu_13938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2510" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_70_fu_13944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2511" filename="pool/pooling.cpp" linenumber="28" name="tmp_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2512" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_70_fu_13950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2513" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_40_fu_13956_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2515" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_71_fu_13964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2516" filename="pool/pooling.cpp" linenumber="28" name="tmp_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_112_fu_13968_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2517" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_71_fu_13978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2518" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_72_fu_13982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2519" filename="pool/pooling.cpp" linenumber="28" name="tmp_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_113_fu_13986_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2520" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_72_fu_13996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2521" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_142_fu_14000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2522" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_143_fu_14006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2523" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_71_fu_14012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2524" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_144_fu_14018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2525" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_145_fu_14024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2526" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_72_fu_14030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2527" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_71_fu_14036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2528" filename="pool/pooling.cpp" linenumber="28" name="tmp_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2529" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_72_fu_14042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2530" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_41_fu_14048_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2532" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_73_fu_14075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2533" filename="pool/pooling.cpp" linenumber="28" name="tmp_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_115_fu_14079_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2534" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_73_fu_14089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2535" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_74_fu_14093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2536" filename="pool/pooling.cpp" linenumber="28" name="tmp_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_116_fu_14096_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2537" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_74_fu_14106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2538" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_146_fu_14110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2539" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_147_fu_14116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2540" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_73_fu_14122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2541" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_148_fu_14128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2542" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_149_fu_14134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2543" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_74_fu_14140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2544" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_73_fu_14146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2545" filename="pool/pooling.cpp" linenumber="28" name="tmp_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2546" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_74_fu_14152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2547" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_42_fu_14158_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2549" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_75_fu_14166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2550" filename="pool/pooling.cpp" linenumber="28" name="tmp_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_118_fu_14170_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2551" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_75_fu_14180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2552" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_76_fu_14184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2553" filename="pool/pooling.cpp" linenumber="28" name="tmp_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_119_fu_14188_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2554" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_76_fu_14198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2555" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_150_fu_14202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2556" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_151_fu_14208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2557" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_75_fu_14214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2558" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_152_fu_14220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2559" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_153_fu_14226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2560" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_76_fu_14232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2561" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_75_fu_14238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2562" filename="pool/pooling.cpp" linenumber="28" name="tmp_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2563" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_76_fu_14244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2564" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_43_fu_14250_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2567" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_77_fu_14275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2568" filename="pool/pooling.cpp" linenumber="28" name="tmp_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_121_fu_14278_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2569" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_77_fu_14288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2570" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_154_fu_14292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2571" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_155_fu_14298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2572" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_77_fu_14304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2573" filename="pool/pooling.cpp" linenumber="28" name="tmp_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2574" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_77_fu_14310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2575" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_44_fu_14316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2577" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_78_fu_14324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2578" filename="pool/pooling.cpp" linenumber="28" name="tmp_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_123_fu_14328_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2579" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_78_fu_14338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2580" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_79_fu_14342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2581" filename="pool/pooling.cpp" linenumber="28" name="tmp_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_124_fu_14346_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2582" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_79_fu_14356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2583" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_156_fu_14360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2584" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_157_fu_14366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2585" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_78_fu_14372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2586" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_158_fu_14378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2587" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_159_fu_14384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2588" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_79_fu_14390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2589" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_78_fu_14396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2590" filename="pool/pooling.cpp" linenumber="28" name="tmp_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2591" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_79_fu_14402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2592" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_45_fu_14408_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2594" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_80_fu_14417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2595" filename="pool/pooling.cpp" linenumber="28" name="tmp_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_126_fu_14421_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2596" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_80_fu_14431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2597" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_81_fu_14435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2598" filename="pool/pooling.cpp" linenumber="28" name="tmp_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_127_fu_14439_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2599" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_81_fu_14449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2600" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_160_fu_14453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2601" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_161_fu_14459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2602" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_80_fu_14465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2603" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_162_fu_14471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2604" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_163_fu_14477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2605" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_81_fu_14483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2606" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_80_fu_14489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2607" filename="pool/pooling.cpp" linenumber="28" name="tmp_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2608" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_81_fu_14495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2609" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_46_fu_14501_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2611" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_82_fu_14526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2612" filename="pool/pooling.cpp" linenumber="28" name="tmp_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_129_fu_14530_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2613" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_82_fu_14540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2614" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_83_fu_14544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2615" filename="pool/pooling.cpp" linenumber="28" name="tmp_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_130_fu_14547_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2616" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_83_fu_14557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2617" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_164_fu_14561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2618" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_165_fu_14567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2619" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_82_fu_14573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2620" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_166_fu_14579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2621" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_167_fu_14585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2622" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_83_fu_14591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2623" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_82_fu_14597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2624" filename="pool/pooling.cpp" linenumber="28" name="tmp_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2625" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_83_fu_14603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2626" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_47_fu_14609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2629" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_84_fu_14617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2630" filename="pool/pooling.cpp" linenumber="28" name="tmp_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_132_fu_14620_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2631" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_84_fu_14630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2632" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_168_fu_14634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2633" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_169_fu_14640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2634" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_84_fu_14646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2635" filename="pool/pooling.cpp" linenumber="28" name="tmp_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2636" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_84_fu_14652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2637" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_48_fu_14658_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2639" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_85_fu_14666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2640" filename="pool/pooling.cpp" linenumber="28" name="tmp_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_134_fu_14670_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2641" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_85_fu_14680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2642" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_86_fu_14684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2643" filename="pool/pooling.cpp" linenumber="28" name="tmp_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_135_fu_14688_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2644" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_86_fu_14698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2645" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_170_fu_14702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2646" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_171_fu_14708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2647" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_85_fu_14714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2648" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_172_fu_14720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2649" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_173_fu_14726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2650" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_86_fu_14732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2651" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_85_fu_14738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2652" filename="pool/pooling.cpp" linenumber="28" name="tmp_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2653" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_86_fu_14744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2654" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_49_fu_14750_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2656" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_87_fu_14775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2657" filename="pool/pooling.cpp" linenumber="28" name="tmp_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_137_fu_14779_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2658" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_87_fu_14789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2659" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_88_fu_14793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2660" filename="pool/pooling.cpp" linenumber="28" name="tmp_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_138_fu_14796_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2661" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_88_fu_14806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2662" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_174_fu_14810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2663" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_175_fu_14816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2664" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_87_fu_14822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2665" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_176_fu_14828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2666" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_177_fu_14834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2667" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_88_fu_14840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2668" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_87_fu_14846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2669" filename="pool/pooling.cpp" linenumber="28" name="tmp_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2670" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_88_fu_14852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2671" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_50_fu_14858_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2673" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_89_fu_14866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2674" filename="pool/pooling.cpp" linenumber="28" name="tmp_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_140_fu_14870_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2675" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_89_fu_14880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2676" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_90_fu_14884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2677" filename="pool/pooling.cpp" linenumber="28" name="tmp_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_141_fu_14888_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2678" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_90_fu_14898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2679" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_178_fu_14902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2680" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_179_fu_14908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2681" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_89_fu_14914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2682" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_180_fu_14920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2683" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_181_fu_14926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2684" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_90_fu_14932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2685" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_89_fu_14938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2686" filename="pool/pooling.cpp" linenumber="28" name="tmp_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2687" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_90_fu_14944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2688" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_51_fu_14950_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2691" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_91_fu_14982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2692" filename="pool/pooling.cpp" linenumber="28" name="tmp_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_143_fu_14985_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2693" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_91_fu_14995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2694" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_182_fu_14999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2695" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_183_fu_15005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2696" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_91_fu_15011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2697" filename="pool/pooling.cpp" linenumber="28" name="tmp_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2698" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_91_fu_15017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2699" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_52_fu_15023_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2701" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_92_fu_15031_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2702" filename="pool/pooling.cpp" linenumber="28" name="tmp_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_145_fu_15035_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2703" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_92_fu_15045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2704" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_93_fu_15049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2705" filename="pool/pooling.cpp" linenumber="28" name="tmp_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_146_fu_15053_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2706" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_93_fu_15063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2707" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_184_fu_15067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2708" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_185_fu_15073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2709" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_92_fu_15079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2710" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_186_fu_15085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2711" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_187_fu_15091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2712" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_93_fu_15097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2713" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_92_fu_15103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2714" filename="pool/pooling.cpp" linenumber="28" name="tmp_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2715" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_93_fu_15109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2716" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_53_fu_15115_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2718" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_94_fu_15124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2719" filename="pool/pooling.cpp" linenumber="28" name="tmp_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_148_fu_15128_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2720" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_94_fu_15138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2721" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_95_fu_15142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2722" filename="pool/pooling.cpp" linenumber="28" name="tmp_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_149_fu_15146_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2723" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_95_fu_15156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2724" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_188_fu_15160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2725" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_189_fu_15166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2726" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_94_fu_15172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2727" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_190_fu_15178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2728" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_191_fu_15184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2729" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_95_fu_15190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2730" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_94_fu_15196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2731" filename="pool/pooling.cpp" linenumber="28" name="tmp_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2732" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_95_fu_15202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2733" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_54_fu_15208_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2735" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_96_fu_15235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2736" filename="pool/pooling.cpp" linenumber="28" name="tmp_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_151_fu_15239_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2737" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_96_fu_15249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2738" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_97_fu_15253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2739" filename="pool/pooling.cpp" linenumber="28" name="tmp_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_152_fu_15256_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2740" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_97_fu_15266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2741" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_192_fu_15270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2742" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_193_fu_15276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2743" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_96_fu_15282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2744" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_194_fu_15288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2745" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_195_fu_15294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2746" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_97_fu_15300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2747" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_96_fu_15306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2748" filename="pool/pooling.cpp" linenumber="28" name="tmp_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2749" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_97_fu_15312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2750" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_55_fu_15318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2753" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_98_fu_15326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2754" filename="pool/pooling.cpp" linenumber="28" name="tmp_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_154_fu_15329_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2755" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_98_fu_15339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2756" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_196_fu_15343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2757" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_197_fu_15349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2758" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_98_fu_15355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2759" filename="pool/pooling.cpp" linenumber="28" name="tmp_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2760" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_98_fu_15361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2761" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_56_fu_15367_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2763" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_99_fu_15375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2764" filename="pool/pooling.cpp" linenumber="28" name="tmp_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_156_fu_15379_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2765" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_99_fu_15389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2766" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_100_fu_15393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2767" filename="pool/pooling.cpp" linenumber="28" name="tmp_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_157_fu_15397_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2768" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_100_fu_15407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2769" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_198_fu_15411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2770" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_199_fu_15417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2771" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_99_fu_15423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2772" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_200_fu_15429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2773" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_201_fu_15435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2774" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_100_fu_15441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2775" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_99_fu_15447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2776" filename="pool/pooling.cpp" linenumber="28" name="tmp_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2777" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_100_fu_15453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2778" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_57_fu_15459_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2780" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_101_fu_15484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2781" filename="pool/pooling.cpp" linenumber="28" name="tmp_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_159_fu_15488_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2782" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_101_fu_15498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2783" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_102_fu_15502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2784" filename="pool/pooling.cpp" linenumber="28" name="tmp_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_160_fu_15505_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2785" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_102_fu_15515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2786" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_202_fu_15519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2787" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_203_fu_15525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2788" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_101_fu_15531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2789" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_204_fu_15537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2790" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_205_fu_15543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2791" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_102_fu_15549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2792" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_101_fu_15555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2793" filename="pool/pooling.cpp" linenumber="28" name="tmp_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2794" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_102_fu_15561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2795" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_58_fu_15567_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2797" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_103_fu_15575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2798" filename="pool/pooling.cpp" linenumber="28" name="tmp_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_162_fu_15579_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2799" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_103_fu_15589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2800" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_104_fu_15593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2801" filename="pool/pooling.cpp" linenumber="28" name="tmp_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_163_fu_15597_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2802" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_104_fu_15607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2803" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_206_fu_15611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2804" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_207_fu_15617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2805" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_103_fu_15623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2806" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_208_fu_15629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2807" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_209_fu_15635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2808" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_104_fu_15641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2809" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_103_fu_15647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2810" filename="pool/pooling.cpp" linenumber="28" name="tmp_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2811" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_104_fu_15653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2812" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_59_fu_15659_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2815" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_105_fu_15686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2816" filename="pool/pooling.cpp" linenumber="28" name="tmp_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_165_fu_15689_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2817" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_105_fu_15699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2818" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_210_fu_15703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2819" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_211_fu_15709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2820" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_105_fu_15715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2821" filename="pool/pooling.cpp" linenumber="28" name="tmp_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2822" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_105_fu_15721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2823" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_60_fu_15727_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2825" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_106_fu_15735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2826" filename="pool/pooling.cpp" linenumber="28" name="tmp_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_167_fu_15739_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2827" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_106_fu_15749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2828" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_107_fu_15753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2829" filename="pool/pooling.cpp" linenumber="28" name="tmp_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_168_fu_15757_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2830" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_107_fu_15767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2831" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_212_fu_15771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2832" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_213_fu_15777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2833" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_106_fu_15783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2834" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_214_fu_15789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2835" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_215_fu_15795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2836" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_107_fu_15801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2837" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_106_fu_15807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2838" filename="pool/pooling.cpp" linenumber="28" name="tmp_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2839" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_107_fu_15813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2840" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_61_fu_15819_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2842" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_108_fu_15828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2843" filename="pool/pooling.cpp" linenumber="28" name="tmp_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_170_fu_15832_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2844" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_108_fu_15842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2845" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_109_fu_15846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2846" filename="pool/pooling.cpp" linenumber="28" name="tmp_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_171_fu_15850_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2847" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_109_fu_15860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2848" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_216_fu_15864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2849" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_217_fu_15870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2850" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_108_fu_15876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2851" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_218_fu_15882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2852" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_219_fu_15888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2853" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_109_fu_15894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2854" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_108_fu_15900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2855" filename="pool/pooling.cpp" linenumber="28" name="tmp_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2856" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_109_fu_15906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2857" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_62_fu_15912_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2859" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_110_fu_15939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2860" filename="pool/pooling.cpp" linenumber="28" name="tmp_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_173_fu_15943_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2861" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_110_fu_15953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2862" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_111_fu_15957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2863" filename="pool/pooling.cpp" linenumber="28" name="tmp_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_174_fu_15960_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2864" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_111_fu_15970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2865" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_220_fu_15974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2866" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_221_fu_15980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2867" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_110_fu_15986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2868" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_222_fu_15992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2869" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_223_fu_15998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2870" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_111_fu_16004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2871" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_110_fu_16010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2872" filename="pool/pooling.cpp" linenumber="28" name="tmp_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2873" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_111_fu_16016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2874" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_63_fu_16022_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2877" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_112_fu_16030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2878" filename="pool/pooling.cpp" linenumber="28" name="tmp_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_176_fu_16033_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2879" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_112_fu_16043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2880" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_224_fu_16047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2881" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_225_fu_16053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2882" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_112_fu_16059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2883" filename="pool/pooling.cpp" linenumber="28" name="tmp_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2884" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_112_fu_16065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2885" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_64_fu_16071_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2887" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_113_fu_16079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2888" filename="pool/pooling.cpp" linenumber="28" name="tmp_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_178_fu_16083_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2889" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_113_fu_16093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2890" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_114_fu_16097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2891" filename="pool/pooling.cpp" linenumber="28" name="tmp_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_179_fu_16101_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2892" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_114_fu_16111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2893" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_226_fu_16115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2894" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_227_fu_16121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2895" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_113_fu_16127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2896" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_228_fu_16133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2897" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_229_fu_16139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2898" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_114_fu_16145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2899" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_113_fu_16151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2900" filename="pool/pooling.cpp" linenumber="28" name="tmp_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2901" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_114_fu_16157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2902" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_65_fu_16163_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2904" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_115_fu_16188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2905" filename="pool/pooling.cpp" linenumber="28" name="tmp_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_181_fu_16192_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2906" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_115_fu_16202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2907" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_116_fu_16206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2908" filename="pool/pooling.cpp" linenumber="28" name="tmp_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_182_fu_16209_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2909" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_116_fu_16219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2910" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_230_fu_16223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2911" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_231_fu_16229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2912" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_115_fu_16235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2913" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_232_fu_16241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2914" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_233_fu_16247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2915" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_116_fu_16253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2916" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_115_fu_16259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2917" filename="pool/pooling.cpp" linenumber="28" name="tmp_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2918" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_116_fu_16265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2919" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_66_fu_16271_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2921" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_117_fu_16279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2922" filename="pool/pooling.cpp" linenumber="28" name="tmp_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_184_fu_16283_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2923" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_117_fu_16293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2924" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_118_fu_16297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2925" filename="pool/pooling.cpp" linenumber="28" name="tmp_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_185_fu_16301_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2926" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_118_fu_16311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2927" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_234_fu_16315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2928" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_235_fu_16321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2929" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_117_fu_16327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2930" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_236_fu_16333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2931" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_237_fu_16339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2932" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_118_fu_16345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2933" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_117_fu_16351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2934" filename="pool/pooling.cpp" linenumber="28" name="tmp_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2935" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_118_fu_16357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2936" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_67_fu_16363_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2939" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_119_fu_16390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2940" filename="pool/pooling.cpp" linenumber="28" name="tmp_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_187_fu_16393_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2941" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_119_fu_16403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2942" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_238_fu_16407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2943" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_239_fu_16413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2944" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_119_fu_16419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2945" filename="pool/pooling.cpp" linenumber="28" name="tmp_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2946" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_119_fu_16425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2947" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_68_fu_16431_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2949" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_120_fu_16439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2950" filename="pool/pooling.cpp" linenumber="28" name="tmp_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_189_fu_16443_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2951" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_120_fu_16453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2952" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_121_fu_16457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2953" filename="pool/pooling.cpp" linenumber="28" name="tmp_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_190_fu_16461_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2954" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_121_fu_16471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2955" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_240_fu_16475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2956" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_241_fu_16481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2957" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_120_fu_16487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2958" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_242_fu_16493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2959" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_243_fu_16499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2960" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_121_fu_16505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2961" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_120_fu_16511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2962" filename="pool/pooling.cpp" linenumber="28" name="tmp_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2963" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_121_fu_16517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2964" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_69_fu_16523_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2966" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_122_fu_16532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2967" filename="pool/pooling.cpp" linenumber="28" name="tmp_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_192_fu_16536_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2968" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_122_fu_16546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2969" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_123_fu_16550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2970" filename="pool/pooling.cpp" linenumber="28" name="tmp_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_193_fu_16554_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2971" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_123_fu_16564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2972" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_244_fu_16568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2973" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_245_fu_16574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2974" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_122_fu_16580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2975" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_246_fu_16586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2976" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_247_fu_16592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2977" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_123_fu_16598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2978" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_122_fu_16604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2979" filename="pool/pooling.cpp" linenumber="28" name="tmp_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2980" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_123_fu_16610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2981" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_70_fu_16616_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2983" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_124_fu_16643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2984" filename="pool/pooling.cpp" linenumber="28" name="tmp_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_195_fu_16647_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2985" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_124_fu_16657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2986" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_125_fu_16661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2987" filename="pool/pooling.cpp" linenumber="28" name="tmp_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_196_fu_16664_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2988" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_125_fu_16674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2989" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_248_fu_16678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2990" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_249_fu_16684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2991" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_124_fu_16690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2992" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_250_fu_16696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2993" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_251_fu_16702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2994" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_125_fu_16708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2995" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_124_fu_16714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2996" filename="pool/pooling.cpp" linenumber="28" name="tmp_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2997" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_125_fu_16720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2998" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_71_fu_16726_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3001" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_126_fu_16734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3002" filename="pool/pooling.cpp" linenumber="28" name="tmp_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_198_fu_16737_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3003" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_126_fu_16747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3004" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_252_fu_16751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3005" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_253_fu_16757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3006" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_126_fu_16763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3007" filename="pool/pooling.cpp" linenumber="28" name="tmp_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3008" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_126_fu_16769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3009" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_72_fu_16775_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3011" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_127_fu_16783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3012" filename="pool/pooling.cpp" linenumber="28" name="tmp_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_200_fu_16787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3013" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_127_fu_16797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3014" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_128_fu_16801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3015" filename="pool/pooling.cpp" linenumber="28" name="tmp_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_201_fu_16805_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3016" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_128_fu_16815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3017" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_254_fu_16819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3018" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_255_fu_16825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3019" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_127_fu_16831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3020" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_256_fu_16837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3021" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_257_fu_16843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3022" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_128_fu_16849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3023" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_127_fu_16855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3024" filename="pool/pooling.cpp" linenumber="28" name="tmp_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3025" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_128_fu_16861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3026" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_73_fu_16867_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3028" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_129_fu_16894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3029" filename="pool/pooling.cpp" linenumber="28" name="tmp_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_203_fu_16898_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3030" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_129_fu_16908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3031" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_130_fu_16912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3032" filename="pool/pooling.cpp" linenumber="28" name="tmp_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_204_fu_16915_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3033" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_130_fu_16925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3034" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_258_fu_16929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3035" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_259_fu_16935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3036" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_129_fu_16941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3037" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_260_fu_16947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3038" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_261_fu_16953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3039" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_130_fu_16959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3040" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_129_fu_16965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3041" filename="pool/pooling.cpp" linenumber="28" name="tmp_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3042" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_130_fu_16971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3043" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_74_fu_16977_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3045" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_131_fu_16985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3046" filename="pool/pooling.cpp" linenumber="28" name="tmp_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_206_fu_16989_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3047" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_131_fu_16999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3048" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_132_fu_17003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3049" filename="pool/pooling.cpp" linenumber="28" name="tmp_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_207_fu_17007_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3050" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_132_fu_17017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3051" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_262_fu_17021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3052" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_263_fu_17027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3053" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_131_fu_17033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3054" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_264_fu_17039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3055" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_265_fu_17045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3056" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_132_fu_17051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3057" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_131_fu_17057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3058" filename="pool/pooling.cpp" linenumber="28" name="tmp_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3059" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_132_fu_17063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3060" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_75_fu_17069_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3063" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_133_fu_17098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3064" filename="pool/pooling.cpp" linenumber="28" name="tmp_209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_209_fu_17101_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3065" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_133_fu_17111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3066" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_266_fu_17115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3067" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_267_fu_17121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3068" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_133_fu_17127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3069" filename="pool/pooling.cpp" linenumber="28" name="tmp_210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3070" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_133_fu_17133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3071" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_76_fu_17139_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3073" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_134_fu_17147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3074" filename="pool/pooling.cpp" linenumber="28" name="tmp_211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_211_fu_17151_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3075" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_134_fu_17161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3076" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_135_fu_17165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3077" filename="pool/pooling.cpp" linenumber="28" name="tmp_212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_212_fu_17169_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3078" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_135_fu_17179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3079" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_268_fu_17183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3080" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_269_fu_17189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3081" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_134_fu_17195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3082" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_270_fu_17201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3083" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_271_fu_17207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3084" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_135_fu_17213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3085" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_134_fu_17219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3086" filename="pool/pooling.cpp" linenumber="28" name="tmp_213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3087" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_135_fu_17225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3088" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_77_fu_17231_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3090" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_136_fu_17240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3091" filename="pool/pooling.cpp" linenumber="28" name="tmp_214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_214_fu_17244_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3092" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_136_fu_17254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3093" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_137_fu_17258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3094" filename="pool/pooling.cpp" linenumber="28" name="tmp_215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_215_fu_17262_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3095" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_137_fu_17272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3096" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_272_fu_17276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3097" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_273_fu_17282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3098" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_136_fu_17288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3099" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_274_fu_17294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3100" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_275_fu_17300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3101" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_137_fu_17306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3102" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_136_fu_17312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3103" filename="pool/pooling.cpp" linenumber="28" name="tmp_216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3104" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_137_fu_17318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3105" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_78_fu_17324_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3107" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_138_fu_17351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3108" filename="pool/pooling.cpp" linenumber="28" name="tmp_217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_217_fu_17355_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3109" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_138_fu_17365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3110" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_139_fu_17369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3111" filename="pool/pooling.cpp" linenumber="28" name="tmp_218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_218_fu_17372_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3112" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_139_fu_17382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3113" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_276_fu_17386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3114" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_277_fu_17392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3115" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_138_fu_17398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3116" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_278_fu_17404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3117" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_279_fu_17410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3118" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_139_fu_17416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3119" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_138_fu_17422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3120" filename="pool/pooling.cpp" linenumber="28" name="tmp_219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3121" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_139_fu_17428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3122" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_79_fu_17434_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3125" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_140_fu_17442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3126" filename="pool/pooling.cpp" linenumber="28" name="tmp_220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_220_fu_17445_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3127" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_140_fu_17455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3128" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_280_fu_17459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3129" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_281_fu_17465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3130" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_140_fu_17471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3131" filename="pool/pooling.cpp" linenumber="28" name="tmp_221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3132" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_140_fu_17477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3133" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_80_fu_17483_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3135" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_141_fu_17491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3136" filename="pool/pooling.cpp" linenumber="28" name="tmp_222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_222_fu_17495_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3137" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_141_fu_17505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3138" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_142_fu_17509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3139" filename="pool/pooling.cpp" linenumber="28" name="tmp_223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_223_fu_17513_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3140" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_142_fu_17523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3141" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_282_fu_17527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3142" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_283_fu_17533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3143" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_141_fu_17539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3144" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_284_fu_17545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3145" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_285_fu_17551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3146" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_142_fu_17557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3147" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_141_fu_17563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3148" filename="pool/pooling.cpp" linenumber="28" name="tmp_224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3149" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_142_fu_17569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3150" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_81_fu_17575_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3152" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_143_fu_17602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3153" filename="pool/pooling.cpp" linenumber="28" name="tmp_225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_225_fu_17606_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3154" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_143_fu_17616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3155" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_144_fu_17620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3156" filename="pool/pooling.cpp" linenumber="28" name="tmp_226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_226_fu_17623_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3157" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_144_fu_17633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3158" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_286_fu_17637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3159" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_287_fu_17643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3160" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_143_fu_17649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3161" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_288_fu_17655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3162" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_289_fu_17661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3163" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_144_fu_17667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3164" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_143_fu_17673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3165" filename="pool/pooling.cpp" linenumber="28" name="tmp_227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3166" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_144_fu_17679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3167" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_82_fu_17685_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3169" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_145_fu_17693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3170" filename="pool/pooling.cpp" linenumber="28" name="tmp_228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_228_fu_17697_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3171" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_145_fu_17707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3172" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_146_fu_17711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3173" filename="pool/pooling.cpp" linenumber="28" name="tmp_229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_229_fu_17715_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3174" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_146_fu_17725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3175" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_290_fu_17729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3176" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_291_fu_17735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3177" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_145_fu_17741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3178" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_292_fu_17747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3179" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_293_fu_17753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3180" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_146_fu_17759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3181" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_145_fu_17765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3182" filename="pool/pooling.cpp" linenumber="28" name="tmp_230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3183" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_146_fu_17771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3184" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_83_fu_17777_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3187" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_147_fu_17806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3188" filename="pool/pooling.cpp" linenumber="28" name="tmp_231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_231_fu_17809_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3189" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_147_fu_17819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3190" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_294_fu_17823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3191" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_295_fu_17829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3192" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_147_fu_17835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3193" filename="pool/pooling.cpp" linenumber="28" name="tmp_232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3194" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_147_fu_17841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3195" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_84_fu_17847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3197" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_148_fu_17855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3198" filename="pool/pooling.cpp" linenumber="28" name="tmp_233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_233_fu_17859_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3199" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_148_fu_17869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3200" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_149_fu_17873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3201" filename="pool/pooling.cpp" linenumber="28" name="tmp_234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_234_fu_17877_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3202" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_149_fu_17887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3203" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_296_fu_17891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3204" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_297_fu_17897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3205" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_148_fu_17903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3206" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_298_fu_17909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3207" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_299_fu_17915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3208" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_149_fu_17921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3209" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_148_fu_17927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3210" filename="pool/pooling.cpp" linenumber="28" name="tmp_235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3211" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_149_fu_17933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3212" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_85_fu_17939_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3214" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_150_fu_17948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3215" filename="pool/pooling.cpp" linenumber="28" name="tmp_236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_236_fu_17952_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3216" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_150_fu_17962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3217" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_151_fu_17966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3218" filename="pool/pooling.cpp" linenumber="28" name="tmp_237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_237_fu_17970_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3219" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_151_fu_17980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3220" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_300_fu_17984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3221" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_301_fu_17990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3222" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_150_fu_17996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3223" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_302_fu_18002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3224" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_303_fu_18008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3225" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_151_fu_18014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3226" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_150_fu_18020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3227" filename="pool/pooling.cpp" linenumber="28" name="tmp_238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3228" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_151_fu_18026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3229" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_86_fu_18032_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3231" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_152_fu_18057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3232" filename="pool/pooling.cpp" linenumber="28" name="tmp_239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_239_fu_18061_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3233" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_152_fu_18071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3234" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_153_fu_18075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3235" filename="pool/pooling.cpp" linenumber="28" name="tmp_240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_240_fu_18078_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3236" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_153_fu_18088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3237" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_304_fu_18092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3238" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_305_fu_18098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3239" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_152_fu_18104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3240" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_306_fu_18110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3241" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_307_fu_18116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3242" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_153_fu_18122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3243" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_152_fu_18128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3244" filename="pool/pooling.cpp" linenumber="28" name="tmp_241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3245" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_153_fu_18134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3246" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_87_fu_18140_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3249" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_154_fu_18148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3250" filename="pool/pooling.cpp" linenumber="28" name="tmp_242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_242_fu_18151_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3251" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_154_fu_18161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3252" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_308_fu_18165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3253" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_309_fu_18171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3254" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_154_fu_18177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3255" filename="pool/pooling.cpp" linenumber="28" name="tmp_243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3256" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_154_fu_18183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3257" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_88_fu_18189_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3259" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_155_fu_18197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3260" filename="pool/pooling.cpp" linenumber="28" name="tmp_244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_244_fu_18201_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3261" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_155_fu_18211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3262" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_156_fu_18215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3263" filename="pool/pooling.cpp" linenumber="28" name="tmp_245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_245_fu_18219_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3264" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_156_fu_18229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3265" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_310_fu_18233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3266" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_311_fu_18239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3267" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_155_fu_18245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3268" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_312_fu_18251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3269" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_313_fu_18257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3270" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_156_fu_18263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3271" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_155_fu_18269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3272" filename="pool/pooling.cpp" linenumber="28" name="tmp_246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3273" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_156_fu_18275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3274" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_89_fu_18281_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3276" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_157_fu_18308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3277" filename="pool/pooling.cpp" linenumber="28" name="tmp_247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_247_fu_18312_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3278" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_157_fu_18322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3279" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_158_fu_18326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3280" filename="pool/pooling.cpp" linenumber="28" name="tmp_248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_248_fu_18329_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3281" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_158_fu_18339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3282" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_314_fu_18343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3283" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_315_fu_18349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3284" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_157_fu_18355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3285" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_316_fu_18361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3286" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_317_fu_18367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3287" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_158_fu_18373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3288" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_157_fu_18379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3289" filename="pool/pooling.cpp" linenumber="28" name="tmp_249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3290" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_158_fu_18385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3291" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_90_fu_18391_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3293" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_159_fu_18399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3294" filename="pool/pooling.cpp" linenumber="28" name="tmp_250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_250_fu_18403_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3295" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_159_fu_18413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3296" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_160_fu_18417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3297" filename="pool/pooling.cpp" linenumber="28" name="tmp_251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_251_fu_18421_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3298" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_160_fu_18431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3299" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_318_fu_18435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3300" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_319_fu_18441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3301" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_159_fu_18447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3302" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_320_fu_18453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3303" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_321_fu_18459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3304" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_160_fu_18465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3305" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_159_fu_18471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3306" filename="pool/pooling.cpp" linenumber="28" name="tmp_252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3307" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_160_fu_18477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3308" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_91_fu_18483_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3311" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_161_fu_18510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3312" filename="pool/pooling.cpp" linenumber="28" name="tmp_253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_253_fu_18513_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3313" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_161_fu_18523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3314" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_322_fu_18527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3315" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_323_fu_18533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3316" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_161_fu_18539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3317" filename="pool/pooling.cpp" linenumber="28" name="tmp_254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3318" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_161_fu_18545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3319" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_92_fu_18551_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3321" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_162_fu_18559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3322" filename="pool/pooling.cpp" linenumber="28" name="tmp_255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_255_fu_18563_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3323" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_162_fu_18573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3324" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_163_fu_18577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3325" filename="pool/pooling.cpp" linenumber="28" name="tmp_256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_256_fu_18581_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3326" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_163_fu_18591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3327" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_324_fu_18595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3328" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_325_fu_18601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3329" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_162_fu_18607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3330" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_326_fu_18613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3331" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_327_fu_18619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3332" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_163_fu_18625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3333" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_162_fu_18631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3334" filename="pool/pooling.cpp" linenumber="28" name="tmp_257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3335" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_163_fu_18637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3336" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_93_fu_18643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3338" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_164_fu_18652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3339" filename="pool/pooling.cpp" linenumber="28" name="tmp_258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_258_fu_18656_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3340" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_164_fu_18666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3341" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_165_fu_18670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3342" filename="pool/pooling.cpp" linenumber="28" name="tmp_259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_259_fu_18674_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3343" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_165_fu_18684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3344" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_328_fu_18688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3345" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_329_fu_18694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3346" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_164_fu_18700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3347" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_330_fu_18706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3348" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_331_fu_18712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3349" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_165_fu_18718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3350" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_164_fu_18724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3351" filename="pool/pooling.cpp" linenumber="28" name="tmp_260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3352" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_165_fu_18730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3353" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_94_fu_18736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3355" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_166_fu_18761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3356" filename="pool/pooling.cpp" linenumber="28" name="tmp_261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_261_fu_18765_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3357" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_166_fu_18775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3358" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_167_fu_18779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3359" filename="pool/pooling.cpp" linenumber="28" name="tmp_262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_262_fu_18782_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3360" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_167_fu_18792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3361" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_332_fu_18796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3362" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_333_fu_18802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3363" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_166_fu_18808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3364" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_334_fu_18814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3365" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_335_fu_18820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3366" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_167_fu_18826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3367" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_166_fu_18832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3368" filename="pool/pooling.cpp" linenumber="28" name="tmp_263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3369" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_167_fu_18838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3370" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_95_fu_18844_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3373" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_168_fu_18852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3374" filename="pool/pooling.cpp" linenumber="28" name="tmp_264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_264_fu_18855_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3375" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_168_fu_18865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3376" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_336_fu_18869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3377" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_337_fu_18875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3378" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_168_fu_18881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3379" filename="pool/pooling.cpp" linenumber="28" name="tmp_265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3380" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_168_fu_18887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3381" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_96_fu_18893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3383" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_169_fu_18901_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3384" filename="pool/pooling.cpp" linenumber="28" name="tmp_266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_266_fu_18905_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3385" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_169_fu_18915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3386" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_170_fu_18919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3387" filename="pool/pooling.cpp" linenumber="28" name="tmp_267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_267_fu_18923_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3388" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_170_fu_18933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3389" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_338_fu_18937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3390" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_339_fu_18943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3391" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_169_fu_18949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3392" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_340_fu_18955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3393" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_341_fu_18961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3394" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_170_fu_18967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3395" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_169_fu_18973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3396" filename="pool/pooling.cpp" linenumber="28" name="tmp_268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3397" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_170_fu_18979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3398" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_97_fu_18985_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3400" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_171_fu_19012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3401" filename="pool/pooling.cpp" linenumber="28" name="tmp_269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_269_fu_19016_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3402" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_171_fu_19026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3403" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_172_fu_19030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3404" filename="pool/pooling.cpp" linenumber="28" name="tmp_270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_270_fu_19033_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3405" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_172_fu_19043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3406" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_342_fu_19047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3407" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_343_fu_19053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3408" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_171_fu_19059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3409" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_344_fu_19065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3410" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_345_fu_19071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3411" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_172_fu_19077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3412" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_171_fu_19083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3413" filename="pool/pooling.cpp" linenumber="28" name="tmp_271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3414" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_172_fu_19089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3415" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_98_fu_19095_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3417" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_173_fu_19103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3418" filename="pool/pooling.cpp" linenumber="28" name="tmp_272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_272_fu_19107_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3419" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_173_fu_19117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3420" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_174_fu_19121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3421" filename="pool/pooling.cpp" linenumber="28" name="tmp_273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_273_fu_19125_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3422" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_174_fu_19135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3423" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_346_fu_19139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3424" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_347_fu_19145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3425" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_173_fu_19151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3426" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_348_fu_19157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3427" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_349_fu_19163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3428" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_174_fu_19169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3429" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_173_fu_19175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3430" filename="pool/pooling.cpp" linenumber="28" name="tmp_274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3431" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_174_fu_19181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3432" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_99_fu_19187_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3435" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_175_fu_8268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3436" filename="pool/pooling.cpp" linenumber="28" name="tmp_275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_275_fu_8272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3437" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_175_fu_8282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3438" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_350_fu_8286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3439" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_351_fu_8292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3440" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_175_fu_8298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3441" filename="pool/pooling.cpp" linenumber="28" name="tmp_276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3442" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_175_fu_8304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3443" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_100_fu_8310_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3445" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_176_fu_19212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3446" filename="pool/pooling.cpp" linenumber="28" name="tmp_277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_277_fu_19216_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3447" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_176_fu_19226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3448" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_177_fu_19230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3449" filename="pool/pooling.cpp" linenumber="28" name="tmp_278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_278_fu_19233_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3450" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_177_fu_19243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3451" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_352_fu_19247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3452" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_353_fu_19253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3453" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_176_fu_19259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3454" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_354_fu_19265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3455" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_355_fu_19271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3456" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_177_fu_19277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3457" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_176_fu_19283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3458" filename="pool/pooling.cpp" linenumber="28" name="tmp_279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3459" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_177_fu_19289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3460" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_101_fu_19295_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3462" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_178_fu_19303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3463" filename="pool/pooling.cpp" linenumber="28" name="tmp_280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_280_fu_19307_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3464" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_178_fu_19317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3465" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_179_fu_19321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3466" filename="pool/pooling.cpp" linenumber="28" name="tmp_281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_281_fu_19325_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3467" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_179_fu_19335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3468" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_356_fu_19339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3469" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_357_fu_19345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3470" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_178_fu_19351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3471" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_358_fu_19357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3472" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_359_fu_19363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3473" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_179_fu_19369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3474" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_178_fu_19375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3475" filename="pool/pooling.cpp" linenumber="28" name="tmp_282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3476" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_179_fu_19381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3477" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_102_fu_19387_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3479" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_180_fu_19419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3480" filename="pool/pooling.cpp" linenumber="28" name="tmp_283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_283_fu_19423_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3481" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_180_fu_19433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3482" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_181_fu_19437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3483" filename="pool/pooling.cpp" linenumber="28" name="tmp_284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_284_fu_19440_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3484" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_181_fu_19450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3485" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_360_fu_19454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3486" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_361_fu_19460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3487" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_180_fu_19466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3488" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_362_fu_19472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3489" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_363_fu_19478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3490" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_181_fu_19484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3491" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_180_fu_19490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3492" filename="pool/pooling.cpp" linenumber="28" name="tmp_285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3493" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_181_fu_19496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3494" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_103_fu_19502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3497" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_182_fu_19510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3498" filename="pool/pooling.cpp" linenumber="28" name="tmp_286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_286_fu_19513_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3499" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_182_fu_19523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3500" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_364_fu_19527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3501" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_365_fu_19533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3502" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_182_fu_19539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3503" filename="pool/pooling.cpp" linenumber="28" name="tmp_287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3504" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_182_fu_19545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3505" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_104_fu_19551_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3507" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_183_fu_19559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3508" filename="pool/pooling.cpp" linenumber="28" name="tmp_288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_288_fu_19563_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3509" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_183_fu_19573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3510" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_184_fu_19577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3511" filename="pool/pooling.cpp" linenumber="28" name="tmp_289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_289_fu_19581_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3512" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_184_fu_19591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3513" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_366_fu_19595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3514" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_367_fu_19601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3515" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_183_fu_19607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3516" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_368_fu_19613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3517" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_369_fu_19619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3518" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_184_fu_19625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3519" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_183_fu_19631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3520" filename="pool/pooling.cpp" linenumber="28" name="tmp_290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3521" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_184_fu_19637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3522" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_105_fu_19643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3524" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_185_fu_19668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3525" filename="pool/pooling.cpp" linenumber="28" name="tmp_291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_291_fu_19672_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3526" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_185_fu_19682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3527" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_186_fu_19686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3528" filename="pool/pooling.cpp" linenumber="28" name="tmp_292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_292_fu_19689_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3529" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_186_fu_19699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3530" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_370_fu_19703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3531" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_371_fu_19709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3532" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_185_fu_19715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3533" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_372_fu_19721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3534" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_373_fu_19727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3535" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_186_fu_19733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3536" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_185_fu_19739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3537" filename="pool/pooling.cpp" linenumber="28" name="tmp_293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3538" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_186_fu_19745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3539" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_106_fu_19751_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3541" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_187_fu_19759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3542" filename="pool/pooling.cpp" linenumber="28" name="tmp_294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_294_fu_19763_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3543" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_187_fu_19773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3544" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_188_fu_19777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3545" filename="pool/pooling.cpp" linenumber="28" name="tmp_295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_295_fu_19781_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3546" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_188_fu_19791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3547" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_374_fu_19795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3548" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_375_fu_19801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3549" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_187_fu_19807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3550" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_376_fu_19813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3551" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_377_fu_19819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3552" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_188_fu_19825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3553" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_187_fu_19831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3554" filename="pool/pooling.cpp" linenumber="28" name="tmp_296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3555" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_188_fu_19837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3556" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_107_fu_19843_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3559" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_189_fu_19870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3560" filename="pool/pooling.cpp" linenumber="28" name="tmp_297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_297_fu_19873_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3561" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_189_fu_19883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3562" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_378_fu_19887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3563" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_379_fu_19893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3564" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_189_fu_19899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3565" filename="pool/pooling.cpp" linenumber="28" name="tmp_298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3566" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_189_fu_19905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3567" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_108_fu_19911_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3569" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_190_fu_19919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3570" filename="pool/pooling.cpp" linenumber="28" name="tmp_299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_299_fu_19923_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3571" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_190_fu_19933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3572" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_191_fu_19937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3573" filename="pool/pooling.cpp" linenumber="28" name="tmp_300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_300_fu_19941_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3574" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_191_fu_19951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3575" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_380_fu_19955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3576" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_381_fu_19961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3577" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_190_fu_19967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3578" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_382_fu_19973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3579" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_383_fu_19979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3580" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_191_fu_19985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3581" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_190_fu_19991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3582" filename="pool/pooling.cpp" linenumber="28" name="tmp_301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3583" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_191_fu_19997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3584" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_109_fu_20003_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3586" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_192_fu_20012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3587" filename="pool/pooling.cpp" linenumber="28" name="tmp_302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_302_fu_20016_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3588" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_192_fu_20026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3589" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_193_fu_20030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3590" filename="pool/pooling.cpp" linenumber="28" name="tmp_303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_303_fu_20034_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3591" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_193_fu_20044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3592" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_384_fu_20048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3593" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_385_fu_20054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3594" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_192_fu_20060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3595" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_386_fu_20066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3596" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_387_fu_20072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3597" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_193_fu_20078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3598" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_192_fu_20084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3599" filename="pool/pooling.cpp" linenumber="28" name="tmp_304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3600" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_193_fu_20090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3601" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_110_fu_20096_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3603" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_194_fu_20123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3604" filename="pool/pooling.cpp" linenumber="28" name="tmp_305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_305_fu_20127_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3605" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_194_fu_20137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3606" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_195_fu_20141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3607" filename="pool/pooling.cpp" linenumber="28" name="tmp_306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_306_fu_20144_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3608" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_195_fu_20154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3609" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_388_fu_20158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3610" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_389_fu_20164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3611" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_194_fu_20170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3612" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_390_fu_20176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3613" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_391_fu_20182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3614" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_195_fu_20188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3615" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_194_fu_20194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3616" filename="pool/pooling.cpp" linenumber="28" name="tmp_307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3617" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_195_fu_20200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3618" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_111_fu_20206_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3621" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_196_fu_20214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3622" filename="pool/pooling.cpp" linenumber="28" name="tmp_308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_308_fu_20217_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3623" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_196_fu_20227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3624" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_392_fu_20231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3625" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_393_fu_20237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3626" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_196_fu_20243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3627" filename="pool/pooling.cpp" linenumber="28" name="tmp_309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3628" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_196_fu_20249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3629" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_112_fu_20255_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3631" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_197_fu_20263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3632" filename="pool/pooling.cpp" linenumber="28" name="tmp_310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_310_fu_20267_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3633" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_197_fu_20277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3634" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_198_fu_20281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3635" filename="pool/pooling.cpp" linenumber="28" name="tmp_311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_311_fu_20285_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3636" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_198_fu_20295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3637" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_394_fu_20299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3638" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_395_fu_20305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3639" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_197_fu_20311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3640" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_396_fu_20317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3641" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_397_fu_20323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3642" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_198_fu_20329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3643" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_197_fu_20335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3644" filename="pool/pooling.cpp" linenumber="28" name="tmp_312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3645" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_198_fu_20341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3646" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_113_fu_20347_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3648" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_199_fu_20372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3649" filename="pool/pooling.cpp" linenumber="28" name="tmp_313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_313_fu_20376_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3650" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_199_fu_20386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3651" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_200_fu_20390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3652" filename="pool/pooling.cpp" linenumber="28" name="tmp_314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_314_fu_20393_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3653" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_200_fu_20403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3654" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_398_fu_20407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3655" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_399_fu_20413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3656" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_199_fu_20419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3657" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_400_fu_20425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3658" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_401_fu_20431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3659" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_200_fu_20437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3660" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_199_fu_20443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3661" filename="pool/pooling.cpp" linenumber="28" name="tmp_315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3662" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_200_fu_20449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3663" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_114_fu_20455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3665" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_201_fu_20463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3666" filename="pool/pooling.cpp" linenumber="28" name="tmp_316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_316_fu_20467_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3667" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_201_fu_20477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3668" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_202_fu_20481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3669" filename="pool/pooling.cpp" linenumber="28" name="tmp_317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_317_fu_20485_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3670" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_202_fu_20495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3671" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_402_fu_20499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3672" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_403_fu_20505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3673" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_201_fu_20511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3674" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_404_fu_20517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3675" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_405_fu_20523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3676" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_202_fu_20529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3677" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_201_fu_20535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3678" filename="pool/pooling.cpp" linenumber="28" name="tmp_318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3679" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_202_fu_20541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3680" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_115_fu_20547_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3683" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_203_fu_20574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3684" filename="pool/pooling.cpp" linenumber="28" name="tmp_319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_319_fu_20577_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3685" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_203_fu_20587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3686" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_406_fu_20591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3687" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_407_fu_20597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3688" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_203_fu_20603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3689" filename="pool/pooling.cpp" linenumber="28" name="tmp_320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3690" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_203_fu_20609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3691" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_116_fu_20615_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3693" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_204_fu_20623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3694" filename="pool/pooling.cpp" linenumber="28" name="tmp_321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_321_fu_20627_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3695" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_204_fu_20637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3696" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_205_fu_20641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3697" filename="pool/pooling.cpp" linenumber="28" name="tmp_322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_322_fu_20645_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3698" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_205_fu_20655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3699" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_408_fu_20659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3700" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_409_fu_20665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3701" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_204_fu_20671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3702" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_410_fu_20677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3703" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_411_fu_20683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3704" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_205_fu_20689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3705" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_204_fu_20695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3706" filename="pool/pooling.cpp" linenumber="28" name="tmp_323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3707" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_205_fu_20701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3708" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_117_fu_20707_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3710" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_206_fu_20716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3711" filename="pool/pooling.cpp" linenumber="28" name="tmp_324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_324_fu_20720_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3712" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_206_fu_20730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3713" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_207_fu_20734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3714" filename="pool/pooling.cpp" linenumber="28" name="tmp_325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_325_fu_20738_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3715" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_207_fu_20748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3716" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_412_fu_20752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3717" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_413_fu_20758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3718" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_206_fu_20764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3719" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_414_fu_20770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3720" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_415_fu_20776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3721" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_207_fu_20782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3722" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_206_fu_20788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3723" filename="pool/pooling.cpp" linenumber="28" name="tmp_326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3724" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_207_fu_20794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3725" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_118_fu_20800_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3727" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_208_fu_20827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3728" filename="pool/pooling.cpp" linenumber="28" name="tmp_327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_327_fu_20831_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3729" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_208_fu_20841_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3730" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_209_fu_20845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3731" filename="pool/pooling.cpp" linenumber="28" name="tmp_328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_328_fu_20848_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3732" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_209_fu_20858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3733" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_416_fu_20862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3734" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_417_fu_20868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3735" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_208_fu_20874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3736" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_418_fu_20880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3737" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_419_fu_20886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3738" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_209_fu_20892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3739" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_208_fu_20898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3740" filename="pool/pooling.cpp" linenumber="28" name="tmp_329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3741" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_209_fu_20904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3742" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_119_fu_20910_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3745" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_210_fu_20918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3746" filename="pool/pooling.cpp" linenumber="28" name="tmp_330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_330_fu_20921_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3747" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_210_fu_20931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3748" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_420_fu_20935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3749" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_421_fu_20941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3750" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_210_fu_20947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3751" filename="pool/pooling.cpp" linenumber="28" name="tmp_331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3752" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_210_fu_20953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3753" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_120_fu_20959_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3755" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_211_fu_20967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3756" filename="pool/pooling.cpp" linenumber="28" name="tmp_332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_332_fu_20971_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3757" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_211_fu_20981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3758" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_212_fu_20985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3759" filename="pool/pooling.cpp" linenumber="28" name="tmp_333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_333_fu_20989_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3760" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_212_fu_20999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3761" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_422_fu_21003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3762" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_423_fu_21009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3763" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_211_fu_21015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3764" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_424_fu_21021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3765" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_425_fu_21027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3766" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_212_fu_21033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3767" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_211_fu_21039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3768" filename="pool/pooling.cpp" linenumber="28" name="tmp_334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3769" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_212_fu_21045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3770" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_121_fu_21051_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3772" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_213_fu_21076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3773" filename="pool/pooling.cpp" linenumber="28" name="tmp_335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_335_fu_21080_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3774" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_213_fu_21090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3775" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_214_fu_21094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3776" filename="pool/pooling.cpp" linenumber="28" name="tmp_336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_336_fu_21097_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3777" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_214_fu_21107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3778" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_426_fu_21111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3779" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_427_fu_21117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3780" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_213_fu_21123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3781" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_428_fu_21129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3782" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_429_fu_21135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3783" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_214_fu_21141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3784" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_213_fu_21147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3785" filename="pool/pooling.cpp" linenumber="28" name="tmp_337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3786" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_214_fu_21153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3787" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_122_fu_21159_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3789" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_215_fu_21167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3790" filename="pool/pooling.cpp" linenumber="28" name="tmp_338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_338_fu_21171_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3791" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_215_fu_21181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3792" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_216_fu_21185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3793" filename="pool/pooling.cpp" linenumber="28" name="tmp_339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_339_fu_21189_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3794" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_216_fu_21199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3795" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_430_fu_21203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3796" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_431_fu_21209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3797" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_215_fu_21215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3798" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_432_fu_21221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3799" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_433_fu_21227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3800" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_216_fu_21233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3801" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_215_fu_21239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3802" filename="pool/pooling.cpp" linenumber="28" name="tmp_340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3803" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_216_fu_21245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3804" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_123_fu_21251_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3807" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_217_fu_8372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3808" filename="pool/pooling.cpp" linenumber="28" name="tmp_341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_341_fu_8376_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3809" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_217_fu_8386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3810" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_434_fu_8390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3811" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_435_fu_8396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3812" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_217_fu_8402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3813" filename="pool/pooling.cpp" linenumber="28" name="tmp_342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3814" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_217_fu_8408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3815" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_124_fu_8414_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3817" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_218_fu_21278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3818" filename="pool/pooling.cpp" linenumber="28" name="tmp_343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_343_fu_21282_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3819" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_218_fu_21292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3820" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_219_fu_21296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3821" filename="pool/pooling.cpp" linenumber="28" name="tmp_344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_344_fu_21299_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3822" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_219_fu_21309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3823" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_436_fu_21313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3824" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_437_fu_21319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3825" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_218_fu_21325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3826" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_438_fu_21331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3827" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_439_fu_21337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3828" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_219_fu_21343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3829" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_218_fu_21349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3830" filename="pool/pooling.cpp" linenumber="28" name="tmp_345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3831" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_219_fu_21355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3832" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_125_fu_21361_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3834" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_220_fu_21369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3835" filename="pool/pooling.cpp" linenumber="28" name="tmp_346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_346_fu_21373_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3836" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_220_fu_21383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3837" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_221_fu_21387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3838" filename="pool/pooling.cpp" linenumber="28" name="tmp_347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_347_fu_21391_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3839" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_221_fu_21401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3840" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_440_fu_21405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3841" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_441_fu_21411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3842" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_220_fu_21417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3843" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_442_fu_21423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3844" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_443_fu_21429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3845" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_221_fu_21435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3846" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_220_fu_21441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3847" filename="pool/pooling.cpp" linenumber="28" name="tmp_348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3848" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_221_fu_21447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3849" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_126_fu_21453_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3851" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_222_fu_21480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3852" filename="pool/pooling.cpp" linenumber="28" name="tmp_349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_349_fu_21484_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3853" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_222_fu_21494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3854" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_223_fu_21498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3855" filename="pool/pooling.cpp" linenumber="28" name="tmp_350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_350_fu_21501_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3856" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_223_fu_21511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3857" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_444_fu_21515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3858" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_445_fu_21521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3859" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_222_fu_21527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3860" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_446_fu_21533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3861" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_447_fu_21539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3862" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_223_fu_21545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3863" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_222_fu_21551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3864" filename="pool/pooling.cpp" linenumber="28" name="tmp_351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3865" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_223_fu_21557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3866" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_127_fu_21563_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3869" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_224_fu_21571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3870" filename="pool/pooling.cpp" linenumber="28" name="tmp_352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_352_fu_21574_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3871" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_224_fu_21584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3872" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_448_fu_21588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3873" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_449_fu_21594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3874" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_224_fu_21600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3875" filename="pool/pooling.cpp" linenumber="28" name="tmp_353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3876" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_224_fu_21606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3877" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_128_fu_21612_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3879" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_225_fu_21620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3880" filename="pool/pooling.cpp" linenumber="28" name="tmp_354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_354_fu_21624_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3881" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_225_fu_21634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3882" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_226_fu_21638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3883" filename="pool/pooling.cpp" linenumber="28" name="tmp_355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_355_fu_21642_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3884" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_226_fu_21652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3885" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_450_fu_21656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3886" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_451_fu_21662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3887" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_225_fu_21668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3888" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_452_fu_21674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3889" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_453_fu_21680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3890" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_226_fu_21686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3891" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_225_fu_21692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3892" filename="pool/pooling.cpp" linenumber="28" name="tmp_356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3893" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_226_fu_21698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3894" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_129_fu_21704_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3896" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_227_fu_21729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3897" filename="pool/pooling.cpp" linenumber="28" name="tmp_357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_357_fu_21733_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3898" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_227_fu_21743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3899" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_228_fu_21747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3900" filename="pool/pooling.cpp" linenumber="28" name="tmp_358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_358_fu_21750_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3901" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_228_fu_21760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3902" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_454_fu_21764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3903" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_455_fu_21770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3904" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_227_fu_21776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3905" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_456_fu_21782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3906" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_457_fu_21788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3907" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_228_fu_21794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3908" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_227_fu_21800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3909" filename="pool/pooling.cpp" linenumber="28" name="tmp_359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3910" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_228_fu_21806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3911" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_130_fu_21812_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3913" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_229_fu_21820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3914" filename="pool/pooling.cpp" linenumber="28" name="tmp_360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_360_fu_21824_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3915" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_229_fu_21834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3916" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_230_fu_21838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3917" filename="pool/pooling.cpp" linenumber="28" name="tmp_361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_361_fu_21842_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3918" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_230_fu_21852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3919" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_458_fu_21856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3920" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_459_fu_21862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3921" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_229_fu_21868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3922" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_460_fu_21874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3923" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_461_fu_21880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3924" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_230_fu_21886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3925" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_229_fu_21892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3926" filename="pool/pooling.cpp" linenumber="28" name="tmp_362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3927" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_230_fu_21898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3928" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_131_fu_21904_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3931" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_231_fu_21931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3932" filename="pool/pooling.cpp" linenumber="28" name="tmp_363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_363_fu_21934_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3933" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_231_fu_21944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3934" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_462_fu_21948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3935" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_463_fu_21954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3936" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_231_fu_21960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3937" filename="pool/pooling.cpp" linenumber="28" name="tmp_364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3938" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_231_fu_21966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3939" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_132_fu_21972_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3941" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_232_fu_21980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3942" filename="pool/pooling.cpp" linenumber="28" name="tmp_365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_365_fu_21984_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3943" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_232_fu_21994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3944" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_233_fu_21998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3945" filename="pool/pooling.cpp" linenumber="28" name="tmp_366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_366_fu_22002_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3946" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_233_fu_22012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3947" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_464_fu_22016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3948" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_465_fu_22022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3949" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_232_fu_22028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3950" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_466_fu_22034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3951" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_467_fu_22040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3952" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_233_fu_22046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3953" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_232_fu_22052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3954" filename="pool/pooling.cpp" linenumber="28" name="tmp_367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3955" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_233_fu_22058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3956" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_133_fu_22064_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3958" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_234_fu_22073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3959" filename="pool/pooling.cpp" linenumber="28" name="tmp_368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_368_fu_22077_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3960" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_234_fu_22087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3961" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_235_fu_22091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3962" filename="pool/pooling.cpp" linenumber="28" name="tmp_369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_369_fu_22095_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3963" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_235_fu_22105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3964" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_468_fu_22109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3965" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_469_fu_22115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3966" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_234_fu_22121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3967" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_470_fu_22127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3968" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_471_fu_22133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3969" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_235_fu_22139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3970" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_234_fu_22145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3971" filename="pool/pooling.cpp" linenumber="28" name="tmp_370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3972" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_235_fu_22151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3973" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_134_fu_22157_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3975" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_236_fu_22184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3976" filename="pool/pooling.cpp" linenumber="28" name="tmp_371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_371_fu_22188_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3977" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_236_fu_22198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3978" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_237_fu_22202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3979" filename="pool/pooling.cpp" linenumber="28" name="tmp_372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_372_fu_22205_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3980" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_237_fu_22215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3981" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_472_fu_22219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3982" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_473_fu_22225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3983" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_236_fu_22231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3984" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_474_fu_22237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3985" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_475_fu_22243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3986" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_237_fu_22249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3987" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_236_fu_22255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3988" filename="pool/pooling.cpp" linenumber="28" name="tmp_373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3989" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_237_fu_22261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3990" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_135_fu_22267_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3993" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_238_fu_22275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3994" filename="pool/pooling.cpp" linenumber="28" name="tmp_374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_374_fu_22278_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3995" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_238_fu_22288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3996" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_476_fu_22292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3997" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_477_fu_22298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3998" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_238_fu_22304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3999" filename="pool/pooling.cpp" linenumber="28" name="tmp_375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4000" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_238_fu_22310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4001" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_136_fu_22316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4003" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_239_fu_22324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4004" filename="pool/pooling.cpp" linenumber="28" name="tmp_376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_376_fu_22328_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4005" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_239_fu_22338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4006" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_240_fu_22342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4007" filename="pool/pooling.cpp" linenumber="28" name="tmp_377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_377_fu_22346_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4008" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_240_fu_22356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4009" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_478_fu_22360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4010" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_479_fu_22366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4011" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_239_fu_22372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4012" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_480_fu_22378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4013" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_481_fu_22384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4014" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_240_fu_22390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4015" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_239_fu_22396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4016" filename="pool/pooling.cpp" linenumber="28" name="tmp_378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4017" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_240_fu_22402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4018" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_137_fu_22408_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4020" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_241_fu_22433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4021" filename="pool/pooling.cpp" linenumber="28" name="tmp_379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_379_fu_22437_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4022" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_241_fu_22447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4023" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_242_fu_22451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4024" filename="pool/pooling.cpp" linenumber="28" name="tmp_380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_380_fu_22454_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4025" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_242_fu_22464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4026" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_482_fu_22468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4027" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_483_fu_22474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4028" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_241_fu_22480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4029" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_484_fu_22486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4030" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_485_fu_22492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4031" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_242_fu_22498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4032" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_241_fu_22504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4033" filename="pool/pooling.cpp" linenumber="28" name="tmp_381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4034" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_242_fu_22510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4035" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_138_fu_22516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4037" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_243_fu_22524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4038" filename="pool/pooling.cpp" linenumber="28" name="tmp_382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_382_fu_22528_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4039" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_243_fu_22538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4040" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_244_fu_22542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4041" filename="pool/pooling.cpp" linenumber="28" name="tmp_383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_383_fu_22546_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4042" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_244_fu_22556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4043" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_486_fu_22560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4044" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_487_fu_22566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4045" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_243_fu_22572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4046" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_488_fu_22578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4047" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_489_fu_22584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4048" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_244_fu_22590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4049" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_243_fu_22596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4050" filename="pool/pooling.cpp" linenumber="28" name="tmp_384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4051" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_244_fu_22602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4052" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_139_fu_22608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4055" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_245_fu_22635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4056" filename="pool/pooling.cpp" linenumber="28" name="tmp_385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_385_fu_22638_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4057" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_245_fu_22648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4058" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_490_fu_22652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4059" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_491_fu_22658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4060" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_245_fu_22664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4061" filename="pool/pooling.cpp" linenumber="28" name="tmp_386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4062" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_245_fu_22670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4063" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_140_fu_22676_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4065" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_246_fu_22684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4066" filename="pool/pooling.cpp" linenumber="28" name="tmp_387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_387_fu_22688_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4067" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_246_fu_22698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4068" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_247_fu_22702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4069" filename="pool/pooling.cpp" linenumber="28" name="tmp_388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_388_fu_22706_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4070" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_247_fu_22716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4071" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_492_fu_22720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4072" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_493_fu_22726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4073" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_246_fu_22732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4074" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_494_fu_22738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4075" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_495_fu_22744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4076" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_247_fu_22750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4077" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_246_fu_22756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4078" filename="pool/pooling.cpp" linenumber="28" name="tmp_389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4079" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_247_fu_22762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4080" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_141_fu_22768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4082" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_248_fu_22777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4083" filename="pool/pooling.cpp" linenumber="28" name="tmp_390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_390_fu_22781_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4084" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_248_fu_22791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4085" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_249_fu_22795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4086" filename="pool/pooling.cpp" linenumber="28" name="tmp_391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_391_fu_22799_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4087" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_249_fu_22809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4088" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_496_fu_22813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4089" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_497_fu_22819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4090" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_248_fu_22825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4091" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_498_fu_22831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4092" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_499_fu_22837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4093" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_249_fu_22843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4094" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_248_fu_22849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4095" filename="pool/pooling.cpp" linenumber="28" name="tmp_392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4096" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_249_fu_22855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4097" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_142_fu_22861_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4099" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_250_fu_22888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4100" filename="pool/pooling.cpp" linenumber="28" name="tmp_393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_393_fu_22892_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4101" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_250_fu_22902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4102" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_251_fu_22906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4103" filename="pool/pooling.cpp" linenumber="28" name="tmp_394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_394_fu_22909_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4104" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_251_fu_22919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4105" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_500_fu_22923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4106" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_501_fu_22929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4107" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_250_fu_22935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4108" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_502_fu_22941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4109" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_503_fu_22947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4110" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_251_fu_22953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4111" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_250_fu_22959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4112" filename="pool/pooling.cpp" linenumber="28" name="tmp_395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4113" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_251_fu_22965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4114" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_143_fu_22971_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4117" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_252_fu_8476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4118" filename="pool/pooling.cpp" linenumber="28" name="tmp_396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_396_fu_8480_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4119" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_252_fu_8490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4120" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_504_fu_8494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4121" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_505_fu_8500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4122" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_252_fu_8506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4123" filename="pool/pooling.cpp" linenumber="28" name="tmp_397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4124" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_252_fu_8512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4125" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_144_fu_8518_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4127" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_253_fu_22979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4128" filename="pool/pooling.cpp" linenumber="28" name="tmp_398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_398_fu_22983_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4129" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_253_fu_22993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4130" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_254_fu_22997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4131" filename="pool/pooling.cpp" linenumber="28" name="tmp_399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_399_fu_23000_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4132" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_254_fu_23010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4133" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_506_fu_23014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4134" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_507_fu_23020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4135" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_253_fu_23026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4136" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_508_fu_23032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4137" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_509_fu_23038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4138" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_254_fu_23044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4139" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_253_fu_23050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4140" filename="pool/pooling.cpp" linenumber="28" name="tmp_400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4141" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_254_fu_23056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4142" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_145_fu_23062_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4144" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_255_fu_23086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4145" filename="pool/pooling.cpp" linenumber="28" name="tmp_401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_401_fu_23090_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4146" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_255_fu_23100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4147" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_256_fu_23104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4148" filename="pool/pooling.cpp" linenumber="28" name="tmp_402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_402_fu_23107_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4149" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_256_fu_23117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4150" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_510_fu_23121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4151" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_511_fu_23127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4152" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_255_fu_23133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4153" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_512_fu_23139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4154" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_513_fu_23145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4155" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_256_fu_23151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4156" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_255_fu_23157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4157" filename="pool/pooling.cpp" linenumber="28" name="tmp_403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4158" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_256_fu_23163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4159" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_146_fu_23169_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4161" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_257_fu_23177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4162" filename="pool/pooling.cpp" linenumber="28" name="tmp_404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_404_fu_23181_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4163" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_257_fu_23191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4164" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_258_fu_23195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4165" filename="pool/pooling.cpp" linenumber="28" name="tmp_405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_405_fu_23199_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4166" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_258_fu_23209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4167" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_514_fu_23213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4168" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_515_fu_23219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4169" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_257_fu_23225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4170" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_516_fu_23231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4171" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_517_fu_23237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4172" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_258_fu_23243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4173" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_257_fu_23249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4174" filename="pool/pooling.cpp" linenumber="28" name="tmp_406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4175" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_258_fu_23255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4176" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_147_fu_23261_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4179" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_259_fu_8526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4180" filename="pool/pooling.cpp" linenumber="28" name="tmp_407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_407_fu_8530_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4181" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_259_fu_8540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4182" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_518_fu_8544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4183" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_519_fu_8550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4184" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_259_fu_8556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4185" filename="pool/pooling.cpp" linenumber="28" name="tmp_408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4186" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_259_fu_8562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4187" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_148_fu_8568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4189" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_260_fu_23290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4190" filename="pool/pooling.cpp" linenumber="28" name="tmp_409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_409_fu_23294_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4191" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_260_fu_23304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4192" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_261_fu_23308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4193" filename="pool/pooling.cpp" linenumber="28" name="tmp_410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_410_fu_23311_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4194" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_261_fu_23321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4195" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_520_fu_23325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4196" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_521_fu_23331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4197" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_260_fu_23337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4198" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_522_fu_23343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4199" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_523_fu_23349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4200" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_261_fu_23355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4201" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_260_fu_23361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4202" filename="pool/pooling.cpp" linenumber="28" name="tmp_411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4203" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_261_fu_23367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4204" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_149_fu_23373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4206" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_262_fu_23381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4207" filename="pool/pooling.cpp" linenumber="28" name="tmp_412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_412_fu_23385_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4208" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_262_fu_23395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4209" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_263_fu_23399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4210" filename="pool/pooling.cpp" linenumber="28" name="tmp_413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_413_fu_23403_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4211" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_263_fu_23413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4212" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_524_fu_23417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4213" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_525_fu_23423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4214" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_262_fu_23429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4215" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_526_fu_23435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4216" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_527_fu_23441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4217" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_263_fu_23447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4218" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_262_fu_23453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4219" filename="pool/pooling.cpp" linenumber="28" name="tmp_414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4220" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_263_fu_23459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4221" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_150_fu_23465_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4223" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_264_fu_23492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4224" filename="pool/pooling.cpp" linenumber="28" name="tmp_415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_415_fu_23496_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4225" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_264_fu_23506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4226" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_265_fu_23510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4227" filename="pool/pooling.cpp" linenumber="28" name="tmp_416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_416_fu_23513_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4228" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_265_fu_23523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4229" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_528_fu_23527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4230" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_529_fu_23533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4231" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_264_fu_23539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4232" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_530_fu_23545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4233" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_531_fu_23551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4234" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_265_fu_23557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4235" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_264_fu_23563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4236" filename="pool/pooling.cpp" linenumber="28" name="tmp_417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4237" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_265_fu_23569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4238" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_151_fu_23575_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4241" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_266_fu_23583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4242" filename="pool/pooling.cpp" linenumber="28" name="tmp_418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_418_fu_23586_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4243" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_266_fu_23596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4244" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_532_fu_23600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4245" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_533_fu_23606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4246" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_266_fu_23612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4247" filename="pool/pooling.cpp" linenumber="28" name="tmp_419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4248" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_266_fu_23618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4249" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_152_fu_23624_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4251" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_267_fu_23632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4252" filename="pool/pooling.cpp" linenumber="28" name="tmp_420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_420_fu_23636_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4253" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_267_fu_23646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4254" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_268_fu_23650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4255" filename="pool/pooling.cpp" linenumber="28" name="tmp_421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_421_fu_23654_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4256" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_268_fu_23664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4257" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_534_fu_23668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4258" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_535_fu_23674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4259" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_267_fu_23680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4260" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_536_fu_23686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4261" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_537_fu_23692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4262" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_268_fu_23698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4263" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_267_fu_23704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4264" filename="pool/pooling.cpp" linenumber="28" name="tmp_422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4265" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_268_fu_23710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4266" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_153_fu_23716_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4268" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_269_fu_23743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4269" filename="pool/pooling.cpp" linenumber="28" name="tmp_423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_423_fu_23747_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4270" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_269_fu_23757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4271" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_270_fu_23761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4272" filename="pool/pooling.cpp" linenumber="28" name="tmp_424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_424_fu_23764_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4273" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_270_fu_23774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4274" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_538_fu_23778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4275" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_539_fu_23784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4276" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_269_fu_23790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4277" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_540_fu_23796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4278" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_541_fu_23802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4279" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_270_fu_23808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4280" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_269_fu_23814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4281" filename="pool/pooling.cpp" linenumber="28" name="tmp_425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4282" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_270_fu_23820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4283" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_154_fu_23826_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4285" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_271_fu_23834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4286" filename="pool/pooling.cpp" linenumber="28" name="tmp_426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_426_fu_23838_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4287" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_271_fu_23848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4288" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_272_fu_23852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4289" filename="pool/pooling.cpp" linenumber="28" name="tmp_427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_427_fu_23856_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4290" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_272_fu_23866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4291" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_542_fu_23870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4292" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_543_fu_23876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4293" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_271_fu_23882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4294" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_544_fu_23888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4295" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_545_fu_23894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4296" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_272_fu_23900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4297" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_271_fu_23906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4298" filename="pool/pooling.cpp" linenumber="28" name="tmp_428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4299" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_272_fu_23912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4300" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_155_fu_23918_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4303" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_273_fu_23947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4304" filename="pool/pooling.cpp" linenumber="28" name="tmp_429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_429_fu_23950_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4305" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_273_fu_23960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4306" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_546_fu_23964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4307" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_547_fu_23970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4308" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_273_fu_23976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4309" filename="pool/pooling.cpp" linenumber="28" name="tmp_430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4310" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_273_fu_23982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4311" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_156_fu_23988_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4313" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_274_fu_23996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4314" filename="pool/pooling.cpp" linenumber="28" name="tmp_431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_431_fu_24000_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4315" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_274_fu_24010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4316" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_275_fu_24014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4317" filename="pool/pooling.cpp" linenumber="28" name="tmp_432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_432_fu_24018_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4318" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_275_fu_24028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4319" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_548_fu_24032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4320" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_549_fu_24038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4321" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_274_fu_24044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4322" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_550_fu_24050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4323" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_551_fu_24056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4324" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_275_fu_24062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4325" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_274_fu_24068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4326" filename="pool/pooling.cpp" linenumber="28" name="tmp_433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4327" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_275_fu_24074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4328" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_157_fu_24080_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4330" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_276_fu_24089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4331" filename="pool/pooling.cpp" linenumber="28" name="tmp_434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_434_fu_24093_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4332" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_276_fu_24103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4333" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_277_fu_24107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4334" filename="pool/pooling.cpp" linenumber="28" name="tmp_435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_435_fu_24111_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4335" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_277_fu_24121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4336" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_552_fu_24125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4337" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_553_fu_24131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4338" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_276_fu_24137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4339" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_554_fu_24143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4340" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_555_fu_24149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4341" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_277_fu_24155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4342" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_276_fu_24161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4343" filename="pool/pooling.cpp" linenumber="28" name="tmp_436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4344" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_277_fu_24167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4345" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_158_fu_24173_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4347" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_278_fu_24200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4348" filename="pool/pooling.cpp" linenumber="28" name="tmp_437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_437_fu_24204_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4349" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_278_fu_24214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4350" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_279_fu_24218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4351" filename="pool/pooling.cpp" linenumber="28" name="tmp_438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_438_fu_24221_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4352" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_279_fu_24231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4353" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_556_fu_24235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4354" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_557_fu_24241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4355" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_278_fu_24247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4356" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_558_fu_24253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4357" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_559_fu_24259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4358" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_279_fu_24265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4359" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_278_fu_24271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4360" filename="pool/pooling.cpp" linenumber="28" name="tmp_439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4361" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_279_fu_24277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4362" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_159_fu_24283_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4365" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_280_fu_24291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4366" filename="pool/pooling.cpp" linenumber="28" name="tmp_440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_440_fu_24294_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4367" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_280_fu_24304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4368" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_560_fu_24308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4369" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_561_fu_24314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4370" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_280_fu_24320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4371" filename="pool/pooling.cpp" linenumber="28" name="tmp_441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4372" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_280_fu_24326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4373" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_160_fu_24332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4375" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_281_fu_24340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4376" filename="pool/pooling.cpp" linenumber="28" name="tmp_442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_442_fu_24344_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4377" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_281_fu_24354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4378" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_282_fu_24358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4379" filename="pool/pooling.cpp" linenumber="28" name="tmp_443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_443_fu_24362_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4380" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_282_fu_24372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4381" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_562_fu_24376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4382" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_563_fu_24382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4383" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_281_fu_24388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4384" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_564_fu_24394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4385" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_565_fu_24400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4386" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_282_fu_24406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4387" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_281_fu_24412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4388" filename="pool/pooling.cpp" linenumber="28" name="tmp_444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4389" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_282_fu_24418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4390" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_161_fu_24424_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4392" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_283_fu_24451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4393" filename="pool/pooling.cpp" linenumber="28" name="tmp_445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_445_fu_24455_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4394" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_283_fu_24465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4395" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_284_fu_24469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4396" filename="pool/pooling.cpp" linenumber="28" name="tmp_446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_446_fu_24472_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4397" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_284_fu_24482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4398" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_566_fu_24486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4399" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_567_fu_24492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4400" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_283_fu_24498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4401" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_568_fu_24504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4402" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_569_fu_24510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4403" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_284_fu_24516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4404" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_283_fu_24522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4405" filename="pool/pooling.cpp" linenumber="28" name="tmp_447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4406" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_284_fu_24528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4407" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_162_fu_24534_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4409" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_285_fu_24542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4410" filename="pool/pooling.cpp" linenumber="28" name="tmp_448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_448_fu_24546_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4411" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_285_fu_24556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4412" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_286_fu_24560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4413" filename="pool/pooling.cpp" linenumber="28" name="tmp_449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_449_fu_24564_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4414" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_286_fu_24574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4415" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_570_fu_24578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4416" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_571_fu_24584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4417" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_285_fu_24590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4418" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_572_fu_24596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4419" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_573_fu_24602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4420" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_286_fu_24608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4421" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_285_fu_24614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4422" filename="pool/pooling.cpp" linenumber="28" name="tmp_450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4423" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_286_fu_24620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4424" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_163_fu_24626_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4427" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_287_fu_24655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4428" filename="pool/pooling.cpp" linenumber="28" name="tmp_451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_451_fu_24658_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4429" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_287_fu_24668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4430" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_574_fu_24672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4431" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_575_fu_24678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4432" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_287_fu_24684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4433" filename="pool/pooling.cpp" linenumber="28" name="tmp_452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4434" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_287_fu_24690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4435" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_164_fu_24696_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4437" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_288_fu_24704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4438" filename="pool/pooling.cpp" linenumber="28" name="tmp_453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_453_fu_24708_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4439" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_288_fu_24718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4440" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_289_fu_24722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4441" filename="pool/pooling.cpp" linenumber="28" name="tmp_454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_454_fu_24726_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4442" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_289_fu_24736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4443" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_576_fu_24740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4444" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_577_fu_24746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4445" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_288_fu_24752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4446" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_578_fu_24758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4447" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_579_fu_24764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4448" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_289_fu_24770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4449" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_288_fu_24776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4450" filename="pool/pooling.cpp" linenumber="28" name="tmp_455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4451" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_289_fu_24782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4452" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_165_fu_24788_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4454" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_290_fu_24797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4455" filename="pool/pooling.cpp" linenumber="28" name="tmp_456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_456_fu_24801_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4456" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_290_fu_24811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4457" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_291_fu_24815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4458" filename="pool/pooling.cpp" linenumber="28" name="tmp_457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_457_fu_24819_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4459" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_291_fu_24829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4460" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_580_fu_24833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4461" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_581_fu_24839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4462" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_290_fu_24845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4463" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_582_fu_24851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4464" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_583_fu_24857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4465" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_291_fu_24863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4466" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_290_fu_24869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4467" filename="pool/pooling.cpp" linenumber="28" name="tmp_458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4468" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_291_fu_24875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4469" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_166_fu_24881_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4471" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_292_fu_24908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4472" filename="pool/pooling.cpp" linenumber="28" name="tmp_459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_459_fu_24912_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4473" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_292_fu_24922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4474" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_293_fu_24926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4475" filename="pool/pooling.cpp" linenumber="28" name="tmp_460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_460_fu_24929_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4476" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_293_fu_24939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4477" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_584_fu_24943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4478" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_585_fu_24949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4479" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_292_fu_24955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4480" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_586_fu_24961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4481" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_587_fu_24967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4482" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_293_fu_24973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4483" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_292_fu_24979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4484" filename="pool/pooling.cpp" linenumber="28" name="tmp_461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4485" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_293_fu_24985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4486" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_167_fu_24991_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4489" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_294_fu_24999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4490" filename="pool/pooling.cpp" linenumber="28" name="tmp_462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_462_fu_25002_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4491" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_294_fu_25012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4492" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_588_fu_25016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4493" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_589_fu_25022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4494" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_294_fu_25028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4495" filename="pool/pooling.cpp" linenumber="28" name="tmp_463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4496" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_294_fu_25034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4497" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_168_fu_25040_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4499" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_295_fu_25048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4500" filename="pool/pooling.cpp" linenumber="28" name="tmp_464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_464_fu_25052_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4501" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_295_fu_25062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4502" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_296_fu_25066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4503" filename="pool/pooling.cpp" linenumber="28" name="tmp_465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_465_fu_25070_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4504" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_296_fu_25080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4505" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_590_fu_25084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4506" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_591_fu_25090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4507" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_295_fu_25096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4508" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_592_fu_25102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4509" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_593_fu_25108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4510" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_296_fu_25114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4511" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_295_fu_25120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4512" filename="pool/pooling.cpp" linenumber="28" name="tmp_466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4513" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_296_fu_25126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4514" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_169_fu_25132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4516" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_297_fu_25159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4517" filename="pool/pooling.cpp" linenumber="28" name="tmp_467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_467_fu_25163_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4518" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_297_fu_25173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4519" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_298_fu_25177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4520" filename="pool/pooling.cpp" linenumber="28" name="tmp_468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_468_fu_25180_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4521" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_298_fu_25190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4522" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_594_fu_25194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4523" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_595_fu_25200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4524" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_297_fu_25206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4525" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_596_fu_25212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4526" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_597_fu_25218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4527" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_298_fu_25224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4528" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_297_fu_25230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4529" filename="pool/pooling.cpp" linenumber="28" name="tmp_469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4530" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_298_fu_25236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4531" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_170_fu_25242_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4533" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_299_fu_25250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4534" filename="pool/pooling.cpp" linenumber="28" name="tmp_470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_470_fu_25254_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4535" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_299_fu_25264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4536" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_300_fu_25268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4537" filename="pool/pooling.cpp" linenumber="28" name="tmp_471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_471_fu_25272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4538" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_300_fu_25282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4539" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_598_fu_25286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4540" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_599_fu_25292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4541" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_299_fu_25298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4542" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_600_fu_25304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4543" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_601_fu_25310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4544" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_300_fu_25316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4545" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_299_fu_25322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4546" filename="pool/pooling.cpp" linenumber="28" name="tmp_472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4547" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_300_fu_25328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4548" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_171_fu_25334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4551" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_301_fu_25363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4552" filename="pool/pooling.cpp" linenumber="28" name="tmp_473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_473_fu_25366_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4553" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_301_fu_25376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4554" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_602_fu_25380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4555" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_603_fu_25386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4556" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_301_fu_25392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4557" filename="pool/pooling.cpp" linenumber="28" name="tmp_474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4558" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_301_fu_25398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4559" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_172_fu_25404_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4561" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_302_fu_25412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4562" filename="pool/pooling.cpp" linenumber="28" name="tmp_475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_475_fu_25416_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4563" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_302_fu_25426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4564" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_303_fu_25430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4565" filename="pool/pooling.cpp" linenumber="28" name="tmp_476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_476_fu_25434_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4566" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_303_fu_25444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4567" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_604_fu_25448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4568" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_605_fu_25454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4569" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_302_fu_25460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4570" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_606_fu_25466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4571" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_607_fu_25472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4572" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_303_fu_25478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4573" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_302_fu_25484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4574" filename="pool/pooling.cpp" linenumber="28" name="tmp_477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4575" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_303_fu_25490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4576" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_173_fu_25496_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4578" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_304_fu_25505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4579" filename="pool/pooling.cpp" linenumber="28" name="tmp_478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_478_fu_25509_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4580" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_304_fu_25519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4581" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_305_fu_25523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4582" filename="pool/pooling.cpp" linenumber="28" name="tmp_479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_479_fu_25527_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4583" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_305_fu_25537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4584" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_608_fu_25541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4585" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_609_fu_25547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4586" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_304_fu_25553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4587" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_610_fu_25559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4588" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_611_fu_25565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4589" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_305_fu_25571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4590" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_304_fu_25577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4591" filename="pool/pooling.cpp" linenumber="28" name="tmp_480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4592" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_305_fu_25583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4593" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_174_fu_25589_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4595" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_306_fu_25614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4596" filename="pool/pooling.cpp" linenumber="28" name="tmp_481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_481_fu_25618_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4597" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_306_fu_25628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4598" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_307_fu_25632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4599" filename="pool/pooling.cpp" linenumber="28" name="tmp_482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_482_fu_25635_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4600" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_307_fu_25645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4601" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_612_fu_25649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4602" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_613_fu_25655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4603" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_306_fu_25661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4604" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_614_fu_25667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4605" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_615_fu_25673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4606" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_307_fu_25679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4607" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_306_fu_25685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4608" filename="pool/pooling.cpp" linenumber="28" name="tmp_483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4609" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_307_fu_25691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4610" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_175_fu_25697_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4613" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_308_fu_25705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4614" filename="pool/pooling.cpp" linenumber="28" name="tmp_484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_484_fu_25708_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4615" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_308_fu_25718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4616" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_616_fu_25722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4617" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_617_fu_25728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4618" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_308_fu_25734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4619" filename="pool/pooling.cpp" linenumber="28" name="tmp_485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4620" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_308_fu_25740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4621" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_176_fu_25746_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4623" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_309_fu_25754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4624" filename="pool/pooling.cpp" linenumber="28" name="tmp_486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_486_fu_25758_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4625" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_309_fu_25768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4626" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_310_fu_25772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4627" filename="pool/pooling.cpp" linenumber="28" name="tmp_487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_487_fu_25776_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4628" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_310_fu_25786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4629" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_618_fu_25790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4630" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_619_fu_25796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4631" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_309_fu_25802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4632" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_620_fu_25808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4633" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_621_fu_25814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4634" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_310_fu_25820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4635" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_309_fu_25826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4636" filename="pool/pooling.cpp" linenumber="28" name="tmp_488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4637" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_310_fu_25832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4638" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_177_fu_25838_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4640" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_311_fu_25865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4641" filename="pool/pooling.cpp" linenumber="28" name="tmp_489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_489_fu_25869_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4642" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_311_fu_25879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4643" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_312_fu_25883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4644" filename="pool/pooling.cpp" linenumber="28" name="tmp_490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_490_fu_25886_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4645" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_312_fu_25896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4646" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_622_fu_25900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4647" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_623_fu_25906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4648" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_311_fu_25912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4649" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_624_fu_25918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4650" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_625_fu_25924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4651" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_312_fu_25930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4652" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_311_fu_25936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4653" filename="pool/pooling.cpp" linenumber="28" name="tmp_491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4654" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_312_fu_25942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4655" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_178_fu_25948_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4657" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_313_fu_25956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4658" filename="pool/pooling.cpp" linenumber="28" name="tmp_492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_492_fu_25960_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4659" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_313_fu_25970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4660" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_314_fu_25974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4661" filename="pool/pooling.cpp" linenumber="28" name="tmp_493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_493_fu_25978_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4662" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_314_fu_25988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4663" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_626_fu_25992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4664" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_627_fu_25998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4665" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_313_fu_26004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4666" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_628_fu_26010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4667" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_629_fu_26016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4668" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_314_fu_26022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4669" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_313_fu_26028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4670" filename="pool/pooling.cpp" linenumber="28" name="tmp_494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4671" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_314_fu_26034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4672" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_179_fu_26040_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4675" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_315_fu_26067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4676" filename="pool/pooling.cpp" linenumber="28" name="tmp_495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_495_fu_26070_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4677" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_315_fu_26080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4678" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_630_fu_26084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4679" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_631_fu_26090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4680" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_315_fu_26096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4681" filename="pool/pooling.cpp" linenumber="28" name="tmp_496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4682" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_315_fu_26102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4683" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_180_fu_26108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4685" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_316_fu_26116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4686" filename="pool/pooling.cpp" linenumber="28" name="tmp_497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_497_fu_26120_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4687" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_316_fu_26130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4688" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_317_fu_26134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4689" filename="pool/pooling.cpp" linenumber="28" name="tmp_498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_498_fu_26138_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4690" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_317_fu_26148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4691" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_632_fu_26152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4692" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_633_fu_26158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4693" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_316_fu_26164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4694" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_634_fu_26170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4695" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_635_fu_26176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4696" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_317_fu_26182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4697" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_316_fu_26188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4698" filename="pool/pooling.cpp" linenumber="28" name="tmp_499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4699" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_317_fu_26194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4700" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_181_fu_26200_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4702" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_318_fu_26209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4703" filename="pool/pooling.cpp" linenumber="28" name="tmp_500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_500_fu_26213_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4704" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_318_fu_26223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4705" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_319_fu_26227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4706" filename="pool/pooling.cpp" linenumber="28" name="tmp_501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_501_fu_26231_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4707" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_319_fu_26241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4708" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_636_fu_26245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4709" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_637_fu_26251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4710" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_318_fu_26257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4711" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_638_fu_26263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4712" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_639_fu_26269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4713" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_319_fu_26275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4714" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_318_fu_26281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4715" filename="pool/pooling.cpp" linenumber="28" name="tmp_502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4716" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_319_fu_26287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4717" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_182_fu_26293_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4719" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_320_fu_26318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4720" filename="pool/pooling.cpp" linenumber="28" name="tmp_503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_503_fu_26322_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4721" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_320_fu_26332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4722" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_321_fu_26336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4723" filename="pool/pooling.cpp" linenumber="28" name="tmp_504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_504_fu_26339_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4724" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_321_fu_26349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4725" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_640_fu_26353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4726" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_641_fu_26359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4727" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_320_fu_26365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4728" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_642_fu_26371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4729" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_643_fu_26377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4730" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_321_fu_26383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4731" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_320_fu_26389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4732" filename="pool/pooling.cpp" linenumber="28" name="tmp_505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4733" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_321_fu_26395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4734" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_183_fu_26401_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4737" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_322_fu_26409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4738" filename="pool/pooling.cpp" linenumber="28" name="tmp_506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_506_fu_26412_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4739" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_322_fu_26422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4740" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_644_fu_26426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4741" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_645_fu_26432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4742" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_322_fu_26438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4743" filename="pool/pooling.cpp" linenumber="28" name="tmp_507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4744" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_322_fu_26444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4745" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_184_fu_26450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4747" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_323_fu_26458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4748" filename="pool/pooling.cpp" linenumber="28" name="tmp_508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_508_fu_26462_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4749" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_323_fu_26472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4750" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_324_fu_26476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4751" filename="pool/pooling.cpp" linenumber="28" name="tmp_509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_509_fu_26480_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4752" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_324_fu_26490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4753" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_646_fu_26494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4754" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_647_fu_26500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4755" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_323_fu_26506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4756" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_648_fu_26512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4757" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_649_fu_26518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4758" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_324_fu_26524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4759" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_323_fu_26530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4760" filename="pool/pooling.cpp" linenumber="28" name="tmp_510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4761" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_324_fu_26536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4762" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_185_fu_26542_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4764" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_325_fu_26569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4765" filename="pool/pooling.cpp" linenumber="28" name="tmp_511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_511_fu_26573_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4766" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_325_fu_26583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4767" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_326_fu_26587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4768" filename="pool/pooling.cpp" linenumber="28" name="tmp_512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_512_fu_26590_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4769" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_326_fu_26600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4770" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_650_fu_26604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4771" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_651_fu_26610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4772" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_325_fu_26616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4773" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_652_fu_26622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4774" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_653_fu_26628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4775" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_326_fu_26634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4776" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_325_fu_26640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4777" filename="pool/pooling.cpp" linenumber="28" name="tmp_513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4778" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_326_fu_26646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4779" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_186_fu_26652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4781" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_327_fu_26660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4782" filename="pool/pooling.cpp" linenumber="28" name="tmp_514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_514_fu_26664_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4783" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_327_fu_26674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4784" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_328_fu_26678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4785" filename="pool/pooling.cpp" linenumber="28" name="tmp_515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_515_fu_26682_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4786" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_328_fu_26692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4787" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_654_fu_26696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4788" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_655_fu_26702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4789" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_327_fu_26708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4790" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_656_fu_26714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4791" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_657_fu_26720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4792" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_328_fu_26726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4793" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_327_fu_26732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4794" filename="pool/pooling.cpp" linenumber="28" name="tmp_516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4795" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_328_fu_26738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4796" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_187_fu_26744_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4799" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_329_fu_26771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4800" filename="pool/pooling.cpp" linenumber="28" name="tmp_517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_517_fu_26774_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4801" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_329_fu_26784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4802" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_658_fu_26788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4803" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_659_fu_26794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4804" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_329_fu_26800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4805" filename="pool/pooling.cpp" linenumber="28" name="tmp_518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4806" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_329_fu_26806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4807" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_188_fu_26812_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4809" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_330_fu_26820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4810" filename="pool/pooling.cpp" linenumber="28" name="tmp_519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_519_fu_26824_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4811" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_330_fu_26834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4812" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_331_fu_26838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4813" filename="pool/pooling.cpp" linenumber="28" name="tmp_520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_520_fu_26842_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4814" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_331_fu_26852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4815" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_660_fu_26856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4816" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_661_fu_26862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4817" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_330_fu_26868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4818" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_662_fu_26874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4819" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_663_fu_26880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4820" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_331_fu_26886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4821" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_330_fu_26892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4822" filename="pool/pooling.cpp" linenumber="28" name="tmp_521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4823" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_331_fu_26898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4824" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_189_fu_26904_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4826" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_332_fu_26913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4827" filename="pool/pooling.cpp" linenumber="28" name="tmp_522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_522_fu_26917_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4828" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_332_fu_26927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4829" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_333_fu_26931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4830" filename="pool/pooling.cpp" linenumber="28" name="tmp_523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_523_fu_26935_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4831" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_333_fu_26945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4832" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_664_fu_26949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4833" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_665_fu_26955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4834" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_332_fu_26961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4835" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_666_fu_26967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4836" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_667_fu_26973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4837" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_333_fu_26979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4838" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_332_fu_26985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4839" filename="pool/pooling.cpp" linenumber="28" name="tmp_524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4840" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_333_fu_26991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4841" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_190_fu_26997_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4843" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_334_fu_27022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4844" filename="pool/pooling.cpp" linenumber="28" name="tmp_525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_525_fu_27026_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4845" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_334_fu_27036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4846" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_335_fu_27040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4847" filename="pool/pooling.cpp" linenumber="28" name="tmp_526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_526_fu_27043_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4848" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_335_fu_27053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4849" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_668_fu_27057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4850" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_669_fu_27063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4851" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_334_fu_27069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4852" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_670_fu_27075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4853" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_671_fu_27081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4854" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_335_fu_27087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4855" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_334_fu_27093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4856" filename="pool/pooling.cpp" linenumber="28" name="tmp_527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4857" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_335_fu_27099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4858" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_191_fu_27105_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4861" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_336_fu_27113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4862" filename="pool/pooling.cpp" linenumber="28" name="tmp_528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_528_fu_27116_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4863" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_336_fu_27126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4864" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_672_fu_27130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4865" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_673_fu_27136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4866" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_336_fu_27142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4867" filename="pool/pooling.cpp" linenumber="28" name="tmp_529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4868" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_336_fu_27148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4869" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_192_fu_27154_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4871" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_337_fu_27162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4872" filename="pool/pooling.cpp" linenumber="28" name="tmp_530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_530_fu_27166_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4873" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_337_fu_27176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4874" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_338_fu_27180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4875" filename="pool/pooling.cpp" linenumber="28" name="tmp_531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_531_fu_27184_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4876" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_338_fu_27194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4877" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_674_fu_27198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4878" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_675_fu_27204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4879" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_337_fu_27210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4880" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_676" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_676_fu_27216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4881" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_677" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_677_fu_27222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4882" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_338_fu_27228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4883" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_337_fu_27234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4884" filename="pool/pooling.cpp" linenumber="28" name="tmp_532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4885" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_338_fu_27240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4886" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_193_fu_27246_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4888" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_339_fu_27273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4889" filename="pool/pooling.cpp" linenumber="28" name="tmp_533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_533_fu_27277_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4890" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_339_fu_27287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4891" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_340_fu_27291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4892" filename="pool/pooling.cpp" linenumber="28" name="tmp_534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_534_fu_27294_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4893" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_340_fu_27304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4894" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_678" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_678_fu_27308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4895" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_679" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_679_fu_27314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4896" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_339_fu_27320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4897" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_680" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_680_fu_27326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4898" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_681" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_681_fu_27332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4899" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_340_fu_27338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4900" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_339_fu_27344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4901" filename="pool/pooling.cpp" linenumber="28" name="tmp_535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4902" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_340_fu_27350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4903" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_194_fu_27356_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4905" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_341_fu_27364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4906" filename="pool/pooling.cpp" linenumber="28" name="tmp_536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_536_fu_27368_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4907" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_341_fu_27378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4908" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_342_fu_27382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4909" filename="pool/pooling.cpp" linenumber="28" name="tmp_537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_537_fu_27386_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4910" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_342_fu_27396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4911" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_682" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_682_fu_27400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4912" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_683" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_683_fu_27406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4913" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_341_fu_27412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4914" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_684" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_684_fu_27418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4915" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_685" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_685_fu_27424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4916" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_342_fu_27430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4917" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_341_fu_27436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4918" filename="pool/pooling.cpp" linenumber="28" name="tmp_538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4919" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_342_fu_27442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4920" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_195_fu_27448_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4923" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_343_fu_27475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4924" filename="pool/pooling.cpp" linenumber="28" name="tmp_539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_539_fu_27478_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4925" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_343_fu_27488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4926" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_686" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_686_fu_27492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4927" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_687" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_687_fu_27498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4928" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_343_fu_27504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4929" filename="pool/pooling.cpp" linenumber="28" name="tmp_540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4930" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_343_fu_27510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4931" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_196_fu_27516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4933" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_344_fu_27524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4934" filename="pool/pooling.cpp" linenumber="28" name="tmp_541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_541_fu_27528_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4935" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_344_fu_27538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4936" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_345_fu_27542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4937" filename="pool/pooling.cpp" linenumber="28" name="tmp_542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_542_fu_27546_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4938" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_345_fu_27556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4939" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_688" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_688_fu_27560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4940" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_689" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_689_fu_27566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4941" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_344_fu_27572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4942" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_690" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_690_fu_27578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4943" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_691" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_691_fu_27584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4944" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_345_fu_27590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4945" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_344_fu_27596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4946" filename="pool/pooling.cpp" linenumber="28" name="tmp_543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4947" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_345_fu_27602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4948" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_197_fu_27608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4950" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_346_fu_27617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4951" filename="pool/pooling.cpp" linenumber="28" name="tmp_544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_544_fu_27621_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4952" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_346_fu_27631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4953" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_347_fu_27635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4954" filename="pool/pooling.cpp" linenumber="28" name="tmp_545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_545_fu_27639_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4955" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_347_fu_27649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4956" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_692" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_692_fu_27653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4957" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_693" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_693_fu_27659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4958" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_346_fu_27665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4959" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_694" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_694_fu_27671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4960" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_695" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_695_fu_27677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4961" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_347_fu_27683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4962" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_346_fu_27689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4963" filename="pool/pooling.cpp" linenumber="28" name="tmp_546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4964" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_347_fu_27695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4965" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_198_fu_27701_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4967" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_348_fu_27726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4968" filename="pool/pooling.cpp" linenumber="28" name="tmp_547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_547_fu_27730_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4969" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_348_fu_27740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4970" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_349_fu_27744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4971" filename="pool/pooling.cpp" linenumber="28" name="tmp_548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_548_fu_27747_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4972" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_349_fu_27757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4973" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_696" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_696_fu_27761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4974" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_697" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_697_fu_27767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4975" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_348_fu_27773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4976" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_698" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_698_fu_27779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4977" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_699" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_699_fu_27785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4978" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_349_fu_27791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4979" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_348_fu_27797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4980" filename="pool/pooling.cpp" linenumber="28" name="tmp_549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4981" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_349_fu_27803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4982" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_199_fu_27809_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4985" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_350_fu_27817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4986" filename="pool/pooling.cpp" linenumber="28" name="tmp_550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_550_fu_27820_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4987" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_350_fu_27830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4988" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_700" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_700_fu_27834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4989" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_701" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_701_fu_27840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4990" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_350_fu_27846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4991" filename="pool/pooling.cpp" linenumber="28" name="tmp_551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4992" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_350_fu_27852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4993" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_200_fu_27858_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4995" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_351_fu_27866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4996" filename="pool/pooling.cpp" linenumber="28" name="tmp_552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_552_fu_27870_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4997" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_351_fu_27880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4998" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_352_fu_27884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4999" filename="pool/pooling.cpp" linenumber="28" name="tmp_553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_553_fu_27888_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5000" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_352_fu_27898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5001" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_702" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_702_fu_27902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5002" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_703" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_703_fu_27908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5003" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_351_fu_27914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5004" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_704" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_704_fu_27920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5005" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_705" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_705_fu_27926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5006" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_352_fu_27932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5007" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_351_fu_27938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5008" filename="pool/pooling.cpp" linenumber="28" name="tmp_554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5009" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_352_fu_27944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5010" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_201_fu_27950_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5012" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_353_fu_27977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5013" filename="pool/pooling.cpp" linenumber="28" name="tmp_555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_555_fu_27981_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5014" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_353_fu_27991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5015" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_354_fu_27995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5016" filename="pool/pooling.cpp" linenumber="28" name="tmp_556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_556_fu_27998_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5017" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_354_fu_28008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5018" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_706" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_706_fu_28012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5019" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_707" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_707_fu_28018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5020" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_353_fu_28024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5021" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_708" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_708_fu_28030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5022" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_709" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_709_fu_28036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5023" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_354_fu_28042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5024" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_353_fu_28048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5025" filename="pool/pooling.cpp" linenumber="28" name="tmp_557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5026" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_354_fu_28054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5027" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_202_fu_28060_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5029" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_355_fu_28068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5030" filename="pool/pooling.cpp" linenumber="28" name="tmp_558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_558_fu_28072_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5031" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_355_fu_28082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5032" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_356_fu_28086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5033" filename="pool/pooling.cpp" linenumber="28" name="tmp_559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_559_fu_28090_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5034" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_356_fu_28100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5035" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_710" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_710_fu_28104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5036" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_711" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_711_fu_28110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5037" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_355_fu_28116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5038" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_712" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_712_fu_28122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5039" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_713" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_713_fu_28128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5040" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_356_fu_28134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5041" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_355_fu_28140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5042" filename="pool/pooling.cpp" linenumber="28" name="tmp_560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5043" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_356_fu_28146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5044" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_203_fu_28152_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5047" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_357_fu_28177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5048" filename="pool/pooling.cpp" linenumber="28" name="tmp_561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_561_fu_28180_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5049" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_357_fu_28190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5050" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_714" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_714_fu_28194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5051" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_715" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_715_fu_28200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5052" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_357_fu_28206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5053" filename="pool/pooling.cpp" linenumber="28" name="tmp_562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5054" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_357_fu_28212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5055" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_204_fu_28218_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5057" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_358_fu_28226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5058" filename="pool/pooling.cpp" linenumber="28" name="tmp_563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_563_fu_28230_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5059" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_358_fu_28240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5060" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_359_fu_28244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5061" filename="pool/pooling.cpp" linenumber="28" name="tmp_564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_564_fu_28248_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5062" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_359_fu_28258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5063" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_716" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_716_fu_28262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5064" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_717" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_717_fu_28268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5065" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_358_fu_28274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5066" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_718" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_718_fu_28280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5067" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_719" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_719_fu_28286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5068" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_359_fu_28292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5069" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_358_fu_28298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5070" filename="pool/pooling.cpp" linenumber="28" name="tmp_565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5071" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_359_fu_28304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5072" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_205_fu_28310_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5074" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_360_fu_28319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5075" filename="pool/pooling.cpp" linenumber="28" name="tmp_566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_566_fu_28323_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5076" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_360_fu_28333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5077" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_361_fu_28337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5078" filename="pool/pooling.cpp" linenumber="28" name="tmp_567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_567_fu_28341_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5079" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_361_fu_28351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5080" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_720" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_720_fu_28355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5081" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_721" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_721_fu_28361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5082" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_360_fu_28367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5083" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_722" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_722_fu_28373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5084" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_723" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_723_fu_28379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5085" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_361_fu_28385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5086" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_360_fu_28391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5087" filename="pool/pooling.cpp" linenumber="28" name="tmp_568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5088" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_361_fu_28397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5089" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_206_fu_28403_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5091" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_362_fu_28428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5092" filename="pool/pooling.cpp" linenumber="28" name="tmp_569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_569_fu_28432_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5093" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_362_fu_28442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5094" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_363_fu_28446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5095" filename="pool/pooling.cpp" linenumber="28" name="tmp_570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_570_fu_28449_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5096" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_363_fu_28459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5097" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_724" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_724_fu_28463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5098" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_725" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_725_fu_28469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5099" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_362_fu_28475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5100" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_726" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_726_fu_28481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5101" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_727" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_727_fu_28487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5102" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_363_fu_28493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5103" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_362_fu_28499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5104" filename="pool/pooling.cpp" linenumber="28" name="tmp_571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5105" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_363_fu_28505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5106" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_207_fu_28511_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5109" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_364_fu_28519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5110" filename="pool/pooling.cpp" linenumber="28" name="tmp_572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_572_fu_28522_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5111" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_364_fu_28532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5112" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_728" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_728_fu_28536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5113" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_729" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_729_fu_28542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5114" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_364_fu_28548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5115" filename="pool/pooling.cpp" linenumber="28" name="tmp_573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5116" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_364_fu_28554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5117" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_208_fu_28560_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5119" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_365_fu_28568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5120" filename="pool/pooling.cpp" linenumber="28" name="tmp_574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_574_fu_28572_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5121" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_365_fu_28582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5122" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_366_fu_28586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5123" filename="pool/pooling.cpp" linenumber="28" name="tmp_575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_575_fu_28590_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5124" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_366_fu_28600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5125" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_730" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_730_fu_28604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5126" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_731" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_731_fu_28610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5127" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_365_fu_28616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5128" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_732" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_732_fu_28622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5129" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_733" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_733_fu_28628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5130" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_366_fu_28634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5131" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_365_fu_28640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5132" filename="pool/pooling.cpp" linenumber="28" name="tmp_576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5133" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_366_fu_28646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5134" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_209_fu_28652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5136" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_367_fu_28677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5137" filename="pool/pooling.cpp" linenumber="28" name="tmp_577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_577_fu_28681_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5138" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_367_fu_28691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5139" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_368_fu_28695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5140" filename="pool/pooling.cpp" linenumber="28" name="tmp_578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_578_fu_28698_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5141" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_368_fu_28708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5142" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_734" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_734_fu_28712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5143" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_735" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_735_fu_28718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5144" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_367_fu_28724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5145" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_736" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_736_fu_28730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5146" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_737" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_737_fu_28736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5147" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_368_fu_28742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5148" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_367_fu_28748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5149" filename="pool/pooling.cpp" linenumber="28" name="tmp_579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5150" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_368_fu_28754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5151" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_210_fu_28760_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5153" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_369_fu_28768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5154" filename="pool/pooling.cpp" linenumber="28" name="tmp_580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_580_fu_28772_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5155" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_369_fu_28782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5156" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_370_fu_28786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5157" filename="pool/pooling.cpp" linenumber="28" name="tmp_581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_581_fu_28790_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5158" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_370_fu_28800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5159" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_738" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_738_fu_28804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5160" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_739" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_739_fu_28810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5161" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_369_fu_28816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5162" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_740" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_740_fu_28822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5163" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_741" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_741_fu_28828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5164" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_370_fu_28834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5165" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_369_fu_28840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5166" filename="pool/pooling.cpp" linenumber="28" name="tmp_582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5167" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_370_fu_28846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5168" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_211_fu_28852_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5171" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_371_fu_28877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5172" filename="pool/pooling.cpp" linenumber="28" name="tmp_583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_583_fu_28880_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5173" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_371_fu_28890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5174" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_742" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_742_fu_28894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5175" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_743" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_743_fu_28900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5176" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_371_fu_28906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5177" filename="pool/pooling.cpp" linenumber="28" name="tmp_584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5178" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_371_fu_28912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5179" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_212_fu_28918_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5181" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_372_fu_28926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5182" filename="pool/pooling.cpp" linenumber="28" name="tmp_585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_585_fu_28930_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5183" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_372_fu_28940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5184" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_373_fu_28944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5185" filename="pool/pooling.cpp" linenumber="28" name="tmp_586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_586_fu_28948_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5186" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_373_fu_28958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5187" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_744" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_744_fu_28962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5188" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_745" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_745_fu_28968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5189" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_372_fu_28974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5190" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_746" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_746_fu_28980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5191" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_747" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_747_fu_28986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5192" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_373_fu_28992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5193" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_372_fu_28998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5194" filename="pool/pooling.cpp" linenumber="28" name="tmp_587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5195" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_373_fu_29004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5196" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_213_fu_29010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5198" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_374_fu_29019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5199" filename="pool/pooling.cpp" linenumber="28" name="tmp_588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_588_fu_29023_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5200" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_374_fu_29033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5201" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_375_fu_29037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5202" filename="pool/pooling.cpp" linenumber="28" name="tmp_589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_589_fu_29041_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5203" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_375_fu_29051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5204" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_748" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_748_fu_29055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5205" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_749" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_749_fu_29061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5206" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_374_fu_29067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5207" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_750" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_750_fu_29073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5208" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_751" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_751_fu_29079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5209" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_375_fu_29085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5210" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_374_fu_29091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5211" filename="pool/pooling.cpp" linenumber="28" name="tmp_590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5212" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_375_fu_29097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5213" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_214_fu_29103_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5215" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_376_fu_29128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5216" filename="pool/pooling.cpp" linenumber="28" name="tmp_591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_591_fu_29132_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5217" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_376_fu_29142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5218" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_377_fu_29146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5219" filename="pool/pooling.cpp" linenumber="28" name="tmp_592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_592_fu_29149_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5220" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_377_fu_29159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5221" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_752" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_752_fu_29163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5222" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_753" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_753_fu_29169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5223" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_376_fu_29175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5224" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_754" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_754_fu_29181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5225" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_755" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_755_fu_29187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5226" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_377_fu_29193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5227" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_376_fu_29199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5228" filename="pool/pooling.cpp" linenumber="28" name="tmp_593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5229" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_377_fu_29205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5230" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_215_fu_29211_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5233" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_378_fu_29219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5234" filename="pool/pooling.cpp" linenumber="28" name="tmp_594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_594_fu_29222_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5235" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_378_fu_29232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5236" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_756" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_756_fu_29236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5237" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_757" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_757_fu_29242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5238" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_378_fu_29248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5239" filename="pool/pooling.cpp" linenumber="28" name="tmp_595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5240" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_378_fu_29254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5241" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_216_fu_29260_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5243" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_379_fu_29268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5244" filename="pool/pooling.cpp" linenumber="28" name="tmp_596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_596_fu_29272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5245" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_379_fu_29282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5246" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_380_fu_29286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5247" filename="pool/pooling.cpp" linenumber="28" name="tmp_597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_597_fu_29290_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5248" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_380_fu_29300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5249" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_758" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_758_fu_29304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5250" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_759" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_759_fu_29310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5251" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_379_fu_29316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5252" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_760" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_760_fu_29322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5253" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_761" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_761_fu_29328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5254" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_380_fu_29334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5255" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_379_fu_29340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5256" filename="pool/pooling.cpp" linenumber="28" name="tmp_598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5257" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_380_fu_29346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5258" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_217_fu_29352_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5260" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_381_fu_29377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5261" filename="pool/pooling.cpp" linenumber="28" name="tmp_599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_599_fu_29381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5262" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_381_fu_29391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5263" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_382_fu_29395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5264" filename="pool/pooling.cpp" linenumber="28" name="tmp_600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_600_fu_29398_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5265" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_382_fu_29408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5266" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_762" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_762_fu_29412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5267" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_763" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_763_fu_29418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5268" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_381_fu_29424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5269" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_764" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_764_fu_29430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5270" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_765" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_765_fu_29436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5271" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_382_fu_29442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5272" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_381_fu_29448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5273" filename="pool/pooling.cpp" linenumber="28" name="tmp_601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5274" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_382_fu_29454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5275" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_218_fu_29460_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5277" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_383_fu_29468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5278" filename="pool/pooling.cpp" linenumber="28" name="tmp_602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_602_fu_29472_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5279" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_383_fu_29482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5280" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_384_fu_29486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5281" filename="pool/pooling.cpp" linenumber="28" name="tmp_603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_603_fu_29490_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5282" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_384_fu_29500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5283" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_766" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_766_fu_29504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5284" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_767" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_767_fu_29510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5285" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_383_fu_29516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5286" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_768" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_768_fu_29522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5287" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_769" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_769_fu_29528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5288" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_384_fu_29534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5289" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_383_fu_29540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5290" filename="pool/pooling.cpp" linenumber="28" name="tmp_604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5291" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_384_fu_29546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5292" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_219_fu_29552_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5295" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_385_fu_29577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5296" filename="pool/pooling.cpp" linenumber="28" name="tmp_605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_605_fu_29580_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5297" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_385_fu_29590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5298" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_770" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_770_fu_29594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5299" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_771" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_771_fu_29600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5300" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_385_fu_29606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5301" filename="pool/pooling.cpp" linenumber="28" name="tmp_606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5302" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_385_fu_29612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5303" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_220_fu_29618_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5305" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_386_fu_29626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5306" filename="pool/pooling.cpp" linenumber="28" name="tmp_607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_607_fu_29630_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5307" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_386_fu_29640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5308" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_387_fu_29644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5309" filename="pool/pooling.cpp" linenumber="28" name="tmp_608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_608_fu_29648_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5310" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_387_fu_29658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5311" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_772" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_772_fu_29662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5312" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_773" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_773_fu_29668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5313" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_386_fu_29674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5314" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_774" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_774_fu_29680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5315" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_775" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_775_fu_29686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5316" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_387_fu_29692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5317" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_386_fu_29698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5318" filename="pool/pooling.cpp" linenumber="28" name="tmp_609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5319" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_387_fu_29704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5320" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_221_fu_29710_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5322" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_388_fu_29719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5323" filename="pool/pooling.cpp" linenumber="28" name="tmp_610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_610_fu_29723_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5324" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_388_fu_29733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5325" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_389_fu_29737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5326" filename="pool/pooling.cpp" linenumber="28" name="tmp_611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_611_fu_29741_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5327" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_389_fu_29751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5328" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_776" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_776_fu_29755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5329" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_777" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_777_fu_29761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5330" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_388_fu_29767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5331" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_778" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_778_fu_29773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5332" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_779" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_779_fu_29779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5333" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_389_fu_29785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5334" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_388_fu_29791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5335" filename="pool/pooling.cpp" linenumber="28" name="tmp_612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5336" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_389_fu_29797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5337" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_222_fu_29803_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5339" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_390_fu_29828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5340" filename="pool/pooling.cpp" linenumber="28" name="tmp_613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_613_fu_29832_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5341" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_390_fu_29842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5342" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_391_fu_29846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5343" filename="pool/pooling.cpp" linenumber="28" name="tmp_614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_614_fu_29849_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5344" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_391_fu_29859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5345" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_780" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_780_fu_29863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5346" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_781" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_781_fu_29869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5347" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_390_fu_29875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5348" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_782" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_782_fu_29881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5349" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_783" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_783_fu_29887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5350" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_391_fu_29893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5351" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_390_fu_29899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5352" filename="pool/pooling.cpp" linenumber="28" name="tmp_615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5353" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_391_fu_29905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5354" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_223_fu_29911_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5357" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_392_fu_29919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5358" filename="pool/pooling.cpp" linenumber="28" name="tmp_616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_616_fu_29922_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5359" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_392_fu_29932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5360" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_784" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_784_fu_29936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5361" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_785" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_785_fu_29942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5362" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_392_fu_29948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5363" filename="pool/pooling.cpp" linenumber="28" name="tmp_617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5364" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_392_fu_29954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5365" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_224_fu_29960_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5367" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_393_fu_29968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5368" filename="pool/pooling.cpp" linenumber="28" name="tmp_618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_618_fu_29972_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5369" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_393_fu_29982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5370" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_394_fu_29986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5371" filename="pool/pooling.cpp" linenumber="28" name="tmp_619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_619_fu_29990_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5372" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_394_fu_30000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5373" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_786" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_786_fu_30004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5374" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_787" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_787_fu_30010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5375" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_393_fu_30016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5376" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_788" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_788_fu_30022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5377" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_789" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_789_fu_30028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5378" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_394_fu_30034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5379" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_393_fu_30040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5380" filename="pool/pooling.cpp" linenumber="28" name="tmp_620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5381" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_394_fu_30046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5382" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_225_fu_30052_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5384" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_395_fu_30077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5385" filename="pool/pooling.cpp" linenumber="28" name="tmp_621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_621_fu_30081_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5386" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_395_fu_30091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5387" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_396_fu_30095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5388" filename="pool/pooling.cpp" linenumber="28" name="tmp_622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_622_fu_30098_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5389" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_396_fu_30108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5390" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_790" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_790_fu_30112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5391" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_791" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_791_fu_30118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5392" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_395_fu_30124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5393" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_792" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_792_fu_30130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5394" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_793" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_793_fu_30136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5395" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_396_fu_30142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5396" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_395_fu_30148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5397" filename="pool/pooling.cpp" linenumber="28" name="tmp_623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5398" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_396_fu_30154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5399" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_226_fu_30160_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5401" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_397_fu_30168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5402" filename="pool/pooling.cpp" linenumber="28" name="tmp_624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_624_fu_30172_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5403" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_397_fu_30182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5404" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_398_fu_30186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5405" filename="pool/pooling.cpp" linenumber="28" name="tmp_625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_625_fu_30190_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5406" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_398_fu_30200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5407" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_794" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_794_fu_30204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5408" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_795" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_795_fu_30210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5409" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_397_fu_30216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5410" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_796" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_796_fu_30222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5411" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_797" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_797_fu_30228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5412" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_398_fu_30234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5413" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_397_fu_30240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5414" filename="pool/pooling.cpp" linenumber="28" name="tmp_626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5415" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_398_fu_30246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5416" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_227_fu_30252_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5419" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_399_fu_30277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5420" filename="pool/pooling.cpp" linenumber="28" name="tmp_627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_627_fu_30280_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5421" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_399_fu_30290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5422" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_798" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_798_fu_30294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5423" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_799" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_799_fu_30300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5424" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_399_fu_30306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5425" filename="pool/pooling.cpp" linenumber="28" name="tmp_628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5426" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_399_fu_30312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5427" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_228_fu_30318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5429" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_400_fu_30326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5430" filename="pool/pooling.cpp" linenumber="28" name="tmp_629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_629_fu_30330_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5431" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_400_fu_30340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5432" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_401_fu_30344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5433" filename="pool/pooling.cpp" linenumber="28" name="tmp_630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_630_fu_30348_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5434" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_401_fu_30358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5435" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_800" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_800_fu_30362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5436" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_801" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_801_fu_30368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5437" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_400_fu_30374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5438" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_802" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_802_fu_30380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5439" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_803" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_803_fu_30386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5440" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_401_fu_30392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5441" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_400_fu_30398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5442" filename="pool/pooling.cpp" linenumber="28" name="tmp_631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5443" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_401_fu_30404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5444" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_229_fu_30410_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5446" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_402_fu_30419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5447" filename="pool/pooling.cpp" linenumber="28" name="tmp_632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_632_fu_30423_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5448" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_402_fu_30433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5449" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_403_fu_30437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5450" filename="pool/pooling.cpp" linenumber="28" name="tmp_633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_633_fu_30441_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5451" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_403_fu_30451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5452" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_804" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_804_fu_30455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5453" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_805" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_805_fu_30461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5454" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_402_fu_30467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5455" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_806" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_806_fu_30473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5456" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_807" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_807_fu_30479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5457" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_403_fu_30485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5458" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_402_fu_30491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5459" filename="pool/pooling.cpp" linenumber="28" name="tmp_634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5460" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_403_fu_30497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5461" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_230_fu_30503_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5463" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_404_fu_30528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5464" filename="pool/pooling.cpp" linenumber="28" name="tmp_635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_635_fu_30532_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5465" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_404_fu_30542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5466" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_405_fu_30546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5467" filename="pool/pooling.cpp" linenumber="28" name="tmp_636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_636_fu_30549_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5468" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_405_fu_30559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5469" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_808" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_808_fu_30563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5470" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_809" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_809_fu_30569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5471" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_404_fu_30575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5472" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_810" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_810_fu_30581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5473" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_811" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_811_fu_30587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5474" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_405_fu_30593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5475" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_404_fu_30599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5476" filename="pool/pooling.cpp" linenumber="28" name="tmp_637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5477" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_405_fu_30605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5478" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_231_fu_30611_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5481" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_406_fu_30619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5482" filename="pool/pooling.cpp" linenumber="28" name="tmp_638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_638_fu_30622_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5483" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_406_fu_30632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5484" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_812" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_812_fu_30636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5485" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_813" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_813_fu_30642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5486" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_406_fu_30648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5487" filename="pool/pooling.cpp" linenumber="28" name="tmp_639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5488" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_406_fu_30654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5489" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_232_fu_30660_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5491" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_407_fu_30668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5492" filename="pool/pooling.cpp" linenumber="28" name="tmp_640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_640_fu_30672_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5493" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_407_fu_30682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5494" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_408_fu_30686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5495" filename="pool/pooling.cpp" linenumber="28" name="tmp_641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_641_fu_30690_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5496" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_408_fu_30700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5497" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_814" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_814_fu_30704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5498" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_815" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_815_fu_30710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5499" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_407_fu_30716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5500" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_816" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_816_fu_30722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5501" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_817" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_817_fu_30728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5502" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_408_fu_30734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5503" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_407_fu_30740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5504" filename="pool/pooling.cpp" linenumber="28" name="tmp_642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5505" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_408_fu_30746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5506" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_233_fu_30752_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5508" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_409_fu_30777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5509" filename="pool/pooling.cpp" linenumber="28" name="tmp_643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_643_fu_30781_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5510" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_409_fu_30791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5511" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_410_fu_30795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5512" filename="pool/pooling.cpp" linenumber="28" name="tmp_644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_644_fu_30798_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5513" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_410_fu_30808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5514" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_818" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_818_fu_30812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5515" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_819" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_819_fu_30818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5516" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_409_fu_30824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5517" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_820" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_820_fu_30830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5518" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_821" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_821_fu_30836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5519" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_410_fu_30842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5520" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_409_fu_30848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5521" filename="pool/pooling.cpp" linenumber="28" name="tmp_645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5522" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_410_fu_30854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5523" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_234_fu_30860_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5525" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_411_fu_30868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5526" filename="pool/pooling.cpp" linenumber="28" name="tmp_646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_646_fu_30872_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5527" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_411_fu_30882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5528" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_412_fu_30886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5529" filename="pool/pooling.cpp" linenumber="28" name="tmp_647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_647_fu_30890_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5530" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_412_fu_30900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5531" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_822" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_822_fu_30904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5532" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_823" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_823_fu_30910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5533" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_411_fu_30916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5534" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_824" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_824_fu_30922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5535" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_825" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_825_fu_30928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5536" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_412_fu_30934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5537" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_411_fu_30940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5538" filename="pool/pooling.cpp" linenumber="28" name="tmp_648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5539" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_412_fu_30946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5540" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_235_fu_30952_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5543" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_413_fu_30977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5544" filename="pool/pooling.cpp" linenumber="28" name="tmp_649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_649_fu_30980_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5545" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_413_fu_30990_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5546" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_826" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_826_fu_30994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5547" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_827" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_827_fu_31000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5548" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_413_fu_31006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5549" filename="pool/pooling.cpp" linenumber="28" name="tmp_650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5550" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_413_fu_31012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5551" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_236_fu_31018_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5553" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_414_fu_31026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5554" filename="pool/pooling.cpp" linenumber="28" name="tmp_651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_651_fu_31030_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5555" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_414_fu_31040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5556" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_415_fu_31044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5557" filename="pool/pooling.cpp" linenumber="28" name="tmp_652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_652_fu_31048_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5558" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_415_fu_31058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5559" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_828" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_828_fu_31062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5560" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_829" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_829_fu_31068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5561" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_414_fu_31074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5562" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_830" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_830_fu_31080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5563" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_831" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_831_fu_31086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5564" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_415_fu_31092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5565" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_414_fu_31098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5566" filename="pool/pooling.cpp" linenumber="28" name="tmp_653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5567" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_415_fu_31104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5568" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_237_fu_31110_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5570" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_416_fu_31119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5571" filename="pool/pooling.cpp" linenumber="28" name="tmp_654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_654_fu_31123_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5572" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_416_fu_31133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5573" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_417_fu_31137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5574" filename="pool/pooling.cpp" linenumber="28" name="tmp_655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_655_fu_31141_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5575" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_417_fu_31151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5576" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_832" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_832_fu_31155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5577" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_833" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_833_fu_31161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5578" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_416_fu_31167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5579" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_834" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_834_fu_31173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5580" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_835" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_835_fu_31179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5581" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_417_fu_31185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5582" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_416_fu_31191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5583" filename="pool/pooling.cpp" linenumber="28" name="tmp_656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5584" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_417_fu_31197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5585" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_238_fu_31203_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5587" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_418_fu_31228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5588" filename="pool/pooling.cpp" linenumber="28" name="tmp_657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_657_fu_31232_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5589" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_418_fu_31242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5590" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_419_fu_31246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5591" filename="pool/pooling.cpp" linenumber="28" name="tmp_658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_658_fu_31249_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5592" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_419_fu_31259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5593" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_836" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_836_fu_31263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5594" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_837" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_837_fu_31269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5595" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_418_fu_31275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5596" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_838" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_838_fu_31281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5597" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_839" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_839_fu_31287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5598" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_419_fu_31293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5599" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_418_fu_31299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5600" filename="pool/pooling.cpp" linenumber="28" name="tmp_659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5601" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_419_fu_31305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5602" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_239_fu_31311_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5605" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_420_fu_31319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5606" filename="pool/pooling.cpp" linenumber="28" name="tmp_660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_660_fu_31322_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5607" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_420_fu_31332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5608" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_840" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_840_fu_31336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5609" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_841" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_841_fu_31342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5610" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_420_fu_31348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5611" filename="pool/pooling.cpp" linenumber="28" name="tmp_661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5612" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_420_fu_31354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5613" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_240_fu_31360_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5615" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_421_fu_31368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5616" filename="pool/pooling.cpp" linenumber="28" name="tmp_662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_662_fu_31372_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5617" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_421_fu_31382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5618" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_422_fu_31386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5619" filename="pool/pooling.cpp" linenumber="28" name="tmp_663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_663_fu_31390_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5620" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_422_fu_31400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5621" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_842" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_842_fu_31404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5622" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_843" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_843_fu_31410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5623" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_421_fu_31416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5624" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_844" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_844_fu_31422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5625" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_845" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_845_fu_31428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5626" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_422_fu_31434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5627" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_421_fu_31440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5628" filename="pool/pooling.cpp" linenumber="28" name="tmp_664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5629" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_422_fu_31446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5630" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_241_fu_31452_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5632" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_423_fu_31477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5633" filename="pool/pooling.cpp" linenumber="28" name="tmp_665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_665_fu_31481_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5634" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_423_fu_31491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5635" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_424_fu_31495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5636" filename="pool/pooling.cpp" linenumber="28" name="tmp_666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_666_fu_31498_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5637" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_424_fu_31508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5638" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_846" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_846_fu_31512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5639" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_847" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_847_fu_31518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5640" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_423_fu_31524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5641" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_848" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_848_fu_31530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5642" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_849" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_849_fu_31536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5643" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_424_fu_31542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5644" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_423_fu_31548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5645" filename="pool/pooling.cpp" linenumber="28" name="tmp_667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5646" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_424_fu_31554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5647" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_242_fu_31560_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5649" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_425_fu_31568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5650" filename="pool/pooling.cpp" linenumber="28" name="tmp_668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_668_fu_31572_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5651" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_425_fu_31582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5652" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_426_fu_31586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5653" filename="pool/pooling.cpp" linenumber="28" name="tmp_669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_669_fu_31590_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5654" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_426_fu_31600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5655" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_850" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_850_fu_31604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5656" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_851" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_851_fu_31610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5657" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_425_fu_31616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5658" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_852" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_852_fu_31622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5659" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_853" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_853_fu_31628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5660" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_426_fu_31634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5661" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_425_fu_31640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5662" filename="pool/pooling.cpp" linenumber="28" name="tmp_670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5663" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_426_fu_31646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5664" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_243_fu_31652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5667" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_427_fu_31677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5668" filename="pool/pooling.cpp" linenumber="28" name="tmp_671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_671_fu_31680_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5669" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_427_fu_31690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5670" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_854" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_854_fu_31694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5671" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_855" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_855_fu_31700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5672" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_427_fu_31706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5673" filename="pool/pooling.cpp" linenumber="28" name="tmp_672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5674" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_427_fu_31712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5675" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_244_fu_31718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5677" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_428_fu_31726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5678" filename="pool/pooling.cpp" linenumber="28" name="tmp_673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_673_fu_31730_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5679" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_428_fu_31740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5680" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_429_fu_31744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5681" filename="pool/pooling.cpp" linenumber="28" name="tmp_674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_674_fu_31748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5682" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_429_fu_31758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5683" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_856" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_856_fu_31762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5684" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_857" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_857_fu_31768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5685" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_428_fu_31774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5686" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_858" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_858_fu_31780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5687" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_859" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_859_fu_31786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5688" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_429_fu_31792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5689" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_428_fu_31798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5690" filename="pool/pooling.cpp" linenumber="28" name="tmp_675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5691" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_429_fu_31804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5692" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_245_fu_31810_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5694" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_430_fu_31819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5695" filename="pool/pooling.cpp" linenumber="28" name="tmp_676" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_676_fu_31823_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5696" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_430_fu_31833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5697" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_431_fu_31837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5698" filename="pool/pooling.cpp" linenumber="28" name="tmp_677" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_677_fu_31841_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5699" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_431_fu_31851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5700" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_860" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_860_fu_31855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5701" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_861" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_861_fu_31861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5702" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_430_fu_31867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5703" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_862" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_862_fu_31873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5704" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_863" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_863_fu_31879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5705" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_431_fu_31885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5706" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_430_fu_31891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5707" filename="pool/pooling.cpp" linenumber="28" name="tmp_678" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5708" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_431_fu_31897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5709" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_246_fu_31903_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5711" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_432_fu_31928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5712" filename="pool/pooling.cpp" linenumber="28" name="tmp_679" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_679_fu_31932_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5713" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_432_fu_31942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5714" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_433_fu_31946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5715" filename="pool/pooling.cpp" linenumber="28" name="tmp_680" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_680_fu_31949_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5716" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_433_fu_31959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5717" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_864" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_864_fu_31963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5718" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_865" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_865_fu_31969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5719" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_432_fu_31975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5720" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_866" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_866_fu_31981_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5721" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_867" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_867_fu_31987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5722" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_433_fu_31993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5723" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_432_fu_31999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5724" filename="pool/pooling.cpp" linenumber="28" name="tmp_681" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5725" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_433_fu_32005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5726" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_247_fu_32011_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5729" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_434_fu_32019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5730" filename="pool/pooling.cpp" linenumber="28" name="tmp_682" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_682_fu_32022_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5731" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_434_fu_32032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5732" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_868" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_868_fu_32036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5733" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_869" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_869_fu_32042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5734" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_434_fu_32048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5735" filename="pool/pooling.cpp" linenumber="28" name="tmp_683" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5736" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_434_fu_32054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5737" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_248_fu_32060_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5739" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_435_fu_32068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5740" filename="pool/pooling.cpp" linenumber="28" name="tmp_684" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_684_fu_32072_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5741" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_435_fu_32082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5742" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_436_fu_32086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5743" filename="pool/pooling.cpp" linenumber="28" name="tmp_685" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_685_fu_32090_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5744" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_436_fu_32100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5745" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_870" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_870_fu_32104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5746" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_871" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_871_fu_32110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5747" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_435_fu_32116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5748" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_872" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_872_fu_32122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5749" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_873" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_873_fu_32128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5750" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_436_fu_32134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5751" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_435_fu_32140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5752" filename="pool/pooling.cpp" linenumber="28" name="tmp_686" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5753" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_436_fu_32146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5754" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_249_fu_32152_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5756" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_437_fu_32177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5757" filename="pool/pooling.cpp" linenumber="28" name="tmp_687" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_687_fu_32181_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5758" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_437_fu_32191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5759" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_438_fu_32195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5760" filename="pool/pooling.cpp" linenumber="28" name="tmp_688" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_688_fu_32198_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5761" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_438_fu_32208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5762" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_874" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_874_fu_32212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5763" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_875" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_875_fu_32218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5764" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_437_fu_32224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5765" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_876" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_876_fu_32230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5766" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_877" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_877_fu_32236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5767" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_438_fu_32242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5768" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_437_fu_32248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5769" filename="pool/pooling.cpp" linenumber="28" name="tmp_689" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5770" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_438_fu_32254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5771" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_250_fu_32260_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5773" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_439_fu_32268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5774" filename="pool/pooling.cpp" linenumber="28" name="tmp_690" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_690_fu_32272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5775" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_439_fu_32282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5776" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_440_fu_32286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5777" filename="pool/pooling.cpp" linenumber="28" name="tmp_691" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_691_fu_32290_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5778" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_440_fu_32300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5779" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_878" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_878_fu_32304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5780" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_879" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_879_fu_32310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5781" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_439_fu_32316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5782" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_880" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_880_fu_32322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5783" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_881" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_881_fu_32328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5784" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_440_fu_32334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5785" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_439_fu_32340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5786" filename="pool/pooling.cpp" linenumber="28" name="tmp_692" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5787" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_440_fu_32346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5788" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_251_fu_32352_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5791" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_441_fu_32384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5792" filename="pool/pooling.cpp" linenumber="28" name="tmp_693" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_693_fu_32387_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5793" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_441_fu_32397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5794" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_882" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_882_fu_32401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5795" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_883" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_883_fu_32407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5796" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_441_fu_32413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5797" filename="pool/pooling.cpp" linenumber="28" name="tmp_694" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5798" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_441_fu_32419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5799" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_252_fu_32425_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5801" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_442_fu_32433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5802" filename="pool/pooling.cpp" linenumber="28" name="tmp_695" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_695_fu_32437_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5803" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_442_fu_32447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5804" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_443_fu_32451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5805" filename="pool/pooling.cpp" linenumber="28" name="tmp_696" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_696_fu_32455_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5806" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_443_fu_32465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5807" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_884" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_884_fu_32469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5808" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_885" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_885_fu_32475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5809" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_442_fu_32481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5810" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_886" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_886_fu_32487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5811" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_887" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_887_fu_32493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5812" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_443_fu_32499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5813" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_442_fu_32505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5814" filename="pool/pooling.cpp" linenumber="28" name="tmp_697" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5815" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_443_fu_32511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5816" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_253_fu_32517_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5818" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_444_fu_32526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5819" filename="pool/pooling.cpp" linenumber="28" name="tmp_698" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_698_fu_32530_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5820" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_444_fu_32540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5821" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_445_fu_32544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5822" filename="pool/pooling.cpp" linenumber="28" name="tmp_699" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_699_fu_32548_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5823" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_445_fu_32558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5824" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_888" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_888_fu_32562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5825" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_889" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_889_fu_32568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5826" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_444_fu_32574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5827" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_890" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_890_fu_32580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5828" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_891" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_891_fu_32586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5829" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_445_fu_32592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5830" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_444_fu_32598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5831" filename="pool/pooling.cpp" linenumber="28" name="tmp_700" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5832" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_445_fu_32604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5833" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_254_fu_32610_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5835" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_446_fu_32637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5836" filename="pool/pooling.cpp" linenumber="28" name="tmp_701" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_701_fu_32641_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5837" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_446_fu_32651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5838" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_447_fu_32655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5839" filename="pool/pooling.cpp" linenumber="28" name="tmp_702" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_702_fu_32658_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5840" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_447_fu_32668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5841" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_892" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_892_fu_32672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5842" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_893" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_893_fu_32678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5843" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_446_fu_32684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5844" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_894" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_894_fu_32690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5845" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_895" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_895_fu_32696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5846" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_447_fu_32702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5847" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_446_fu_32708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5848" filename="pool/pooling.cpp" linenumber="28" name="tmp_703" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5849" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_447_fu_32714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5850" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_255_fu_32720_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5853" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_448_fu_32728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5854" filename="pool/pooling.cpp" linenumber="28" name="tmp_704" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_704_fu_32731_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5855" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_448_fu_32741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5856" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_896" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_896_fu_32745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5857" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_897" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_897_fu_32751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5858" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_448_fu_32757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5859" filename="pool/pooling.cpp" linenumber="28" name="tmp_705" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5860" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_448_fu_32763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5861" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_256_fu_32769_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5863" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_449_fu_32777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5864" filename="pool/pooling.cpp" linenumber="28" name="tmp_706" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_706_fu_32781_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5865" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_449_fu_32791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5866" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_450_fu_32795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5867" filename="pool/pooling.cpp" linenumber="28" name="tmp_707" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_707_fu_32799_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5868" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_450_fu_32809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5869" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_898" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_898_fu_32813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5870" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_899" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_899_fu_32819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5871" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_449_fu_32825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5872" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_900" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_900_fu_32831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5873" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_901" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_901_fu_32837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5874" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_450_fu_32843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5875" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_449_fu_32849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5876" filename="pool/pooling.cpp" linenumber="28" name="tmp_708" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5877" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_450_fu_32855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5878" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_257_fu_32861_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5880" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_451_fu_32888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5881" filename="pool/pooling.cpp" linenumber="28" name="tmp_709" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_709_fu_32892_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5882" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_451_fu_32902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5883" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_452_fu_32906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5884" filename="pool/pooling.cpp" linenumber="28" name="tmp_710" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_710_fu_32909_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5885" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_452_fu_32919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5886" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_902" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_902_fu_32923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5887" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_903" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_903_fu_32929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5888" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_451_fu_32935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5889" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_904" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_904_fu_32941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5890" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_905" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_905_fu_32947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5891" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_452_fu_32953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5892" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_451_fu_32959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5893" filename="pool/pooling.cpp" linenumber="28" name="tmp_711" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5894" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_452_fu_32965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5895" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_258_fu_32971_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5897" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_453_fu_32979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5898" filename="pool/pooling.cpp" linenumber="28" name="tmp_712" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_712_fu_32983_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5899" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_453_fu_32993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5900" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_454_fu_32997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5901" filename="pool/pooling.cpp" linenumber="28" name="tmp_713" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_713_fu_33001_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5902" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_454_fu_33011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5903" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_906" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_906_fu_33015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5904" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_907" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_907_fu_33021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5905" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_453_fu_33027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5906" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_908" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_908_fu_33033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5907" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_909" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_909_fu_33039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5908" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_454_fu_33045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5909" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_453_fu_33051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5910" filename="pool/pooling.cpp" linenumber="28" name="tmp_714" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5911" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_454_fu_33057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5912" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_259_fu_33063_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5915" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_455_fu_33092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5916" filename="pool/pooling.cpp" linenumber="28" name="tmp_715" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_715_fu_33095_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5917" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_455_fu_33105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5918" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_910" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_910_fu_33109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5919" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_911" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_911_fu_33115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5920" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_455_fu_33121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5921" filename="pool/pooling.cpp" linenumber="28" name="tmp_716" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5922" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_455_fu_33127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5923" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_260_fu_33133_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5925" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_456_fu_33141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5926" filename="pool/pooling.cpp" linenumber="28" name="tmp_717" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_717_fu_33145_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5927" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_456_fu_33155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5928" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_457_fu_33159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5929" filename="pool/pooling.cpp" linenumber="28" name="tmp_718" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_718_fu_33163_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5930" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_457_fu_33173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5931" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_912" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_912_fu_33177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5932" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_913" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_913_fu_33183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5933" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_456_fu_33189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5934" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_914" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_914_fu_33195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5935" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_915" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_915_fu_33201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5936" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_457_fu_33207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5937" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_456_fu_33213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5938" filename="pool/pooling.cpp" linenumber="28" name="tmp_719" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5939" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_457_fu_33219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5940" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_261_fu_33225_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5942" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_458_fu_33234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5943" filename="pool/pooling.cpp" linenumber="28" name="tmp_720" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_720_fu_33238_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5944" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_458_fu_33248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5945" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_459_fu_33252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5946" filename="pool/pooling.cpp" linenumber="28" name="tmp_721" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_721_fu_33256_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5947" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_459_fu_33266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5948" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_916" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_916_fu_33270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5949" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_917" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_917_fu_33276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5950" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_458_fu_33282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5951" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_918" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_918_fu_33288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5952" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_919" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_919_fu_33294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5953" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_459_fu_33300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5954" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_458_fu_33306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5955" filename="pool/pooling.cpp" linenumber="28" name="tmp_722" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5956" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_459_fu_33312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5957" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_262_fu_33318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5959" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_460_fu_33345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5960" filename="pool/pooling.cpp" linenumber="28" name="tmp_723" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_723_fu_33349_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5961" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_460_fu_33359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5962" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_461_fu_33363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5963" filename="pool/pooling.cpp" linenumber="28" name="tmp_724" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_724_fu_33366_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5964" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_461_fu_33376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5965" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_920" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_920_fu_33380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5966" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_921" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_921_fu_33386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5967" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_460_fu_33392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5968" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_922" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_922_fu_33398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5969" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_923" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_923_fu_33404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5970" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_461_fu_33410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5971" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_460_fu_33416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5972" filename="pool/pooling.cpp" linenumber="28" name="tmp_725" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5973" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_461_fu_33422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5974" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_263_fu_33428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5977" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_462_fu_33436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5978" filename="pool/pooling.cpp" linenumber="28" name="tmp_726" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_726_fu_33439_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5979" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_462_fu_33449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5980" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_924" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_924_fu_33453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5981" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_925" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_925_fu_33459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5982" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_462_fu_33465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5983" filename="pool/pooling.cpp" linenumber="28" name="tmp_727" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5984" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_462_fu_33471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5985" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_264_fu_33477_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5987" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_463_fu_33485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5988" filename="pool/pooling.cpp" linenumber="28" name="tmp_728" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_728_fu_33489_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5989" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_463_fu_33499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5990" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_464_fu_33503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5991" filename="pool/pooling.cpp" linenumber="28" name="tmp_729" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_729_fu_33507_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5992" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_464_fu_33517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5993" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_926" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_926_fu_33521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5994" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_927" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_927_fu_33527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5995" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_463_fu_33533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5996" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_928" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_928_fu_33539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5997" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_929" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_929_fu_33545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5998" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_464_fu_33551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="5999" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_463_fu_33557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6000" filename="pool/pooling.cpp" linenumber="28" name="tmp_730" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6001" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_464_fu_33563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6002" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_265_fu_33569_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6004" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_465_fu_33596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6005" filename="pool/pooling.cpp" linenumber="28" name="tmp_731" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_731_fu_33600_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6006" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_465_fu_33610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6007" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_466_fu_33614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6008" filename="pool/pooling.cpp" linenumber="28" name="tmp_732" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_732_fu_33617_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6009" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_466_fu_33627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6010" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_930" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_930_fu_33631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6011" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_931" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_931_fu_33637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6012" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_465_fu_33643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6013" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_932" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_932_fu_33649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6014" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_933" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_933_fu_33655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6015" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_466_fu_33661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6016" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_465_fu_33667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6017" filename="pool/pooling.cpp" linenumber="28" name="tmp_733" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6018" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_466_fu_33673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6019" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_266_fu_33679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6021" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_467_fu_33687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6022" filename="pool/pooling.cpp" linenumber="28" name="tmp_734" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_734_fu_33691_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6023" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_467_fu_33701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6024" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_468_fu_33705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6025" filename="pool/pooling.cpp" linenumber="28" name="tmp_735" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_735_fu_33709_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6026" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_468_fu_33719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6027" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_934" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_934_fu_33723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6028" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_935" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_935_fu_33729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6029" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_467_fu_33735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6030" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_936" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_936_fu_33741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6031" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_937" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_937_fu_33747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6032" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_468_fu_33753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6033" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_467_fu_33759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6034" filename="pool/pooling.cpp" linenumber="28" name="tmp_736" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6035" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_468_fu_33765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6036" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_267_fu_33771_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6039" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_469_fu_33800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6040" filename="pool/pooling.cpp" linenumber="28" name="tmp_737" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_737_fu_33803_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6041" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_469_fu_33813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6042" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_938" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_938_fu_33817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6043" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_939" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_939_fu_33823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6044" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_469_fu_33829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6045" filename="pool/pooling.cpp" linenumber="28" name="tmp_738" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6046" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_469_fu_33835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6047" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_268_fu_33841_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6049" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_470_fu_33849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6050" filename="pool/pooling.cpp" linenumber="28" name="tmp_739" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_739_fu_33853_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6051" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_470_fu_33863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6052" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_471_fu_33867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6053" filename="pool/pooling.cpp" linenumber="28" name="tmp_740" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_740_fu_33871_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6054" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_471_fu_33881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6055" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_940" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_940_fu_33885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6056" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_941" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_941_fu_33891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6057" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_470_fu_33897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6058" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_942" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_942_fu_33903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6059" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_943" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_943_fu_33909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6060" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_471_fu_33915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6061" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_470_fu_33921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6062" filename="pool/pooling.cpp" linenumber="28" name="tmp_741" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6063" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_471_fu_33927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6064" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_269_fu_33933_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6066" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_472_fu_33942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6067" filename="pool/pooling.cpp" linenumber="28" name="tmp_742" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_742_fu_33946_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6068" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_472_fu_33956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6069" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_473_fu_33960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6070" filename="pool/pooling.cpp" linenumber="28" name="tmp_743" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_743_fu_33964_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6071" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_473_fu_33974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6072" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_944" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_944_fu_33978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6073" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_945" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_945_fu_33984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6074" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_472_fu_33990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6075" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_946" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_946_fu_33996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6076" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_947" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_947_fu_34002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6077" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_473_fu_34008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6078" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_472_fu_34014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6079" filename="pool/pooling.cpp" linenumber="28" name="tmp_744" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6080" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_473_fu_34020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6081" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_270_fu_34026_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6083" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_474_fu_34053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6084" filename="pool/pooling.cpp" linenumber="28" name="tmp_745" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_745_fu_34057_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6085" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_474_fu_34067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6086" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_475_fu_34071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6087" filename="pool/pooling.cpp" linenumber="28" name="tmp_746" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_746_fu_34074_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6088" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_475_fu_34084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6089" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_948" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_948_fu_34088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6090" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_949" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_949_fu_34094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6091" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_474_fu_34100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6092" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_950" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_950_fu_34106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6093" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_951" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_951_fu_34112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6094" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_475_fu_34118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6095" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_474_fu_34124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6096" filename="pool/pooling.cpp" linenumber="28" name="tmp_747" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6097" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_475_fu_34130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6098" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_271_fu_34136_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6101" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_476_fu_34144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6102" filename="pool/pooling.cpp" linenumber="28" name="tmp_748" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_748_fu_34147_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6103" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_476_fu_34157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6104" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_952" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_952_fu_34161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6105" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_953" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_953_fu_34167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6106" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_476_fu_34173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6107" filename="pool/pooling.cpp" linenumber="28" name="tmp_749" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6108" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_476_fu_34179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6109" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_272_fu_34185_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6111" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_477_fu_34193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6112" filename="pool/pooling.cpp" linenumber="28" name="tmp_750" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_750_fu_34197_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6113" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_477_fu_34207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6114" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_478_fu_34211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6115" filename="pool/pooling.cpp" linenumber="28" name="tmp_751" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_751_fu_34215_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6116" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_478_fu_34225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6117" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_954" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_954_fu_34229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6118" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_955" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_955_fu_34235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6119" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_477_fu_34241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6120" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_956" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_956_fu_34247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6121" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_957" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_957_fu_34253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6122" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_478_fu_34259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6123" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_477_fu_34265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6124" filename="pool/pooling.cpp" linenumber="28" name="tmp_752" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6125" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_478_fu_34271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6126" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_273_fu_34277_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6128" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_479_fu_34304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6129" filename="pool/pooling.cpp" linenumber="28" name="tmp_753" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_753_fu_34308_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6130" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_479_fu_34318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6131" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_480_fu_34322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6132" filename="pool/pooling.cpp" linenumber="28" name="tmp_754" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_754_fu_34325_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6133" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_480_fu_34335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6134" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_958" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_958_fu_34339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6135" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_959" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_959_fu_34345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6136" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_479_fu_34351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6137" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_960" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_960_fu_34357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6138" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_961" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_961_fu_34363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6139" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_480_fu_34369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6140" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_479_fu_34375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6141" filename="pool/pooling.cpp" linenumber="28" name="tmp_755" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6142" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_480_fu_34381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6143" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_274_fu_34387_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6145" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_481_fu_34395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6146" filename="pool/pooling.cpp" linenumber="28" name="tmp_756" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_756_fu_34399_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6147" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_481_fu_34409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6148" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_482_fu_34413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6149" filename="pool/pooling.cpp" linenumber="28" name="tmp_757" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_757_fu_34417_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6150" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_482_fu_34427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6151" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_962" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_962_fu_34431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6152" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_963" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_963_fu_34437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6153" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_481_fu_34443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6154" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_964" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_964_fu_34449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6155" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_965" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_965_fu_34455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6156" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_482_fu_34461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6157" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_481_fu_34467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6158" filename="pool/pooling.cpp" linenumber="28" name="tmp_758" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6159" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_482_fu_34473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6160" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_275_fu_34479_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6163" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_483_fu_8864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6164" filename="pool/pooling.cpp" linenumber="28" name="tmp_759" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_759_fu_8868_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6165" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_483_fu_8878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6166" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_966" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_966_fu_8882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6167" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_967" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_967_fu_8888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6168" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_483_fu_8894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6169" filename="pool/pooling.cpp" linenumber="28" name="tmp_760" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6170" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_483_fu_8900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6171" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_276_fu_8906_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6173" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_484_fu_34508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6174" filename="pool/pooling.cpp" linenumber="28" name="tmp_761" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_761_fu_34512_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6175" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_484_fu_34522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6176" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_485_fu_34526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6177" filename="pool/pooling.cpp" linenumber="28" name="tmp_762" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_762_fu_34529_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6178" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_485_fu_34539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6179" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_968" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_968_fu_34543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6180" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_969" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_969_fu_34549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6181" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_484_fu_34555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6182" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_970" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_970_fu_34561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6183" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_971" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_971_fu_34567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6184" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_485_fu_34573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6185" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_484_fu_34579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6186" filename="pool/pooling.cpp" linenumber="28" name="tmp_763" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6187" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_485_fu_34585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6188" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_277_fu_34591_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6190" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_486_fu_34599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6191" filename="pool/pooling.cpp" linenumber="28" name="tmp_764" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_764_fu_34603_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6192" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_486_fu_34613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6193" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_487_fu_34617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6194" filename="pool/pooling.cpp" linenumber="28" name="tmp_765" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_765_fu_34621_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6195" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_487_fu_34631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6196" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_972" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_972_fu_34635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6197" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_973" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_973_fu_34641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6198" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_486_fu_34647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6199" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_974" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_974_fu_34653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6200" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_975" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_975_fu_34659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6201" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_487_fu_34665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6202" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_486_fu_34671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6203" filename="pool/pooling.cpp" linenumber="28" name="tmp_766" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6204" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_487_fu_34677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6205" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_278_fu_34683_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6207" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_488_fu_34710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6208" filename="pool/pooling.cpp" linenumber="28" name="tmp_767" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_767_fu_34714_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6209" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_488_fu_34724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6210" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_489_fu_34728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6211" filename="pool/pooling.cpp" linenumber="28" name="tmp_768" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_768_fu_34731_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6212" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_489_fu_34741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6213" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_976" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_976_fu_34745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6214" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_977" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_977_fu_34751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6215" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_488_fu_34757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6216" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_978" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_978_fu_34763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6217" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_979" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_979_fu_34769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6218" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_489_fu_34775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6219" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_488_fu_34781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6220" filename="pool/pooling.cpp" linenumber="28" name="tmp_769" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6221" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_489_fu_34787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6222" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_279_fu_34793_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6225" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_490_fu_34801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6226" filename="pool/pooling.cpp" linenumber="28" name="tmp_770" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_770_fu_34804_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6227" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_490_fu_34814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6228" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_980" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_980_fu_34818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6229" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_981" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_981_fu_34824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6230" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_490_fu_34830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6231" filename="pool/pooling.cpp" linenumber="28" name="tmp_771" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6232" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_490_fu_34836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6233" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_280_fu_34842_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6235" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_491_fu_34850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6236" filename="pool/pooling.cpp" linenumber="28" name="tmp_772" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_772_fu_34854_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6237" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_491_fu_34864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6238" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_492_fu_34868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6239" filename="pool/pooling.cpp" linenumber="28" name="tmp_773" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_773_fu_34872_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6240" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_492_fu_34882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6241" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_982" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_982_fu_34886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6242" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_983" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_983_fu_34892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6243" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_491_fu_34898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6244" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_984" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_984_fu_34904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6245" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_985" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_985_fu_34910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6246" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_492_fu_34916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6247" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_491_fu_34922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6248" filename="pool/pooling.cpp" linenumber="28" name="tmp_774" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6249" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_492_fu_34928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6250" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_281_fu_34934_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6252" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_493_fu_34961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6253" filename="pool/pooling.cpp" linenumber="28" name="tmp_775" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_775_fu_34965_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6254" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_493_fu_34975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6255" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_494_fu_34979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6256" filename="pool/pooling.cpp" linenumber="28" name="tmp_776" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_776_fu_34982_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6257" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_494_fu_34992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6258" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_986" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_986_fu_34996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6259" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_987" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_987_fu_35002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6260" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_493_fu_35008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6261" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_988" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_988_fu_35014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6262" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_989" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_989_fu_35020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6263" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_494_fu_35026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6264" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_493_fu_35032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6265" filename="pool/pooling.cpp" linenumber="28" name="tmp_777" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6266" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_494_fu_35038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6267" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_282_fu_35044_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6269" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_495_fu_35052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6270" filename="pool/pooling.cpp" linenumber="28" name="tmp_778" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_778_fu_35056_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6271" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_495_fu_35066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6272" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_496_fu_35070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6273" filename="pool/pooling.cpp" linenumber="28" name="tmp_779" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_779_fu_35074_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6274" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_496_fu_35084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6275" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_990" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_990_fu_35088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6276" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_991" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_991_fu_35094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6277" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_495_fu_35100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6278" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_992" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_992_fu_35106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6279" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_993" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_993_fu_35112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6280" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_496_fu_35118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6281" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_495_fu_35124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6282" filename="pool/pooling.cpp" linenumber="28" name="tmp_780" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6283" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_496_fu_35130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6284" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_283_fu_35136_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6287" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_497_fu_35165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6288" filename="pool/pooling.cpp" linenumber="28" name="tmp_781" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_781_fu_35168_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6289" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_497_fu_35178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6290" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_994" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_994_fu_35182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6291" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_995" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_995_fu_35188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6292" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_497_fu_35194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6293" filename="pool/pooling.cpp" linenumber="28" name="tmp_782" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6294" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_497_fu_35200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6295" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_284_fu_35206_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6297" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_498_fu_35214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6298" filename="pool/pooling.cpp" linenumber="28" name="tmp_783" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_783_fu_35218_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6299" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_498_fu_35228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6300" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_499_fu_35232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6301" filename="pool/pooling.cpp" linenumber="28" name="tmp_784" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_784_fu_35236_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6302" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_499_fu_35246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6303" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_996" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_996_fu_35250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6304" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_997" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_997_fu_35256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6305" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_498_fu_35262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6306" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_998" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_998_fu_35268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6307" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_999" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_999_fu_35274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6308" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_499_fu_35280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6309" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_498_fu_35286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6310" filename="pool/pooling.cpp" linenumber="28" name="tmp_785" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6311" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_499_fu_35292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6312" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_285_fu_35298_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6314" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_500_fu_35307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6315" filename="pool/pooling.cpp" linenumber="28" name="tmp_786" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_786_fu_35311_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6316" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_500_fu_35321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6317" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_501_fu_35325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6318" filename="pool/pooling.cpp" linenumber="28" name="tmp_787" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_787_fu_35329_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6319" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_501_fu_35339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6320" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1000" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1000_fu_35343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6321" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1001" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1001_fu_35349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6322" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_500_fu_35355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6323" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1002" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1002_fu_35361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6324" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1003" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1003_fu_35367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6325" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_501_fu_35373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6326" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_500_fu_35379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6327" filename="pool/pooling.cpp" linenumber="28" name="tmp_788" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6328" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_501_fu_35385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6329" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_286_fu_35391_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6331" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_502_fu_35418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6332" filename="pool/pooling.cpp" linenumber="28" name="tmp_789" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_789_fu_35422_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6333" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_502_fu_35432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6334" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_503_fu_35436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6335" filename="pool/pooling.cpp" linenumber="28" name="tmp_790" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_790_fu_35439_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6336" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_503_fu_35449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6337" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1004" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1004_fu_35453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6338" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1005" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1005_fu_35459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6339" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_502_fu_35465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6340" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1006" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1006_fu_35471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6341" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1007" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1007_fu_35477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6342" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_503_fu_35483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6343" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_502_fu_35489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6344" filename="pool/pooling.cpp" linenumber="28" name="tmp_791" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6345" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_503_fu_35495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6346" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_287_fu_35501_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6349" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_504_fu_35509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6350" filename="pool/pooling.cpp" linenumber="28" name="tmp_792" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_792_fu_35512_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6351" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_504_fu_35522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6352" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1008" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1008_fu_35526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6353" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1009" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1009_fu_35532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6354" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_504_fu_35538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6355" filename="pool/pooling.cpp" linenumber="28" name="tmp_793" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6356" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_504_fu_35544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6357" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_288_fu_35550_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6359" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_505_fu_35558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6360" filename="pool/pooling.cpp" linenumber="28" name="tmp_794" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_794_fu_35562_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6361" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_505_fu_35572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6362" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_506_fu_35576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6363" filename="pool/pooling.cpp" linenumber="28" name="tmp_795" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_795_fu_35580_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6364" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_506_fu_35590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6365" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1010" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1010_fu_35594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6366" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1011" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1011_fu_35600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6367" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_505_fu_35606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6368" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1012" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1012_fu_35612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6369" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1013" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1013_fu_35618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6370" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_506_fu_35624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6371" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_505_fu_35630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6372" filename="pool/pooling.cpp" linenumber="28" name="tmp_796" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6373" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_506_fu_35636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6374" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_289_fu_35642_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6376" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_507_fu_35669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6377" filename="pool/pooling.cpp" linenumber="28" name="tmp_797" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_797_fu_35673_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6378" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_507_fu_35683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6379" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_508_fu_35687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6380" filename="pool/pooling.cpp" linenumber="28" name="tmp_798" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_798_fu_35690_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6381" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_508_fu_35700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6382" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1014" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1014_fu_35704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6383" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1015" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1015_fu_35710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6384" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_507_fu_35716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6385" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1016" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1016_fu_35722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6386" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1017" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1017_fu_35728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6387" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_508_fu_35734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6388" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_507_fu_35740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6389" filename="pool/pooling.cpp" linenumber="28" name="tmp_799" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6390" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_508_fu_35746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6391" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_290_fu_35752_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6393" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_509_fu_35760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6394" filename="pool/pooling.cpp" linenumber="28" name="tmp_800" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_800_fu_35764_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6395" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_509_fu_35774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6396" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_510_fu_35778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6397" filename="pool/pooling.cpp" linenumber="28" name="tmp_801" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_801_fu_35782_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6398" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_510_fu_35792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6399" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1018" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1018_fu_35796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6400" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1019" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1019_fu_35802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6401" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_509_fu_35808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6402" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1020" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1020_fu_35814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6403" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1021" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1021_fu_35820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6404" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_510_fu_35826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6405" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_509_fu_35832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6406" filename="pool/pooling.cpp" linenumber="28" name="tmp_802" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6407" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_510_fu_35838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6408" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_291_fu_35844_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6411" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_511_fu_35873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6412" filename="pool/pooling.cpp" linenumber="28" name="tmp_803" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_803_fu_35876_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6413" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_511_fu_35886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6414" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1022" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1022_fu_35890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6415" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1023" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1023_fu_35896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6416" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_511_fu_35902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6417" filename="pool/pooling.cpp" linenumber="28" name="tmp_804" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6418" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_511_fu_35908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6419" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_292_fu_35914_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6421" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_512_fu_35922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6422" filename="pool/pooling.cpp" linenumber="28" name="tmp_805" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_805_fu_35926_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6423" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_512_fu_35936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6424" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_513_fu_35940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6425" filename="pool/pooling.cpp" linenumber="28" name="tmp_806" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_806_fu_35944_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6426" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_513_fu_35954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6427" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1024" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1024_fu_35958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6428" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1025" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1025_fu_35964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6429" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_512_fu_35970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6430" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1026" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1026_fu_35976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6431" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1027" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1027_fu_35982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6432" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_513_fu_35988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6433" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_512_fu_35994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6434" filename="pool/pooling.cpp" linenumber="28" name="tmp_807" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6435" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_513_fu_36000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6436" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_293_fu_36006_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6438" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_514_fu_36015_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6439" filename="pool/pooling.cpp" linenumber="28" name="tmp_808" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_808_fu_36019_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6440" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_514_fu_36029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6441" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_515_fu_36033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6442" filename="pool/pooling.cpp" linenumber="28" name="tmp_809" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_809_fu_36037_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6443" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_515_fu_36047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6444" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1028" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1028_fu_36051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6445" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1029" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1029_fu_36057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6446" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_514_fu_36063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6447" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1030" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1030_fu_36069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6448" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1031" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1031_fu_36075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6449" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_515_fu_36081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6450" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_514_fu_36087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6451" filename="pool/pooling.cpp" linenumber="28" name="tmp_810" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6452" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_515_fu_36093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6453" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_294_fu_36099_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6455" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_516_fu_36126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6456" filename="pool/pooling.cpp" linenumber="28" name="tmp_811" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_811_fu_36130_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6457" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_516_fu_36140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6458" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_517_fu_36144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6459" filename="pool/pooling.cpp" linenumber="28" name="tmp_812" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_812_fu_36147_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6460" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_517_fu_36157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6461" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1032" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1032_fu_36161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6462" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1033" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1033_fu_36167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6463" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_516_fu_36173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6464" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1034" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1034_fu_36179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6465" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1035" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1035_fu_36185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6466" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_517_fu_36191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6467" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_516_fu_36197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6468" filename="pool/pooling.cpp" linenumber="28" name="tmp_813" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6469" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_517_fu_36203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6470" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_295_fu_36209_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6473" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_518_fu_8968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6474" filename="pool/pooling.cpp" linenumber="28" name="tmp_814" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_814_fu_8972_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6475" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_518_fu_8982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6476" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1036" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1036_fu_8986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6477" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1037" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1037_fu_8992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6478" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_518_fu_8998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6479" filename="pool/pooling.cpp" linenumber="28" name="tmp_815" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6480" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_518_fu_9004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6481" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_296_fu_9010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6483" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_519_fu_36217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6484" filename="pool/pooling.cpp" linenumber="28" name="tmp_816" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_816_fu_36221_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6485" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_519_fu_36231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6486" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_520_fu_36235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6487" filename="pool/pooling.cpp" linenumber="28" name="tmp_817" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_817_fu_36238_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6488" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_520_fu_36248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6489" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1038" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1038_fu_36252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6490" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1039" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1039_fu_36258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6491" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_519_fu_36264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6492" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1040" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1040_fu_36270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6493" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1041" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1041_fu_36276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6494" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_520_fu_36282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6495" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_519_fu_36288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6496" filename="pool/pooling.cpp" linenumber="28" name="tmp_818" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6497" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_520_fu_36294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6498" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_297_fu_36300_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6500" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_521_fu_36326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6501" filename="pool/pooling.cpp" linenumber="28" name="tmp_819" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_819_fu_36330_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6502" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_521_fu_36340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6503" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_522_fu_36344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6504" filename="pool/pooling.cpp" linenumber="28" name="tmp_820" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_820_fu_36347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6505" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_522_fu_36357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6506" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1042" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1042_fu_36361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6507" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1043" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1043_fu_36367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6508" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_521_fu_36373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6509" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1044" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1044_fu_36379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6510" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1045" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1045_fu_36385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6511" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_522_fu_36391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6512" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_521_fu_36397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6513" filename="pool/pooling.cpp" linenumber="28" name="tmp_821" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6514" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_522_fu_36403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6515" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_298_fu_36409_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6517" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_523_fu_36417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6518" filename="pool/pooling.cpp" linenumber="28" name="tmp_822" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_822_fu_36421_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6519" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_523_fu_36431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6520" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_524_fu_36435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6521" filename="pool/pooling.cpp" linenumber="28" name="tmp_823" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_823_fu_36439_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6522" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_524_fu_36449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6523" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1046" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1046_fu_36453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6524" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1047" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1047_fu_36459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6525" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_523_fu_36465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6526" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1048" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1048_fu_36471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6527" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1049" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1049_fu_36477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6528" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_524_fu_36483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6529" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_523_fu_36489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6530" filename="pool/pooling.cpp" linenumber="28" name="tmp_824" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6531" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_524_fu_36495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6532" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_299_fu_36501_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6535" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_525_fu_36530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6536" filename="pool/pooling.cpp" linenumber="28" name="tmp_825" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_825_fu_36533_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6537" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_525_fu_36543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6538" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1050" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1050_fu_36547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6539" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1051" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1051_fu_36553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6540" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_525_fu_36559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6541" filename="pool/pooling.cpp" linenumber="28" name="tmp_826" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6542" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_525_fu_36565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6543" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_300_fu_36571_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6545" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_526_fu_36579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6546" filename="pool/pooling.cpp" linenumber="28" name="tmp_827" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_827_fu_36583_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6547" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_526_fu_36593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6548" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_527_fu_36597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6549" filename="pool/pooling.cpp" linenumber="28" name="tmp_828" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_828_fu_36601_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6550" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_527_fu_36611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6551" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1052" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1052_fu_36615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6552" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1053" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1053_fu_36621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6553" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_526_fu_36627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6554" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1054" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1054_fu_36633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6555" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1055" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1055_fu_36639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6556" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_527_fu_36645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6557" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_526_fu_36651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6558" filename="pool/pooling.cpp" linenumber="28" name="tmp_829" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6559" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_527_fu_36657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6560" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_301_fu_36663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6562" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_528_fu_36672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6563" filename="pool/pooling.cpp" linenumber="28" name="tmp_830" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_830_fu_36676_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6564" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_528_fu_36686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6565" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_529_fu_36690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6566" filename="pool/pooling.cpp" linenumber="28" name="tmp_831" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_831_fu_36694_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6567" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_529_fu_36704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6568" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1056" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1056_fu_36708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6569" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1057" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1057_fu_36714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6570" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_528_fu_36720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6571" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1058" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1058_fu_36726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6572" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1059" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1059_fu_36732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6573" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_529_fu_36738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6574" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_528_fu_36744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6575" filename="pool/pooling.cpp" linenumber="28" name="tmp_832" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6576" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_529_fu_36750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6577" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_302_fu_36756_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6579" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_530_fu_36783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6580" filename="pool/pooling.cpp" linenumber="28" name="tmp_833" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_833_fu_36787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6581" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_530_fu_36797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6582" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_531_fu_36801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6583" filename="pool/pooling.cpp" linenumber="28" name="tmp_834" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_834_fu_36804_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6584" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_531_fu_36814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6585" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1060" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1060_fu_36818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6586" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1061" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1061_fu_36824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6587" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_530_fu_36830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6588" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1062" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1062_fu_36836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6589" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1063" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1063_fu_36842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6590" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_531_fu_36848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6591" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_530_fu_36854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6592" filename="pool/pooling.cpp" linenumber="28" name="tmp_835" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6593" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_531_fu_36860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6594" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_303_fu_36866_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6597" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_532_fu_9036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6598" filename="pool/pooling.cpp" linenumber="28" name="tmp_836" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_836_fu_9040_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6599" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_532_fu_9050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6600" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1064" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1064_fu_9054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6601" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1065" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1065_fu_9060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6602" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_532_fu_9066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6603" filename="pool/pooling.cpp" linenumber="28" name="tmp_837" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6604" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_532_fu_9072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6605" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_304_fu_9078_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6607" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_533_fu_36874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6608" filename="pool/pooling.cpp" linenumber="28" name="tmp_838" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_838_fu_36878_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6609" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_533_fu_36888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6610" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_534_fu_36892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6611" filename="pool/pooling.cpp" linenumber="28" name="tmp_839" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_839_fu_36895_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6612" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_534_fu_36905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6613" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1066" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1066_fu_36909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6614" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1067" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1067_fu_36915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6615" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_533_fu_36921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6616" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1068" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1068_fu_36927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6617" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1069" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1069_fu_36933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6618" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_534_fu_36939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6619" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_533_fu_36945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6620" filename="pool/pooling.cpp" linenumber="28" name="tmp_840" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6621" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_534_fu_36951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6622" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_305_fu_36957_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6624" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_535_fu_36983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6625" filename="pool/pooling.cpp" linenumber="28" name="tmp_841" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_841_fu_36987_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6626" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_535_fu_36997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6627" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_536_fu_37001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6628" filename="pool/pooling.cpp" linenumber="28" name="tmp_842" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_842_fu_37004_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6629" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_536_fu_37014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6630" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1070" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1070_fu_37018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6631" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1071" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1071_fu_37024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6632" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_535_fu_37030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6633" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1072" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1072_fu_37036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6634" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1073" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1073_fu_37042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6635" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_536_fu_37048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6636" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_535_fu_37054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6637" filename="pool/pooling.cpp" linenumber="28" name="tmp_843" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6638" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_536_fu_37060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6639" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_306_fu_37066_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6641" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_537_fu_37074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6642" filename="pool/pooling.cpp" linenumber="28" name="tmp_844" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_844_fu_37078_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6643" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_537_fu_37088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6644" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_538_fu_37092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6645" filename="pool/pooling.cpp" linenumber="28" name="tmp_845" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_845_fu_37096_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6646" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_538_fu_37106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6647" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1074" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1074_fu_37110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6648" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1075" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1075_fu_37116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6649" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_537_fu_37122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6650" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1076" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1076_fu_37128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6651" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1077" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1077_fu_37134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6652" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_538_fu_37140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6653" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_537_fu_37146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6654" filename="pool/pooling.cpp" linenumber="28" name="tmp_846" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6655" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_538_fu_37152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6656" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_307_fu_37158_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6659" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_539_fu_37187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6660" filename="pool/pooling.cpp" linenumber="28" name="tmp_847" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_847_fu_37190_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6661" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_539_fu_37200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6662" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1078" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1078_fu_37204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6663" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1079" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1079_fu_37210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6664" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_539_fu_37216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6665" filename="pool/pooling.cpp" linenumber="28" name="tmp_848" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6666" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_539_fu_37222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6667" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_308_fu_37228_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6669" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_540_fu_37236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6670" filename="pool/pooling.cpp" linenumber="28" name="tmp_849" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_849_fu_37240_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6671" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_540_fu_37250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6672" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_541_fu_37254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6673" filename="pool/pooling.cpp" linenumber="28" name="tmp_850" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_850_fu_37258_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6674" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_541_fu_37268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6675" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1080" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1080_fu_37272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6676" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1081" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1081_fu_37278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6677" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_540_fu_37284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6678" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1082" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1082_fu_37290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6679" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1083" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1083_fu_37296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6680" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_541_fu_37302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6681" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_540_fu_37308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6682" filename="pool/pooling.cpp" linenumber="28" name="tmp_851" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6683" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_541_fu_37314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6684" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_309_fu_37320_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6686" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_542_fu_37329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6687" filename="pool/pooling.cpp" linenumber="28" name="tmp_852" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_852_fu_37333_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6688" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_542_fu_37343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6689" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_543_fu_37347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6690" filename="pool/pooling.cpp" linenumber="28" name="tmp_853" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_853_fu_37351_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6691" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_543_fu_37361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6692" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1084" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1084_fu_37365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6693" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1085" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1085_fu_37371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6694" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_542_fu_37377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6695" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1086" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1086_fu_37383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6696" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1087" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1087_fu_37389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6697" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_543_fu_37395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6698" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_542_fu_37401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6699" filename="pool/pooling.cpp" linenumber="28" name="tmp_854" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6700" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_543_fu_37407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6701" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_310_fu_37413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6703" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_544_fu_37440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6704" filename="pool/pooling.cpp" linenumber="28" name="tmp_855" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_855_fu_37444_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6705" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_544_fu_37454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6706" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_545_fu_37458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6707" filename="pool/pooling.cpp" linenumber="28" name="tmp_856" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_856_fu_37461_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6708" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_545_fu_37471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6709" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1088" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1088_fu_37475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6710" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1089" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1089_fu_37481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6711" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_544_fu_37487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6712" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1090" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1090_fu_37493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6713" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1091" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1091_fu_37499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6714" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_545_fu_37505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6715" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_544_fu_37511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6716" filename="pool/pooling.cpp" linenumber="28" name="tmp_857" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6717" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_545_fu_37517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6718" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_311_fu_37523_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6721" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_546_fu_37531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6722" filename="pool/pooling.cpp" linenumber="28" name="tmp_858" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_858_fu_37534_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6723" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_546_fu_37544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6724" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1092" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1092_fu_37548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6725" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1093" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1093_fu_37554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6726" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_546_fu_37560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6727" filename="pool/pooling.cpp" linenumber="28" name="tmp_859" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6728" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_546_fu_37566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6729" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_312_fu_37572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6731" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_547_fu_37580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6732" filename="pool/pooling.cpp" linenumber="28" name="tmp_860" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_860_fu_37584_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6733" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_547_fu_37594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6734" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_548_fu_37598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6735" filename="pool/pooling.cpp" linenumber="28" name="tmp_861" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_861_fu_37602_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6736" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_548_fu_37612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6737" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1094" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1094_fu_37616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6738" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1095" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1095_fu_37622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6739" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_547_fu_37628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6740" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1096" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1096_fu_37634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6741" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1097" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1097_fu_37640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6742" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_548_fu_37646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6743" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_547_fu_37652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6744" filename="pool/pooling.cpp" linenumber="28" name="tmp_862" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6745" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_548_fu_37658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6746" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_313_fu_37664_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6748" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_549_fu_37691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6749" filename="pool/pooling.cpp" linenumber="28" name="tmp_863" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_863_fu_37695_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6750" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_549_fu_37705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6751" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_550_fu_37709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6752" filename="pool/pooling.cpp" linenumber="28" name="tmp_864" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_864_fu_37712_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6753" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_550_fu_37722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6754" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1098" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1098_fu_37726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6755" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1099" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1099_fu_37732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6756" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_549_fu_37738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6757" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1100_fu_37744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6758" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1101_fu_37750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6759" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_550_fu_37756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6760" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_549_fu_37762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6761" filename="pool/pooling.cpp" linenumber="28" name="tmp_865" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6762" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_550_fu_37768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6763" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_314_fu_37774_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6765" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_551_fu_37782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6766" filename="pool/pooling.cpp" linenumber="28" name="tmp_866" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_866_fu_37786_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6767" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_551_fu_37796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6768" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_552_fu_37800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6769" filename="pool/pooling.cpp" linenumber="28" name="tmp_867" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_867_fu_37804_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6770" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_552_fu_37814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6771" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1102_fu_37818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6772" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1103_fu_37824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6773" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_551_fu_37830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6774" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1104_fu_37836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6775" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1105_fu_37842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6776" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_552_fu_37848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6777" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_551_fu_37854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6778" filename="pool/pooling.cpp" linenumber="28" name="tmp_868" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6779" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_552_fu_37860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6780" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_315_fu_37866_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6783" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_553_fu_37895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6784" filename="pool/pooling.cpp" linenumber="28" name="tmp_869" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_869_fu_37898_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6785" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_553_fu_37908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6786" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1106_fu_37912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6787" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1107_fu_37918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6788" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_553_fu_37924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6789" filename="pool/pooling.cpp" linenumber="28" name="tmp_870" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6790" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_553_fu_37930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6791" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_316_fu_37936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6793" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_554_fu_37944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6794" filename="pool/pooling.cpp" linenumber="28" name="tmp_871" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_871_fu_37948_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6795" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_554_fu_37958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6796" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_555_fu_37962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6797" filename="pool/pooling.cpp" linenumber="28" name="tmp_872" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_872_fu_37966_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6798" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_555_fu_37976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6799" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1108_fu_37980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6800" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1109_fu_37986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6801" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_554_fu_37992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6802" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1110_fu_37998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6803" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1111_fu_38004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6804" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_555_fu_38010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6805" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_554_fu_38016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6806" filename="pool/pooling.cpp" linenumber="28" name="tmp_873" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6807" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_555_fu_38022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6808" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_317_fu_38028_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6810" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_556_fu_38037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6811" filename="pool/pooling.cpp" linenumber="28" name="tmp_874" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_874_fu_38041_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6812" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_556_fu_38051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6813" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_557_fu_38055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6814" filename="pool/pooling.cpp" linenumber="28" name="tmp_875" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_875_fu_38059_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6815" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_557_fu_38069_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6816" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1112_fu_38073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6817" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1113_fu_38079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6818" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_556_fu_38085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6819" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1114_fu_38091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6820" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1115_fu_38097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6821" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_557_fu_38103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6822" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_556_fu_38109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6823" filename="pool/pooling.cpp" linenumber="28" name="tmp_876" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6824" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_557_fu_38115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6825" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_318_fu_38121_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6827" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_558_fu_38148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6828" filename="pool/pooling.cpp" linenumber="28" name="tmp_877" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_877_fu_38152_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6829" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_558_fu_38162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6830" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_559_fu_38166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6831" filename="pool/pooling.cpp" linenumber="28" name="tmp_878" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_878_fu_38169_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6832" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_559_fu_38179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6833" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1116_fu_38183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6834" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1117_fu_38189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6835" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_558_fu_38195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6836" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1118_fu_38201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6837" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1119_fu_38207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6838" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_559_fu_38213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6839" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_558_fu_38219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6840" filename="pool/pooling.cpp" linenumber="28" name="tmp_879" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6841" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_559_fu_38225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6842" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_319_fu_38231_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6845" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_560_fu_38239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6846" filename="pool/pooling.cpp" linenumber="28" name="tmp_880" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_880_fu_38242_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6847" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_560_fu_38252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6848" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1120_fu_38256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6849" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1121_fu_38262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6850" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_560_fu_38268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6851" filename="pool/pooling.cpp" linenumber="28" name="tmp_881" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6852" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_560_fu_38274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6853" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_320_fu_38280_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6855" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_561_fu_38288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6856" filename="pool/pooling.cpp" linenumber="28" name="tmp_882" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_882_fu_38292_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6857" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_561_fu_38302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6858" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_562_fu_38306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6859" filename="pool/pooling.cpp" linenumber="28" name="tmp_883" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_883_fu_38310_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6860" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_562_fu_38320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6861" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1122_fu_38324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6862" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1123_fu_38330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6863" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_561_fu_38336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6864" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1124_fu_38342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6865" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1125_fu_38348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6866" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_562_fu_38354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6867" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_561_fu_38360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6868" filename="pool/pooling.cpp" linenumber="28" name="tmp_884" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6869" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_562_fu_38366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6870" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_321_fu_38372_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6872" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_563_fu_38399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6873" filename="pool/pooling.cpp" linenumber="28" name="tmp_885" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_885_fu_38403_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6874" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_563_fu_38413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6875" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_564_fu_38417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6876" filename="pool/pooling.cpp" linenumber="28" name="tmp_886" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_886_fu_38420_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6877" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_564_fu_38430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6878" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1126_fu_38434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6879" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1127_fu_38440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6880" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_563_fu_38446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6881" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1128_fu_38452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6882" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1129_fu_38458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6883" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_564_fu_38464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6884" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_563_fu_38470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6885" filename="pool/pooling.cpp" linenumber="28" name="tmp_887" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6886" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_564_fu_38476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6887" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_322_fu_38482_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6889" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_565_fu_38490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6890" filename="pool/pooling.cpp" linenumber="28" name="tmp_888" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_888_fu_38494_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6891" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_565_fu_38504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6892" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_566_fu_38508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6893" filename="pool/pooling.cpp" linenumber="28" name="tmp_889" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_889_fu_38512_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6894" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_566_fu_38522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6895" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1130_fu_38526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6896" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1131_fu_38532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6897" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_565_fu_38538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6898" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1132_fu_38544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6899" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1133_fu_38550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6900" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_566_fu_38556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6901" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_565_fu_38562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6902" filename="pool/pooling.cpp" linenumber="28" name="tmp_890" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6903" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_566_fu_38568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6904" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_323_fu_38574_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6907" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_567_fu_38603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6908" filename="pool/pooling.cpp" linenumber="28" name="tmp_891" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_891_fu_38606_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6909" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_567_fu_38616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6910" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1134_fu_38620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6911" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1135_fu_38626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6912" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_567_fu_38632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6913" filename="pool/pooling.cpp" linenumber="28" name="tmp_892" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6914" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_567_fu_38638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6915" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_324_fu_38644_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6917" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_568_fu_38652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6918" filename="pool/pooling.cpp" linenumber="28" name="tmp_893" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_893_fu_38656_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6919" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_568_fu_38666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6920" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_569_fu_38670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6921" filename="pool/pooling.cpp" linenumber="28" name="tmp_894" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_894_fu_38674_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6922" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_569_fu_38684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6923" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1136_fu_38688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6924" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1137_fu_38694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6925" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_568_fu_38700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6926" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1138_fu_38706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6927" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1139_fu_38712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6928" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_569_fu_38718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6929" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_568_fu_38724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6930" filename="pool/pooling.cpp" linenumber="28" name="tmp_895" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6931" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_569_fu_38730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6932" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_325_fu_38736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6934" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_570_fu_38745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6935" filename="pool/pooling.cpp" linenumber="28" name="tmp_896" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_896_fu_38749_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6936" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_570_fu_38759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6937" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_571_fu_38763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6938" filename="pool/pooling.cpp" linenumber="28" name="tmp_897" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_897_fu_38767_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6939" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_571_fu_38777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6940" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1140_fu_38781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6941" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1141_fu_38787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6942" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_570_fu_38793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6943" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1142_fu_38799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6944" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1143_fu_38805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6945" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_571_fu_38811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6946" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_570_fu_38817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6947" filename="pool/pooling.cpp" linenumber="28" name="tmp_898" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6948" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_571_fu_38823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6949" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_326_fu_38829_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6951" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_572_fu_38856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6952" filename="pool/pooling.cpp" linenumber="28" name="tmp_899" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_899_fu_38860_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6953" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_572_fu_38870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6954" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_573_fu_38874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6955" filename="pool/pooling.cpp" linenumber="28" name="tmp_900" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_900_fu_38877_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6956" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_573_fu_38887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6957" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1144_fu_38891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6958" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1145_fu_38897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6959" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_572_fu_38903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6960" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1146_fu_38909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6961" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1147_fu_38915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6962" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_573_fu_38921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6963" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_572_fu_38927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6964" filename="pool/pooling.cpp" linenumber="28" name="tmp_901" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6965" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_573_fu_38933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6966" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_327_fu_38939_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6969" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_574_fu_38947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6970" filename="pool/pooling.cpp" linenumber="28" name="tmp_902" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_902_fu_38950_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6971" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_574_fu_38960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6972" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1148_fu_38964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6973" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1149_fu_38970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6974" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_574_fu_38976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6975" filename="pool/pooling.cpp" linenumber="28" name="tmp_903" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6976" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_574_fu_38982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6977" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_328_fu_38988_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6979" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_575_fu_38996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6980" filename="pool/pooling.cpp" linenumber="28" name="tmp_904" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_904_fu_39000_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6981" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_575_fu_39010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6982" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_576_fu_39014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6983" filename="pool/pooling.cpp" linenumber="28" name="tmp_905" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_905_fu_39018_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6984" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_576_fu_39028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6985" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1150_fu_39032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6986" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1151_fu_39038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6987" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_575_fu_39044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6988" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1152_fu_39050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6989" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1153_fu_39056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6990" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_576_fu_39062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6991" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_575_fu_39068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6992" filename="pool/pooling.cpp" linenumber="28" name="tmp_906" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6993" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_576_fu_39074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6994" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_329_fu_39080_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6996" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_577_fu_39107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6997" filename="pool/pooling.cpp" linenumber="28" name="tmp_907" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_907_fu_39111_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6998" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_577_fu_39121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="6999" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_578_fu_39125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7000" filename="pool/pooling.cpp" linenumber="28" name="tmp_908" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_908_fu_39128_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7001" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_578_fu_39138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7002" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1154_fu_39142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7003" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1155_fu_39148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7004" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_577_fu_39154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7005" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1156_fu_39160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7006" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1157_fu_39166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7007" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_578_fu_39172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7008" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_577_fu_39178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7009" filename="pool/pooling.cpp" linenumber="28" name="tmp_909" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7010" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_578_fu_39184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7011" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_330_fu_39190_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7013" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_579_fu_39198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7014" filename="pool/pooling.cpp" linenumber="28" name="tmp_910" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_910_fu_39202_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7015" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_579_fu_39212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7016" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_580_fu_39216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7017" filename="pool/pooling.cpp" linenumber="28" name="tmp_911" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_911_fu_39220_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7018" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_580_fu_39230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7019" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1158_fu_39234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7020" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1159_fu_39240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7021" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_579_fu_39246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7022" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1160_fu_39252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7023" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1161_fu_39258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7024" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_580_fu_39264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7025" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_579_fu_39270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7026" filename="pool/pooling.cpp" linenumber="28" name="tmp_912" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7027" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_580_fu_39276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7028" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_331_fu_39282_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7031" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_581_fu_9140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7032" filename="pool/pooling.cpp" linenumber="28" name="tmp_913" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_913_fu_9144_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7033" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_581_fu_9154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7034" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1162_fu_9158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7035" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1163_fu_9164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7036" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_581_fu_9170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7037" filename="pool/pooling.cpp" linenumber="28" name="tmp_914" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7038" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_581_fu_9176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7039" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_332_fu_9182_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7041" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_582_fu_39311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7042" filename="pool/pooling.cpp" linenumber="28" name="tmp_915" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_915_fu_39315_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7043" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_582_fu_39325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7044" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_583_fu_39329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7045" filename="pool/pooling.cpp" linenumber="28" name="tmp_916" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_916_fu_39332_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7046" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_583_fu_39342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7047" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1164_fu_39346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7048" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1165_fu_39352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7049" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_582_fu_39358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7050" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1166_fu_39364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7051" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1167_fu_39370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7052" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_583_fu_39376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7053" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_582_fu_39382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7054" filename="pool/pooling.cpp" linenumber="28" name="tmp_917" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7055" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_583_fu_39388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7056" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_333_fu_39394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7058" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_584_fu_39402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7059" filename="pool/pooling.cpp" linenumber="28" name="tmp_918" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_918_fu_39406_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7060" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_584_fu_39416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7061" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_585_fu_39420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7062" filename="pool/pooling.cpp" linenumber="28" name="tmp_919" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_919_fu_39424_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7063" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_585_fu_39434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7064" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1168_fu_39438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7065" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1169_fu_39444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7066" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_584_fu_39450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7067" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1170_fu_39456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7068" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1171_fu_39462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7069" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_585_fu_39468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7070" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_584_fu_39474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7071" filename="pool/pooling.cpp" linenumber="28" name="tmp_920" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7072" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_585_fu_39480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7073" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_334_fu_39486_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7075" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_586_fu_39513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7076" filename="pool/pooling.cpp" linenumber="28" name="tmp_921" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_921_fu_39517_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7077" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_586_fu_39527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7078" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_587_fu_39531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7079" filename="pool/pooling.cpp" linenumber="28" name="tmp_922" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_922_fu_39534_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7080" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_587_fu_39544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7081" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1172_fu_39548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7082" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1173_fu_39554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7083" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_586_fu_39560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7084" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1174_fu_39566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7085" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1175_fu_39572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7086" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_587_fu_39578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7087" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_586_fu_39584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7088" filename="pool/pooling.cpp" linenumber="28" name="tmp_923" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7089" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_587_fu_39590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7090" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_335_fu_39596_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7093" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_588_fu_39604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7094" filename="pool/pooling.cpp" linenumber="28" name="tmp_924" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_924_fu_39607_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7095" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_588_fu_39617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7096" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1176_fu_39621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7097" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1177_fu_39627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7098" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_588_fu_39633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7099" filename="pool/pooling.cpp" linenumber="28" name="tmp_925" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7100" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_588_fu_39639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7101" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_336_fu_39645_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7103" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_589_fu_39653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7104" filename="pool/pooling.cpp" linenumber="28" name="tmp_926" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_926_fu_39657_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7105" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_589_fu_39667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7106" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_590_fu_39671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7107" filename="pool/pooling.cpp" linenumber="28" name="tmp_927" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_927_fu_39675_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7108" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_590_fu_39685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7109" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1178_fu_39689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7110" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1179_fu_39695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7111" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_589_fu_39701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7112" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1180_fu_39707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7113" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1181_fu_39713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7114" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_590_fu_39719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7115" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_589_fu_39725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7116" filename="pool/pooling.cpp" linenumber="28" name="tmp_928" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7117" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_590_fu_39731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7118" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_337_fu_39737_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7120" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_591_fu_39764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7121" filename="pool/pooling.cpp" linenumber="28" name="tmp_929" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_929_fu_39768_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7122" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_591_fu_39778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7123" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_592_fu_39782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7124" filename="pool/pooling.cpp" linenumber="28" name="tmp_930" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_930_fu_39785_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7125" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_592_fu_39795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7126" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1182_fu_39799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7127" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1183_fu_39805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7128" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_591_fu_39811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7129" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1184_fu_39817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7130" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1185_fu_39823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7131" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_592_fu_39829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7132" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_591_fu_39835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7133" filename="pool/pooling.cpp" linenumber="28" name="tmp_931" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7134" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_592_fu_39841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7135" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_338_fu_39847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7137" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_593_fu_39855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7138" filename="pool/pooling.cpp" linenumber="28" name="tmp_932" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_932_fu_39859_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7139" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_593_fu_39869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7140" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_594_fu_39873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7141" filename="pool/pooling.cpp" linenumber="28" name="tmp_933" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_933_fu_39877_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7142" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_594_fu_39887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7143" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1186_fu_39891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7144" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1187_fu_39897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7145" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_593_fu_39903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7146" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1188_fu_39909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7147" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1189_fu_39915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7148" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_594_fu_39921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7149" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_593_fu_39927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7150" filename="pool/pooling.cpp" linenumber="28" name="tmp_934" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7151" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_594_fu_39933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7152" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_339_fu_39939_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7155" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_595_fu_39968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7156" filename="pool/pooling.cpp" linenumber="28" name="tmp_935" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_935_fu_39971_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7157" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_595_fu_39981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7158" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1190_fu_39985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7159" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1191_fu_39991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7160" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_595_fu_39997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7161" filename="pool/pooling.cpp" linenumber="28" name="tmp_936" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7162" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_595_fu_40003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7163" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_340_fu_40009_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7165" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_596_fu_40017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7166" filename="pool/pooling.cpp" linenumber="28" name="tmp_937" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_937_fu_40021_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7167" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_596_fu_40031_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7168" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_597_fu_40035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7169" filename="pool/pooling.cpp" linenumber="28" name="tmp_938" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_938_fu_40039_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7170" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_597_fu_40049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7171" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1192_fu_40053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7172" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1193_fu_40059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7173" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_596_fu_40065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7174" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1194_fu_40071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7175" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1195_fu_40077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7176" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_597_fu_40083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7177" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_596_fu_40089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7178" filename="pool/pooling.cpp" linenumber="28" name="tmp_939" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7179" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_597_fu_40095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7180" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_341_fu_40101_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7182" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_598_fu_40110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7183" filename="pool/pooling.cpp" linenumber="28" name="tmp_940" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_940_fu_40114_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7184" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_598_fu_40124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7185" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_599_fu_40128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7186" filename="pool/pooling.cpp" linenumber="28" name="tmp_941" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_941_fu_40132_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7187" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_599_fu_40142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7188" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1196_fu_40146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7189" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1197_fu_40152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7190" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_598_fu_40158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7191" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1198_fu_40164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7192" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1199_fu_40170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7193" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_599_fu_40176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7194" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_598_fu_40182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7195" filename="pool/pooling.cpp" linenumber="28" name="tmp_942" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7196" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_599_fu_40188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7197" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_342_fu_40194_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7199" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_600_fu_40221_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7200" filename="pool/pooling.cpp" linenumber="28" name="tmp_943" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_943_fu_40225_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7201" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_600_fu_40235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7202" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_601_fu_40239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7203" filename="pool/pooling.cpp" linenumber="28" name="tmp_944" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_944_fu_40242_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7204" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_601_fu_40252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7205" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1200_fu_40256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7206" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1201_fu_40262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7207" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_600_fu_40268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7208" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1202_fu_40274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7209" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1203_fu_40280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7210" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_601_fu_40286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7211" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_600_fu_40292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7212" filename="pool/pooling.cpp" linenumber="28" name="tmp_945" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7213" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_601_fu_40298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7214" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_343_fu_40304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7217" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_602_fu_9226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7218" filename="pool/pooling.cpp" linenumber="28" name="tmp_946" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_946_fu_9230_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7219" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_602_fu_9240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7220" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1204_fu_9244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7221" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1205_fu_9250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7222" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_602_fu_9256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7223" filename="pool/pooling.cpp" linenumber="28" name="tmp_947" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7224" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_602_fu_9262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7225" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_344_fu_9268_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7227" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_603_fu_40312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7228" filename="pool/pooling.cpp" linenumber="28" name="tmp_948" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_948_fu_40316_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7229" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_603_fu_40326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7230" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_604_fu_40330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7231" filename="pool/pooling.cpp" linenumber="28" name="tmp_949" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_949_fu_40333_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7232" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_604_fu_40343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7233" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1206_fu_40347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7234" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1207_fu_40353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7235" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_603_fu_40359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7236" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1208_fu_40365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7237" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1209_fu_40371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7238" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_604_fu_40377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7239" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_603_fu_40383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7240" filename="pool/pooling.cpp" linenumber="28" name="tmp_950" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7241" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_604_fu_40389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7242" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_345_fu_40395_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7244" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_605_fu_40421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7245" filename="pool/pooling.cpp" linenumber="28" name="tmp_951" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_951_fu_40425_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7246" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_605_fu_40435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7247" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_606_fu_40439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7248" filename="pool/pooling.cpp" linenumber="28" name="tmp_952" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_952_fu_40442_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7249" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_606_fu_40452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7250" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1210_fu_40456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7251" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1211_fu_40462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7252" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_605_fu_40468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7253" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1212_fu_40474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7254" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1213_fu_40480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7255" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_606_fu_40486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7256" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_605_fu_40492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7257" filename="pool/pooling.cpp" linenumber="28" name="tmp_953" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7258" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_606_fu_40498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7259" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_346_fu_40504_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7261" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_607_fu_40512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7262" filename="pool/pooling.cpp" linenumber="28" name="tmp_954" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_954_fu_40516_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7263" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_607_fu_40526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7264" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_608_fu_40530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7265" filename="pool/pooling.cpp" linenumber="28" name="tmp_955" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_955_fu_40534_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7266" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_608_fu_40544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7267" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1214_fu_40548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7268" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1215_fu_40554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7269" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_607_fu_40560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7270" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1216_fu_40566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7271" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1217_fu_40572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7272" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_608_fu_40578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7273" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_607_fu_40584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7274" filename="pool/pooling.cpp" linenumber="28" name="tmp_956" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7275" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_608_fu_40590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7276" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_347_fu_40596_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7279" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_609_fu_40625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7280" filename="pool/pooling.cpp" linenumber="28" name="tmp_957" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_957_fu_40628_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7281" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_609_fu_40638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7282" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1218_fu_40642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7283" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1219_fu_40648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7284" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_609_fu_40654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7285" filename="pool/pooling.cpp" linenumber="28" name="tmp_958" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7286" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_609_fu_40660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7287" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_348_fu_40666_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7289" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_610_fu_40674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7290" filename="pool/pooling.cpp" linenumber="28" name="tmp_959" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_959_fu_40678_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7291" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_610_fu_40688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7292" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_611_fu_40692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7293" filename="pool/pooling.cpp" linenumber="28" name="tmp_960" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_960_fu_40696_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7294" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_611_fu_40706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7295" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1220_fu_40710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7296" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1221_fu_40716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7297" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_610_fu_40722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7298" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1222_fu_40728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7299" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1223_fu_40734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7300" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_611_fu_40740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7301" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_610_fu_40746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7302" filename="pool/pooling.cpp" linenumber="28" name="tmp_961" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7303" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_611_fu_40752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7304" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_349_fu_40758_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7306" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_612_fu_40767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7307" filename="pool/pooling.cpp" linenumber="28" name="tmp_962" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_962_fu_40771_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7308" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_612_fu_40781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7309" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_613_fu_40785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7310" filename="pool/pooling.cpp" linenumber="28" name="tmp_963" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_963_fu_40789_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7311" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_613_fu_40799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7312" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1224_fu_40803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7313" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1225_fu_40809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7314" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_612_fu_40815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7315" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1226_fu_40821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7316" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1227_fu_40827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7317" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_613_fu_40833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7318" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_612_fu_40839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7319" filename="pool/pooling.cpp" linenumber="28" name="tmp_964" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7320" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_613_fu_40845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7321" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_350_fu_40851_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7323" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_614_fu_40878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7324" filename="pool/pooling.cpp" linenumber="28" name="tmp_965" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_965_fu_40882_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7325" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_614_fu_40892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7326" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_615_fu_40896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7327" filename="pool/pooling.cpp" linenumber="28" name="tmp_966" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_966_fu_40899_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7328" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_615_fu_40909_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7329" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1228_fu_40913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7330" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1229_fu_40919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7331" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_614_fu_40925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7332" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1230_fu_40931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7333" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1231_fu_40937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7334" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_615_fu_40943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7335" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_614_fu_40949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7336" filename="pool/pooling.cpp" linenumber="28" name="tmp_967" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7337" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_615_fu_40955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7338" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_351_fu_40961_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7341" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_616_fu_40969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7342" filename="pool/pooling.cpp" linenumber="28" name="tmp_968" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_968_fu_40972_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7343" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_616_fu_40982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7344" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1232_fu_40986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7345" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1233_fu_40992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7346" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_616_fu_40998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7347" filename="pool/pooling.cpp" linenumber="28" name="tmp_969" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7348" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_616_fu_41004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7349" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_352_fu_41010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7351" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_617_fu_41018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7352" filename="pool/pooling.cpp" linenumber="28" name="tmp_970" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_970_fu_41022_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7353" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_617_fu_41032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7354" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_618_fu_41036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7355" filename="pool/pooling.cpp" linenumber="28" name="tmp_971" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_971_fu_41040_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7356" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_618_fu_41050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7357" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1234_fu_41054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7358" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1235_fu_41060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7359" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_617_fu_41066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7360" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1236_fu_41072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7361" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1237_fu_41078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7362" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_618_fu_41084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7363" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_617_fu_41090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7364" filename="pool/pooling.cpp" linenumber="28" name="tmp_972" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7365" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_618_fu_41096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7366" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_353_fu_41102_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7368" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_619_fu_41129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7369" filename="pool/pooling.cpp" linenumber="28" name="tmp_973" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_973_fu_41133_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7370" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_619_fu_41143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7371" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_620_fu_41147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7372" filename="pool/pooling.cpp" linenumber="28" name="tmp_974" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_974_fu_41150_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7373" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_620_fu_41160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7374" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1238_fu_41164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7375" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1239_fu_41170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7376" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_619_fu_41176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7377" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1240_fu_41182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7378" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1241_fu_41188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7379" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_620_fu_41194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7380" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_619_fu_41200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7381" filename="pool/pooling.cpp" linenumber="28" name="tmp_975" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7382" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_620_fu_41206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7383" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_354_fu_41212_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7385" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_621_fu_41220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7386" filename="pool/pooling.cpp" linenumber="28" name="tmp_976" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_976_fu_41224_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7387" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_621_fu_41234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7388" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_622_fu_41238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7389" filename="pool/pooling.cpp" linenumber="28" name="tmp_977" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_977_fu_41242_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7390" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_622_fu_41252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7391" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1242_fu_41256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7392" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1243_fu_41262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7393" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_621_fu_41268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7394" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1244_fu_41274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7395" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1245_fu_41280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7396" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_622_fu_41286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7397" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_621_fu_41292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7398" filename="pool/pooling.cpp" linenumber="28" name="tmp_978" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7399" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_622_fu_41298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7400" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_355_fu_41304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7403" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_623_fu_41333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7404" filename="pool/pooling.cpp" linenumber="28" name="tmp_979" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_979_fu_41336_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7405" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_623_fu_41346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7406" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1246_fu_41350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7407" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1247_fu_41356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7408" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_623_fu_41362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7409" filename="pool/pooling.cpp" linenumber="28" name="tmp_980" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7410" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_623_fu_41368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7411" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_356_fu_41374_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7413" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_624_fu_41382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7414" filename="pool/pooling.cpp" linenumber="28" name="tmp_981" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_981_fu_41386_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7415" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_624_fu_41396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7416" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_625_fu_41400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7417" filename="pool/pooling.cpp" linenumber="28" name="tmp_982" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_982_fu_41404_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7418" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_625_fu_41414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7419" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1248_fu_41418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7420" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1249_fu_41424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7421" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_624_fu_41430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7422" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1250_fu_41436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7423" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1251_fu_41442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7424" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_625_fu_41448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7425" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_624_fu_41454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7426" filename="pool/pooling.cpp" linenumber="28" name="tmp_983" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7427" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_625_fu_41460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7428" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_357_fu_41466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7430" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_626_fu_41475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7431" filename="pool/pooling.cpp" linenumber="28" name="tmp_984" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_984_fu_41479_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7432" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_626_fu_41489_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7433" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_627_fu_41493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7434" filename="pool/pooling.cpp" linenumber="28" name="tmp_985" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_985_fu_41497_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7435" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_627_fu_41507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7436" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1252_fu_41511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7437" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1253_fu_41517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7438" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_626_fu_41523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7439" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1254_fu_41529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7440" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1255_fu_41535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7441" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_627_fu_41541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7442" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_626_fu_41547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7443" filename="pool/pooling.cpp" linenumber="28" name="tmp_986" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7444" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_627_fu_41553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7445" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_358_fu_41559_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7447" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_628_fu_41586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7448" filename="pool/pooling.cpp" linenumber="28" name="tmp_987" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_987_fu_41590_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7449" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_628_fu_41600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7450" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_629_fu_41604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7451" filename="pool/pooling.cpp" linenumber="28" name="tmp_988" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_988_fu_41607_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7452" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_629_fu_41617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7453" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1256_fu_41621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7454" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1257_fu_41627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7455" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_628_fu_41633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7456" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1258_fu_41639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7457" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1259_fu_41645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7458" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_629_fu_41651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7459" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_628_fu_41657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7460" filename="pool/pooling.cpp" linenumber="28" name="tmp_989" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7461" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_629_fu_41663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7462" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_359_fu_41669_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7465" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_630_fu_41677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7466" filename="pool/pooling.cpp" linenumber="28" name="tmp_990" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_990_fu_41680_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7467" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_630_fu_41690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7468" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1260_fu_41694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7469" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1261_fu_41700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7470" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_630_fu_41706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7471" filename="pool/pooling.cpp" linenumber="28" name="tmp_991" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7472" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_630_fu_41712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7473" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_360_fu_41718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7475" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_631_fu_41726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7476" filename="pool/pooling.cpp" linenumber="28" name="tmp_992" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_992_fu_41730_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7477" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_631_fu_41740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7478" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_632_fu_41744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7479" filename="pool/pooling.cpp" linenumber="28" name="tmp_993" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_993_fu_41748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7480" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_632_fu_41758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7481" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1262_fu_41762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7482" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1263_fu_41768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7483" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_631_fu_41774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7484" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1264_fu_41780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7485" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1265_fu_41786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7486" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_632_fu_41792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7487" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_631_fu_41798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7488" filename="pool/pooling.cpp" linenumber="28" name="tmp_994" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7489" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_632_fu_41804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7490" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_361_fu_41810_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7492" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_633_fu_41837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7493" filename="pool/pooling.cpp" linenumber="28" name="tmp_995" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_995_fu_41841_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7494" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_633_fu_41851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7495" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_634_fu_41855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7496" filename="pool/pooling.cpp" linenumber="28" name="tmp_996" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_996_fu_41858_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7497" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_634_fu_41868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7498" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1266_fu_41872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7499" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1267_fu_41878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7500" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_633_fu_41884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7501" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1268_fu_41890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7502" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1269_fu_41896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7503" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_634_fu_41902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7504" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_633_fu_41908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7505" filename="pool/pooling.cpp" linenumber="28" name="tmp_997" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7506" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_634_fu_41914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7507" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_362_fu_41920_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7509" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_635_fu_41928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7510" filename="pool/pooling.cpp" linenumber="28" name="tmp_998" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_998_fu_41932_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7511" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_635_fu_41942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7512" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_636_fu_41946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7513" filename="pool/pooling.cpp" linenumber="28" name="tmp_999" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_999_fu_41950_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7514" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_636_fu_41960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7515" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1270_fu_41964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7516" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1271_fu_41970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7517" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_635_fu_41976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7518" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1272_fu_41982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7519" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1273_fu_41988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7520" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_636_fu_41994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7521" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_635_fu_42000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7522" filename="pool/pooling.cpp" linenumber="28" name="tmp_1000" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7523" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_636_fu_42006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7524" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_363_fu_42012_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7527" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_637_fu_42039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7528" filename="pool/pooling.cpp" linenumber="28" name="tmp_1001" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1001_fu_42042_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7529" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_637_fu_42052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7530" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1274_fu_42056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7531" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1275_fu_42062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7532" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_637_fu_42068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7533" filename="pool/pooling.cpp" linenumber="28" name="tmp_1002" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7534" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_637_fu_42074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7535" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_364_fu_42080_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7537" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_638_fu_42088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7538" filename="pool/pooling.cpp" linenumber="28" name="tmp_1003" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1003_fu_42092_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7539" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_638_fu_42102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7540" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_639_fu_42106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7541" filename="pool/pooling.cpp" linenumber="28" name="tmp_1004" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1004_fu_42110_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7542" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_639_fu_42120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7543" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1276_fu_42124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7544" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1277_fu_42130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7545" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_638_fu_42136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7546" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1278_fu_42142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7547" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1279_fu_42148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7548" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_639_fu_42154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7549" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_638_fu_42160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7550" filename="pool/pooling.cpp" linenumber="28" name="tmp_1005" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7551" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_639_fu_42166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7552" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_365_fu_42172_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7554" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_640_fu_42181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7555" filename="pool/pooling.cpp" linenumber="28" name="tmp_1006" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1006_fu_42185_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7556" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_640_fu_42195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7557" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_641_fu_42199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7558" filename="pool/pooling.cpp" linenumber="28" name="tmp_1007" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1007_fu_42203_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7559" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_641_fu_42213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7560" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1280_fu_42217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7561" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1281_fu_42223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7562" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_640_fu_42229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7563" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1282_fu_42235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7564" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1283_fu_42241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7565" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_641_fu_42247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7566" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_640_fu_42253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7567" filename="pool/pooling.cpp" linenumber="28" name="tmp_1008" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7568" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_641_fu_42259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7569" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_366_fu_42265_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7571" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_642_fu_42290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7572" filename="pool/pooling.cpp" linenumber="28" name="tmp_1009" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1009_fu_42294_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7573" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_642_fu_42304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7574" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_643_fu_42308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7575" filename="pool/pooling.cpp" linenumber="28" name="tmp_1010" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1010_fu_42311_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7576" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_643_fu_42321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7577" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1284_fu_42325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7578" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1285_fu_42331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7579" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_642_fu_42337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7580" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1286_fu_42343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7581" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1287_fu_42349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7582" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_643_fu_42355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7583" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_642_fu_42361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7584" filename="pool/pooling.cpp" linenumber="28" name="tmp_1011" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7585" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_643_fu_42367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7586" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_367_fu_42373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7589" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_644_fu_42381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7590" filename="pool/pooling.cpp" linenumber="28" name="tmp_1012" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1012_fu_42384_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7591" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_644_fu_42394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7592" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1288_fu_42398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7593" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1289_fu_42404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7594" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_644_fu_42410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7595" filename="pool/pooling.cpp" linenumber="28" name="tmp_1013" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7596" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_644_fu_42416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7597" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_368_fu_42422_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7599" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_645_fu_42430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7600" filename="pool/pooling.cpp" linenumber="28" name="tmp_1014" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1014_fu_42434_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7601" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_645_fu_42444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7602" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_646_fu_42448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7603" filename="pool/pooling.cpp" linenumber="28" name="tmp_1015" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1015_fu_42452_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7604" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_646_fu_42462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7605" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1290_fu_42466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7606" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1291_fu_42472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7607" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_645_fu_42478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7608" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1292_fu_42484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7609" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1293_fu_42490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7610" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_646_fu_42496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7611" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_645_fu_42502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7612" filename="pool/pooling.cpp" linenumber="28" name="tmp_1016" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7613" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_646_fu_42508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7614" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_369_fu_42514_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7616" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_647_fu_42541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7617" filename="pool/pooling.cpp" linenumber="28" name="tmp_1017" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1017_fu_42545_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7618" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_647_fu_42555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7619" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_648_fu_42559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7620" filename="pool/pooling.cpp" linenumber="28" name="tmp_1018" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1018_fu_42562_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7621" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_648_fu_42572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7622" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1294_fu_42576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7623" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1295_fu_42582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7624" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_647_fu_42588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7625" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1296_fu_42594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7626" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1297_fu_42600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7627" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_648_fu_42606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7628" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_647_fu_42612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7629" filename="pool/pooling.cpp" linenumber="28" name="tmp_1019" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7630" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_648_fu_42618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7631" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_370_fu_42624_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7633" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_649_fu_42632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7634" filename="pool/pooling.cpp" linenumber="28" name="tmp_1020" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1020_fu_42636_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7635" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_649_fu_42646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7636" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_650_fu_42650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7637" filename="pool/pooling.cpp" linenumber="28" name="tmp_1021" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1021_fu_42654_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7638" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_650_fu_42664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7639" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1298_fu_42668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7640" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1299_fu_42674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7641" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_649_fu_42680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7642" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1300_fu_42686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7643" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1301_fu_42692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7644" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_650_fu_42698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7645" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_649_fu_42704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7646" filename="pool/pooling.cpp" linenumber="28" name="tmp_1022" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7647" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_650_fu_42710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7648" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_371_fu_42716_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7651" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_651_fu_42743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7652" filename="pool/pooling.cpp" linenumber="28" name="tmp_1023" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1023_fu_42746_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7653" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_651_fu_42756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7654" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1302_fu_42760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7655" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1303_fu_42766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7656" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_651_fu_42772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7657" filename="pool/pooling.cpp" linenumber="28" name="tmp_1024" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7658" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_651_fu_42778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7659" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_372_fu_42784_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7661" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_652_fu_42792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7662" filename="pool/pooling.cpp" linenumber="28" name="tmp_1025" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1025_fu_42796_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7663" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_652_fu_42806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7664" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_653_fu_42810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7665" filename="pool/pooling.cpp" linenumber="28" name="tmp_1026" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1026_fu_42814_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7666" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_653_fu_42824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7667" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1304_fu_42828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7668" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1305_fu_42834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7669" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_652_fu_42840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7670" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1306_fu_42846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7671" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1307_fu_42852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7672" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_653_fu_42858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7673" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_652_fu_42864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7674" filename="pool/pooling.cpp" linenumber="28" name="tmp_1027" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7675" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_653_fu_42870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7676" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_373_fu_42876_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7678" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_654_fu_42885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7679" filename="pool/pooling.cpp" linenumber="28" name="tmp_1028" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1028_fu_42889_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7680" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_654_fu_42899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7681" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_655_fu_42903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7682" filename="pool/pooling.cpp" linenumber="28" name="tmp_1029" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1029_fu_42907_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7683" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_655_fu_42917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7684" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1308_fu_42921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7685" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1309_fu_42927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7686" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_654_fu_42933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7687" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1310_fu_42939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7688" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1311_fu_42945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7689" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_655_fu_42951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7690" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_654_fu_42957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7691" filename="pool/pooling.cpp" linenumber="28" name="tmp_1030" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7692" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_655_fu_42963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7693" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_374_fu_42969_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7695" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_656_fu_42994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7696" filename="pool/pooling.cpp" linenumber="28" name="tmp_1031" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1031_fu_42998_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7697" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_656_fu_43008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7698" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_657_fu_43012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7699" filename="pool/pooling.cpp" linenumber="28" name="tmp_1032" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1032_fu_43015_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7700" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_657_fu_43025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7701" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1312_fu_43029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7702" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1313_fu_43035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7703" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_656_fu_43041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7704" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1314_fu_43047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7705" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1315_fu_43053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7706" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_657_fu_43059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7707" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_656_fu_43065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7708" filename="pool/pooling.cpp" linenumber="28" name="tmp_1033" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7709" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_657_fu_43071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7710" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_375_fu_43077_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7713" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_658_fu_9348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7714" filename="pool/pooling.cpp" linenumber="28" name="tmp_1034" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1034_fu_9352_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7715" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_658_fu_9362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7716" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1316_fu_9366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7717" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1317_fu_9372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7718" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_658_fu_9378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7719" filename="pool/pooling.cpp" linenumber="28" name="tmp_1035" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7720" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_658_fu_9384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7721" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_376_fu_9390_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7723" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_659_fu_43085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7724" filename="pool/pooling.cpp" linenumber="28" name="tmp_1036" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1036_fu_43089_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7725" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_659_fu_43099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7726" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_660_fu_43103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7727" filename="pool/pooling.cpp" linenumber="28" name="tmp_1037" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1037_fu_43106_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7728" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_660_fu_43116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7729" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1318_fu_43120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7730" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1319_fu_43126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7731" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_659_fu_43132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7732" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1320_fu_43138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7733" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1321_fu_43144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7734" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_660_fu_43150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7735" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_659_fu_43156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7736" filename="pool/pooling.cpp" linenumber="28" name="tmp_1038" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7737" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_660_fu_43162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7738" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_377_fu_43168_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7740" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_661_fu_43194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7741" filename="pool/pooling.cpp" linenumber="28" name="tmp_1039" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1039_fu_43198_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7742" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_661_fu_43208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7743" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_662_fu_43212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7744" filename="pool/pooling.cpp" linenumber="28" name="tmp_1040" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1040_fu_43215_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7745" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_662_fu_43225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7746" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1322_fu_43229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7747" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1323_fu_43235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7748" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_661_fu_43241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7749" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1324_fu_43247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7750" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1325_fu_43253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7751" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_662_fu_43259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7752" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_661_fu_43265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7753" filename="pool/pooling.cpp" linenumber="28" name="tmp_1041" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7754" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_662_fu_43271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7755" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_378_fu_43277_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7757" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_663_fu_43285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7758" filename="pool/pooling.cpp" linenumber="28" name="tmp_1042" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1042_fu_43289_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7759" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_663_fu_43299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7760" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_664_fu_43303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7761" filename="pool/pooling.cpp" linenumber="28" name="tmp_1043" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1043_fu_43307_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7762" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_664_fu_43317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7763" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1326_fu_43321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7764" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1327_fu_43327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7765" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_663_fu_43333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7766" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1328_fu_43339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7767" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1329_fu_43345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7768" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_664_fu_43351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7769" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_663_fu_43357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7770" filename="pool/pooling.cpp" linenumber="28" name="tmp_1044" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7771" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_664_fu_43363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7772" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_379_fu_43369_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7775" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_665_fu_43396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7776" filename="pool/pooling.cpp" linenumber="28" name="tmp_1045" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1045_fu_43399_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7777" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_665_fu_43409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7778" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1330_fu_43413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7779" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1331_fu_43419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7780" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_665_fu_43425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7781" filename="pool/pooling.cpp" linenumber="28" name="tmp_1046" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7782" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_665_fu_43431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7783" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_380_fu_43437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7785" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_666_fu_43445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7786" filename="pool/pooling.cpp" linenumber="28" name="tmp_1047" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1047_fu_43449_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7787" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_666_fu_43459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7788" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_667_fu_43463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7789" filename="pool/pooling.cpp" linenumber="28" name="tmp_1048" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1048_fu_43467_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7790" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_667_fu_43477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7791" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1332_fu_43481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7792" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1333_fu_43487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7793" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_666_fu_43493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7794" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1334_fu_43499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7795" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1335_fu_43505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7796" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_667_fu_43511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7797" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_666_fu_43517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7798" filename="pool/pooling.cpp" linenumber="28" name="tmp_1049" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7799" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_667_fu_43523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7800" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_381_fu_43529_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7802" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_668_fu_43538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7803" filename="pool/pooling.cpp" linenumber="28" name="tmp_1050" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1050_fu_43542_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7804" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_668_fu_43552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7805" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_669_fu_43556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7806" filename="pool/pooling.cpp" linenumber="28" name="tmp_1051" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1051_fu_43560_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7807" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_669_fu_43570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7808" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1336_fu_43574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7809" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1337_fu_43580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7810" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_668_fu_43586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7811" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1338_fu_43592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7812" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1339_fu_43598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7813" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_669_fu_43604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7814" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_668_fu_43610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7815" filename="pool/pooling.cpp" linenumber="28" name="tmp_1052" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7816" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_669_fu_43616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7817" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_382_fu_43622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7819" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_670_fu_43647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7820" filename="pool/pooling.cpp" linenumber="28" name="tmp_1053" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1053_fu_43651_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7821" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_670_fu_43661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7822" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_671_fu_43665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7823" filename="pool/pooling.cpp" linenumber="28" name="tmp_1054" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1054_fu_43668_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7824" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_671_fu_43678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7825" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1340_fu_43682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7826" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1341_fu_43688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7827" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_670_fu_43694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7828" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1342_fu_43700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7829" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1343_fu_43706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7830" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_671_fu_43712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7831" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_670_fu_43718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7832" filename="pool/pooling.cpp" linenumber="28" name="tmp_1055" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7833" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_671_fu_43724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7834" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_383_fu_43730_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7837" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_672_fu_9416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7838" filename="pool/pooling.cpp" linenumber="28" name="tmp_1056" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1056_fu_9420_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7839" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_672_fu_9430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7840" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1344_fu_9434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7841" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1345_fu_9440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7842" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_672_fu_9446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7843" filename="pool/pooling.cpp" linenumber="28" name="tmp_1057" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7844" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_672_fu_9452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7845" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_384_fu_9458_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7847" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_673_fu_43738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7848" filename="pool/pooling.cpp" linenumber="28" name="tmp_1058" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1058_fu_43742_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7849" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_673_fu_43752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7850" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_674_fu_43756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7851" filename="pool/pooling.cpp" linenumber="28" name="tmp_1059" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1059_fu_43759_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7852" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_674_fu_43769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7853" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1346_fu_43773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7854" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1347_fu_43779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7855" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_673_fu_43785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7856" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1348_fu_43791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7857" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1349_fu_43797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7858" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_674_fu_43803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7859" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_673_fu_43809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7860" filename="pool/pooling.cpp" linenumber="28" name="tmp_1060" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7861" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_674_fu_43815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7862" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_385_fu_43821_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7864" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_675_fu_43847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7865" filename="pool/pooling.cpp" linenumber="28" name="tmp_1061" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1061_fu_43851_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7866" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_675_fu_43861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7867" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_676" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_676_fu_43865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7868" filename="pool/pooling.cpp" linenumber="28" name="tmp_1062" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1062_fu_43868_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7869" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_676" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_676_fu_43878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7870" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1350_fu_43882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7871" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1351_fu_43888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7872" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_675_fu_43894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7873" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1352_fu_43900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7874" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1353_fu_43906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7875" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_676" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_676_fu_43912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7876" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_675_fu_43918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7877" filename="pool/pooling.cpp" linenumber="28" name="tmp_1063" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7878" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_676" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_676_fu_43924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7879" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_386_fu_43930_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7881" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_677" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_677_fu_43938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7882" filename="pool/pooling.cpp" linenumber="28" name="tmp_1064" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1064_fu_43942_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7883" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_677" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_677_fu_43952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7884" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_678" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_678_fu_43956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7885" filename="pool/pooling.cpp" linenumber="28" name="tmp_1065" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1065_fu_43960_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7886" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_678" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_678_fu_43970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7887" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1354_fu_43974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7888" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1355_fu_43980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7889" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_677" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_677_fu_43986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7890" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1356_fu_43992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7891" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1357_fu_43998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7892" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_678" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_678_fu_44004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7893" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_677" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_677_fu_44010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7894" filename="pool/pooling.cpp" linenumber="28" name="tmp_1066" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7895" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_678" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_678_fu_44016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7896" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_387_fu_44022_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7899" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_679" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_679_fu_44049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7900" filename="pool/pooling.cpp" linenumber="28" name="tmp_1067" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1067_fu_44052_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7901" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_679" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_679_fu_44062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7902" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1358_fu_44066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7903" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1359_fu_44072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7904" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_679" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_679_fu_44078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7905" filename="pool/pooling.cpp" linenumber="28" name="tmp_1068" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7906" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_679" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_679_fu_44084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7907" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_388_fu_44090_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7909" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_680" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_680_fu_44098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7910" filename="pool/pooling.cpp" linenumber="28" name="tmp_1069" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1069_fu_44102_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7911" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_680" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_680_fu_44112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7912" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_681" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_681_fu_44116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7913" filename="pool/pooling.cpp" linenumber="28" name="tmp_1070" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1070_fu_44120_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7914" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_681" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_681_fu_44130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7915" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1360_fu_44134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7916" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1361_fu_44140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7917" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_680" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_680_fu_44146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7918" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1362_fu_44152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7919" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1363_fu_44158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7920" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_681" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_681_fu_44164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7921" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_680" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_680_fu_44170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7922" filename="pool/pooling.cpp" linenumber="28" name="tmp_1071" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7923" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_681" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_681_fu_44176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7924" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_389_fu_44182_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7926" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_682" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_682_fu_44191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7927" filename="pool/pooling.cpp" linenumber="28" name="tmp_1072" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1072_fu_44195_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7928" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_682" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_682_fu_44205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7929" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_683" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_683_fu_44209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7930" filename="pool/pooling.cpp" linenumber="28" name="tmp_1073" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1073_fu_44213_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7931" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_683" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_683_fu_44223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7932" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1364_fu_44227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7933" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1365_fu_44233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7934" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_682" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_682_fu_44239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7935" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1366_fu_44245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7936" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1367_fu_44251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7937" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_683" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_683_fu_44257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7938" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_682" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_682_fu_44263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7939" filename="pool/pooling.cpp" linenumber="28" name="tmp_1074" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7940" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_683" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_683_fu_44269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7941" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_390_fu_44275_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7943" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_684" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_684_fu_44300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7944" filename="pool/pooling.cpp" linenumber="28" name="tmp_1075" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1075_fu_44304_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7945" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_684" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_684_fu_44314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7946" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_685" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_685_fu_44318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7947" filename="pool/pooling.cpp" linenumber="28" name="tmp_1076" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1076_fu_44321_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7948" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_685" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_685_fu_44331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7949" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1368_fu_44335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7950" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1369_fu_44341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7951" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_684" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_684_fu_44347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7952" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1370_fu_44353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7953" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1371_fu_44359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7954" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_685" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_685_fu_44365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7955" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_684" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_684_fu_44371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7956" filename="pool/pooling.cpp" linenumber="28" name="tmp_1077" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7957" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_685" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_685_fu_44377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7958" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_391_fu_44383_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7961" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_686" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_686_fu_44391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7962" filename="pool/pooling.cpp" linenumber="28" name="tmp_1078" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1078_fu_44394_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7963" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_686" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_686_fu_44404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7964" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1372_fu_44408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7965" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1373_fu_44414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7966" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_686" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_686_fu_44420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7967" filename="pool/pooling.cpp" linenumber="28" name="tmp_1079" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7968" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_686" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_686_fu_44426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7969" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_392_fu_44432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7971" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_687" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_687_fu_44440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7972" filename="pool/pooling.cpp" linenumber="28" name="tmp_1080" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1080_fu_44444_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7973" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_687" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_687_fu_44454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7974" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_688" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_688_fu_44458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7975" filename="pool/pooling.cpp" linenumber="28" name="tmp_1081" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1081_fu_44462_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7976" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_688" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_688_fu_44472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7977" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1374_fu_44476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7978" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1375_fu_44482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7979" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_687" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_687_fu_44488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7980" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1376_fu_44494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7981" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1377_fu_44500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7982" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_688" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_688_fu_44506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7983" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_687" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_687_fu_44512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7984" filename="pool/pooling.cpp" linenumber="28" name="tmp_1082" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7985" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_688" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_688_fu_44518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7986" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_393_fu_44524_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7988" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_689" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_689_fu_44551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7989" filename="pool/pooling.cpp" linenumber="28" name="tmp_1083" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1083_fu_44555_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7990" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_689" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_689_fu_44565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7991" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_690" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_690_fu_44569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7992" filename="pool/pooling.cpp" linenumber="28" name="tmp_1084" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1084_fu_44572_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7993" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_690" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_690_fu_44582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7994" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1378_fu_44586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7995" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1379_fu_44592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7996" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_689" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_689_fu_44598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7997" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1380_fu_44604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7998" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1381_fu_44610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="7999" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_690" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_690_fu_44616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8000" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_689" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_689_fu_44622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8001" filename="pool/pooling.cpp" linenumber="28" name="tmp_1085" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8002" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_690" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_690_fu_44628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8003" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_394_fu_44634_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8005" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_691" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_691_fu_44642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8006" filename="pool/pooling.cpp" linenumber="28" name="tmp_1086" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1086_fu_44646_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8007" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_691" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_691_fu_44656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8008" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_692" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_692_fu_44660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8009" filename="pool/pooling.cpp" linenumber="28" name="tmp_1087" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1087_fu_44664_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8010" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_692" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_692_fu_44674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8011" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1382_fu_44678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8012" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1383_fu_44684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8013" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_691" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_691_fu_44690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8014" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1384_fu_44696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8015" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1385_fu_44702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8016" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_692" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_692_fu_44708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8017" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_691" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_691_fu_44714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8018" filename="pool/pooling.cpp" linenumber="28" name="tmp_1088" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8019" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_692" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_692_fu_44720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8020" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_395_fu_44726_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8023" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_693" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_693_fu_44753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8024" filename="pool/pooling.cpp" linenumber="28" name="tmp_1089" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1089_fu_44756_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8025" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_693" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_693_fu_44766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8026" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1386_fu_44770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8027" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1387_fu_44776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8028" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_693" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_693_fu_44782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8029" filename="pool/pooling.cpp" linenumber="28" name="tmp_1090" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8030" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_693" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_693_fu_44788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8031" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_396_fu_44794_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8033" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_694" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_694_fu_44802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8034" filename="pool/pooling.cpp" linenumber="28" name="tmp_1091" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1091_fu_44806_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8035" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_694" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_694_fu_44816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8036" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_695" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_695_fu_44820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8037" filename="pool/pooling.cpp" linenumber="28" name="tmp_1092" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1092_fu_44824_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8038" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_695" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_695_fu_44834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8039" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1388_fu_44838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8040" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1389_fu_44844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8041" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_694" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_694_fu_44850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8042" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1390_fu_44856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8043" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1391_fu_44862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8044" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_695" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_695_fu_44868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8045" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_694" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_694_fu_44874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8046" filename="pool/pooling.cpp" linenumber="28" name="tmp_1093" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8047" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_695" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_695_fu_44880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8048" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_397_fu_44886_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8050" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_696" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_696_fu_44895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8051" filename="pool/pooling.cpp" linenumber="28" name="tmp_1094" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1094_fu_44899_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8052" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_696" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_696_fu_44909_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8053" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_697" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_697_fu_44913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8054" filename="pool/pooling.cpp" linenumber="28" name="tmp_1095" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1095_fu_44917_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8055" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_697" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_697_fu_44927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8056" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1392_fu_44931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8057" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1393_fu_44937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8058" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_696" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_696_fu_44943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8059" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1394_fu_44949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8060" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1395_fu_44955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8061" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_697" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_697_fu_44961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8062" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_696" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_696_fu_44967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8063" filename="pool/pooling.cpp" linenumber="28" name="tmp_1096" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8064" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_697" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_697_fu_44973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8065" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_398_fu_44979_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8067" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_698" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_698_fu_45004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8068" filename="pool/pooling.cpp" linenumber="28" name="tmp_1097" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1097_fu_45008_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8069" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_698" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_698_fu_45018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8070" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_699" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_699_fu_45022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8071" filename="pool/pooling.cpp" linenumber="28" name="tmp_1098" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1098_fu_45025_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8072" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_699" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_699_fu_45035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8073" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1396_fu_45039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8074" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1397_fu_45045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8075" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_698" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_698_fu_45051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8076" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1398_fu_45057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8077" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1399_fu_45063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8078" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_699" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_699_fu_45069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8079" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_698" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_698_fu_45075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8080" filename="pool/pooling.cpp" linenumber="28" name="tmp_1099" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8081" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_699" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_699_fu_45081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8082" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_399_fu_45087_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8085" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_700" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_700_fu_45095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8086" filename="pool/pooling.cpp" linenumber="28" name="tmp_1100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1100_fu_45098_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8087" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_700" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_700_fu_45108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8088" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1400_fu_45112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8089" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1401_fu_45118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8090" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_700" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_700_fu_45124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8091" filename="pool/pooling.cpp" linenumber="28" name="tmp_1101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8092" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_700" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_700_fu_45130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8093" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_400_fu_45136_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8095" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_701" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_701_fu_45144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8096" filename="pool/pooling.cpp" linenumber="28" name="tmp_1102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1102_fu_45148_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8097" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_701" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_701_fu_45158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8098" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_702" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_702_fu_45162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8099" filename="pool/pooling.cpp" linenumber="28" name="tmp_1103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1103_fu_45166_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8100" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_702" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_702_fu_45176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8101" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1402_fu_45180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8102" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1403_fu_45186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8103" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_701" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_701_fu_45192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8104" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1404_fu_45198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8105" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1405_fu_45204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8106" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_702" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_702_fu_45210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8107" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_701" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_701_fu_45216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8108" filename="pool/pooling.cpp" linenumber="28" name="tmp_1104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8109" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_702" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_702_fu_45222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8110" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_401_fu_45228_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8112" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_703" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_703_fu_45253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8113" filename="pool/pooling.cpp" linenumber="28" name="tmp_1105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1105_fu_45257_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8114" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_703" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_703_fu_45267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8115" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_704" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_704_fu_45271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8116" filename="pool/pooling.cpp" linenumber="28" name="tmp_1106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1106_fu_45274_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8117" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_704" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_704_fu_45284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8118" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1406_fu_45288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8119" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1407_fu_45294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8120" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_703" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_703_fu_45300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8121" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1408_fu_45306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8122" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1409_fu_45312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8123" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_704" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_704_fu_45318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8124" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_703" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_703_fu_45324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8125" filename="pool/pooling.cpp" linenumber="28" name="tmp_1107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8126" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_704" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_704_fu_45330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8127" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_402_fu_45336_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8129" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_705" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_705_fu_45344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8130" filename="pool/pooling.cpp" linenumber="28" name="tmp_1108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1108_fu_45348_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8131" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_705" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_705_fu_45358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8132" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_706" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_706_fu_45362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8133" filename="pool/pooling.cpp" linenumber="28" name="tmp_1109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1109_fu_45366_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8134" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_706" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_706_fu_45376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8135" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1410_fu_45380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8136" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1411_fu_45386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8137" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_705" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_705_fu_45392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8138" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1412_fu_45398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8139" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1413_fu_45404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8140" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_706" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_706_fu_45410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8141" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_705" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_705_fu_45416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8142" filename="pool/pooling.cpp" linenumber="28" name="tmp_1110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8143" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_706" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_706_fu_45422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8144" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_403_fu_45428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8147" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_707" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_707_fu_45453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8148" filename="pool/pooling.cpp" linenumber="28" name="tmp_1111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1111_fu_45456_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8149" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_707" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_707_fu_45466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8150" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1414_fu_45470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8151" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1415_fu_45476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8152" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_707" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_707_fu_45482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8153" filename="pool/pooling.cpp" linenumber="28" name="tmp_1112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8154" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_707" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_707_fu_45488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8155" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_404_fu_45494_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8157" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_708" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_708_fu_45502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8158" filename="pool/pooling.cpp" linenumber="28" name="tmp_1113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1113_fu_45506_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8159" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_708" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_708_fu_45516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8160" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_709" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_709_fu_45520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8161" filename="pool/pooling.cpp" linenumber="28" name="tmp_1114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1114_fu_45524_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8162" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_709" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_709_fu_45534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8163" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1416_fu_45538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8164" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1417_fu_45544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8165" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_708" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_708_fu_45550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8166" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1418_fu_45556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8167" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1419_fu_45562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8168" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_709" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_709_fu_45568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8169" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_708" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_708_fu_45574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8170" filename="pool/pooling.cpp" linenumber="28" name="tmp_1115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8171" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_709" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_709_fu_45580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8172" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_405_fu_45586_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8174" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_710" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_710_fu_45595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8175" filename="pool/pooling.cpp" linenumber="28" name="tmp_1116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1116_fu_45599_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8176" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_710" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_710_fu_45609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8177" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_711" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_711_fu_45613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8178" filename="pool/pooling.cpp" linenumber="28" name="tmp_1117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1117_fu_45617_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8179" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_711" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_711_fu_45627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8180" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1420_fu_45631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8181" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1421_fu_45637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8182" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_710" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_710_fu_45643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8183" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1422_fu_45649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8184" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1423_fu_45655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8185" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_711" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_711_fu_45661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8186" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_710" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_710_fu_45667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8187" filename="pool/pooling.cpp" linenumber="28" name="tmp_1118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8188" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_711" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_711_fu_45673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8189" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_406_fu_45679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8191" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_712" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_712_fu_45704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8192" filename="pool/pooling.cpp" linenumber="28" name="tmp_1119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1119_fu_45708_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8193" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_712" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_712_fu_45718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8194" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_713" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_713_fu_45722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8195" filename="pool/pooling.cpp" linenumber="28" name="tmp_1120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1120_fu_45725_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8196" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_713" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_713_fu_45735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8197" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1424_fu_45739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8198" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1425_fu_45745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8199" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_712" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_712_fu_45751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8200" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1426_fu_45757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8201" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1427_fu_45763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8202" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_713" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_713_fu_45769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8203" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_712" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_712_fu_45775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8204" filename="pool/pooling.cpp" linenumber="28" name="tmp_1121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8205" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_713" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_713_fu_45781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8206" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_407_fu_45787_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8209" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_714" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_714_fu_45795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8210" filename="pool/pooling.cpp" linenumber="28" name="tmp_1122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1122_fu_45798_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8211" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_714" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_714_fu_45808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8212" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1428_fu_45812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8213" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1429_fu_45818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8214" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_714" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_714_fu_45824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8215" filename="pool/pooling.cpp" linenumber="28" name="tmp_1123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8216" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_714" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_714_fu_45830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8217" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_408_fu_45836_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8219" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_715" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_715_fu_45844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8220" filename="pool/pooling.cpp" linenumber="28" name="tmp_1124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1124_fu_45848_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8221" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_715" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_715_fu_45858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8222" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_716" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_716_fu_45862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8223" filename="pool/pooling.cpp" linenumber="28" name="tmp_1125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1125_fu_45866_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8224" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_716" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_716_fu_45876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8225" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1430_fu_45880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8226" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1431_fu_45886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8227" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_715" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_715_fu_45892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8228" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1432_fu_45898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8229" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1433_fu_45904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8230" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_716" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_716_fu_45910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8231" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_715" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_715_fu_45916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8232" filename="pool/pooling.cpp" linenumber="28" name="tmp_1126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8233" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_716" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_716_fu_45922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8234" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_409_fu_45928_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8236" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_717" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_717_fu_45953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8237" filename="pool/pooling.cpp" linenumber="28" name="tmp_1127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1127_fu_45957_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8238" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_717" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_717_fu_45967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8239" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_718" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_718_fu_45971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8240" filename="pool/pooling.cpp" linenumber="28" name="tmp_1128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1128_fu_45974_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8241" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_718" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_718_fu_45984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8242" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1434_fu_45988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8243" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1435_fu_45994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8244" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_717" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_717_fu_46000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8245" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1436_fu_46006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8246" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1437_fu_46012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8247" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_718" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_718_fu_46018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8248" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_717" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_717_fu_46024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8249" filename="pool/pooling.cpp" linenumber="28" name="tmp_1129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8250" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_718" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_718_fu_46030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8251" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_410_fu_46036_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8253" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_719" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_719_fu_46044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8254" filename="pool/pooling.cpp" linenumber="28" name="tmp_1130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1130_fu_46048_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8255" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_719" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_719_fu_46058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8256" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_720" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_720_fu_46062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8257" filename="pool/pooling.cpp" linenumber="28" name="tmp_1131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1131_fu_46066_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8258" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_720" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_720_fu_46076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8259" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1438_fu_46080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8260" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1439_fu_46086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8261" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_719" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_719_fu_46092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8262" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1440_fu_46098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8263" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1441_fu_46104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8264" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_720" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_720_fu_46110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8265" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_719" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_719_fu_46116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8266" filename="pool/pooling.cpp" linenumber="28" name="tmp_1132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8267" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_720" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_720_fu_46122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8268" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_411_fu_46128_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8271" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_721" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_721_fu_46153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8272" filename="pool/pooling.cpp" linenumber="28" name="tmp_1133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1133_fu_46156_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8273" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_721" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_721_fu_46166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8274" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1442_fu_46170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8275" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1443_fu_46176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8276" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_721" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_721_fu_46182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8277" filename="pool/pooling.cpp" linenumber="28" name="tmp_1134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8278" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_721" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_721_fu_46188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8279" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_412_fu_46194_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8281" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_722" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_722_fu_46202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8282" filename="pool/pooling.cpp" linenumber="28" name="tmp_1135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1135_fu_46206_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8283" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_722" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_722_fu_46216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8284" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_723" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_723_fu_46220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8285" filename="pool/pooling.cpp" linenumber="28" name="tmp_1136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1136_fu_46224_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8286" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_723" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_723_fu_46234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8287" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1444_fu_46238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8288" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1445_fu_46244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8289" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_722" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_722_fu_46250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8290" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1446_fu_46256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8291" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1447_fu_46262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8292" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_723" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_723_fu_46268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8293" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_722" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_722_fu_46274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8294" filename="pool/pooling.cpp" linenumber="28" name="tmp_1137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8295" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_723" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_723_fu_46280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8296" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_413_fu_46286_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8298" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_724" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_724_fu_46295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8299" filename="pool/pooling.cpp" linenumber="28" name="tmp_1138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1138_fu_46299_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8300" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_724" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_724_fu_46309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8301" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_725" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_725_fu_46313_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8302" filename="pool/pooling.cpp" linenumber="28" name="tmp_1139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1139_fu_46317_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8303" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_725" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_725_fu_46327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8304" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1448_fu_46331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8305" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1449_fu_46337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8306" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_724" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_724_fu_46343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8307" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1450_fu_46349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8308" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1451_fu_46355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8309" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_725" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_725_fu_46361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8310" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_724" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_724_fu_46367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8311" filename="pool/pooling.cpp" linenumber="28" name="tmp_1140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8312" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_725" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_725_fu_46373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8313" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_414_fu_46379_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8315" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_726" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_726_fu_46404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8316" filename="pool/pooling.cpp" linenumber="28" name="tmp_1141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1141_fu_46408_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8317" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_726" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_726_fu_46418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8318" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_727" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_727_fu_46422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8319" filename="pool/pooling.cpp" linenumber="28" name="tmp_1142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1142_fu_46425_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8320" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_727" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_727_fu_46435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8321" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1452_fu_46439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8322" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1453_fu_46445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8323" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_726" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_726_fu_46451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8324" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1454_fu_46457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8325" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1455_fu_46463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8326" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_727" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_727_fu_46469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8327" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_726" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_726_fu_46475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8328" filename="pool/pooling.cpp" linenumber="28" name="tmp_1143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8329" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_727" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_727_fu_46481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8330" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_415_fu_46487_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8333" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_728" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_728_fu_46495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8334" filename="pool/pooling.cpp" linenumber="28" name="tmp_1144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1144_fu_46498_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8335" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_728" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_728_fu_46508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8336" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1456_fu_46512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8337" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1457_fu_46518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8338" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_728" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_728_fu_46524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8339" filename="pool/pooling.cpp" linenumber="28" name="tmp_1145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8340" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_728" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_728_fu_46530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8341" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_416_fu_46536_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8343" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_729" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_729_fu_46544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8344" filename="pool/pooling.cpp" linenumber="28" name="tmp_1146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1146_fu_46548_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8345" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_729" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_729_fu_46558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8346" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_730" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_730_fu_46562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8347" filename="pool/pooling.cpp" linenumber="28" name="tmp_1147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1147_fu_46566_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8348" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_730" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_730_fu_46576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8349" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1458_fu_46580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8350" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1459_fu_46586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8351" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_729" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_729_fu_46592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8352" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1460_fu_46598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8353" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1461_fu_46604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8354" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_730" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_730_fu_46610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8355" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_729" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_729_fu_46616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8356" filename="pool/pooling.cpp" linenumber="28" name="tmp_1148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8357" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_730" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_730_fu_46622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8358" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_417_fu_46628_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8360" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_731" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_731_fu_46653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8361" filename="pool/pooling.cpp" linenumber="28" name="tmp_1149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1149_fu_46657_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8362" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_731" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_731_fu_46667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8363" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_732" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_732_fu_46671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8364" filename="pool/pooling.cpp" linenumber="28" name="tmp_1150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1150_fu_46674_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8365" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_732" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_732_fu_46684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8366" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1462_fu_46688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8367" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1463_fu_46694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8368" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_731" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_731_fu_46700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8369" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1464_fu_46706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8370" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1465_fu_46712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8371" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_732" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_732_fu_46718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8372" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_731" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_731_fu_46724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8373" filename="pool/pooling.cpp" linenumber="28" name="tmp_1151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8374" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_732" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_732_fu_46730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8375" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_418_fu_46736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8377" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_733" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_733_fu_46744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8378" filename="pool/pooling.cpp" linenumber="28" name="tmp_1152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1152_fu_46748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8379" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_733" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_733_fu_46758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8380" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_734" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_734_fu_46762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8381" filename="pool/pooling.cpp" linenumber="28" name="tmp_1153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1153_fu_46766_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8382" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_734" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_734_fu_46776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8383" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1466_fu_46780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8384" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1467_fu_46786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8385" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_733" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_733_fu_46792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8386" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1468_fu_46798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8387" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1469_fu_46804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8388" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_734" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_734_fu_46810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8389" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_733" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_733_fu_46816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8390" filename="pool/pooling.cpp" linenumber="28" name="tmp_1154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8391" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_734" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_734_fu_46822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8392" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_419_fu_46828_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8395" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_735" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_735_fu_46853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8396" filename="pool/pooling.cpp" linenumber="28" name="tmp_1155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1155_fu_46856_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8397" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_735" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_735_fu_46866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8398" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1470_fu_46870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8399" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1471_fu_46876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8400" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_735" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_735_fu_46882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8401" filename="pool/pooling.cpp" linenumber="28" name="tmp_1156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8402" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_735" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_735_fu_46888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8403" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_420_fu_46894_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8405" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_736" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_736_fu_46902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8406" filename="pool/pooling.cpp" linenumber="28" name="tmp_1157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1157_fu_46906_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8407" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_736" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_736_fu_46916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8408" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_737" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_737_fu_46920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8409" filename="pool/pooling.cpp" linenumber="28" name="tmp_1158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1158_fu_46924_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8410" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_737" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_737_fu_46934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8411" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1472_fu_46938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8412" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1473_fu_46944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8413" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_736" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_736_fu_46950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8414" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1474_fu_46956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8415" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1475_fu_46962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8416" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_737" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_737_fu_46968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8417" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_736" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_736_fu_46974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8418" filename="pool/pooling.cpp" linenumber="28" name="tmp_1159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8419" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_737" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_737_fu_46980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8420" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_421_fu_46986_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8422" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_738" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_738_fu_46995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8423" filename="pool/pooling.cpp" linenumber="28" name="tmp_1160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1160_fu_46999_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8424" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_738" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_738_fu_47009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8425" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_739" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_739_fu_47013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8426" filename="pool/pooling.cpp" linenumber="28" name="tmp_1161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1161_fu_47017_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8427" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_739" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_739_fu_47027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8428" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1476_fu_47031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8429" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1477_fu_47037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8430" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_738" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_738_fu_47043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8431" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1478_fu_47049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8432" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1479_fu_47055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8433" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_739" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_739_fu_47061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8434" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_738" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_738_fu_47067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8435" filename="pool/pooling.cpp" linenumber="28" name="tmp_1162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8436" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_739" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_739_fu_47073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8437" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_422_fu_47079_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8439" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_740" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_740_fu_47104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8440" filename="pool/pooling.cpp" linenumber="28" name="tmp_1163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1163_fu_47108_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8441" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_740" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_740_fu_47118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8442" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_741" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_741_fu_47122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8443" filename="pool/pooling.cpp" linenumber="28" name="tmp_1164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1164_fu_47125_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8444" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_741" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_741_fu_47135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8445" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1480_fu_47139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8446" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1481_fu_47145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8447" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_740" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_740_fu_47151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8448" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1482_fu_47157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8449" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1483_fu_47163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8450" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_741" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_741_fu_47169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8451" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_740" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_740_fu_47175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8452" filename="pool/pooling.cpp" linenumber="28" name="tmp_1165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8453" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_741" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_741_fu_47181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8454" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_423_fu_47187_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8457" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_742" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_742_fu_47195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8458" filename="pool/pooling.cpp" linenumber="28" name="tmp_1166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1166_fu_47198_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8459" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_742" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_742_fu_47208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8460" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1484_fu_47212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8461" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1485_fu_47218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8462" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_742" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_742_fu_47224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8463" filename="pool/pooling.cpp" linenumber="28" name="tmp_1167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8464" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_742" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_742_fu_47230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8465" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_424_fu_47236_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8467" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_743" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_743_fu_47244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8468" filename="pool/pooling.cpp" linenumber="28" name="tmp_1168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1168_fu_47248_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8469" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_743" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_743_fu_47258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8470" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_744" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_744_fu_47262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8471" filename="pool/pooling.cpp" linenumber="28" name="tmp_1169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1169_fu_47266_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8472" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_744" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_744_fu_47276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8473" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1486_fu_47280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8474" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1487_fu_47286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8475" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_743" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_743_fu_47292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8476" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1488_fu_47298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8477" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1489_fu_47304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8478" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_744" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_744_fu_47310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8479" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_743" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_743_fu_47316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8480" filename="pool/pooling.cpp" linenumber="28" name="tmp_1170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8481" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_744" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_744_fu_47322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8482" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_425_fu_47328_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8484" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_745" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_745_fu_47353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8485" filename="pool/pooling.cpp" linenumber="28" name="tmp_1171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1171_fu_47357_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8486" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_745" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_745_fu_47367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8487" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_746" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_746_fu_47371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8488" filename="pool/pooling.cpp" linenumber="28" name="tmp_1172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1172_fu_47374_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8489" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_746" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_746_fu_47384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8490" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1490_fu_47388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8491" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1491_fu_47394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8492" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_745" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_745_fu_47400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8493" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1492_fu_47406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8494" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1493_fu_47412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8495" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_746" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_746_fu_47418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8496" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_745" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_745_fu_47424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8497" filename="pool/pooling.cpp" linenumber="28" name="tmp_1173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8498" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_746" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_746_fu_47430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8499" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_426_fu_47436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8501" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_747" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_747_fu_47444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8502" filename="pool/pooling.cpp" linenumber="28" name="tmp_1174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1174_fu_47448_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8503" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_747" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_747_fu_47458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8504" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_748" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_748_fu_47462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8505" filename="pool/pooling.cpp" linenumber="28" name="tmp_1175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1175_fu_47466_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8506" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_748" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_748_fu_47476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8507" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1494_fu_47480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8508" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1495_fu_47486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8509" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_747" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_747_fu_47492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8510" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1496_fu_47498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8511" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1497_fu_47504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8512" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_748" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_748_fu_47510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8513" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_747" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_747_fu_47516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8514" filename="pool/pooling.cpp" linenumber="28" name="tmp_1176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8515" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_748" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_748_fu_47522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8516" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_427_fu_47528_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8519" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_749" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_749_fu_47553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8520" filename="pool/pooling.cpp" linenumber="28" name="tmp_1177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1177_fu_47556_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8521" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_749" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_749_fu_47566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8522" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1498_fu_47570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8523" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1499_fu_47576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8524" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_749" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_749_fu_47582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8525" filename="pool/pooling.cpp" linenumber="28" name="tmp_1178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8526" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_749" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_749_fu_47588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8527" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_428_fu_47594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8529" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_750" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_750_fu_47602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8530" filename="pool/pooling.cpp" linenumber="28" name="tmp_1179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1179_fu_47606_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8531" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_750" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_750_fu_47616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8532" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_751" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_751_fu_47620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8533" filename="pool/pooling.cpp" linenumber="28" name="tmp_1180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1180_fu_47624_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8534" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_751" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_751_fu_47634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8535" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1500_fu_47638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8536" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1501_fu_47644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8537" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_750" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_750_fu_47650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8538" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1502_fu_47656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8539" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1503_fu_47662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8540" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_751" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_751_fu_47668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8541" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_750" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_750_fu_47674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8542" filename="pool/pooling.cpp" linenumber="28" name="tmp_1181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8543" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_751" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_751_fu_47680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8544" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_429_fu_47686_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8546" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_752" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_752_fu_47695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8547" filename="pool/pooling.cpp" linenumber="28" name="tmp_1182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1182_fu_47699_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8548" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_752" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_752_fu_47709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8549" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_753" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_753_fu_47713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8550" filename="pool/pooling.cpp" linenumber="28" name="tmp_1183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1183_fu_47717_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8551" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_753" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_753_fu_47727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8552" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1504_fu_47731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8553" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1505_fu_47737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8554" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_752" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_752_fu_47743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8555" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1506_fu_47749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8556" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1507_fu_47755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8557" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_753" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_753_fu_47761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8558" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_752" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_752_fu_47767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8559" filename="pool/pooling.cpp" linenumber="28" name="tmp_1184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8560" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_753" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_753_fu_47773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8561" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_430_fu_47779_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8563" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_754" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_754_fu_47804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8564" filename="pool/pooling.cpp" linenumber="28" name="tmp_1185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1185_fu_47808_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8565" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_754" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_754_fu_47818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8566" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_755" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_755_fu_47822_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8567" filename="pool/pooling.cpp" linenumber="28" name="tmp_1186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1186_fu_47825_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8568" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_755" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_755_fu_47835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8569" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1508_fu_47839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8570" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1509_fu_47845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8571" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_754" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_754_fu_47851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8572" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1510_fu_47857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8573" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1511_fu_47863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8574" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_755" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_755_fu_47869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8575" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_754" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_754_fu_47875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8576" filename="pool/pooling.cpp" linenumber="28" name="tmp_1187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8577" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_755" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_755_fu_47881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8578" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_431_fu_47887_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8581" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_756" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_756_fu_47895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8582" filename="pool/pooling.cpp" linenumber="28" name="tmp_1188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1188_fu_47898_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8583" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_756" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_756_fu_47908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8584" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1512_fu_47912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8585" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1513_fu_47918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8586" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_756" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_756_fu_47924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8587" filename="pool/pooling.cpp" linenumber="28" name="tmp_1189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8588" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_756" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_756_fu_47930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8589" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_432_fu_47936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8591" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_757" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_757_fu_47944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8592" filename="pool/pooling.cpp" linenumber="28" name="tmp_1190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1190_fu_47948_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8593" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_757" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_757_fu_47958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8594" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_758" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_758_fu_47962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8595" filename="pool/pooling.cpp" linenumber="28" name="tmp_1191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1191_fu_47966_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8596" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_758" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_758_fu_47976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8597" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1514_fu_47980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8598" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1515_fu_47986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8599" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_757" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_757_fu_47992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8600" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1516_fu_47998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8601" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1517_fu_48004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8602" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_758" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_758_fu_48010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8603" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_757" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_757_fu_48016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8604" filename="pool/pooling.cpp" linenumber="28" name="tmp_1192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8605" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_758" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_758_fu_48022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8606" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_433_fu_48028_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8608" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_759" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_759_fu_48053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8609" filename="pool/pooling.cpp" linenumber="28" name="tmp_1193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1193_fu_48057_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8610" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_759" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_759_fu_48067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8611" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_760" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_760_fu_48071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8612" filename="pool/pooling.cpp" linenumber="28" name="tmp_1194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1194_fu_48074_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8613" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_760" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_760_fu_48084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8614" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1518_fu_48088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8615" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1519_fu_48094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8616" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_759" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_759_fu_48100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8617" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1520_fu_48106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8618" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1521_fu_48112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8619" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_760" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_760_fu_48118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8620" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_759" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_759_fu_48124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8621" filename="pool/pooling.cpp" linenumber="28" name="tmp_1195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8622" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_760" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_760_fu_48130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8623" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_434_fu_48136_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8625" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_761" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_761_fu_48144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8626" filename="pool/pooling.cpp" linenumber="28" name="tmp_1196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1196_fu_48148_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8627" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_761" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_761_fu_48158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8628" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_762" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_762_fu_48162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8629" filename="pool/pooling.cpp" linenumber="28" name="tmp_1197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1197_fu_48166_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8630" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_762" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_762_fu_48176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8631" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1522_fu_48180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8632" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1523_fu_48186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8633" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_761" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_761_fu_48192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8634" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1524_fu_48198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8635" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1525_fu_48204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8636" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_762" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_762_fu_48210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8637" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_761" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_761_fu_48216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8638" filename="pool/pooling.cpp" linenumber="28" name="tmp_1198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8639" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_762" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_762_fu_48222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8640" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_435_fu_48228_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8643" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_763" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_763_fu_48253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8644" filename="pool/pooling.cpp" linenumber="28" name="tmp_1199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1199_fu_48256_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8645" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_763" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_763_fu_48266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8646" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1526_fu_48270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8647" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1527_fu_48276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8648" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_763" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_763_fu_48282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8649" filename="pool/pooling.cpp" linenumber="28" name="tmp_1200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8650" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_763" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_763_fu_48288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8651" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_436_fu_48294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8653" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_764" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_764_fu_48302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8654" filename="pool/pooling.cpp" linenumber="28" name="tmp_1201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1201_fu_48306_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8655" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_764" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_764_fu_48316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8656" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_765" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_765_fu_48320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8657" filename="pool/pooling.cpp" linenumber="28" name="tmp_1202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1202_fu_48324_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8658" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_765" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_765_fu_48334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8659" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1528_fu_48338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8660" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1529_fu_48344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8661" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_764" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_764_fu_48350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8662" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1530_fu_48356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8663" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1531_fu_48362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8664" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_765" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_765_fu_48368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8665" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_764" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_764_fu_48374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8666" filename="pool/pooling.cpp" linenumber="28" name="tmp_1203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8667" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_765" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_765_fu_48380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8668" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_437_fu_48386_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8670" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_766" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_766_fu_48395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8671" filename="pool/pooling.cpp" linenumber="28" name="tmp_1204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1204_fu_48399_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8672" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_766" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_766_fu_48409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8673" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_767" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_767_fu_48413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8674" filename="pool/pooling.cpp" linenumber="28" name="tmp_1205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1205_fu_48417_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8675" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_767" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_767_fu_48427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8676" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1532_fu_48431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8677" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1533_fu_48437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8678" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_766" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_766_fu_48443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8679" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1534_fu_48449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8680" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1535_fu_48455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8681" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_767" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_767_fu_48461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8682" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_766" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_766_fu_48467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8683" filename="pool/pooling.cpp" linenumber="28" name="tmp_1206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8684" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_767" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_767_fu_48473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8685" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_438_fu_48479_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8687" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_768" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_768_fu_48504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8688" filename="pool/pooling.cpp" linenumber="28" name="tmp_1207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1207_fu_48508_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8689" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_768" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_768_fu_48518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8690" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_769" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_769_fu_48522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8691" filename="pool/pooling.cpp" linenumber="28" name="tmp_1208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1208_fu_48525_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8692" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_769" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_769_fu_48535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8693" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1536_fu_48539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8694" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1537_fu_48545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8695" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_768" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_768_fu_48551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8696" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1538_fu_48557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8697" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1539_fu_48563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8698" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_769" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_769_fu_48569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8699" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_768" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_768_fu_48575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8700" filename="pool/pooling.cpp" linenumber="28" name="tmp_1209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8701" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_769" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_769_fu_48581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8702" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_439_fu_48587_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8705" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_770" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_770_fu_48595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8706" filename="pool/pooling.cpp" linenumber="28" name="tmp_1210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1210_fu_48598_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8707" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_770" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_770_fu_48608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8708" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1540_fu_48612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8709" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1541_fu_48618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8710" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_770" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_770_fu_48624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8711" filename="pool/pooling.cpp" linenumber="28" name="tmp_1211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8712" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_770" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_770_fu_48630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8713" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_440_fu_48636_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8715" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_771" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_771_fu_48644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8716" filename="pool/pooling.cpp" linenumber="28" name="tmp_1212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1212_fu_48648_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8717" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_771" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_771_fu_48658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8718" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_772" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_772_fu_48662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8719" filename="pool/pooling.cpp" linenumber="28" name="tmp_1213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1213_fu_48666_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8720" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_772" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_772_fu_48676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8721" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1542_fu_48680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8722" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1543_fu_48686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8723" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_771" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_771_fu_48692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8724" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1544_fu_48698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8725" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1545_fu_48704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8726" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_772" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_772_fu_48710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8727" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_771" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_771_fu_48716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8728" filename="pool/pooling.cpp" linenumber="28" name="tmp_1214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8729" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_772" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_772_fu_48722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8730" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_441_fu_48728_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8732" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_773" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_773_fu_48753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8733" filename="pool/pooling.cpp" linenumber="28" name="tmp_1215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1215_fu_48757_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8734" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_773" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_773_fu_48767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8735" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_774" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_774_fu_48771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8736" filename="pool/pooling.cpp" linenumber="28" name="tmp_1216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1216_fu_48774_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8737" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_774" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_774_fu_48784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8738" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1546_fu_48788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8739" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1547_fu_48794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8740" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_773" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_773_fu_48800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8741" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1548_fu_48806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8742" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1549_fu_48812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8743" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_774" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_774_fu_48818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8744" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_773" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_773_fu_48824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8745" filename="pool/pooling.cpp" linenumber="28" name="tmp_1217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8746" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_774" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_774_fu_48830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8747" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_442_fu_48836_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8749" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_775" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_775_fu_48844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8750" filename="pool/pooling.cpp" linenumber="28" name="tmp_1218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1218_fu_48848_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8751" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_775" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_775_fu_48858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8752" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_776" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_776_fu_48862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8753" filename="pool/pooling.cpp" linenumber="28" name="tmp_1219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1219_fu_48866_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8754" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_776" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_776_fu_48876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8755" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1550_fu_48880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8756" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1551_fu_48886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8757" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_775" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_775_fu_48892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8758" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1552_fu_48898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8759" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1553_fu_48904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8760" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_776" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_776_fu_48910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8761" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_775" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_775_fu_48916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8762" filename="pool/pooling.cpp" linenumber="28" name="tmp_1220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8763" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_776" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_776_fu_48922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8764" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_443_fu_48928_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8767" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_777" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_777_fu_48953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8768" filename="pool/pooling.cpp" linenumber="28" name="tmp_1221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1221_fu_48956_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8769" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_777" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_777_fu_48966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8770" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1554_fu_48970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8771" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1555_fu_48976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8772" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_777" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_777_fu_48982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8773" filename="pool/pooling.cpp" linenumber="28" name="tmp_1222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8774" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_777" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_777_fu_48988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8775" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_444_fu_48994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8777" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_778" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_778_fu_49002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8778" filename="pool/pooling.cpp" linenumber="28" name="tmp_1223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1223_fu_49006_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8779" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_778" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_778_fu_49016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8780" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_779" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_779_fu_49020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8781" filename="pool/pooling.cpp" linenumber="28" name="tmp_1224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1224_fu_49024_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8782" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_779" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_779_fu_49034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8783" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1556_fu_49038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8784" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1557_fu_49044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8785" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_778" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_778_fu_49050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8786" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1558_fu_49056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8787" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1559_fu_49062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8788" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_779" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_779_fu_49068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8789" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_778" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_778_fu_49074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8790" filename="pool/pooling.cpp" linenumber="28" name="tmp_1225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8791" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_779" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_779_fu_49080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8792" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_445_fu_49086_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8794" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_780" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_780_fu_49095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8795" filename="pool/pooling.cpp" linenumber="28" name="tmp_1226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1226_fu_49099_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8796" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_780" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_780_fu_49109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8797" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_781" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_781_fu_49113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8798" filename="pool/pooling.cpp" linenumber="28" name="tmp_1227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1227_fu_49117_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8799" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_781" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_781_fu_49127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8800" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1560_fu_49131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8801" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1561_fu_49137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8802" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_780" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_780_fu_49143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8803" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1562_fu_49149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8804" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1563_fu_49155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8805" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_781" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_781_fu_49161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8806" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_780" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_780_fu_49167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8807" filename="pool/pooling.cpp" linenumber="28" name="tmp_1228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8808" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_781" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_781_fu_49173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8809" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_446_fu_49179_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8811" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_782" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_782_fu_49204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8812" filename="pool/pooling.cpp" linenumber="28" name="tmp_1229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1229_fu_49208_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8813" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_782" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_782_fu_49218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8814" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_783" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_783_fu_49222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8815" filename="pool/pooling.cpp" linenumber="28" name="tmp_1230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1230_fu_49225_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8816" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_783" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_783_fu_49235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8817" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1564_fu_49239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8818" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1565_fu_49245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8819" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_782" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_782_fu_49251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8820" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1566_fu_49257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8821" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1567_fu_49263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8822" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_783" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_783_fu_49269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8823" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_782" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_782_fu_49275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8824" filename="pool/pooling.cpp" linenumber="28" name="tmp_1231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8825" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_783" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_783_fu_49281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8826" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_447_fu_49287_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8829" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_784" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_784_fu_49295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8830" filename="pool/pooling.cpp" linenumber="28" name="tmp_1232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1232_fu_49298_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8831" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_784" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_784_fu_49308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8832" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1568_fu_49312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8833" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1569_fu_49318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8834" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_784" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_784_fu_49324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8835" filename="pool/pooling.cpp" linenumber="28" name="tmp_1233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8836" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_784" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_784_fu_49330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8837" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_448_fu_49336_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8839" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_785" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_785_fu_49344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8840" filename="pool/pooling.cpp" linenumber="28" name="tmp_1234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1234_fu_49348_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8841" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_785" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_785_fu_49358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8842" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_786" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_786_fu_49362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8843" filename="pool/pooling.cpp" linenumber="28" name="tmp_1235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1235_fu_49366_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8844" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_786" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_786_fu_49376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8845" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1570_fu_49380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8846" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1571_fu_49386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8847" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_785" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_785_fu_49392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8848" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1572_fu_49398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8849" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1573_fu_49404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8850" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_786" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_786_fu_49410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8851" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_785" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_785_fu_49416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8852" filename="pool/pooling.cpp" linenumber="28" name="tmp_1236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8853" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_786" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_786_fu_49422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8854" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_449_fu_49428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8856" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_787" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_787_fu_49453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8857" filename="pool/pooling.cpp" linenumber="28" name="tmp_1237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1237_fu_49457_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8858" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_787" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_787_fu_49467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8859" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_788" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_788_fu_49471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8860" filename="pool/pooling.cpp" linenumber="28" name="tmp_1238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1238_fu_49474_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8861" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_788" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_788_fu_49484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8862" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1574_fu_49488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8863" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1575_fu_49494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8864" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_787" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_787_fu_49500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8865" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1576_fu_49506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8866" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1577_fu_49512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8867" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_788" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_788_fu_49518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8868" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_787" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_787_fu_49524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8869" filename="pool/pooling.cpp" linenumber="28" name="tmp_1239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8870" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_788" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_788_fu_49530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8871" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_450_fu_49536_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8873" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_789" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_789_fu_49544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8874" filename="pool/pooling.cpp" linenumber="28" name="tmp_1240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1240_fu_49548_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8875" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_789" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_789_fu_49558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8876" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_790" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_790_fu_49562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8877" filename="pool/pooling.cpp" linenumber="28" name="tmp_1241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1241_fu_49566_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8878" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_790" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_790_fu_49576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8879" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1578_fu_49580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8880" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1579_fu_49586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8881" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_789" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_789_fu_49592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8882" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1580_fu_49598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8883" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1581_fu_49604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8884" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_790" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_790_fu_49610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8885" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_789" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_789_fu_49616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8886" filename="pool/pooling.cpp" linenumber="28" name="tmp_1242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8887" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_790" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_790_fu_49622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8888" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_451_fu_49628_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8891" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_791" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_791_fu_9610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8892" filename="pool/pooling.cpp" linenumber="28" name="tmp_1243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1243_fu_9614_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8893" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_791" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_791_fu_9624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8894" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1582_fu_9628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8895" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1583_fu_9634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8896" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_791" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_791_fu_9640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8897" filename="pool/pooling.cpp" linenumber="28" name="tmp_1244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8898" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_791" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_791_fu_9646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8899" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_452_fu_9652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8901" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_792" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_792_fu_49653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8902" filename="pool/pooling.cpp" linenumber="28" name="tmp_1245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1245_fu_49657_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8903" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_792" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_792_fu_49667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8904" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_793" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_793_fu_49671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8905" filename="pool/pooling.cpp" linenumber="28" name="tmp_1246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1246_fu_49674_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8906" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_793" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_793_fu_49684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8907" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1584_fu_49688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8908" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1585_fu_49694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8909" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_792" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_792_fu_49700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8910" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1586_fu_49706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8911" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1587_fu_49712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8912" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_793" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_793_fu_49718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8913" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_792" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_792_fu_49724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8914" filename="pool/pooling.cpp" linenumber="28" name="tmp_1247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8915" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_793" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_793_fu_49730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8916" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_453_fu_49736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8918" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_794" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_794_fu_49744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8919" filename="pool/pooling.cpp" linenumber="28" name="tmp_1248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1248_fu_49748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8920" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_794" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_794_fu_49758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8921" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_795" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_795_fu_49762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8922" filename="pool/pooling.cpp" linenumber="28" name="tmp_1249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1249_fu_49766_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8923" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_795" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_795_fu_49776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8924" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1588_fu_49780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8925" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1589_fu_49786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8926" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_794" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_794_fu_49792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8927" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1590_fu_49798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8928" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1591_fu_49804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8929" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_795" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_795_fu_49810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8930" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_794" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_794_fu_49816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8931" filename="pool/pooling.cpp" linenumber="28" name="tmp_1250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8932" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_795" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_795_fu_49822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8933" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_454_fu_49828_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8935" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_796" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_796_fu_49853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8936" filename="pool/pooling.cpp" linenumber="28" name="tmp_1251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1251_fu_49857_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8937" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_796" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_796_fu_49867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8938" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_797" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_797_fu_49871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8939" filename="pool/pooling.cpp" linenumber="28" name="tmp_1252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1252_fu_49874_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8940" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_797" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_797_fu_49884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8941" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1592_fu_49888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8942" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1593_fu_49894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8943" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_796" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_796_fu_49900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8944" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1594_fu_49906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8945" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1595_fu_49912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8946" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_797" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_797_fu_49918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8947" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_796" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_796_fu_49924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8948" filename="pool/pooling.cpp" linenumber="28" name="tmp_1253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8949" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_797" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_797_fu_49930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8950" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_455_fu_49936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8953" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_798" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_798_fu_49944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8954" filename="pool/pooling.cpp" linenumber="28" name="tmp_1254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1254_fu_49947_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8955" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_798" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_798_fu_49957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8956" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1596_fu_49961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8957" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1597_fu_49967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8958" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_798" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_798_fu_49973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8959" filename="pool/pooling.cpp" linenumber="28" name="tmp_1255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8960" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_798" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_798_fu_49979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8961" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_456_fu_49985_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8963" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_799" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_799_fu_49993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8964" filename="pool/pooling.cpp" linenumber="28" name="tmp_1256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1256_fu_49997_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8965" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_799" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_799_fu_50007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8966" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_800" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_800_fu_50011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8967" filename="pool/pooling.cpp" linenumber="28" name="tmp_1257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1257_fu_50015_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8968" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_800" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_800_fu_50025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8969" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1598_fu_50029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8970" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1599_fu_50035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8971" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_799" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_799_fu_50041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8972" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1600_fu_50047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8973" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1601_fu_50053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8974" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_800" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_800_fu_50059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8975" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_799" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_799_fu_50065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8976" filename="pool/pooling.cpp" linenumber="28" name="tmp_1258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8977" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_800" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_800_fu_50071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8978" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_457_fu_50077_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8980" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_801" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_801_fu_50102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8981" filename="pool/pooling.cpp" linenumber="28" name="tmp_1259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1259_fu_50106_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8982" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_801" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_801_fu_50116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8983" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_802" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_802_fu_50120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8984" filename="pool/pooling.cpp" linenumber="28" name="tmp_1260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1260_fu_50123_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8985" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_802" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_802_fu_50133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8986" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1602_fu_50137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8987" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1603_fu_50143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8988" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_801" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_801_fu_50149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8989" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1604_fu_50155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8990" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1605_fu_50161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8991" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_802" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_802_fu_50167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8992" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_801" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_801_fu_50173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8993" filename="pool/pooling.cpp" linenumber="28" name="tmp_1261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8994" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_802" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_802_fu_50179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8995" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_458_fu_50185_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8997" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_803" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_803_fu_50193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8998" filename="pool/pooling.cpp" linenumber="28" name="tmp_1262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1262_fu_50197_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="8999" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_803" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_803_fu_50207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9000" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_804" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_804_fu_50211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9001" filename="pool/pooling.cpp" linenumber="28" name="tmp_1263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1263_fu_50215_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9002" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_804" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_804_fu_50225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9003" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1606_fu_50229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9004" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1607_fu_50235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9005" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_803" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_803_fu_50241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9006" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1608_fu_50247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9007" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1609_fu_50253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9008" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_804" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_804_fu_50259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9009" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_803" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_803_fu_50265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9010" filename="pool/pooling.cpp" linenumber="28" name="tmp_1264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9011" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_804" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_804_fu_50271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9012" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_459_fu_50277_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9015" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_805" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_805_fu_50302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9016" filename="pool/pooling.cpp" linenumber="28" name="tmp_1265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1265_fu_50305_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9017" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_805" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_805_fu_50315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9018" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1610_fu_50319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9019" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1611_fu_50325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9020" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_805" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_805_fu_50331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9021" filename="pool/pooling.cpp" linenumber="28" name="tmp_1266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9022" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_805" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_805_fu_50337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9023" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_460_fu_50343_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9025" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_806" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_806_fu_50351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9026" filename="pool/pooling.cpp" linenumber="28" name="tmp_1267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1267_fu_50355_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9027" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_806" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_806_fu_50365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9028" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_807" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_807_fu_50369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9029" filename="pool/pooling.cpp" linenumber="28" name="tmp_1268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1268_fu_50373_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9030" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_807" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_807_fu_50383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9031" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1612_fu_50387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9032" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1613_fu_50393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9033" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_806" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_806_fu_50399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9034" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1614_fu_50405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9035" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1615_fu_50411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9036" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_807" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_807_fu_50417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9037" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_806" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_806_fu_50423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9038" filename="pool/pooling.cpp" linenumber="28" name="tmp_1269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9039" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_807" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_807_fu_50429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9040" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_461_fu_50435_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9042" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_808" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_808_fu_50444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9043" filename="pool/pooling.cpp" linenumber="28" name="tmp_1270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1270_fu_50448_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9044" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_808" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_808_fu_50458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9045" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_809" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_809_fu_50462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9046" filename="pool/pooling.cpp" linenumber="28" name="tmp_1271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1271_fu_50466_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9047" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_809" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_809_fu_50476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9048" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1616_fu_50480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9049" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1617_fu_50486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9050" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_808" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_808_fu_50492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9051" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1618_fu_50498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9052" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1619_fu_50504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9053" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_809" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_809_fu_50510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9054" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_808" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_808_fu_50516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9055" filename="pool/pooling.cpp" linenumber="28" name="tmp_1272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9056" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_809" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_809_fu_50522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9057" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_462_fu_50528_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9059" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_810" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_810_fu_50553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9060" filename="pool/pooling.cpp" linenumber="28" name="tmp_1273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1273_fu_50557_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9061" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_810" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_810_fu_50567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9062" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_811" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_811_fu_50571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9063" filename="pool/pooling.cpp" linenumber="28" name="tmp_1274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1274_fu_50574_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9064" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_811" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_811_fu_50584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9065" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1620_fu_50588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9066" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1621_fu_50594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9067" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_810" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_810_fu_50600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9068" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1622_fu_50606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9069" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1623_fu_50612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9070" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_811" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_811_fu_50618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9071" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_810" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_810_fu_50624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9072" filename="pool/pooling.cpp" linenumber="28" name="tmp_1275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9073" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_811" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_811_fu_50630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9074" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_463_fu_50636_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9077" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_812" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_812_fu_50644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9078" filename="pool/pooling.cpp" linenumber="28" name="tmp_1276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1276_fu_50647_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9079" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_812" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_812_fu_50657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9080" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1624_fu_50661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9081" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1625_fu_50667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9082" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_812" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_812_fu_50673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9083" filename="pool/pooling.cpp" linenumber="28" name="tmp_1277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9084" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_812" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_812_fu_50679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9085" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_464_fu_50685_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9087" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_813" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_813_fu_50693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9088" filename="pool/pooling.cpp" linenumber="28" name="tmp_1278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1278_fu_50697_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9089" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_813" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_813_fu_50707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9090" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_814" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_814_fu_50711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9091" filename="pool/pooling.cpp" linenumber="28" name="tmp_1279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1279_fu_50715_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9092" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_814" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_814_fu_50725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9093" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1626_fu_50729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9094" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1627_fu_50735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9095" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_813" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_813_fu_50741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9096" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1628_fu_50747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9097" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1629_fu_50753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9098" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_814" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_814_fu_50759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9099" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_813" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_813_fu_50765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9100" filename="pool/pooling.cpp" linenumber="28" name="tmp_1280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9101" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_814" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_814_fu_50771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9102" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_465_fu_50777_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9104" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_815" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_815_fu_50802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9105" filename="pool/pooling.cpp" linenumber="28" name="tmp_1281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1281_fu_50806_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9106" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_815" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_815_fu_50816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9107" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_816" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_816_fu_50820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9108" filename="pool/pooling.cpp" linenumber="28" name="tmp_1282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1282_fu_50823_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9109" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_816" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_816_fu_50833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9110" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1630_fu_50837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9111" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1631_fu_50843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9112" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_815" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_815_fu_50849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9113" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1632_fu_50855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9114" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1633_fu_50861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9115" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_816" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_816_fu_50867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9116" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_815" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_815_fu_50873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9117" filename="pool/pooling.cpp" linenumber="28" name="tmp_1283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9118" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_816" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_816_fu_50879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9119" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_466_fu_50885_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9121" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_817" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_817_fu_50893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9122" filename="pool/pooling.cpp" linenumber="28" name="tmp_1284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1284_fu_50897_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9123" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_817" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_817_fu_50907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9124" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_818" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_818_fu_50911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9125" filename="pool/pooling.cpp" linenumber="28" name="tmp_1285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1285_fu_50915_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9126" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_818" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_818_fu_50925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9127" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1634_fu_50929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9128" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1635_fu_50935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9129" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_817" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_817_fu_50941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9130" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1636_fu_50947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9131" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1637_fu_50953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9132" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_818" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_818_fu_50959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9133" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_817" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_817_fu_50965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9134" filename="pool/pooling.cpp" linenumber="28" name="tmp_1286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9135" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_818" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_818_fu_50971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9136" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_467_fu_50977_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9139" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_819" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_819_fu_51002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9140" filename="pool/pooling.cpp" linenumber="28" name="tmp_1287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1287_fu_51005_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9141" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_819" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_819_fu_51015_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9142" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1638_fu_51019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9143" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1639_fu_51025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9144" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_819" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_819_fu_51031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9145" filename="pool/pooling.cpp" linenumber="28" name="tmp_1288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9146" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_819" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_819_fu_51037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9147" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_468_fu_51043_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9149" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_820" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_820_fu_51051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9150" filename="pool/pooling.cpp" linenumber="28" name="tmp_1289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1289_fu_51055_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9151" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_820" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_820_fu_51065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9152" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_821" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_821_fu_51069_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9153" filename="pool/pooling.cpp" linenumber="28" name="tmp_1290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1290_fu_51073_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9154" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_821" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_821_fu_51083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9155" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1640_fu_51087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9156" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1641_fu_51093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9157" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_820" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_820_fu_51099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9158" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1642_fu_51105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9159" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1643_fu_51111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9160" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_821" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_821_fu_51117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9161" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_820" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_820_fu_51123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9162" filename="pool/pooling.cpp" linenumber="28" name="tmp_1291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9163" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_821" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_821_fu_51129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9164" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_469_fu_51135_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9166" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_822" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_822_fu_51144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9167" filename="pool/pooling.cpp" linenumber="28" name="tmp_1292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1292_fu_51148_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9168" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_822" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_822_fu_51158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9169" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_823" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_823_fu_51162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9170" filename="pool/pooling.cpp" linenumber="28" name="tmp_1293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1293_fu_51166_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9171" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_823" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_823_fu_51176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9172" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1644_fu_51180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9173" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1645_fu_51186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9174" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_822" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_822_fu_51192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9175" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1646_fu_51198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9176" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1647_fu_51204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9177" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_823" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_823_fu_51210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9178" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_822" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_822_fu_51216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9179" filename="pool/pooling.cpp" linenumber="28" name="tmp_1294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9180" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_823" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_823_fu_51222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9181" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_470_fu_51228_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9183" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_824" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_824_fu_51253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9184" filename="pool/pooling.cpp" linenumber="28" name="tmp_1295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1295_fu_51257_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9185" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_824" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_824_fu_51267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9186" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_825" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_825_fu_51271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9187" filename="pool/pooling.cpp" linenumber="28" name="tmp_1296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1296_fu_51274_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9188" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_825" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_825_fu_51284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9189" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1648_fu_51288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9190" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1649_fu_51294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9191" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_824" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_824_fu_51300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9192" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1650_fu_51306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9193" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1651_fu_51312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9194" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_825" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_825_fu_51318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9195" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_824" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_824_fu_51324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9196" filename="pool/pooling.cpp" linenumber="28" name="tmp_1297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9197" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_825" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_825_fu_51330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9198" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_471_fu_51336_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9201" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_826" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_826_fu_51344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9202" filename="pool/pooling.cpp" linenumber="28" name="tmp_1298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1298_fu_51347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9203" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_826" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_826_fu_51357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9204" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1652_fu_51361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9205" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1653_fu_51367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9206" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_826" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_826_fu_51373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9207" filename="pool/pooling.cpp" linenumber="28" name="tmp_1299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9208" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_826" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_826_fu_51379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9209" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_472_fu_51385_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9211" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_827" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_827_fu_51393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9212" filename="pool/pooling.cpp" linenumber="28" name="tmp_1300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1300_fu_51397_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9213" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_827" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_827_fu_51407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9214" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_828" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_828_fu_51411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9215" filename="pool/pooling.cpp" linenumber="28" name="tmp_1301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1301_fu_51415_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9216" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_828" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_828_fu_51425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9217" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1654_fu_51429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9218" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1655_fu_51435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9219" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_827" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_827_fu_51441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9220" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1656_fu_51447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9221" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1657_fu_51453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9222" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_828" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_828_fu_51459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9223" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_827" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_827_fu_51465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9224" filename="pool/pooling.cpp" linenumber="28" name="tmp_1302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9225" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_828" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_828_fu_51471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9226" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_473_fu_51477_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9228" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_829" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_829_fu_51502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9229" filename="pool/pooling.cpp" linenumber="28" name="tmp_1303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1303_fu_51506_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9230" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_829" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_829_fu_51516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9231" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_830" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_830_fu_51520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9232" filename="pool/pooling.cpp" linenumber="28" name="tmp_1304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1304_fu_51523_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9233" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_830" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_830_fu_51533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9234" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1658_fu_51537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9235" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1659_fu_51543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9236" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_829" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_829_fu_51549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9237" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1660_fu_51555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9238" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1661_fu_51561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9239" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_830" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_830_fu_51567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9240" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_829" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_829_fu_51573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9241" filename="pool/pooling.cpp" linenumber="28" name="tmp_1305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9242" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_830" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_830_fu_51579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9243" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_474_fu_51585_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9245" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_831" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_831_fu_51593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9246" filename="pool/pooling.cpp" linenumber="28" name="tmp_1306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1306_fu_51597_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9247" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_831" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_831_fu_51607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9248" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_832" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_832_fu_51611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9249" filename="pool/pooling.cpp" linenumber="28" name="tmp_1307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1307_fu_51615_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9250" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_832" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_832_fu_51625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9251" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1662_fu_51629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9252" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1663_fu_51635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9253" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_831" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_831_fu_51641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9254" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1664_fu_51647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9255" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1665_fu_51653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9256" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_832" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_832_fu_51659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9257" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_831" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_831_fu_51665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9258" filename="pool/pooling.cpp" linenumber="28" name="tmp_1308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9259" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_832" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_832_fu_51671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9260" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_475_fu_51677_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9263" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_833" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_833_fu_9714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9264" filename="pool/pooling.cpp" linenumber="28" name="tmp_1309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1309_fu_9718_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9265" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_833" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_833_fu_9728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9266" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1666_fu_9732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9267" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1667_fu_9738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9268" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_833" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_833_fu_9744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9269" filename="pool/pooling.cpp" linenumber="28" name="tmp_1310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9270" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_833" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_833_fu_9750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9271" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_476_fu_9756_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9273" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_834" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_834_fu_51702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9274" filename="pool/pooling.cpp" linenumber="28" name="tmp_1311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1311_fu_51706_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9275" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_834" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_834_fu_51716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9276" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_835" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_835_fu_51720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9277" filename="pool/pooling.cpp" linenumber="28" name="tmp_1312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1312_fu_51723_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9278" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_835" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_835_fu_51733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9279" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1668_fu_51737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9280" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1669_fu_51743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9281" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_834" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_834_fu_51749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9282" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1670_fu_51755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9283" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1671_fu_51761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9284" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_835" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_835_fu_51767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9285" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_834" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_834_fu_51773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9286" filename="pool/pooling.cpp" linenumber="28" name="tmp_1313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9287" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_835" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_835_fu_51779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9288" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_477_fu_51785_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9290" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_836" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_836_fu_51793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9291" filename="pool/pooling.cpp" linenumber="28" name="tmp_1314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1314_fu_51797_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9292" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_836" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_836_fu_51807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9293" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_837" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_837_fu_51811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9294" filename="pool/pooling.cpp" linenumber="28" name="tmp_1315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1315_fu_51815_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9295" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_837" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_837_fu_51825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9296" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1672_fu_51829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9297" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1673_fu_51835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9298" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_836" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_836_fu_51841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9299" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1674_fu_51847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9300" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1675_fu_51853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9301" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_837" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_837_fu_51859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9302" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_836" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_836_fu_51865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9303" filename="pool/pooling.cpp" linenumber="28" name="tmp_1316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9304" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_837" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_837_fu_51871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9305" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_478_fu_51877_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9307" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_838" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_838_fu_51902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9308" filename="pool/pooling.cpp" linenumber="28" name="tmp_1317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1317_fu_51906_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9309" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_838" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_838_fu_51916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9310" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_839" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_839_fu_51920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9311" filename="pool/pooling.cpp" linenumber="28" name="tmp_1318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1318_fu_51923_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9312" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_839" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_839_fu_51933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9313" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1676" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1676_fu_51937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9314" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1677" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1677_fu_51943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9315" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_838" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_838_fu_51949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9316" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1678" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1678_fu_51955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9317" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1679" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1679_fu_51961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9318" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_839" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_839_fu_51967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9319" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_838" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_838_fu_51973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9320" filename="pool/pooling.cpp" linenumber="28" name="tmp_1319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9321" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_839" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_839_fu_51979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9322" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_479_fu_51985_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9325" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_840" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_840_fu_51993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9326" filename="pool/pooling.cpp" linenumber="28" name="tmp_1320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1320_fu_51996_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9327" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_840" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_840_fu_52006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9328" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1680" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1680_fu_52010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9329" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1681" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1681_fu_52016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9330" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_840" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_840_fu_52022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9331" filename="pool/pooling.cpp" linenumber="28" name="tmp_1321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9332" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_840" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_840_fu_52028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9333" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_480_fu_52034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9335" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_841" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_841_fu_52042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9336" filename="pool/pooling.cpp" linenumber="28" name="tmp_1322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1322_fu_52046_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9337" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_841" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_841_fu_52056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9338" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_842" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_842_fu_52060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9339" filename="pool/pooling.cpp" linenumber="28" name="tmp_1323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1323_fu_52064_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9340" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_842" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_842_fu_52074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9341" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1682" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1682_fu_52078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9342" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1683" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1683_fu_52084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9343" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_841" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_841_fu_52090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9344" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1684" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1684_fu_52096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9345" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1685" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1685_fu_52102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9346" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_842" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_842_fu_52108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9347" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_841" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_841_fu_52114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9348" filename="pool/pooling.cpp" linenumber="28" name="tmp_1324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9349" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_842" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_842_fu_52120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9350" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_481_fu_52126_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9352" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_843" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_843_fu_52151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9353" filename="pool/pooling.cpp" linenumber="28" name="tmp_1325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1325_fu_52155_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9354" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_843" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_843_fu_52165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9355" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_844" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_844_fu_52169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9356" filename="pool/pooling.cpp" linenumber="28" name="tmp_1326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1326_fu_52172_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9357" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_844" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_844_fu_52182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9358" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1686" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1686_fu_52186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9359" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1687" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1687_fu_52192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9360" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_843" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_843_fu_52198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9361" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1688" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1688_fu_52204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9362" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1689" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1689_fu_52210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9363" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_844" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_844_fu_52216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9364" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_843" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_843_fu_52222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9365" filename="pool/pooling.cpp" linenumber="28" name="tmp_1327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9366" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_844" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_844_fu_52228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9367" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_482_fu_52234_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9369" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_845" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_845_fu_52242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9370" filename="pool/pooling.cpp" linenumber="28" name="tmp_1328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1328_fu_52246_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9371" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_845" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_845_fu_52256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9372" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_846" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_846_fu_52260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9373" filename="pool/pooling.cpp" linenumber="28" name="tmp_1329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1329_fu_52264_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9374" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_846" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_846_fu_52274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9375" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1690" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1690_fu_52278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9376" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1691" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1691_fu_52284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9377" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_845" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_845_fu_52290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9378" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1692" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1692_fu_52296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9379" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1693" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1693_fu_52302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9380" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_846" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_846_fu_52308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9381" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_845" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_845_fu_52314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9382" filename="pool/pooling.cpp" linenumber="28" name="tmp_1330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9383" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_846" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_846_fu_52320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9384" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_483_fu_52326_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9387" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_847" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_847_fu_9782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9388" filename="pool/pooling.cpp" linenumber="28" name="tmp_1331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1331_fu_9786_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9389" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_847" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_847_fu_9796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9390" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1694" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1694_fu_9800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9391" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1695" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1695_fu_9806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9392" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_847" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_847_fu_9812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9393" filename="pool/pooling.cpp" linenumber="28" name="tmp_1332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9394" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_847" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_847_fu_9818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9395" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_484_fu_9824_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9397" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_848" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_848_fu_52351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9398" filename="pool/pooling.cpp" linenumber="28" name="tmp_1333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1333_fu_52355_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9399" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_848" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_848_fu_52365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9400" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_849" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_849_fu_52369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9401" filename="pool/pooling.cpp" linenumber="28" name="tmp_1334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1334_fu_52372_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9402" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_849" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_849_fu_52382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9403" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1696" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1696_fu_52386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9404" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1697" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1697_fu_52392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9405" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_848" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_848_fu_52398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9406" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1698" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1698_fu_52404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9407" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1699" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1699_fu_52410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9408" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_849" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_849_fu_52416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9409" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_848" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_848_fu_52422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9410" filename="pool/pooling.cpp" linenumber="28" name="tmp_1335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9411" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_849" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_849_fu_52428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9412" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_485_fu_52434_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9414" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_850" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_850_fu_52442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9415" filename="pool/pooling.cpp" linenumber="28" name="tmp_1336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1336_fu_52446_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9416" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_850" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_850_fu_52456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9417" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_851" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_851_fu_52460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9418" filename="pool/pooling.cpp" linenumber="28" name="tmp_1337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1337_fu_52464_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9419" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_851" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_851_fu_52474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9420" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1700" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1700_fu_52478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9421" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1701" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1701_fu_52484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9422" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_850" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_850_fu_52490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9423" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1702" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1702_fu_52496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9424" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1703" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1703_fu_52502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9425" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_851" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_851_fu_52508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9426" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_850" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_850_fu_52514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9427" filename="pool/pooling.cpp" linenumber="28" name="tmp_1338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9428" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_851" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_851_fu_52520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9429" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_486_fu_52526_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9431" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_852" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_852_fu_52551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9432" filename="pool/pooling.cpp" linenumber="28" name="tmp_1339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1339_fu_52555_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9433" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_852" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_852_fu_52565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9434" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_853" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_853_fu_52569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9435" filename="pool/pooling.cpp" linenumber="28" name="tmp_1340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1340_fu_52572_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9436" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_853" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_853_fu_52582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9437" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1704" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1704_fu_52586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9438" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1705" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1705_fu_52592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9439" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_852" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_852_fu_52598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9440" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1706" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1706_fu_52604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9441" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1707" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1707_fu_52610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9442" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_853" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_853_fu_52616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9443" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_852" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_852_fu_52622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9444" filename="pool/pooling.cpp" linenumber="28" name="tmp_1341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9445" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_853" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_853_fu_52628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9446" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_487_fu_52634_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9449" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_854" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_854_fu_9850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9450" filename="pool/pooling.cpp" linenumber="28" name="tmp_1342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1342_fu_9854_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9451" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_854" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_854_fu_9864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9452" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1708" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1708_fu_9868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9453" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1709" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1709_fu_9874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9454" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_854" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_854_fu_9880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9455" filename="pool/pooling.cpp" linenumber="28" name="tmp_1343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9456" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_854" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_854_fu_9886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9457" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_488_fu_9892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9459" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_855" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_855_fu_52642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9460" filename="pool/pooling.cpp" linenumber="28" name="tmp_1344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1344_fu_52646_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9461" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_855" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_855_fu_52656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9462" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_856" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_856_fu_52660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9463" filename="pool/pooling.cpp" linenumber="28" name="tmp_1345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1345_fu_52663_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9464" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_856" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_856_fu_52673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9465" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1710" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1710_fu_52677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9466" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1711" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1711_fu_52683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9467" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_855" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_855_fu_52689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9468" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1712" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1712_fu_52695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9469" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1713" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1713_fu_52701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9470" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_856" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_856_fu_52707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9471" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_855" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_855_fu_52713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9472" filename="pool/pooling.cpp" linenumber="28" name="tmp_1346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9473" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_856" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_856_fu_52719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9474" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_489_fu_52725_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9476" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_857" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_857_fu_52749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9477" filename="pool/pooling.cpp" linenumber="28" name="tmp_1347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1347_fu_52753_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9478" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_857" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_857_fu_52763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9479" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_858" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_858_fu_52767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9480" filename="pool/pooling.cpp" linenumber="28" name="tmp_1348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1348_fu_52770_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9481" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_858" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_858_fu_52780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9482" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1714" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1714_fu_52784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9483" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1715" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1715_fu_52790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9484" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_857" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_857_fu_52796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9485" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1716" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1716_fu_52802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9486" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1717" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1717_fu_52808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9487" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_858" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_858_fu_52814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9488" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_857" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_857_fu_52820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9489" filename="pool/pooling.cpp" linenumber="28" name="tmp_1349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9490" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_858" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_858_fu_52826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9491" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_490_fu_52832_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9493" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_859" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_859_fu_52840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9494" filename="pool/pooling.cpp" linenumber="28" name="tmp_1350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1350_fu_52844_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9495" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_859" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_859_fu_52854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9496" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_860" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_860_fu_52858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9497" filename="pool/pooling.cpp" linenumber="28" name="tmp_1351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1351_fu_52862_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9498" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_860" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_860_fu_52872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9499" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1718" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1718_fu_52876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9500" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1719" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1719_fu_52882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9501" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_859" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_859_fu_52888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9502" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1720" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1720_fu_52894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9503" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1721" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1721_fu_52900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9504" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_860" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_860_fu_52906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9505" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_859" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_859_fu_52912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9506" filename="pool/pooling.cpp" linenumber="28" name="tmp_1352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9507" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_860" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_860_fu_52918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9508" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_491_fu_52924_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9511" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_861" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_861_fu_9900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9512" filename="pool/pooling.cpp" linenumber="28" name="tmp_1353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1353_fu_9904_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9513" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_861" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_861_fu_9914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9514" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1722" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1722_fu_9918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9515" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1723" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1723_fu_9924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9516" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_861" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_861_fu_9930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9517" filename="pool/pooling.cpp" linenumber="28" name="tmp_1354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9518" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_861" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_861_fu_9936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9519" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_492_fu_9942_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9521" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_862" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_862_fu_52949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9522" filename="pool/pooling.cpp" linenumber="28" name="tmp_1355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1355_fu_52953_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9523" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_862" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_862_fu_52963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9524" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_863" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_863_fu_52967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9525" filename="pool/pooling.cpp" linenumber="28" name="tmp_1356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1356_fu_52970_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9526" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_863" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_863_fu_52980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9527" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1724" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1724_fu_52984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9528" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1725" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1725_fu_52990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9529" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_862" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_862_fu_52996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9530" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1726" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1726_fu_53002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9531" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1727" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1727_fu_53008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9532" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_863" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_863_fu_53014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9533" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_862" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_862_fu_53020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9534" filename="pool/pooling.cpp" linenumber="28" name="tmp_1357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9535" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_863" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_863_fu_53026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9536" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_493_fu_53032_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9538" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_864" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_864_fu_53040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9539" filename="pool/pooling.cpp" linenumber="28" name="tmp_1358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1358_fu_53044_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9540" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_864" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_864_fu_53054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9541" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_865" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_865_fu_53058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9542" filename="pool/pooling.cpp" linenumber="28" name="tmp_1359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1359_fu_53062_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9543" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_865" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_865_fu_53072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9544" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1728" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1728_fu_53076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9545" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1729" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1729_fu_53082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9546" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_864" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_864_fu_53088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9547" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1730" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1730_fu_53094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9548" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1731" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1731_fu_53100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9549" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_865" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_865_fu_53106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9550" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_864" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_864_fu_53112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9551" filename="pool/pooling.cpp" linenumber="28" name="tmp_1360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9552" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_865" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_865_fu_53118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9553" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_494_fu_53124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9555" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_866" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_866_fu_53149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9556" filename="pool/pooling.cpp" linenumber="28" name="tmp_1361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1361_fu_53153_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9557" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_866" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_866_fu_53163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9558" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_867" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_867_fu_53167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9559" filename="pool/pooling.cpp" linenumber="28" name="tmp_1362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1362_fu_53170_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9560" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_867" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_867_fu_53180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9561" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1732" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1732_fu_53184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9562" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1733" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1733_fu_53190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9563" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_866" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_866_fu_53196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9564" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1734" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1734_fu_53202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9565" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1735" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1735_fu_53208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9566" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_867" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_867_fu_53214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9567" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_866" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_866_fu_53220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9568" filename="pool/pooling.cpp" linenumber="28" name="tmp_1363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9569" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_867" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_867_fu_53226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9570" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_495_fu_53232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9573" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_868" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_868_fu_53240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9574" filename="pool/pooling.cpp" linenumber="28" name="tmp_1364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1364_fu_53243_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9575" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_868" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_868_fu_53253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9576" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1736" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1736_fu_53257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9577" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1737" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1737_fu_53263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9578" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_868" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_868_fu_53269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9579" filename="pool/pooling.cpp" linenumber="28" name="tmp_1365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9580" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_868" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_868_fu_53275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9581" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_496_fu_53281_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9583" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_869" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_869_fu_53289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9584" filename="pool/pooling.cpp" linenumber="28" name="tmp_1366" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1366_fu_53293_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9585" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_869" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_869_fu_53303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9586" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_870" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_870_fu_53307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9587" filename="pool/pooling.cpp" linenumber="28" name="tmp_1367" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1367_fu_53311_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9588" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_870" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_870_fu_53321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9589" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1738" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1738_fu_53325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9590" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1739" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1739_fu_53331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9591" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_869" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_869_fu_53337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9592" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1740" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1740_fu_53343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9593" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1741" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1741_fu_53349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9594" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_870" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_870_fu_53355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9595" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_869" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_869_fu_53361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9596" filename="pool/pooling.cpp" linenumber="28" name="tmp_1368" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9597" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_870" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_870_fu_53367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9598" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_497_fu_53373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9600" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_871" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_871_fu_53398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9601" filename="pool/pooling.cpp" linenumber="28" name="tmp_1369" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1369_fu_53402_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9602" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_871" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_871_fu_53412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9603" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_872" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_872_fu_53416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9604" filename="pool/pooling.cpp" linenumber="28" name="tmp_1370" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1370_fu_53419_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9605" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_872" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_872_fu_53429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9606" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1742" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1742_fu_53433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9607" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1743" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1743_fu_53439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9608" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_871" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_871_fu_53445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9609" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1744" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1744_fu_53451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9610" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1745" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1745_fu_53457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9611" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_872" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_872_fu_53463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9612" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_871" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_871_fu_53469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9613" filename="pool/pooling.cpp" linenumber="28" name="tmp_1371" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9614" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_872" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_872_fu_53475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9615" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_498_fu_53481_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9617" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_873" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_873_fu_53489_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9618" filename="pool/pooling.cpp" linenumber="28" name="tmp_1372" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1372_fu_53493_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9619" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_873" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_873_fu_53503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9620" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_874" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_874_fu_53507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9621" filename="pool/pooling.cpp" linenumber="28" name="tmp_1373" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1373_fu_53511_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9622" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_874" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_874_fu_53521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9623" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1746" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1746_fu_53525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9624" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1747" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1747_fu_53531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9625" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_873" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_873_fu_53537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9626" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1748" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1748_fu_53543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9627" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1749" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1749_fu_53549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9628" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_874" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_874_fu_53555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9629" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_873" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_873_fu_53561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9630" filename="pool/pooling.cpp" linenumber="28" name="tmp_1374" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9631" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_874" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_874_fu_53567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9632" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_499_fu_53573_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9635" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_875" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_875_fu_53598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9636" filename="pool/pooling.cpp" linenumber="28" name="tmp_1375" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1375_fu_53601_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9637" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_875" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_875_fu_53611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9638" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1750" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1750_fu_53615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9639" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1751" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1751_fu_53621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9640" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_875" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_875_fu_53627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9641" filename="pool/pooling.cpp" linenumber="28" name="tmp_1376" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9642" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_875" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_875_fu_53633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9643" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_500_fu_53639_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9645" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_876" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_876_fu_53647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9646" filename="pool/pooling.cpp" linenumber="28" name="tmp_1377" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1377_fu_53651_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9647" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_876" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_876_fu_53661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9648" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_877" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_877_fu_53665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9649" filename="pool/pooling.cpp" linenumber="28" name="tmp_1378" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1378_fu_53669_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9650" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_877" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_877_fu_53679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9651" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1752" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1752_fu_53683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9652" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1753" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1753_fu_53689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9653" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_876" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_876_fu_53695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9654" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1754" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1754_fu_53701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9655" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1755" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1755_fu_53707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9656" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_877" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_877_fu_53713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9657" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_876" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_876_fu_53719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9658" filename="pool/pooling.cpp" linenumber="28" name="tmp_1379" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9659" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_877" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_877_fu_53725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9660" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_501_fu_53731_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9662" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_878" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_878_fu_53740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9663" filename="pool/pooling.cpp" linenumber="28" name="tmp_1380" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1380_fu_53744_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9664" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_878" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_878_fu_53754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9665" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_879" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_879_fu_53758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9666" filename="pool/pooling.cpp" linenumber="28" name="tmp_1381" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1381_fu_53762_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9667" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_879" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_879_fu_53772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9668" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1756" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1756_fu_53776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9669" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1757" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1757_fu_53782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9670" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_878" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_878_fu_53788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9671" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1758" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1758_fu_53794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9672" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1759" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1759_fu_53800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9673" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_879" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_879_fu_53806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9674" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_878" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_878_fu_53812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9675" filename="pool/pooling.cpp" linenumber="28" name="tmp_1382" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9676" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_879" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_879_fu_53818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9677" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_502_fu_53824_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9679" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_880" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_880_fu_53856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9680" filename="pool/pooling.cpp" linenumber="28" name="tmp_1383" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1383_fu_53860_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9681" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_880" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_880_fu_53870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9682" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_881" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_881_fu_53874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9683" filename="pool/pooling.cpp" linenumber="28" name="tmp_1384" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1384_fu_53877_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9684" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_881" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_881_fu_53887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9685" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1760" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1760_fu_53891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9686" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1761" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1761_fu_53897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9687" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_880" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_880_fu_53903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9688" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1762" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1762_fu_53909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9689" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1763" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1763_fu_53915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9690" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_881" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_881_fu_53921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9691" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_880" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_880_fu_53927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9692" filename="pool/pooling.cpp" linenumber="28" name="tmp_1385" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9693" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_881" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_881_fu_53933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9694" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_503_fu_53939_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9697" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_882" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_882_fu_53947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9698" filename="pool/pooling.cpp" linenumber="28" name="tmp_1386" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1386_fu_53950_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9699" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_882" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_882_fu_53960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9700" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1764" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1764_fu_53964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9701" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1765" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1765_fu_53970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9702" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_882" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_882_fu_53976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9703" filename="pool/pooling.cpp" linenumber="28" name="tmp_1387" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9704" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_882" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_882_fu_53982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9705" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_504_fu_53988_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9707" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_883" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_883_fu_53996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9708" filename="pool/pooling.cpp" linenumber="28" name="tmp_1388" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1388_fu_54000_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9709" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_883" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_883_fu_54010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9710" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_884" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_884_fu_54014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9711" filename="pool/pooling.cpp" linenumber="28" name="tmp_1389" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1389_fu_54018_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9712" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_884" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_884_fu_54028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9713" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1766" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1766_fu_54032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9714" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1767" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1767_fu_54038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9715" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_883" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_883_fu_54044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9716" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1768" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1768_fu_54050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9717" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1769" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1769_fu_54056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9718" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_884" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_884_fu_54062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9719" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_883" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_883_fu_54068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9720" filename="pool/pooling.cpp" linenumber="28" name="tmp_1390" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9721" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_884" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_884_fu_54074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9722" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_505_fu_54080_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9724" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_885" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_885_fu_54105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9725" filename="pool/pooling.cpp" linenumber="28" name="tmp_1391" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1391_fu_54109_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9726" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_885" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_885_fu_54119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9727" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_886" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_886_fu_54123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9728" filename="pool/pooling.cpp" linenumber="28" name="tmp_1392" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1392_fu_54126_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9729" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_886" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_886_fu_54136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9730" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1770" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1770_fu_54140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9731" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1771" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1771_fu_54146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9732" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_885" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_885_fu_54152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9733" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1772" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1772_fu_54158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9734" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1773" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1773_fu_54164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9735" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_886" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_886_fu_54170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9736" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_885" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_885_fu_54176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9737" filename="pool/pooling.cpp" linenumber="28" name="tmp_1393" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9738" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_886" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_886_fu_54182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9739" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_506_fu_54188_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9741" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_887" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_887_fu_54196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9742" filename="pool/pooling.cpp" linenumber="28" name="tmp_1394" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1394_fu_54200_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9743" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_887" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_887_fu_54210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9744" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_888" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_888_fu_54214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9745" filename="pool/pooling.cpp" linenumber="28" name="tmp_1395" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1395_fu_54218_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9746" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_888" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_888_fu_54228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9747" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1774" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1774_fu_54232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9748" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1775" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1775_fu_54238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9749" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_887" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_887_fu_54244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9750" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1776" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1776_fu_54250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9751" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1777" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1777_fu_54256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9752" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_888" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_888_fu_54262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9753" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_887" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_887_fu_54268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9754" filename="pool/pooling.cpp" linenumber="28" name="tmp_1396" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9755" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_888" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_888_fu_54274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9756" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_507_fu_54280_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9759" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_889" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_889_fu_54307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9760" filename="pool/pooling.cpp" linenumber="28" name="tmp_1397" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1397_fu_54310_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9761" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_889" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_889_fu_54320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9762" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1778" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1778_fu_54324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9763" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1779" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1779_fu_54330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9764" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_889" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_889_fu_54336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9765" filename="pool/pooling.cpp" linenumber="28" name="tmp_1398" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9766" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_889" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_889_fu_54342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9767" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_508_fu_54348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9769" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_890" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_890_fu_54356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9770" filename="pool/pooling.cpp" linenumber="28" name="tmp_1399" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1399_fu_54360_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9771" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_890" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_890_fu_54370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9772" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_891" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_891_fu_54374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9773" filename="pool/pooling.cpp" linenumber="28" name="tmp_1400" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1400_fu_54378_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9774" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_891" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_891_fu_54388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9775" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1780" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1780_fu_54392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9776" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1781" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1781_fu_54398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9777" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_890" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_890_fu_54404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9778" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1782" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1782_fu_54410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9779" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1783" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1783_fu_54416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9780" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_891" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_891_fu_54422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9781" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_890" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_890_fu_54428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9782" filename="pool/pooling.cpp" linenumber="28" name="tmp_1401" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9783" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_891" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_891_fu_54434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9784" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_509_fu_54440_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9786" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_892" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_892_fu_54449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9787" filename="pool/pooling.cpp" linenumber="28" name="tmp_1402" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1402_fu_54453_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9788" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_892" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_892_fu_54463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9789" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_893" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_893_fu_54467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9790" filename="pool/pooling.cpp" linenumber="28" name="tmp_1403" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1403_fu_54471_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9791" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_893" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_893_fu_54481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9792" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1784" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1784_fu_54485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9793" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1785" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1785_fu_54491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9794" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_892" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_892_fu_54497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9795" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1786" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1786_fu_54503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9796" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1787" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1787_fu_54509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9797" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_893" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_893_fu_54515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9798" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_892" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_892_fu_54521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9799" filename="pool/pooling.cpp" linenumber="28" name="tmp_1404" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9800" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_893" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_893_fu_54527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9801" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_510_fu_54533_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9803" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_894" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_894_fu_54560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9804" filename="pool/pooling.cpp" linenumber="28" name="tmp_1405" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1405_fu_54564_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9805" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_894" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_894_fu_54574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9806" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_895" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_895_fu_54578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9807" filename="pool/pooling.cpp" linenumber="28" name="tmp_1406" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1406_fu_54581_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9808" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_895" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_895_fu_54591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9809" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1788" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1788_fu_54595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9810" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1789" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1789_fu_54601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9811" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_894" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_894_fu_54607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9812" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1790" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1790_fu_54613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9813" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1791" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1791_fu_54619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9814" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_895" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_895_fu_54625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9815" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_894" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_894_fu_54631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9816" filename="pool/pooling.cpp" linenumber="28" name="tmp_1407" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9817" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_895" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_895_fu_54637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9818" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_511_fu_54643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9821" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_896" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_896_fu_54651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9822" filename="pool/pooling.cpp" linenumber="28" name="tmp_1408" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1408_fu_54654_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9823" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_896" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_896_fu_54664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9824" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1792" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1792_fu_54668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9825" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1793" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1793_fu_54674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9826" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_896" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_896_fu_54680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9827" filename="pool/pooling.cpp" linenumber="28" name="tmp_1409" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9828" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_896" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_896_fu_54686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9829" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_512_fu_54692_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9831" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_897" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_897_fu_54700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9832" filename="pool/pooling.cpp" linenumber="28" name="tmp_1410" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1410_fu_54704_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9833" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_897" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_897_fu_54714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9834" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_898" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_898_fu_54718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9835" filename="pool/pooling.cpp" linenumber="28" name="tmp_1411" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1411_fu_54722_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9836" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_898" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_898_fu_54732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9837" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1794" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1794_fu_54736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9838" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1795" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1795_fu_54742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9839" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_897" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_897_fu_54748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9840" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1796" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1796_fu_54754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9841" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1797" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1797_fu_54760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9842" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_898" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_898_fu_54766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9843" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_897" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_897_fu_54772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9844" filename="pool/pooling.cpp" linenumber="28" name="tmp_1412" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9845" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_898" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_898_fu_54778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9846" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_513_fu_54784_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9848" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_899" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_899_fu_54809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9849" filename="pool/pooling.cpp" linenumber="28" name="tmp_1413" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1413_fu_54813_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9850" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_899" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_899_fu_54823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9851" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_900" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_900_fu_54827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9852" filename="pool/pooling.cpp" linenumber="28" name="tmp_1414" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1414_fu_54830_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9853" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_900" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_900_fu_54840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9854" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1798" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1798_fu_54844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9855" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1799" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1799_fu_54850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9856" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_899" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_899_fu_54856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9857" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1800" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1800_fu_54862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9858" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1801" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1801_fu_54868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9859" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_900" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_900_fu_54874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9860" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_899" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_899_fu_54880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9861" filename="pool/pooling.cpp" linenumber="28" name="tmp_1415" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9862" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_900" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_900_fu_54886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9863" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_514_fu_54892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9865" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_901" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_901_fu_54900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9866" filename="pool/pooling.cpp" linenumber="28" name="tmp_1416" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1416_fu_54904_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9867" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_901" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_901_fu_54914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9868" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_902" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_902_fu_54918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9869" filename="pool/pooling.cpp" linenumber="28" name="tmp_1417" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1417_fu_54922_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9870" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_902" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_902_fu_54932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9871" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1802" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1802_fu_54936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9872" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1803" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1803_fu_54942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9873" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_901" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_901_fu_54948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9874" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1804" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1804_fu_54954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9875" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1805" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1805_fu_54960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9876" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_902" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_902_fu_54966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9877" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_901" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_901_fu_54972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9878" filename="pool/pooling.cpp" linenumber="28" name="tmp_1418" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9879" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_902" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_902_fu_54978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9880" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_515_fu_54984_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9883" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_903" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_903_fu_55013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9884" filename="pool/pooling.cpp" linenumber="28" name="tmp_1419" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1419_fu_55016_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9885" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_903" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_903_fu_55026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9886" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1806" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1806_fu_55030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9887" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1807" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1807_fu_55036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9888" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_903" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_903_fu_55042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9889" filename="pool/pooling.cpp" linenumber="28" name="tmp_1420" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9890" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_903" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_903_fu_55048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9891" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_516_fu_55054_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9893" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_904" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_904_fu_55062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9894" filename="pool/pooling.cpp" linenumber="28" name="tmp_1421" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1421_fu_55066_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9895" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_904" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_904_fu_55076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9896" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_905" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_905_fu_55080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9897" filename="pool/pooling.cpp" linenumber="28" name="tmp_1422" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1422_fu_55084_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9898" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_905" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_905_fu_55094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9899" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1808" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1808_fu_55098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9900" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1809" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1809_fu_55104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9901" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_904" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_904_fu_55110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9902" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1810" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1810_fu_55116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9903" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1811" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1811_fu_55122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9904" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_905" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_905_fu_55128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9905" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_904" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_904_fu_55134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9906" filename="pool/pooling.cpp" linenumber="28" name="tmp_1423" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9907" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_905" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_905_fu_55140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9908" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_517_fu_55146_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9910" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_906" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_906_fu_55155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9911" filename="pool/pooling.cpp" linenumber="28" name="tmp_1424" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1424_fu_55159_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9912" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_906" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_906_fu_55169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9913" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_907" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_907_fu_55173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9914" filename="pool/pooling.cpp" linenumber="28" name="tmp_1425" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1425_fu_55177_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9915" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_907" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_907_fu_55187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9916" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1812" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1812_fu_55191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9917" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1813" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1813_fu_55197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9918" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_906" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_906_fu_55203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9919" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1814" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1814_fu_55209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9920" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1815" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1815_fu_55215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9921" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_907" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_907_fu_55221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9922" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_906" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_906_fu_55227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9923" filename="pool/pooling.cpp" linenumber="28" name="tmp_1426" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9924" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_907" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_907_fu_55233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9925" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_518_fu_55239_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9927" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_908" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_908_fu_55266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9928" filename="pool/pooling.cpp" linenumber="28" name="tmp_1427" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1427_fu_55270_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9929" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_908" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_908_fu_55280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9930" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_909" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_909_fu_55284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9931" filename="pool/pooling.cpp" linenumber="28" name="tmp_1428" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1428_fu_55287_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9932" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_909" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_909_fu_55297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9933" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1816" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1816_fu_55301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9934" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1817" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1817_fu_55307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9935" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_908" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_908_fu_55313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9936" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1818" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1818_fu_55319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9937" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1819" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1819_fu_55325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9938" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_909" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_909_fu_55331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9939" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_908" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_908_fu_55337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9940" filename="pool/pooling.cpp" linenumber="28" name="tmp_1429" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9941" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_909" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_909_fu_55343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9942" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_519_fu_55349_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9945" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_910" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_910_fu_55357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9946" filename="pool/pooling.cpp" linenumber="28" name="tmp_1430" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1430_fu_55360_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9947" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_910" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_910_fu_55370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9948" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1820" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1820_fu_55374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9949" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1821" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1821_fu_55380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9950" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_910" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_910_fu_55386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9951" filename="pool/pooling.cpp" linenumber="28" name="tmp_1431" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9952" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_910" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_910_fu_55392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9953" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_520_fu_55398_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9955" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_911" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_911_fu_55406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9956" filename="pool/pooling.cpp" linenumber="28" name="tmp_1432" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1432_fu_55410_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9957" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_911" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_911_fu_55420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9958" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_912" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_912_fu_55424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9959" filename="pool/pooling.cpp" linenumber="28" name="tmp_1433" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1433_fu_55428_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9960" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_912" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_912_fu_55438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9961" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1822" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1822_fu_55442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9962" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1823" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1823_fu_55448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9963" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_911" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_911_fu_55454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9964" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1824" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1824_fu_55460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9965" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1825" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1825_fu_55466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9966" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_912" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_912_fu_55472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9967" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_911" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_911_fu_55478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9968" filename="pool/pooling.cpp" linenumber="28" name="tmp_1434" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9969" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_912" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_912_fu_55484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9970" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_521_fu_55490_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9972" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_913" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_913_fu_55517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9973" filename="pool/pooling.cpp" linenumber="28" name="tmp_1435" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1435_fu_55521_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9974" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_913" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_913_fu_55531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9975" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_914" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_914_fu_55535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9976" filename="pool/pooling.cpp" linenumber="28" name="tmp_1436" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1436_fu_55538_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9977" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_914" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_914_fu_55548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9978" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1826" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1826_fu_55552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9979" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1827" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1827_fu_55558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9980" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_913" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_913_fu_55564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9981" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1828" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1828_fu_55570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9982" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1829" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1829_fu_55576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9983" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_914" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_914_fu_55582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9984" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_913" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_913_fu_55588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9985" filename="pool/pooling.cpp" linenumber="28" name="tmp_1437" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9986" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_914" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_914_fu_55594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9987" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_522_fu_55600_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9989" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_915" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_915_fu_55608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9990" filename="pool/pooling.cpp" linenumber="28" name="tmp_1438" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1438_fu_55612_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9991" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_915" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_915_fu_55622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9992" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_916" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_916_fu_55626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9993" filename="pool/pooling.cpp" linenumber="28" name="tmp_1439" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1439_fu_55630_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9994" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_916" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_916_fu_55640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9995" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1830" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1830_fu_55644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9996" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1831" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1831_fu_55650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9997" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_915" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_915_fu_55656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9998" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1832" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1832_fu_55662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="9999" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1833" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1833_fu_55668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10000" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_916" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_916_fu_55674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10001" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_915" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_915_fu_55680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10002" filename="pool/pooling.cpp" linenumber="28" name="tmp_1440" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10003" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_916" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_916_fu_55686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10004" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_523_fu_55692_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10007" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_917" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_917_fu_55721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10008" filename="pool/pooling.cpp" linenumber="28" name="tmp_1441" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1441_fu_55724_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10009" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_917" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_917_fu_55734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10010" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1834" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1834_fu_55738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10011" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1835" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1835_fu_55744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10012" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_917" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_917_fu_55750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10013" filename="pool/pooling.cpp" linenumber="28" name="tmp_1442" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10014" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_917" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_917_fu_55756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10015" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_524_fu_55762_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10017" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_918" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_918_fu_55770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10018" filename="pool/pooling.cpp" linenumber="28" name="tmp_1443" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1443_fu_55774_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10019" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_918" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_918_fu_55784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10020" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_919" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_919_fu_55788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10021" filename="pool/pooling.cpp" linenumber="28" name="tmp_1444" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1444_fu_55792_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10022" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_919" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_919_fu_55802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10023" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1836" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1836_fu_55806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10024" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1837" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1837_fu_55812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10025" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_918" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_918_fu_55818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10026" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1838" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1838_fu_55824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10027" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1839" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1839_fu_55830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10028" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_919" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_919_fu_55836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10029" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_918" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_918_fu_55842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10030" filename="pool/pooling.cpp" linenumber="28" name="tmp_1445" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10031" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_919" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_919_fu_55848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10032" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_525_fu_55854_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10034" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_920" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_920_fu_55863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10035" filename="pool/pooling.cpp" linenumber="28" name="tmp_1446" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1446_fu_55867_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10036" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_920" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_920_fu_55877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10037" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_921" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_921_fu_55881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10038" filename="pool/pooling.cpp" linenumber="28" name="tmp_1447" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1447_fu_55885_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10039" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_921" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_921_fu_55895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10040" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1840" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1840_fu_55899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10041" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1841" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1841_fu_55905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10042" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_920" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_920_fu_55911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10043" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1842" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1842_fu_55917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10044" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1843" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1843_fu_55923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10045" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_921" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_921_fu_55929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10046" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_920" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_920_fu_55935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10047" filename="pool/pooling.cpp" linenumber="28" name="tmp_1448" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10048" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_921" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_921_fu_55941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10049" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_526_fu_55947_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10051" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_922" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_922_fu_55974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10052" filename="pool/pooling.cpp" linenumber="28" name="tmp_1449" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1449_fu_55978_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10053" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_922" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_922_fu_55988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10054" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_923" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_923_fu_55992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10055" filename="pool/pooling.cpp" linenumber="28" name="tmp_1450" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1450_fu_55995_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10056" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_923" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_923_fu_56005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10057" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1844" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1844_fu_56009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10058" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1845" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1845_fu_56015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10059" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_922" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_922_fu_56021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10060" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1846" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1846_fu_56027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10061" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1847" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1847_fu_56033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10062" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_923" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_923_fu_56039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10063" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_922" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_922_fu_56045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10064" filename="pool/pooling.cpp" linenumber="28" name="tmp_1451" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10065" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_923" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_923_fu_56051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10066" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_527_fu_56057_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10069" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_924" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_924_fu_56065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10070" filename="pool/pooling.cpp" linenumber="28" name="tmp_1452" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1452_fu_56068_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10071" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_924" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_924_fu_56078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10072" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1848" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1848_fu_56082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10073" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1849" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1849_fu_56088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10074" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_924" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_924_fu_56094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10075" filename="pool/pooling.cpp" linenumber="28" name="tmp_1453" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10076" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_924" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_924_fu_56100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10077" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_528_fu_56106_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10079" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_925" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_925_fu_56114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10080" filename="pool/pooling.cpp" linenumber="28" name="tmp_1454" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1454_fu_56118_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10081" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_925" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_925_fu_56128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10082" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_926" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_926_fu_56132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10083" filename="pool/pooling.cpp" linenumber="28" name="tmp_1455" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1455_fu_56136_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10084" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_926" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_926_fu_56146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10085" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1850" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1850_fu_56150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10086" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1851" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1851_fu_56156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10087" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_925" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_925_fu_56162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10088" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1852" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1852_fu_56168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10089" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1853" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1853_fu_56174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10090" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_926" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_926_fu_56180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10091" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_925" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_925_fu_56186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10092" filename="pool/pooling.cpp" linenumber="28" name="tmp_1456" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10093" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_926" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_926_fu_56192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10094" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_529_fu_56198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10096" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_927" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_927_fu_56225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10097" filename="pool/pooling.cpp" linenumber="28" name="tmp_1457" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1457_fu_56229_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10098" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_927" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_927_fu_56239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10099" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_928" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_928_fu_56243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10100" filename="pool/pooling.cpp" linenumber="28" name="tmp_1458" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1458_fu_56246_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10101" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_928" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_928_fu_56256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10102" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1854" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1854_fu_56260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10103" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1855" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1855_fu_56266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10104" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_927" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_927_fu_56272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10105" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1856" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1856_fu_56278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10106" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1857" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1857_fu_56284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10107" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_928" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_928_fu_56290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10108" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_927" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_927_fu_56296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10109" filename="pool/pooling.cpp" linenumber="28" name="tmp_1459" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10110" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_928" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_928_fu_56302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10111" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_530_fu_56308_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10113" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_929" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_929_fu_56316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10114" filename="pool/pooling.cpp" linenumber="28" name="tmp_1460" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1460_fu_56320_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10115" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_929" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_929_fu_56330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10116" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_930" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_930_fu_56334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10117" filename="pool/pooling.cpp" linenumber="28" name="tmp_1461" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1461_fu_56338_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10118" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_930" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_930_fu_56348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10119" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1858" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1858_fu_56352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10120" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1859" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1859_fu_56358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10121" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_929" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_929_fu_56364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10122" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1860" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1860_fu_56370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10123" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1861" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1861_fu_56376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10124" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_930" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_930_fu_56382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10125" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_929" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_929_fu_56388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10126" filename="pool/pooling.cpp" linenumber="28" name="tmp_1462" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10127" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_930" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_930_fu_56394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10128" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_531_fu_56400_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10131" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_931" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_931_fu_56429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10132" filename="pool/pooling.cpp" linenumber="28" name="tmp_1463" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1463_fu_56432_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10133" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_931" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_931_fu_56442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10134" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1862" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1862_fu_56446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10135" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1863" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1863_fu_56452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10136" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_931" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_931_fu_56458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10137" filename="pool/pooling.cpp" linenumber="28" name="tmp_1464" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10138" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_931" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_931_fu_56464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10139" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_532_fu_56470_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10141" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_932" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_932_fu_56478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10142" filename="pool/pooling.cpp" linenumber="28" name="tmp_1465" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1465_fu_56482_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10143" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_932" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_932_fu_56492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10144" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_933" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_933_fu_56496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10145" filename="pool/pooling.cpp" linenumber="28" name="tmp_1466" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1466_fu_56500_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10146" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_933" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_933_fu_56510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10147" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1864" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1864_fu_56514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10148" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1865" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1865_fu_56520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10149" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_932" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_932_fu_56526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10150" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1866" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1866_fu_56532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10151" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1867" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1867_fu_56538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10152" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_933" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_933_fu_56544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10153" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_932" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_932_fu_56550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10154" filename="pool/pooling.cpp" linenumber="28" name="tmp_1467" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10155" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_933" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_933_fu_56556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10156" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_533_fu_56562_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10158" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_934" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_934_fu_56571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10159" filename="pool/pooling.cpp" linenumber="28" name="tmp_1468" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1468_fu_56575_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10160" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_934" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_934_fu_56585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10161" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_935" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_935_fu_56589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10162" filename="pool/pooling.cpp" linenumber="28" name="tmp_1469" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1469_fu_56593_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10163" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_935" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_935_fu_56603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10164" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1868" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1868_fu_56607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10165" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1869" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1869_fu_56613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10166" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_934" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_934_fu_56619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10167" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1870" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1870_fu_56625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10168" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1871" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1871_fu_56631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10169" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_935" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_935_fu_56637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10170" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_934" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_934_fu_56643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10171" filename="pool/pooling.cpp" linenumber="28" name="tmp_1470" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10172" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_935" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_935_fu_56649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10173" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_534_fu_56655_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10175" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_936" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_936_fu_56682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10176" filename="pool/pooling.cpp" linenumber="28" name="tmp_1471" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1471_fu_56686_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10177" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_936" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_936_fu_56696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10178" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_937" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_937_fu_56700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10179" filename="pool/pooling.cpp" linenumber="28" name="tmp_1472" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1472_fu_56703_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10180" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_937" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_937_fu_56713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10181" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1872" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1872_fu_56717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10182" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1873" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1873_fu_56723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10183" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_936" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_936_fu_56729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10184" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1874" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1874_fu_56735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10185" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1875" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1875_fu_56741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10186" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_937" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_937_fu_56747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10187" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_936" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_936_fu_56753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10188" filename="pool/pooling.cpp" linenumber="28" name="tmp_1473" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10189" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_937" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_937_fu_56759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10190" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_535_fu_56765_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10193" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_938" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_938_fu_56773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10194" filename="pool/pooling.cpp" linenumber="28" name="tmp_1474" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1474_fu_56776_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10195" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_938" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_938_fu_56786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10196" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1876" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1876_fu_56790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10197" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1877" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1877_fu_56796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10198" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_938" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_938_fu_56802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10199" filename="pool/pooling.cpp" linenumber="28" name="tmp_1475" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10200" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_938" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_938_fu_56808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10201" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_536_fu_56814_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10203" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_939" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_939_fu_56822_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10204" filename="pool/pooling.cpp" linenumber="28" name="tmp_1476" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1476_fu_56826_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10205" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_939" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_939_fu_56836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10206" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_940" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_940_fu_56840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10207" filename="pool/pooling.cpp" linenumber="28" name="tmp_1477" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1477_fu_56844_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10208" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_940" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_940_fu_56854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10209" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1878" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1878_fu_56858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10210" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1879" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1879_fu_56864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10211" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_939" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_939_fu_56870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10212" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1880" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1880_fu_56876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10213" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1881" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1881_fu_56882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10214" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_940" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_940_fu_56888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10215" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_939" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_939_fu_56894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10216" filename="pool/pooling.cpp" linenumber="28" name="tmp_1478" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10217" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_940" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_940_fu_56900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10218" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_537_fu_56906_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10220" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_941" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_941_fu_56933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10221" filename="pool/pooling.cpp" linenumber="28" name="tmp_1479" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1479_fu_56937_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10222" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_941" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_941_fu_56947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10223" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_942" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_942_fu_56951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10224" filename="pool/pooling.cpp" linenumber="28" name="tmp_1480" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1480_fu_56954_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10225" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_942" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_942_fu_56964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10226" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1882" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1882_fu_56968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10227" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1883" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1883_fu_56974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10228" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_941" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_941_fu_56980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10229" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1884" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1884_fu_56986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10230" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1885" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1885_fu_56992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10231" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_942" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_942_fu_56998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10232" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_941" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_941_fu_57004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10233" filename="pool/pooling.cpp" linenumber="28" name="tmp_1481" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10234" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_942" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_942_fu_57010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10235" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_538_fu_57016_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10237" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_943" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_943_fu_57024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10238" filename="pool/pooling.cpp" linenumber="28" name="tmp_1482" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1482_fu_57028_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10239" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_943" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_943_fu_57038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10240" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_944" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_944_fu_57042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10241" filename="pool/pooling.cpp" linenumber="28" name="tmp_1483" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1483_fu_57046_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10242" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_944" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_944_fu_57056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10243" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1886" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1886_fu_57060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10244" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1887" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1887_fu_57066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10245" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_943" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_943_fu_57072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10246" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1888" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1888_fu_57078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10247" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1889" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1889_fu_57084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10248" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_944" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_944_fu_57090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10249" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_943" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_943_fu_57096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10250" filename="pool/pooling.cpp" linenumber="28" name="tmp_1484" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10251" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_944" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_944_fu_57102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10252" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_539_fu_57108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10255" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_945" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_945_fu_57137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10256" filename="pool/pooling.cpp" linenumber="28" name="tmp_1485" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1485_fu_57140_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10257" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_945" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_945_fu_57150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10258" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1890" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1890_fu_57154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10259" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1891" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1891_fu_57160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10260" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_945" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_945_fu_57166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10261" filename="pool/pooling.cpp" linenumber="28" name="tmp_1486" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10262" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_945" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_945_fu_57172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10263" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_540_fu_57178_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10265" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_946" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_946_fu_57186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10266" filename="pool/pooling.cpp" linenumber="28" name="tmp_1487" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1487_fu_57190_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10267" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_946" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_946_fu_57200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10268" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_947" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_947_fu_57204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10269" filename="pool/pooling.cpp" linenumber="28" name="tmp_1488" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1488_fu_57208_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10270" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_947" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_947_fu_57218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10271" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1892" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1892_fu_57222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10272" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1893" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1893_fu_57228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10273" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_946" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_946_fu_57234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10274" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1894" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1894_fu_57240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10275" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1895" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1895_fu_57246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10276" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_947" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_947_fu_57252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10277" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_946" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_946_fu_57258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10278" filename="pool/pooling.cpp" linenumber="28" name="tmp_1489" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10279" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_947" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_947_fu_57264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10280" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_541_fu_57270_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10282" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_948" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_948_fu_57279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10283" filename="pool/pooling.cpp" linenumber="28" name="tmp_1490" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1490_fu_57283_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10284" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_948" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_948_fu_57293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10285" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_949" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_949_fu_57297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10286" filename="pool/pooling.cpp" linenumber="28" name="tmp_1491" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1491_fu_57301_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10287" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_949" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_949_fu_57311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10288" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1896" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1896_fu_57315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10289" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1897" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1897_fu_57321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10290" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_948" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_948_fu_57327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10291" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1898" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1898_fu_57333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10292" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1899" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1899_fu_57339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10293" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_949" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_949_fu_57345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10294" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_948" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_948_fu_57351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10295" filename="pool/pooling.cpp" linenumber="28" name="tmp_1492" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10296" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_949" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_949_fu_57357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10297" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_542_fu_57363_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10299" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_950" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_950_fu_57390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10300" filename="pool/pooling.cpp" linenumber="28" name="tmp_1493" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1493_fu_57394_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10301" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_950" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_950_fu_57404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10302" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_951" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_951_fu_57408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10303" filename="pool/pooling.cpp" linenumber="28" name="tmp_1494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1494_fu_57411_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10304" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_951" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_951_fu_57421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10305" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1900" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1900_fu_57425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10306" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1901" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1901_fu_57431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10307" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_950" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_950_fu_57437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10308" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1902" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1902_fu_57443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10309" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1903" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1903_fu_57449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10310" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_951" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_951_fu_57455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10311" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_950" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_950_fu_57461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10312" filename="pool/pooling.cpp" linenumber="28" name="tmp_1495" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10313" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_951" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_951_fu_57467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10314" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_543_fu_57473_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10317" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_952" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_952_fu_57481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10318" filename="pool/pooling.cpp" linenumber="28" name="tmp_1496" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1496_fu_57484_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10319" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_952" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_952_fu_57494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10320" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1904" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1904_fu_57498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10321" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1905" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1905_fu_57504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10322" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_952" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_952_fu_57510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10323" filename="pool/pooling.cpp" linenumber="28" name="tmp_1497" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10324" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_952" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_952_fu_57516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10325" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_544_fu_57522_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10327" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_953" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_953_fu_57530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10328" filename="pool/pooling.cpp" linenumber="28" name="tmp_1498" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1498_fu_57534_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10329" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_953" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_953_fu_57544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10330" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_954" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_954_fu_57548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10331" filename="pool/pooling.cpp" linenumber="28" name="tmp_1499" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1499_fu_57552_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10332" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_954" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_954_fu_57562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10333" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1906" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1906_fu_57566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10334" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1907" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1907_fu_57572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10335" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_953" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_953_fu_57578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10336" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1908" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1908_fu_57584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10337" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1909" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1909_fu_57590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10338" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_954" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_954_fu_57596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10339" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_953" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_953_fu_57602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10340" filename="pool/pooling.cpp" linenumber="28" name="tmp_1500" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10341" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_954" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_954_fu_57608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10342" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_545_fu_57614_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10344" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_955" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_955_fu_57641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10345" filename="pool/pooling.cpp" linenumber="28" name="tmp_1501" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1501_fu_57645_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10346" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_955" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_955_fu_57655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10347" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_956" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_956_fu_57659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10348" filename="pool/pooling.cpp" linenumber="28" name="tmp_1502" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1502_fu_57662_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10349" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_956" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_956_fu_57672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10350" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1910" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1910_fu_57676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10351" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1911" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1911_fu_57682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10352" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_955" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_955_fu_57688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10353" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1912" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1912_fu_57694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10354" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1913" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1913_fu_57700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10355" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_956" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_956_fu_57706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10356" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_955" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_955_fu_57712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10357" filename="pool/pooling.cpp" linenumber="28" name="tmp_1503" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10358" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_956" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_956_fu_57718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10359" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_546_fu_57724_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10361" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_957" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_957_fu_57732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10362" filename="pool/pooling.cpp" linenumber="28" name="tmp_1504" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1504_fu_57736_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10363" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_957" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_957_fu_57746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10364" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_958" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_958_fu_57750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10365" filename="pool/pooling.cpp" linenumber="28" name="tmp_1505" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1505_fu_57754_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10366" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_958" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_958_fu_57764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10367" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1914" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1914_fu_57768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10368" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1915" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1915_fu_57774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10369" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_957" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_957_fu_57780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10370" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1916" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1916_fu_57786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10371" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1917" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1917_fu_57792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10372" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_958" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_958_fu_57798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10373" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_957" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_957_fu_57804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10374" filename="pool/pooling.cpp" linenumber="28" name="tmp_1506" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10375" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_958" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_958_fu_57810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10376" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_547_fu_57816_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10379" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_959" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_959_fu_57845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10380" filename="pool/pooling.cpp" linenumber="28" name="tmp_1507" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1507_fu_57848_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10381" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_959" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_959_fu_57858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10382" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1918" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1918_fu_57862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10383" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1919" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1919_fu_57868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10384" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_959" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_959_fu_57874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10385" filename="pool/pooling.cpp" linenumber="28" name="tmp_1508" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10386" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_959" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_959_fu_57880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10387" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_548_fu_57886_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10389" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_960" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_960_fu_57894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10390" filename="pool/pooling.cpp" linenumber="28" name="tmp_1509" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1509_fu_57898_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10391" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_960" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_960_fu_57908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10392" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_961" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_961_fu_57912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10393" filename="pool/pooling.cpp" linenumber="28" name="tmp_1510" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1510_fu_57916_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10394" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_961" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_961_fu_57926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10395" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1920" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1920_fu_57930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10396" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1921" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1921_fu_57936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10397" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_960" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_960_fu_57942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10398" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1922" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1922_fu_57948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10399" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1923" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1923_fu_57954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10400" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_961" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_961_fu_57960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10401" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_960" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_960_fu_57966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10402" filename="pool/pooling.cpp" linenumber="28" name="tmp_1511" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10403" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_961" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_961_fu_57972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10404" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_549_fu_57978_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10406" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_962" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_962_fu_57987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10407" filename="pool/pooling.cpp" linenumber="28" name="tmp_1512" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1512_fu_57991_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10408" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_962" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_962_fu_58001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10409" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_963" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_963_fu_58005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10410" filename="pool/pooling.cpp" linenumber="28" name="tmp_1513" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1513_fu_58009_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10411" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_963" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_963_fu_58019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10412" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1924" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1924_fu_58023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10413" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1925" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1925_fu_58029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10414" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_962" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_962_fu_58035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10415" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1926" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1926_fu_58041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10416" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1927" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1927_fu_58047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10417" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_963" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_963_fu_58053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10418" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_962" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_962_fu_58059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10419" filename="pool/pooling.cpp" linenumber="28" name="tmp_1514" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10420" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_963" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_963_fu_58065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10421" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_550_fu_58071_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10423" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_964" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_964_fu_58098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10424" filename="pool/pooling.cpp" linenumber="28" name="tmp_1515" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1515_fu_58102_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10425" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_964" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_964_fu_58112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10426" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_965" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_965_fu_58116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10427" filename="pool/pooling.cpp" linenumber="28" name="tmp_1516" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1516_fu_58119_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10428" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_965" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_965_fu_58129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10429" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1928" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1928_fu_58133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10430" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1929" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1929_fu_58139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10431" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_964" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_964_fu_58145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10432" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1930" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1930_fu_58151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10433" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1931" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1931_fu_58157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10434" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_965" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_965_fu_58163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10435" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_964" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_964_fu_58169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10436" filename="pool/pooling.cpp" linenumber="28" name="tmp_1517" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10437" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_965" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_965_fu_58175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10438" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_551_fu_58181_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10441" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_966" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_966_fu_58189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10442" filename="pool/pooling.cpp" linenumber="28" name="tmp_1518" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1518_fu_58192_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10443" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_966" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_966_fu_58202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10444" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1932" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1932_fu_58206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10445" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1933" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1933_fu_58212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10446" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_966" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_966_fu_58218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10447" filename="pool/pooling.cpp" linenumber="28" name="tmp_1519" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10448" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_966" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_966_fu_58224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10449" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_552_fu_58230_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10451" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_967" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_967_fu_58238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10452" filename="pool/pooling.cpp" linenumber="28" name="tmp_1520" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1520_fu_58242_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10453" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_967" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_967_fu_58252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10454" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_968" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_968_fu_58256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10455" filename="pool/pooling.cpp" linenumber="28" name="tmp_1521" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1521_fu_58260_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10456" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_968" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_968_fu_58270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10457" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1934" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1934_fu_58274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10458" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1935" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1935_fu_58280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10459" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_967" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_967_fu_58286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10460" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1936" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1936_fu_58292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10461" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1937" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1937_fu_58298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10462" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_968" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_968_fu_58304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10463" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_967" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_967_fu_58310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10464" filename="pool/pooling.cpp" linenumber="28" name="tmp_1522" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10465" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_968" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_968_fu_58316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10466" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_553_fu_58322_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10468" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_969" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_969_fu_58349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10469" filename="pool/pooling.cpp" linenumber="28" name="tmp_1523" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1523_fu_58353_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10470" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_969" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_969_fu_58363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10471" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_970" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_970_fu_58367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10472" filename="pool/pooling.cpp" linenumber="28" name="tmp_1524" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1524_fu_58370_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10473" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_970" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_970_fu_58380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10474" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1938" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1938_fu_58384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10475" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1939" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1939_fu_58390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10476" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_969" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_969_fu_58396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10477" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1940" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1940_fu_58402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10478" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1941" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1941_fu_58408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10479" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_970" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_970_fu_58414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10480" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_969" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_969_fu_58420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10481" filename="pool/pooling.cpp" linenumber="28" name="tmp_1525" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10482" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_970" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_970_fu_58426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10483" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_554_fu_58432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10485" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_971" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_971_fu_58440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10486" filename="pool/pooling.cpp" linenumber="28" name="tmp_1526" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1526_fu_58444_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10487" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_971" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_971_fu_58454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10488" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_972" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_972_fu_58458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10489" filename="pool/pooling.cpp" linenumber="28" name="tmp_1527" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1527_fu_58462_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10490" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_972" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_972_fu_58472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10491" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1942" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1942_fu_58476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10492" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1943" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1943_fu_58482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10493" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_971" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_971_fu_58488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10494" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1944" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1944_fu_58494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10495" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1945" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1945_fu_58500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10496" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_972" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_972_fu_58506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10497" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_971" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_971_fu_58512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10498" filename="pool/pooling.cpp" linenumber="28" name="tmp_1528" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10499" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_972" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_972_fu_58518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10500" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_555_fu_58524_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10503" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_973" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_973_fu_58553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10504" filename="pool/pooling.cpp" linenumber="28" name="tmp_1529" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1529_fu_58556_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10505" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_973" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_973_fu_58566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10506" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1946" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1946_fu_58570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10507" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1947" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1947_fu_58576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10508" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_973" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_973_fu_58582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10509" filename="pool/pooling.cpp" linenumber="28" name="tmp_1530" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10510" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_973" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_973_fu_58588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10511" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_556_fu_58594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10513" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_974" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_974_fu_58602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10514" filename="pool/pooling.cpp" linenumber="28" name="tmp_1531" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1531_fu_58606_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10515" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_974" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_974_fu_58616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10516" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_975" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_975_fu_58620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10517" filename="pool/pooling.cpp" linenumber="28" name="tmp_1532" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1532_fu_58624_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10518" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_975" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_975_fu_58634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10519" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1948" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1948_fu_58638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10520" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1949" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1949_fu_58644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10521" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_974" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_974_fu_58650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10522" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1950" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1950_fu_58656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10523" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1951" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1951_fu_58662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10524" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_975" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_975_fu_58668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10525" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_974" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_974_fu_58674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10526" filename="pool/pooling.cpp" linenumber="28" name="tmp_1533" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10527" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_975" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_975_fu_58680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10528" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_557_fu_58686_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10530" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_976" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_976_fu_58695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10531" filename="pool/pooling.cpp" linenumber="28" name="tmp_1534" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1534_fu_58699_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10532" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_976" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_976_fu_58709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10533" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_977" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_977_fu_58713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10534" filename="pool/pooling.cpp" linenumber="28" name="tmp_1535" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1535_fu_58717_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10535" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_977" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_977_fu_58727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10536" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1952" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1952_fu_58731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10537" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1953" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1953_fu_58737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10538" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_976" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_976_fu_58743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10539" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1954" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1954_fu_58749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10540" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1955" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1955_fu_58755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10541" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_977" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_977_fu_58761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10542" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_976" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_976_fu_58767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10543" filename="pool/pooling.cpp" linenumber="28" name="tmp_1536" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10544" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_977" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_977_fu_58773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10545" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_558_fu_58779_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10547" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_978" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_978_fu_58806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10548" filename="pool/pooling.cpp" linenumber="28" name="tmp_1537" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1537_fu_58810_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10549" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_978" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_978_fu_58820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10550" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_979" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_979_fu_58824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10551" filename="pool/pooling.cpp" linenumber="28" name="tmp_1538" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1538_fu_58827_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10552" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_979" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_979_fu_58837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10553" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1956" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1956_fu_58841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10554" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1957" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1957_fu_58847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10555" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_978" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_978_fu_58853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10556" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1958" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1958_fu_58859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10557" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1959" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1959_fu_58865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10558" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_979" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_979_fu_58871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10559" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_978" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_978_fu_58877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10560" filename="pool/pooling.cpp" linenumber="28" name="tmp_1539" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10561" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_979" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_979_fu_58883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10562" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_559_fu_58889_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10565" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_980" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_980_fu_58897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10566" filename="pool/pooling.cpp" linenumber="28" name="tmp_1540" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1540_fu_58900_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10567" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_980" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_980_fu_58910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10568" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1960" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1960_fu_58914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10569" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1961" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1961_fu_58920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10570" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_980" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_980_fu_58926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10571" filename="pool/pooling.cpp" linenumber="28" name="tmp_1541" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10572" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_980" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_980_fu_58932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10573" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_560_fu_58938_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10575" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_981" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_981_fu_58946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10576" filename="pool/pooling.cpp" linenumber="28" name="tmp_1542" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1542_fu_58950_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10577" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_981" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_981_fu_58960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10578" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_982" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_982_fu_58964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10579" filename="pool/pooling.cpp" linenumber="28" name="tmp_1543" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1543_fu_58968_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10580" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_982" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_982_fu_58978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10581" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1962" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1962_fu_58982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10582" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1963" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1963_fu_58988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10583" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_981" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_981_fu_58994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10584" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1964" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1964_fu_59000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10585" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1965" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1965_fu_59006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10586" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_982" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_982_fu_59012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10587" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_981" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_981_fu_59018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10588" filename="pool/pooling.cpp" linenumber="28" name="tmp_1544" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10589" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_982" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_982_fu_59024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10590" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_561_fu_59030_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10592" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_983" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_983_fu_59057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10593" filename="pool/pooling.cpp" linenumber="28" name="tmp_1545" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1545_fu_59061_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10594" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_983" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_983_fu_59071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10595" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_984" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_984_fu_59075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10596" filename="pool/pooling.cpp" linenumber="28" name="tmp_1546" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1546_fu_59078_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10597" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_984" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_984_fu_59088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10598" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1966" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1966_fu_59092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10599" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1967" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1967_fu_59098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10600" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_983" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_983_fu_59104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10601" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1968" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1968_fu_59110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10602" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1969" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1969_fu_59116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10603" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_984" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_984_fu_59122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10604" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_983" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_983_fu_59128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10605" filename="pool/pooling.cpp" linenumber="28" name="tmp_1547" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10606" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_984" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_984_fu_59134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10607" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_562_fu_59140_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10609" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_985" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_985_fu_59148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10610" filename="pool/pooling.cpp" linenumber="28" name="tmp_1548" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1548_fu_59152_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10611" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_985" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_985_fu_59162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10612" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_986" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_986_fu_59166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10613" filename="pool/pooling.cpp" linenumber="28" name="tmp_1549" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1549_fu_59170_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10614" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_986" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_986_fu_59180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10615" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1970" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1970_fu_59184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10616" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1971" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1971_fu_59190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10617" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_985" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_985_fu_59196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10618" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1972" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1972_fu_59202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10619" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1973" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1973_fu_59208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10620" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_986" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_986_fu_59214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10621" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_985" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_985_fu_59220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10622" filename="pool/pooling.cpp" linenumber="28" name="tmp_1550" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10623" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_986" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_986_fu_59226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10624" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_563_fu_59232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10627" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_987" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_987_fu_59261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10628" filename="pool/pooling.cpp" linenumber="28" name="tmp_1551" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1551_fu_59264_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10629" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_987" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_987_fu_59274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10630" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1974" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1974_fu_59278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10631" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1975" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1975_fu_59284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10632" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_987" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_987_fu_59290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10633" filename="pool/pooling.cpp" linenumber="28" name="tmp_1552" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10634" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_987" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_987_fu_59296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10635" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_564_fu_59302_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10637" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_988" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_988_fu_59310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10638" filename="pool/pooling.cpp" linenumber="28" name="tmp_1553" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1553_fu_59314_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10639" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_988" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_988_fu_59324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10640" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_989" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_989_fu_59328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10641" filename="pool/pooling.cpp" linenumber="28" name="tmp_1554" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1554_fu_59332_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10642" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_989" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_989_fu_59342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10643" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1976" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1976_fu_59346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10644" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1977" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1977_fu_59352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10645" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_988" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_988_fu_59358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10646" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1978" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1978_fu_59364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10647" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1979" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1979_fu_59370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10648" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_989" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_989_fu_59376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10649" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_988" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_988_fu_59382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10650" filename="pool/pooling.cpp" linenumber="28" name="tmp_1555" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10651" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_989" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_989_fu_59388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10652" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_565_fu_59394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10654" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_990" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_990_fu_59403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10655" filename="pool/pooling.cpp" linenumber="28" name="tmp_1556" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1556_fu_59407_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10656" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_990" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_990_fu_59417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10657" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_991" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_991_fu_59421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10658" filename="pool/pooling.cpp" linenumber="28" name="tmp_1557" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1557_fu_59425_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10659" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_991" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_991_fu_59435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10660" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1980" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1980_fu_59439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10661" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1981" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1981_fu_59445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10662" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_990" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_990_fu_59451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10663" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1982" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1982_fu_59457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10664" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1983" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1983_fu_59463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10665" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_991" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_991_fu_59469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10666" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_990" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_990_fu_59475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10667" filename="pool/pooling.cpp" linenumber="28" name="tmp_1558" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10668" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_991" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_991_fu_59481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10669" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_566_fu_59487_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10671" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_992" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_992_fu_59514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10672" filename="pool/pooling.cpp" linenumber="28" name="tmp_1559" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1559_fu_59518_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10673" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_992" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_992_fu_59528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10674" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_993" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_993_fu_59532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10675" filename="pool/pooling.cpp" linenumber="28" name="tmp_1560" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1560_fu_59535_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10676" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_993" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_993_fu_59545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10677" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1984" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1984_fu_59549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10678" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1985" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1985_fu_59555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10679" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_992" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_992_fu_59561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10680" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1986" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1986_fu_59567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10681" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1987" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1987_fu_59573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10682" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_993" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_993_fu_59579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10683" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_992" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_992_fu_59585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10684" filename="pool/pooling.cpp" linenumber="28" name="tmp_1561" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10685" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_993" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_993_fu_59591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10686" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_567_fu_59597_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10689" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_994" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_994_fu_59605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10690" filename="pool/pooling.cpp" linenumber="28" name="tmp_1562" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1562_fu_59608_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10691" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_994" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_994_fu_59618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10692" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1988" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1988_fu_59622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10693" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1989" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1989_fu_59628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10694" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_994" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_994_fu_59634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10695" filename="pool/pooling.cpp" linenumber="28" name="tmp_1563" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10696" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_994" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_994_fu_59640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10697" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_568_fu_59646_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10699" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_995" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_995_fu_59654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10700" filename="pool/pooling.cpp" linenumber="28" name="tmp_1564" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1564_fu_59658_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10701" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_995" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_995_fu_59668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10702" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_996" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_996_fu_59672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10703" filename="pool/pooling.cpp" linenumber="28" name="tmp_1565" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1565_fu_59676_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10704" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_996" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_996_fu_59686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10705" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1990" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1990_fu_59690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10706" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1991" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1991_fu_59696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10707" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_995" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_995_fu_59702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10708" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1992" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1992_fu_59708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10709" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1993" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1993_fu_59714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10710" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_996" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_996_fu_59720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10711" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_995" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_995_fu_59726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10712" filename="pool/pooling.cpp" linenumber="28" name="tmp_1566" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10713" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_996" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_996_fu_59732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10714" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_569_fu_59738_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10716" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_997" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_997_fu_59765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10717" filename="pool/pooling.cpp" linenumber="28" name="tmp_1567" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1567_fu_59769_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10718" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_997" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_997_fu_59779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10719" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_998" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_998_fu_59783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10720" filename="pool/pooling.cpp" linenumber="28" name="tmp_1568" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1568_fu_59786_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10721" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_998" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_998_fu_59796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10722" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1994" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1994_fu_59800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10723" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1995" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1995_fu_59806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10724" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_997" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_997_fu_59812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10725" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1996" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1996_fu_59818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10726" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1997" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1997_fu_59824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10727" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_998" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_998_fu_59830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10728" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_997" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_997_fu_59836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10729" filename="pool/pooling.cpp" linenumber="28" name="tmp_1569" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10730" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_998" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_998_fu_59842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10731" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_570_fu_59848_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10733" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_999" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_999_fu_59856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10734" filename="pool/pooling.cpp" linenumber="28" name="tmp_1570" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1570_fu_59860_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10735" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_999" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_999_fu_59870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10736" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1000" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1000_fu_59874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10737" filename="pool/pooling.cpp" linenumber="28" name="tmp_1571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1571_fu_59878_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10738" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1000" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1000_fu_59888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10739" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1998" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1998_fu_59892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10740" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1999" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1999_fu_59898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10741" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_999" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_999_fu_59904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10742" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2000" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2000_fu_59910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10743" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2001" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2001_fu_59916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10744" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1000" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1000_fu_59922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10745" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_999" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_999_fu_59928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10746" filename="pool/pooling.cpp" linenumber="28" name="tmp_1572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10747" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1000" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1000_fu_59934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10748" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_571" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_571_fu_59940_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10751" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1001" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1001_fu_59969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10752" filename="pool/pooling.cpp" linenumber="28" name="tmp_1573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1573_fu_59972_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10753" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1001" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1001_fu_59982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10754" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2002" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2002_fu_59986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10755" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2003" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2003_fu_59992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10756" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1001" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1001_fu_59998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10757" filename="pool/pooling.cpp" linenumber="28" name="tmp_1574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10758" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1001" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1001_fu_60004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10759" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_572" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_572_fu_60010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10761" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1002" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1002_fu_60018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10762" filename="pool/pooling.cpp" linenumber="28" name="tmp_1575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1575_fu_60022_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10763" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1002" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1002_fu_60032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10764" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1003" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1003_fu_60036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10765" filename="pool/pooling.cpp" linenumber="28" name="tmp_1576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1576_fu_60040_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10766" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1003" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1003_fu_60050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10767" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2004" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2004_fu_60054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10768" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2005" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2005_fu_60060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10769" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1002" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1002_fu_60066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10770" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2006" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2006_fu_60072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10771" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2007" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2007_fu_60078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10772" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1003" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1003_fu_60084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10773" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1002" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1002_fu_60090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10774" filename="pool/pooling.cpp" linenumber="28" name="tmp_1577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10775" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1003" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1003_fu_60096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10776" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_573" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_573_fu_60102_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10778" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1004" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1004_fu_60111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10779" filename="pool/pooling.cpp" linenumber="28" name="tmp_1578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1578_fu_60115_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10780" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1004" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1004_fu_60125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10781" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1005" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1005_fu_60129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10782" filename="pool/pooling.cpp" linenumber="28" name="tmp_1579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1579_fu_60133_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10783" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1005" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1005_fu_60143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10784" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2008" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2008_fu_60147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10785" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2009" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2009_fu_60153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10786" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1004" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1004_fu_60159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10787" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2010" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2010_fu_60165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10788" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2011" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2011_fu_60171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10789" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1005" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1005_fu_60177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10790" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1004" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1004_fu_60183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10791" filename="pool/pooling.cpp" linenumber="28" name="tmp_1580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10792" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1005" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1005_fu_60189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10793" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_574" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_574_fu_60195_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10795" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1006" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1006_fu_60222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10796" filename="pool/pooling.cpp" linenumber="28" name="tmp_1581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1581_fu_60226_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10797" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1006" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1006_fu_60236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10798" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1007" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1007_fu_60240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10799" filename="pool/pooling.cpp" linenumber="28" name="tmp_1582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1582_fu_60243_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10800" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1007" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1007_fu_60253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10801" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2012" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2012_fu_60257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10802" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2013" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2013_fu_60263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10803" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1006" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1006_fu_60269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10804" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2014" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2014_fu_60275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10805" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2015" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2015_fu_60281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10806" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1007" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1007_fu_60287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10807" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1006" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1006_fu_60293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10808" filename="pool/pooling.cpp" linenumber="28" name="tmp_1583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10809" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1007" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1007_fu_60299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10810" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_575" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_575_fu_60305_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10813" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1008" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1008_fu_60313_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10814" filename="pool/pooling.cpp" linenumber="28" name="tmp_1584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1584_fu_60316_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10815" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1008" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1008_fu_60326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10816" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2016" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2016_fu_60330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10817" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2017" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2017_fu_60336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10818" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1008" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1008_fu_60342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10819" filename="pool/pooling.cpp" linenumber="28" name="tmp_1585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10820" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1008" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1008_fu_60348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10821" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_576" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_576_fu_60354_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10823" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1009" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1009_fu_60362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10824" filename="pool/pooling.cpp" linenumber="28" name="tmp_1586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1586_fu_60366_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10825" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1009" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1009_fu_60376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10826" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1010" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1010_fu_60380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10827" filename="pool/pooling.cpp" linenumber="28" name="tmp_1587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1587_fu_60384_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10828" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1010" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1010_fu_60394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10829" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2018" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2018_fu_60398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10830" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2019" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2019_fu_60404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10831" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1009" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1009_fu_60410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10832" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2020" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2020_fu_60416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10833" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2021" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2021_fu_60422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10834" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1010" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1010_fu_60428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10835" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1009" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1009_fu_60434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10836" filename="pool/pooling.cpp" linenumber="28" name="tmp_1588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10837" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1010" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1010_fu_60440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10838" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_577" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_577_fu_60446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10840" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1011" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1011_fu_60473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10841" filename="pool/pooling.cpp" linenumber="28" name="tmp_1589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1589_fu_60477_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10842" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1011" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1011_fu_60487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10843" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1012" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1012_fu_60491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10844" filename="pool/pooling.cpp" linenumber="28" name="tmp_1590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1590_fu_60494_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10845" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1012" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1012_fu_60504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10846" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2022" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2022_fu_60508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10847" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2023" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2023_fu_60514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10848" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1011" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1011_fu_60520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10849" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2024" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2024_fu_60526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10850" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2025" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2025_fu_60532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10851" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1012" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1012_fu_60538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10852" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1011" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1011_fu_60544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10853" filename="pool/pooling.cpp" linenumber="28" name="tmp_1591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10854" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1012" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1012_fu_60550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10855" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_578" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_578_fu_60556_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10857" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1013" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1013_fu_60564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10858" filename="pool/pooling.cpp" linenumber="28" name="tmp_1592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1592_fu_60568_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10859" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1013" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1013_fu_60578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10860" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1014" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1014_fu_60582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10861" filename="pool/pooling.cpp" linenumber="28" name="tmp_1593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1593_fu_60586_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10862" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1014" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1014_fu_60596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10863" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2026" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2026_fu_60600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10864" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2027" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2027_fu_60606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10865" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1013" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1013_fu_60612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10866" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2028" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2028_fu_60618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10867" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2029" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2029_fu_60624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10868" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1014" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1014_fu_60630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10869" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1013" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1013_fu_60636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10870" filename="pool/pooling.cpp" linenumber="28" name="tmp_1594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10871" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1014" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1014_fu_60642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10872" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_579" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_579_fu_60648_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10875" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1015" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1015_fu_60677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10876" filename="pool/pooling.cpp" linenumber="28" name="tmp_1595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1595_fu_60680_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10877" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1015" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1015_fu_60690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10878" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2030" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2030_fu_60694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10879" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2031" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2031_fu_60700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10880" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1015" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1015_fu_60706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10881" filename="pool/pooling.cpp" linenumber="28" name="tmp_1596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10882" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1015" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1015_fu_60712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10883" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_580" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_580_fu_60718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10885" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1016" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1016_fu_60726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10886" filename="pool/pooling.cpp" linenumber="28" name="tmp_1597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1597_fu_60730_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10887" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1016" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1016_fu_60740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10888" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1017" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1017_fu_60744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10889" filename="pool/pooling.cpp" linenumber="28" name="tmp_1598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1598_fu_60748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10890" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1017" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1017_fu_60758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10891" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2032" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2032_fu_60762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10892" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2033" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2033_fu_60768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10893" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1016" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1016_fu_60774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10894" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2034" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2034_fu_60780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10895" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2035" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2035_fu_60786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10896" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1017" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1017_fu_60792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10897" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1016" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1016_fu_60798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10898" filename="pool/pooling.cpp" linenumber="28" name="tmp_1599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10899" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1017" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1017_fu_60804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10900" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_581" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_581_fu_60810_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10902" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1018" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1018_fu_60819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10903" filename="pool/pooling.cpp" linenumber="28" name="tmp_1600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1600_fu_60823_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10904" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1018" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1018_fu_60833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10905" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1019" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1019_fu_60837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10906" filename="pool/pooling.cpp" linenumber="28" name="tmp_1601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1601_fu_60841_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10907" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1019" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1019_fu_60851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10908" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2036" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2036_fu_60855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10909" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2037" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2037_fu_60861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10910" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1018" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1018_fu_60867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10911" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2038" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2038_fu_60873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10912" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2039" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2039_fu_60879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10913" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1019" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1019_fu_60885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10914" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1018" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1018_fu_60891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10915" filename="pool/pooling.cpp" linenumber="28" name="tmp_1602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10916" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1019" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1019_fu_60897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10917" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_582" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_582_fu_60903_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10919" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1020" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1020_fu_60930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10920" filename="pool/pooling.cpp" linenumber="28" name="tmp_1603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1603_fu_60934_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10921" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1020" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1020_fu_60944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10922" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1021" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1021_fu_60948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10923" filename="pool/pooling.cpp" linenumber="28" name="tmp_1604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1604_fu_60951_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10924" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1021" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1021_fu_60961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10925" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2040" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2040_fu_60965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10926" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2041" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2041_fu_60971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10927" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1020" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1020_fu_60977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10928" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2042" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2042_fu_60983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10929" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2043" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2043_fu_60989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10930" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1021" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1021_fu_60995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10931" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1020" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1020_fu_61001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10932" filename="pool/pooling.cpp" linenumber="28" name="tmp_1605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10933" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1021" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1021_fu_61007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10934" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_583" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_583_fu_61013_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10937" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1022" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1022_fu_61021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10938" filename="pool/pooling.cpp" linenumber="28" name="tmp_1606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1606_fu_61024_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10939" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1022" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1022_fu_61034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10940" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2044" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2044_fu_61038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10941" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2045" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2045_fu_61044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10942" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1022" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1022_fu_61050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10943" filename="pool/pooling.cpp" linenumber="28" name="tmp_1607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10944" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1022" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1022_fu_61056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10945" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_584" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_584_fu_61062_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10947" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1023" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1023_fu_61070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10948" filename="pool/pooling.cpp" linenumber="28" name="tmp_1608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1608_fu_61074_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10949" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1023" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1023_fu_61084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10950" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1024" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1024_fu_61088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10951" filename="pool/pooling.cpp" linenumber="28" name="tmp_1609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1609_fu_61092_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10952" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1024" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1024_fu_61102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10953" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2046" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2046_fu_61106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10954" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2047" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2047_fu_61112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10955" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1023" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1023_fu_61118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10956" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2048" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2048_fu_61124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10957" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2049" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2049_fu_61130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10958" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1024" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1024_fu_61136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10959" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1023" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1023_fu_61142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10960" filename="pool/pooling.cpp" linenumber="28" name="tmp_1610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10961" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1024" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1024_fu_61148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10962" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_585" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_585_fu_61154_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10964" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1025" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1025_fu_61181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10965" filename="pool/pooling.cpp" linenumber="28" name="tmp_1611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1611_fu_61185_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10966" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1025" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1025_fu_61195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10967" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1026" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1026_fu_61199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10968" filename="pool/pooling.cpp" linenumber="28" name="tmp_1612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1612_fu_61202_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10969" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1026" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1026_fu_61212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10970" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2050" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2050_fu_61216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10971" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2051" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2051_fu_61222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10972" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1025" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1025_fu_61228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10973" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2052" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2052_fu_61234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10974" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2053" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2053_fu_61240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10975" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1026" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1026_fu_61246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10976" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1025" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1025_fu_61252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10977" filename="pool/pooling.cpp" linenumber="28" name="tmp_1613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10978" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1026" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1026_fu_61258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10979" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_586" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_586_fu_61264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10981" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1027" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1027_fu_61272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10982" filename="pool/pooling.cpp" linenumber="28" name="tmp_1614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1614_fu_61276_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10983" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1027" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1027_fu_61286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10984" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1028" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1028_fu_61290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10985" filename="pool/pooling.cpp" linenumber="28" name="tmp_1615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1615_fu_61294_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10986" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1028" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1028_fu_61304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10987" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2054" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2054_fu_61308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10988" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2055" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2055_fu_61314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10989" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1027" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1027_fu_61320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10990" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2056" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2056_fu_61326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10991" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2057" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2057_fu_61332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10992" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1028" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1028_fu_61338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10993" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1027" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1027_fu_61344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10994" filename="pool/pooling.cpp" linenumber="28" name="tmp_1616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10995" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1028" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1028_fu_61350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10996" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_587" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_587_fu_61356_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="10999" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1029" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1029_fu_61385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11000" filename="pool/pooling.cpp" linenumber="28" name="tmp_1617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1617_fu_61388_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11001" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1029" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1029_fu_61398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11002" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2058" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2058_fu_61402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11003" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2059" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2059_fu_61408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11004" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1029" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1029_fu_61414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11005" filename="pool/pooling.cpp" linenumber="28" name="tmp_1618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11006" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1029" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1029_fu_61420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11007" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_588" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_588_fu_61426_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11009" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1030" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1030_fu_61434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11010" filename="pool/pooling.cpp" linenumber="28" name="tmp_1619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1619_fu_61438_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11011" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1030" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1030_fu_61448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11012" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1031" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1031_fu_61452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11013" filename="pool/pooling.cpp" linenumber="28" name="tmp_1620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1620_fu_61456_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11014" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1031" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1031_fu_61466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11015" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2060" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2060_fu_61470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11016" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2061" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2061_fu_61476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11017" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1030" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1030_fu_61482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11018" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2062" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2062_fu_61488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11019" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2063" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2063_fu_61494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11020" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1031" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1031_fu_61500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11021" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1030" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1030_fu_61506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11022" filename="pool/pooling.cpp" linenumber="28" name="tmp_1621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11023" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1031" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1031_fu_61512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11024" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_589" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_589_fu_61518_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11026" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1032" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1032_fu_61527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11027" filename="pool/pooling.cpp" linenumber="28" name="tmp_1622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1622_fu_61531_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11028" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1032" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1032_fu_61541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11029" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1033" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1033_fu_61545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11030" filename="pool/pooling.cpp" linenumber="28" name="tmp_1623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1623_fu_61549_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11031" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1033" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1033_fu_61559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11032" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2064" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2064_fu_61563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11033" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2065" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2065_fu_61569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11034" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1032" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1032_fu_61575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11035" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2066" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2066_fu_61581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11036" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2067" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2067_fu_61587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11037" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1033" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1033_fu_61593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11038" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1032" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1032_fu_61599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11039" filename="pool/pooling.cpp" linenumber="28" name="tmp_1624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11040" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1033" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1033_fu_61605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11041" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_590" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_590_fu_61611_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11043" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1034" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1034_fu_61638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11044" filename="pool/pooling.cpp" linenumber="28" name="tmp_1625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1625_fu_61642_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11045" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1034" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1034_fu_61652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11046" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1035" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1035_fu_61656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11047" filename="pool/pooling.cpp" linenumber="28" name="tmp_1626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1626_fu_61659_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11048" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1035" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1035_fu_61669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11049" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2068" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2068_fu_61673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11050" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2069" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2069_fu_61679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11051" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1034" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1034_fu_61685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11052" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2070" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2070_fu_61691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11053" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2071" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2071_fu_61697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11054" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1035" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1035_fu_61703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11055" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1034" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1034_fu_61709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11056" filename="pool/pooling.cpp" linenumber="28" name="tmp_1627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11057" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1035" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1035_fu_61715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11058" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_591" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_591_fu_61721_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11061" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1036" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1036_fu_61729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11062" filename="pool/pooling.cpp" linenumber="28" name="tmp_1628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1628_fu_61732_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11063" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1036" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1036_fu_61742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11064" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2072" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2072_fu_61746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11065" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2073" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2073_fu_61752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11066" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1036" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1036_fu_61758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11067" filename="pool/pooling.cpp" linenumber="28" name="tmp_1629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11068" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1036" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1036_fu_61764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11069" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_592" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_592_fu_61770_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11071" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1037" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1037_fu_61778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11072" filename="pool/pooling.cpp" linenumber="28" name="tmp_1630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1630_fu_61782_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11073" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1037" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1037_fu_61792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11074" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1038" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1038_fu_61796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11075" filename="pool/pooling.cpp" linenumber="28" name="tmp_1631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1631_fu_61800_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11076" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1038" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1038_fu_61810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11077" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2074" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2074_fu_61814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11078" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2075" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2075_fu_61820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11079" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1037" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1037_fu_61826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11080" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2076" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2076_fu_61832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11081" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2077" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2077_fu_61838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11082" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1038" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1038_fu_61844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11083" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1037" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1037_fu_61850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11084" filename="pool/pooling.cpp" linenumber="28" name="tmp_1632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11085" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1038" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1038_fu_61856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11086" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_593" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_593_fu_61862_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11088" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1039" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1039_fu_61889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11089" filename="pool/pooling.cpp" linenumber="28" name="tmp_1633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1633_fu_61893_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11090" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1039" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1039_fu_61903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11091" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1040" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1040_fu_61907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11092" filename="pool/pooling.cpp" linenumber="28" name="tmp_1634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1634_fu_61910_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11093" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1040" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1040_fu_61920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11094" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2078" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2078_fu_61924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11095" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2079" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2079_fu_61930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11096" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1039" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1039_fu_61936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11097" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2080" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2080_fu_61942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11098" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2081" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2081_fu_61948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11099" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1040" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1040_fu_61954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11100" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1039" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1039_fu_61960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11101" filename="pool/pooling.cpp" linenumber="28" name="tmp_1635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11102" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1040" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1040_fu_61966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11103" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_594" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_594_fu_61972_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11105" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1041" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1041_fu_61980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11106" filename="pool/pooling.cpp" linenumber="28" name="tmp_1636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1636_fu_61984_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11107" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1041" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1041_fu_61994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11108" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1042" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1042_fu_61998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11109" filename="pool/pooling.cpp" linenumber="28" name="tmp_1637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1637_fu_62002_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11110" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1042" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1042_fu_62012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11111" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2082" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2082_fu_62016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11112" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2083" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2083_fu_62022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11113" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1041" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1041_fu_62028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11114" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2084" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2084_fu_62034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11115" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2085" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2085_fu_62040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11116" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1042" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1042_fu_62046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11117" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1041" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1041_fu_62052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11118" filename="pool/pooling.cpp" linenumber="28" name="tmp_1638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11119" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1042" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1042_fu_62058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11120" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_595" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_595_fu_62064_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11123" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1043" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1043_fu_62093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11124" filename="pool/pooling.cpp" linenumber="28" name="tmp_1639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1639_fu_62096_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11125" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1043" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1043_fu_62106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11126" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2086" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2086_fu_62110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11127" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2087" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2087_fu_62116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11128" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1043" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1043_fu_62122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11129" filename="pool/pooling.cpp" linenumber="28" name="tmp_1640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11130" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1043" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1043_fu_62128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11131" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_596" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_596_fu_62134_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11133" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1044" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1044_fu_62142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11134" filename="pool/pooling.cpp" linenumber="28" name="tmp_1641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1641_fu_62146_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11135" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1044" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1044_fu_62156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11136" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1045" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1045_fu_62160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11137" filename="pool/pooling.cpp" linenumber="28" name="tmp_1642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1642_fu_62164_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11138" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1045" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1045_fu_62174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11139" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2088" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2088_fu_62178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11140" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2089" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2089_fu_62184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11141" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1044" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1044_fu_62190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11142" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2090" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2090_fu_62196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11143" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2091" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2091_fu_62202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11144" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1045" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1045_fu_62208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11145" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1044" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1044_fu_62214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11146" filename="pool/pooling.cpp" linenumber="28" name="tmp_1643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11147" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1045" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1045_fu_62220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11148" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_597" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_597_fu_62226_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11150" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1046" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1046_fu_62235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11151" filename="pool/pooling.cpp" linenumber="28" name="tmp_1644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1644_fu_62239_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11152" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1046" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1046_fu_62249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11153" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1047" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1047_fu_62253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11154" filename="pool/pooling.cpp" linenumber="28" name="tmp_1645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1645_fu_62257_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11155" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1047" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1047_fu_62267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11156" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2092" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2092_fu_62271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11157" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2093" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2093_fu_62277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11158" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1046" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1046_fu_62283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11159" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2094" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2094_fu_62289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11160" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2095" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2095_fu_62295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11161" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1047" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1047_fu_62301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11162" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1046" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1046_fu_62307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11163" filename="pool/pooling.cpp" linenumber="28" name="tmp_1646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11164" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1047" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1047_fu_62313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11165" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_598" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_598_fu_62319_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11167" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1048" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1048_fu_62346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11168" filename="pool/pooling.cpp" linenumber="28" name="tmp_1647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1647_fu_62350_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11169" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1048" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1048_fu_62360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11170" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1049" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1049_fu_62364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11171" filename="pool/pooling.cpp" linenumber="28" name="tmp_1648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1648_fu_62367_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11172" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1049" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1049_fu_62377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11173" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2096" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2096_fu_62381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11174" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2097" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2097_fu_62387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11175" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1048" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1048_fu_62393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11176" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2098" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2098_fu_62399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11177" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2099" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2099_fu_62405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11178" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1049" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1049_fu_62411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11179" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1048" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1048_fu_62417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11180" filename="pool/pooling.cpp" linenumber="28" name="tmp_1649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11181" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1049" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1049_fu_62423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11182" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_599" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_599_fu_62429_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11185" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1050" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1050_fu_62437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11186" filename="pool/pooling.cpp" linenumber="28" name="tmp_1650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1650_fu_62440_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11187" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1050" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1050_fu_62450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11188" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2100_fu_62454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11189" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2101_fu_62460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11190" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1050" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1050_fu_62466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11191" filename="pool/pooling.cpp" linenumber="28" name="tmp_1651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11192" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1050" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1050_fu_62472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11193" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_600" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_600_fu_62478_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11195" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1051" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1051_fu_62486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11196" filename="pool/pooling.cpp" linenumber="28" name="tmp_1652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1652_fu_62490_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11197" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1051" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1051_fu_62500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11198" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1052" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1052_fu_62504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11199" filename="pool/pooling.cpp" linenumber="28" name="tmp_1653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1653_fu_62508_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11200" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1052" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1052_fu_62518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11201" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2102_fu_62522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11202" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2103_fu_62528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11203" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1051" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1051_fu_62534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11204" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2104_fu_62540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11205" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2105_fu_62546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11206" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1052" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1052_fu_62552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11207" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1051" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1051_fu_62558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11208" filename="pool/pooling.cpp" linenumber="28" name="tmp_1654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11209" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1052" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1052_fu_62564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11210" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_601" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_601_fu_62570_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11212" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1053" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1053_fu_62597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11213" filename="pool/pooling.cpp" linenumber="28" name="tmp_1655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1655_fu_62601_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11214" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1053" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1053_fu_62611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11215" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1054" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1054_fu_62615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11216" filename="pool/pooling.cpp" linenumber="28" name="tmp_1656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1656_fu_62618_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11217" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1054" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1054_fu_62628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11218" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2106_fu_62632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11219" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2107_fu_62638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11220" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1053" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1053_fu_62644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11221" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2108_fu_62650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11222" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2109_fu_62656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11223" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1054" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1054_fu_62662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11224" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1053" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1053_fu_62668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11225" filename="pool/pooling.cpp" linenumber="28" name="tmp_1657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11226" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1054" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1054_fu_62674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11227" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_602" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_602_fu_62680_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11229" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1055" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1055_fu_62688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11230" filename="pool/pooling.cpp" linenumber="28" name="tmp_1658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1658_fu_62692_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11231" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1055" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1055_fu_62702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11232" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1056" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1056_fu_62706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11233" filename="pool/pooling.cpp" linenumber="28" name="tmp_1659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1659_fu_62710_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11234" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1056" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1056_fu_62720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11235" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2110_fu_62724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11236" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2111_fu_62730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11237" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1055" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1055_fu_62736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11238" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2112_fu_62742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11239" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2113_fu_62748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11240" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1056" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1056_fu_62754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11241" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1055" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1055_fu_62760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11242" filename="pool/pooling.cpp" linenumber="28" name="tmp_1660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11243" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1056" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1056_fu_62766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11244" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_603" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_603_fu_62772_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11247" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1057" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1057_fu_62801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11248" filename="pool/pooling.cpp" linenumber="28" name="tmp_1661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1661_fu_62804_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11249" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1057" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1057_fu_62814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11250" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2114_fu_62818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11251" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2115_fu_62824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11252" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1057" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1057_fu_62830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11253" filename="pool/pooling.cpp" linenumber="28" name="tmp_1662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11254" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1057" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1057_fu_62836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11255" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_604" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_604_fu_62842_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11257" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1058" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1058_fu_62850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11258" filename="pool/pooling.cpp" linenumber="28" name="tmp_1663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1663_fu_62854_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11259" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1058" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1058_fu_62864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11260" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1059" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1059_fu_62868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11261" filename="pool/pooling.cpp" linenumber="28" name="tmp_1664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1664_fu_62872_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11262" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1059" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1059_fu_62882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11263" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2116_fu_62886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11264" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2117_fu_62892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11265" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1058" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1058_fu_62898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11266" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2118_fu_62904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11267" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2119_fu_62910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11268" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1059" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1059_fu_62916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11269" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1058" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1058_fu_62922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11270" filename="pool/pooling.cpp" linenumber="28" name="tmp_1665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11271" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1059" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1059_fu_62928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11272" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_605" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_605_fu_62934_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11274" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1060" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1060_fu_62943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11275" filename="pool/pooling.cpp" linenumber="28" name="tmp_1666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1666_fu_62947_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11276" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1060" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1060_fu_62957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11277" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1061" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1061_fu_62961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11278" filename="pool/pooling.cpp" linenumber="28" name="tmp_1667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1667_fu_62965_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11279" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1061" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1061_fu_62975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11280" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2120_fu_62979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11281" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2121_fu_62985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11282" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1060" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1060_fu_62991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11283" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2122_fu_62997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11284" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2123_fu_63003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11285" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1061" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1061_fu_63009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11286" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1060" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1060_fu_63015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11287" filename="pool/pooling.cpp" linenumber="28" name="tmp_1668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11288" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1061" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1061_fu_63021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11289" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_606" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_606_fu_63027_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11291" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1062" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1062_fu_63054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11292" filename="pool/pooling.cpp" linenumber="28" name="tmp_1669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1669_fu_63058_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11293" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1062" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1062_fu_63068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11294" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1063" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1063_fu_63072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11295" filename="pool/pooling.cpp" linenumber="28" name="tmp_1670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1670_fu_63075_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11296" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1063" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1063_fu_63085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11297" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2124_fu_63089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11298" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2125_fu_63095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11299" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1062" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1062_fu_63101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11300" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2126_fu_63107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11301" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2127_fu_63113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11302" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1063" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1063_fu_63119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11303" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1062" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1062_fu_63125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11304" filename="pool/pooling.cpp" linenumber="28" name="tmp_1671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11305" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1063" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1063_fu_63131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11306" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_607" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_607_fu_63137_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11309" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1064" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1064_fu_63145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11310" filename="pool/pooling.cpp" linenumber="28" name="tmp_1672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1672_fu_63148_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11311" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1064" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1064_fu_63158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11312" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2128_fu_63162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11313" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2129_fu_63168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11314" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1064" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1064_fu_63174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11315" filename="pool/pooling.cpp" linenumber="28" name="tmp_1673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11316" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1064" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1064_fu_63180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11317" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_608" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_608_fu_63186_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11319" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1065" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1065_fu_63194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11320" filename="pool/pooling.cpp" linenumber="28" name="tmp_1674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1674_fu_63198_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11321" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1065" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1065_fu_63208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11322" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1066" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1066_fu_63212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11323" filename="pool/pooling.cpp" linenumber="28" name="tmp_1675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1675_fu_63216_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11324" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1066" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1066_fu_63226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11325" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2130_fu_63230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11326" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2131_fu_63236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11327" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1065" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1065_fu_63242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11328" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2132_fu_63248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11329" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2133_fu_63254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11330" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1066" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1066_fu_63260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11331" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1065" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1065_fu_63266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11332" filename="pool/pooling.cpp" linenumber="28" name="tmp_1676" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11333" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1066" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1066_fu_63272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11334" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_609" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_609_fu_63278_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11336" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1067" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1067_fu_63305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11337" filename="pool/pooling.cpp" linenumber="28" name="tmp_1677" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1677_fu_63309_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11338" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1067" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1067_fu_63319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11339" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1068" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1068_fu_63323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11340" filename="pool/pooling.cpp" linenumber="28" name="tmp_1678" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1678_fu_63326_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11341" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1068" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1068_fu_63336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11342" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2134_fu_63340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11343" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2135_fu_63346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11344" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1067" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1067_fu_63352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11345" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2136_fu_63358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11346" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2137_fu_63364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11347" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1068" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1068_fu_63370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11348" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1067" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1067_fu_63376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11349" filename="pool/pooling.cpp" linenumber="28" name="tmp_1679" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11350" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1068" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1068_fu_63382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11351" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_610" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_610_fu_63388_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11353" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1069" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1069_fu_63396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11354" filename="pool/pooling.cpp" linenumber="28" name="tmp_1680" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1680_fu_63400_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11355" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1069" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1069_fu_63410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11356" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1070" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1070_fu_63414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11357" filename="pool/pooling.cpp" linenumber="28" name="tmp_1681" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1681_fu_63418_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11358" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1070" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1070_fu_63428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11359" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2138_fu_63432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11360" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2139_fu_63438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11361" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1069" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1069_fu_63444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11362" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2140_fu_63450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11363" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2141_fu_63456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11364" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1070" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1070_fu_63462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11365" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1069" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1069_fu_63468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11366" filename="pool/pooling.cpp" linenumber="28" name="tmp_1682" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11367" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1070" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1070_fu_63474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11368" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_611" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_611_fu_63480_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11371" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1071" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1071_fu_63509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11372" filename="pool/pooling.cpp" linenumber="28" name="tmp_1683" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1683_fu_63512_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11373" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1071" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1071_fu_63522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11374" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2142_fu_63526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11375" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2143_fu_63532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11376" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1071" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1071_fu_63538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11377" filename="pool/pooling.cpp" linenumber="28" name="tmp_1684" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11378" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1071" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1071_fu_63544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11379" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_612" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_612_fu_63550_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11381" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1072" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1072_fu_63558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11382" filename="pool/pooling.cpp" linenumber="28" name="tmp_1685" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1685_fu_63562_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11383" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1072" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1072_fu_63572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11384" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1073" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1073_fu_63576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11385" filename="pool/pooling.cpp" linenumber="28" name="tmp_1686" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1686_fu_63580_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11386" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1073" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1073_fu_63590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11387" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2144_fu_63594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11388" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2145_fu_63600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11389" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1072" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1072_fu_63606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11390" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2146_fu_63612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11391" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2147_fu_63618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11392" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1073" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1073_fu_63624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11393" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1072" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1072_fu_63630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11394" filename="pool/pooling.cpp" linenumber="28" name="tmp_1687" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11395" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1073" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1073_fu_63636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11396" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_613" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_613_fu_63642_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11398" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1074" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1074_fu_63651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11399" filename="pool/pooling.cpp" linenumber="28" name="tmp_1688" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1688_fu_63655_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11400" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1074" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1074_fu_63665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11401" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1075" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1075_fu_63669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11402" filename="pool/pooling.cpp" linenumber="28" name="tmp_1689" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1689_fu_63673_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11403" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1075" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1075_fu_63683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11404" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2148_fu_63687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11405" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2149_fu_63693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11406" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1074" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1074_fu_63699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11407" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2150_fu_63705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11408" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2151_fu_63711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11409" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1075" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1075_fu_63717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11410" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1074" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1074_fu_63723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11411" filename="pool/pooling.cpp" linenumber="28" name="tmp_1690" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11412" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1075" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1075_fu_63729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11413" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_614" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_614_fu_63735_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11415" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1076" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1076_fu_63762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11416" filename="pool/pooling.cpp" linenumber="28" name="tmp_1691" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1691_fu_63766_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11417" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1076" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1076_fu_63776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11418" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1077" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1077_fu_63780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11419" filename="pool/pooling.cpp" linenumber="28" name="tmp_1692" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1692_fu_63783_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11420" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1077" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1077_fu_63793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11421" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2152_fu_63797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11422" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2153_fu_63803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11423" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1076" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1076_fu_63809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11424" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2154_fu_63815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11425" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2155_fu_63821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11426" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1077" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1077_fu_63827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11427" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1076" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1076_fu_63833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11428" filename="pool/pooling.cpp" linenumber="28" name="tmp_1693" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11429" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1077" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1077_fu_63839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11430" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_615" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_615_fu_63845_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11433" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1078" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1078_fu_10238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11434" filename="pool/pooling.cpp" linenumber="28" name="tmp_1694" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1694_fu_10242_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11435" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1078" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1078_fu_10252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11436" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2156_fu_10256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11437" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2157_fu_10262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11438" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1078" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1078_fu_10268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11439" filename="pool/pooling.cpp" linenumber="28" name="tmp_1695" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11440" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1078" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1078_fu_10274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11441" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_616" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_616_fu_10280_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11443" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1079" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1079_fu_63853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11444" filename="pool/pooling.cpp" linenumber="28" name="tmp_1696" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1696_fu_63857_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11445" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1079" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1079_fu_63867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11446" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1080" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1080_fu_63871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11447" filename="pool/pooling.cpp" linenumber="28" name="tmp_1697" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1697_fu_63874_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11448" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1080" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1080_fu_63884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11449" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2158_fu_63888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11450" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2159_fu_63894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11451" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1079" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1079_fu_63900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11452" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2160_fu_63906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11453" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2161_fu_63912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11454" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1080" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1080_fu_63918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11455" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1079" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1079_fu_63924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11456" filename="pool/pooling.cpp" linenumber="28" name="tmp_1698" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11457" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1080" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1080_fu_63930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11458" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_617" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_617_fu_63936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11460" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1081" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1081_fu_63962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11461" filename="pool/pooling.cpp" linenumber="28" name="tmp_1699" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1699_fu_63966_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11462" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1081" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1081_fu_63976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11463" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1082" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1082_fu_63980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11464" filename="pool/pooling.cpp" linenumber="28" name="tmp_1700" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1700_fu_63983_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11465" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1082" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1082_fu_63993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11466" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2162_fu_63997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11467" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2163_fu_64003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11468" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1081" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1081_fu_64009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11469" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2164_fu_64015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11470" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2165_fu_64021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11471" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1082" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1082_fu_64027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11472" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1081" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1081_fu_64033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11473" filename="pool/pooling.cpp" linenumber="28" name="tmp_1701" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11474" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1082" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1082_fu_64039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11475" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_618" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_618_fu_64045_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11477" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1083" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1083_fu_64053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11478" filename="pool/pooling.cpp" linenumber="28" name="tmp_1702" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1702_fu_64057_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11479" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1083" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1083_fu_64067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11480" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1084" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1084_fu_64071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11481" filename="pool/pooling.cpp" linenumber="28" name="tmp_1703" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1703_fu_64075_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11482" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1084" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1084_fu_64085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11483" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2166_fu_64089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11484" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2167_fu_64095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11485" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1083" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1083_fu_64101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11486" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2168_fu_64107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11487" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2169_fu_64113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11488" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1084" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1084_fu_64119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11489" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1083" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1083_fu_64125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11490" filename="pool/pooling.cpp" linenumber="28" name="tmp_1704" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11491" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1084" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1084_fu_64131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11492" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_619" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_619_fu_64137_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11495" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1085" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1085_fu_64166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11496" filename="pool/pooling.cpp" linenumber="28" name="tmp_1705" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1705_fu_64169_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11497" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1085" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1085_fu_64179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11498" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2170_fu_64183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11499" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2171_fu_64189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11500" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1085" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1085_fu_64195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11501" filename="pool/pooling.cpp" linenumber="28" name="tmp_1706" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11502" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1085" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1085_fu_64201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11503" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_620" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_620_fu_64207_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11505" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1086" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1086_fu_64215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11506" filename="pool/pooling.cpp" linenumber="28" name="tmp_1707" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1707_fu_64219_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11507" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1086" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1086_fu_64229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11508" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1087" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1087_fu_64233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11509" filename="pool/pooling.cpp" linenumber="28" name="tmp_1708" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1708_fu_64237_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11510" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1087" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1087_fu_64247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11511" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2172_fu_64251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11512" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2173_fu_64257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11513" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1086" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1086_fu_64263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11514" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2174_fu_64269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11515" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2175_fu_64275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11516" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1087" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1087_fu_64281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11517" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1086" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1086_fu_64287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11518" filename="pool/pooling.cpp" linenumber="28" name="tmp_1709" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11519" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1087" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1087_fu_64293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11520" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_621" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_621_fu_64299_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11522" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1088" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1088_fu_64308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11523" filename="pool/pooling.cpp" linenumber="28" name="tmp_1710" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1710_fu_64312_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11524" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1088" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1088_fu_64322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11525" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1089" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1089_fu_64326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11526" filename="pool/pooling.cpp" linenumber="28" name="tmp_1711" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1711_fu_64330_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11527" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1089" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1089_fu_64340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11528" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2176_fu_64344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11529" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2177_fu_64350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11530" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1088" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1088_fu_64356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11531" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2178_fu_64362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11532" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2179_fu_64368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11533" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1089" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1089_fu_64374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11534" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1088" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1088_fu_64380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11535" filename="pool/pooling.cpp" linenumber="28" name="tmp_1712" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11536" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1089" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1089_fu_64386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11537" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_622" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_622_fu_64392_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11539" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1090" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1090_fu_64419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11540" filename="pool/pooling.cpp" linenumber="28" name="tmp_1713" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1713_fu_64423_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11541" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1090" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1090_fu_64433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11542" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1091" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1091_fu_64437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11543" filename="pool/pooling.cpp" linenumber="28" name="tmp_1714" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1714_fu_64440_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11544" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1091" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1091_fu_64450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11545" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2180_fu_64454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11546" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2181_fu_64460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11547" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1090" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1090_fu_64466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11548" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2182_fu_64472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11549" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2183_fu_64478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11550" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1091" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1091_fu_64484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11551" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1090" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1090_fu_64490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11552" filename="pool/pooling.cpp" linenumber="28" name="tmp_1715" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11553" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1091" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1091_fu_64496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11554" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_623" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_623_fu_64502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11557" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1092" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1092_fu_64510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11558" filename="pool/pooling.cpp" linenumber="28" name="tmp_1716" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1716_fu_64513_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11559" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1092" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1092_fu_64523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11560" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2184_fu_64527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11561" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2185_fu_64533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11562" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1092" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1092_fu_64539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11563" filename="pool/pooling.cpp" linenumber="28" name="tmp_1717" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11564" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1092" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1092_fu_64545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11565" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_624" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_624_fu_64551_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11567" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1093" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1093_fu_64559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11568" filename="pool/pooling.cpp" linenumber="28" name="tmp_1718" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1718_fu_64563_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11569" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1093" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1093_fu_64573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11570" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1094" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1094_fu_64577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11571" filename="pool/pooling.cpp" linenumber="28" name="tmp_1719" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1719_fu_64581_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11572" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1094" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1094_fu_64591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11573" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2186_fu_64595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11574" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2187_fu_64601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11575" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1093" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1093_fu_64607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11576" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2188_fu_64613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11577" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2189_fu_64619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11578" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1094" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1094_fu_64625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11579" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1093" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1093_fu_64631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11580" filename="pool/pooling.cpp" linenumber="28" name="tmp_1720" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11581" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1094" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1094_fu_64637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11582" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_625" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_625_fu_64643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11584" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1095" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1095_fu_64670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11585" filename="pool/pooling.cpp" linenumber="28" name="tmp_1721" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1721_fu_64674_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11586" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1095" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1095_fu_64684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11587" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1096" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1096_fu_64688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11588" filename="pool/pooling.cpp" linenumber="28" name="tmp_1722" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1722_fu_64691_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11589" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1096" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1096_fu_64701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11590" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2190_fu_64705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11591" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2191_fu_64711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11592" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1095" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1095_fu_64717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11593" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2192_fu_64723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11594" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2193_fu_64729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11595" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1096" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1096_fu_64735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11596" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1095" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1095_fu_64741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11597" filename="pool/pooling.cpp" linenumber="28" name="tmp_1723" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11598" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1096" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1096_fu_64747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11599" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_626" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_626_fu_64753_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11601" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1097" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1097_fu_64761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11602" filename="pool/pooling.cpp" linenumber="28" name="tmp_1724" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1724_fu_64765_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11603" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1097" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1097_fu_64775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11604" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1098" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1098_fu_64779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11605" filename="pool/pooling.cpp" linenumber="28" name="tmp_1725" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1725_fu_64783_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11606" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1098" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1098_fu_64793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11607" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2194_fu_64797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11608" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2195_fu_64803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11609" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1097" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1097_fu_64809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11610" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2196_fu_64815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11611" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2197_fu_64821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11612" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1098" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1098_fu_64827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11613" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1097" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1097_fu_64833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11614" filename="pool/pooling.cpp" linenumber="28" name="tmp_1726" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11615" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1098" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1098_fu_64839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11616" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_627" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_627_fu_64845_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11619" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1099" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1099_fu_64874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11620" filename="pool/pooling.cpp" linenumber="28" name="tmp_1727" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1727_fu_64877_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11621" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1099" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1099_fu_64887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11622" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2198_fu_64891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11623" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2199_fu_64897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11624" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1099" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1099_fu_64903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11625" filename="pool/pooling.cpp" linenumber="28" name="tmp_1728" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11626" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1099" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1099_fu_64909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11627" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_628" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_628_fu_64915_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11629" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1100_fu_64923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11630" filename="pool/pooling.cpp" linenumber="28" name="tmp_1729" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1729_fu_64927_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11631" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1100_fu_64937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11632" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1101_fu_64941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11633" filename="pool/pooling.cpp" linenumber="28" name="tmp_1730" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1730_fu_64945_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11634" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1101_fu_64955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11635" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2200_fu_64959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11636" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2201" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2201_fu_64965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11637" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1100_fu_64971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11638" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2202" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2202_fu_64977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11639" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2203_fu_64983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11640" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1101_fu_64989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11641" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1100_fu_64995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11642" filename="pool/pooling.cpp" linenumber="28" name="tmp_1731" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11643" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1101_fu_65001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11644" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_629" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_629_fu_65007_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11646" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1102_fu_65016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11647" filename="pool/pooling.cpp" linenumber="28" name="tmp_1732" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1732_fu_65020_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11648" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1102_fu_65030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11649" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1103_fu_65034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11650" filename="pool/pooling.cpp" linenumber="28" name="tmp_1733" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1733_fu_65038_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11651" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1103_fu_65048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11652" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2204" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2204_fu_65052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11653" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2205" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2205_fu_65058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11654" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1102_fu_65064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11655" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2206" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2206_fu_65070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11656" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2207" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2207_fu_65076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11657" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1103_fu_65082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11658" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1102_fu_65088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11659" filename="pool/pooling.cpp" linenumber="28" name="tmp_1734" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11660" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1103_fu_65094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11661" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_630" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_630_fu_65100_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11663" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1104_fu_65127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11664" filename="pool/pooling.cpp" linenumber="28" name="tmp_1735" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1735_fu_65131_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11665" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1104_fu_65141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11666" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1105_fu_65145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11667" filename="pool/pooling.cpp" linenumber="28" name="tmp_1736" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1736_fu_65148_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11668" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1105_fu_65158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11669" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2208" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2208_fu_65162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11670" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2209" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2209_fu_65168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11671" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1104_fu_65174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11672" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2210" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2210_fu_65180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11673" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2211" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2211_fu_65186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11674" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1105_fu_65192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11675" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1104_fu_65198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11676" filename="pool/pooling.cpp" linenumber="28" name="tmp_1737" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11677" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1105_fu_65204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11678" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_631" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_631_fu_65210_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11681" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1106_fu_65218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11682" filename="pool/pooling.cpp" linenumber="28" name="tmp_1738" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1738_fu_65221_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11683" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1106_fu_65231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11684" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2212" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2212_fu_65235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11685" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2213" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2213_fu_65241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11686" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1106_fu_65247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11687" filename="pool/pooling.cpp" linenumber="28" name="tmp_1739" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11688" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1106_fu_65253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11689" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_632" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_632_fu_65259_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11691" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1107_fu_65267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11692" filename="pool/pooling.cpp" linenumber="28" name="tmp_1740" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1740_fu_65271_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11693" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1107_fu_65281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11694" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1108_fu_65285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11695" filename="pool/pooling.cpp" linenumber="28" name="tmp_1741" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1741_fu_65289_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11696" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1108_fu_65299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11697" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2214" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2214_fu_65303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11698" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2215" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2215_fu_65309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11699" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1107_fu_65315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11700" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2216" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2216_fu_65321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11701" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2217" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2217_fu_65327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11702" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1108_fu_65333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11703" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1107_fu_65339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11704" filename="pool/pooling.cpp" linenumber="28" name="tmp_1742" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11705" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1108_fu_65345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11706" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_633" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_633_fu_65351_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11708" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1109_fu_65378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11709" filename="pool/pooling.cpp" linenumber="28" name="tmp_1743" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1743_fu_65382_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11710" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1109_fu_65392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11711" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1110_fu_65396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11712" filename="pool/pooling.cpp" linenumber="28" name="tmp_1744" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1744_fu_65399_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11713" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1110_fu_65409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11714" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2218" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2218_fu_65413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11715" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2219" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2219_fu_65419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11716" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1109_fu_65425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11717" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2220" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2220_fu_65431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11718" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2221" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2221_fu_65437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11719" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1110_fu_65443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11720" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1109_fu_65449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11721" filename="pool/pooling.cpp" linenumber="28" name="tmp_1745" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11722" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1110_fu_65455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11723" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_634" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_634_fu_65461_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11725" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1111_fu_65469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11726" filename="pool/pooling.cpp" linenumber="28" name="tmp_1746" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1746_fu_65473_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11727" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1111_fu_65483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11728" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1112_fu_65487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11729" filename="pool/pooling.cpp" linenumber="28" name="tmp_1747" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1747_fu_65491_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11730" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1112_fu_65501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11731" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2222" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2222_fu_65505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11732" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2223" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2223_fu_65511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11733" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1111_fu_65517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11734" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2224" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2224_fu_65523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11735" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2225" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2225_fu_65529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11736" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1112_fu_65535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11737" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1111_fu_65541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11738" filename="pool/pooling.cpp" linenumber="28" name="tmp_1748" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11739" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1112_fu_65547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11740" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_635" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_635_fu_65553_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11743" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1113_fu_65582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11744" filename="pool/pooling.cpp" linenumber="28" name="tmp_1749" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1749_fu_65585_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11745" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1113_fu_65595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11746" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2226" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2226_fu_65599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11747" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2227" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2227_fu_65605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11748" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1113_fu_65611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11749" filename="pool/pooling.cpp" linenumber="28" name="tmp_1750" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11750" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1113_fu_65617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11751" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_636" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_636_fu_65623_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11753" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1114_fu_65631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11754" filename="pool/pooling.cpp" linenumber="28" name="tmp_1751" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1751_fu_65635_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11755" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1114_fu_65645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11756" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1115_fu_65649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11757" filename="pool/pooling.cpp" linenumber="28" name="tmp_1752" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1752_fu_65653_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11758" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1115_fu_65663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11759" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2228" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2228_fu_65667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11760" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2229" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2229_fu_65673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11761" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1114_fu_65679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11762" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2230" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2230_fu_65685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11763" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2231" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2231_fu_65691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11764" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1115_fu_65697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11765" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1114_fu_65703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11766" filename="pool/pooling.cpp" linenumber="28" name="tmp_1753" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11767" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1115_fu_65709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11768" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_637" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_637_fu_65715_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11770" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1116_fu_65724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11771" filename="pool/pooling.cpp" linenumber="28" name="tmp_1754" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1754_fu_65728_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11772" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1116_fu_65738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11773" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1117_fu_65742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11774" filename="pool/pooling.cpp" linenumber="28" name="tmp_1755" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1755_fu_65746_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11775" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1117_fu_65756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11776" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2232" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2232_fu_65760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11777" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2233" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2233_fu_65766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11778" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1116_fu_65772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11779" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2234" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2234_fu_65778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11780" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2235" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2235_fu_65784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11781" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1117_fu_65790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11782" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1116_fu_65796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11783" filename="pool/pooling.cpp" linenumber="28" name="tmp_1756" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11784" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1117_fu_65802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11785" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_638" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_638_fu_65808_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11787" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1118_fu_65835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11788" filename="pool/pooling.cpp" linenumber="28" name="tmp_1757" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1757_fu_65839_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11789" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1118_fu_65849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11790" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1119_fu_65853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11791" filename="pool/pooling.cpp" linenumber="28" name="tmp_1758" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1758_fu_65856_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11792" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1119_fu_65866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11793" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2236" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2236_fu_65870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11794" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2237" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2237_fu_65876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11795" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1118_fu_65882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11796" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2238" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2238_fu_65888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11797" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2239" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2239_fu_65894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11798" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1119_fu_65900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11799" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1118_fu_65906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11800" filename="pool/pooling.cpp" linenumber="28" name="tmp_1759" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11801" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1119_fu_65912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11802" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_639" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_639_fu_65918_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11805" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1120_fu_65926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11806" filename="pool/pooling.cpp" linenumber="28" name="tmp_1760" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1760_fu_65929_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11807" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1120_fu_65939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11808" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2240" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2240_fu_65943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11809" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2241" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2241_fu_65949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11810" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1120_fu_65955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11811" filename="pool/pooling.cpp" linenumber="28" name="tmp_1761" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11812" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1120_fu_65961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11813" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_640" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_640_fu_65967_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11815" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1121_fu_65975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11816" filename="pool/pooling.cpp" linenumber="28" name="tmp_1762" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1762_fu_65979_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11817" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1121_fu_65989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11818" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1122_fu_65993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11819" filename="pool/pooling.cpp" linenumber="28" name="tmp_1763" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1763_fu_65997_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11820" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1122_fu_66007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11821" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2242" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2242_fu_66011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11822" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2243" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2243_fu_66017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11823" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1121_fu_66023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11824" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2244" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2244_fu_66029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11825" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2245" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2245_fu_66035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11826" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1122_fu_66041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11827" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1121_fu_66047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11828" filename="pool/pooling.cpp" linenumber="28" name="tmp_1764" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11829" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1122_fu_66053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11830" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_641" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_641_fu_66059_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11832" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1123_fu_66086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11833" filename="pool/pooling.cpp" linenumber="28" name="tmp_1765" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1765_fu_66090_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11834" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1123_fu_66100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11835" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1124_fu_66104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11836" filename="pool/pooling.cpp" linenumber="28" name="tmp_1766" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1766_fu_66107_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11837" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1124_fu_66117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11838" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2246" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2246_fu_66121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11839" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2247" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2247_fu_66127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11840" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1123_fu_66133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11841" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2248" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2248_fu_66139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11842" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2249" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2249_fu_66145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11843" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1124_fu_66151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11844" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1123_fu_66157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11845" filename="pool/pooling.cpp" linenumber="28" name="tmp_1767" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11846" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1124_fu_66163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11847" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_642" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_642_fu_66169_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11849" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1125_fu_66177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11850" filename="pool/pooling.cpp" linenumber="28" name="tmp_1768" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1768_fu_66181_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11851" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1125_fu_66191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11852" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1126_fu_66195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11853" filename="pool/pooling.cpp" linenumber="28" name="tmp_1769" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1769_fu_66199_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11854" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1126_fu_66209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11855" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2250" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2250_fu_66213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11856" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2251" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2251_fu_66219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11857" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1125_fu_66225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11858" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2252" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2252_fu_66231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11859" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2253" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2253_fu_66237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11860" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1126_fu_66243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11861" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1125_fu_66249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11862" filename="pool/pooling.cpp" linenumber="28" name="tmp_1770" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11863" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1126_fu_66255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11864" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_643" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_643_fu_66261_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11867" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1127_fu_66290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11868" filename="pool/pooling.cpp" linenumber="28" name="tmp_1771" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1771_fu_66293_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11869" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1127_fu_66303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11870" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2254" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2254_fu_66307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11871" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2255" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2255_fu_66313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11872" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1127_fu_66319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11873" filename="pool/pooling.cpp" linenumber="28" name="tmp_1772" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11874" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1127_fu_66325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11875" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_644" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_644_fu_66331_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11877" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1128_fu_66339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11878" filename="pool/pooling.cpp" linenumber="28" name="tmp_1773" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1773_fu_66343_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11879" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1128_fu_66353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11880" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1129_fu_66357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11881" filename="pool/pooling.cpp" linenumber="28" name="tmp_1774" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1774_fu_66361_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11882" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1129_fu_66371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11883" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2256" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2256_fu_66375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11884" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2257" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2257_fu_66381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11885" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1128_fu_66387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11886" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2258" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2258_fu_66393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11887" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2259" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2259_fu_66399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11888" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1129_fu_66405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11889" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1128_fu_66411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11890" filename="pool/pooling.cpp" linenumber="28" name="tmp_1775" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11891" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1129_fu_66417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11892" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_645" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_645_fu_66423_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11894" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1130_fu_66432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11895" filename="pool/pooling.cpp" linenumber="28" name="tmp_1776" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1776_fu_66436_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11896" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1130_fu_66446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11897" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1131_fu_66450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11898" filename="pool/pooling.cpp" linenumber="28" name="tmp_1777" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1777_fu_66454_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11899" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1131_fu_66464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11900" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2260" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2260_fu_66468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11901" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2261" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2261_fu_66474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11902" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1130_fu_66480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11903" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2262" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2262_fu_66486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11904" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2263" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2263_fu_66492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11905" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1131_fu_66498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11906" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1130_fu_66504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11907" filename="pool/pooling.cpp" linenumber="28" name="tmp_1778" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11908" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1131_fu_66510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11909" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_646" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_646_fu_66516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11911" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1132_fu_66543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11912" filename="pool/pooling.cpp" linenumber="28" name="tmp_1779" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1779_fu_66547_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11913" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1132_fu_66557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11914" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1133_fu_66561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11915" filename="pool/pooling.cpp" linenumber="28" name="tmp_1780" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1780_fu_66564_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11916" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1133_fu_66574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11917" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2264" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2264_fu_66578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11918" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2265" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2265_fu_66584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11919" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1132_fu_66590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11920" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2266" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2266_fu_66596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11921" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2267" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2267_fu_66602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11922" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1133_fu_66608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11923" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1132_fu_66614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11924" filename="pool/pooling.cpp" linenumber="28" name="tmp_1781" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11925" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1133_fu_66620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11926" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_647" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_647_fu_66626_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11929" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1134_fu_66634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11930" filename="pool/pooling.cpp" linenumber="28" name="tmp_1782" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1782_fu_66637_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11931" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1134_fu_66647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11932" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2268" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2268_fu_66651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11933" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2269" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2269_fu_66657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11934" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1134_fu_66663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11935" filename="pool/pooling.cpp" linenumber="28" name="tmp_1783" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11936" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1134_fu_66669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11937" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_648" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_648_fu_66675_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11939" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1135_fu_66683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11940" filename="pool/pooling.cpp" linenumber="28" name="tmp_1784" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1784_fu_66687_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11941" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1135_fu_66697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11942" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1136_fu_66701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11943" filename="pool/pooling.cpp" linenumber="28" name="tmp_1785" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1785_fu_66705_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11944" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1136_fu_66715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11945" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2270" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2270_fu_66719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11946" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2271" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2271_fu_66725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11947" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1135_fu_66731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11948" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2272" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2272_fu_66737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11949" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2273" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2273_fu_66743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11950" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1136_fu_66749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11951" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1135_fu_66755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11952" filename="pool/pooling.cpp" linenumber="28" name="tmp_1786" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11953" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1136_fu_66761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11954" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_649" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_649_fu_66767_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11956" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1137_fu_66794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11957" filename="pool/pooling.cpp" linenumber="28" name="tmp_1787" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1787_fu_66798_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11958" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1137_fu_66808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11959" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1138_fu_66812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11960" filename="pool/pooling.cpp" linenumber="28" name="tmp_1788" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1788_fu_66815_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11961" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1138_fu_66825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11962" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2274" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2274_fu_66829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11963" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2275" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2275_fu_66835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11964" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1137_fu_66841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11965" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2276" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2276_fu_66847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11966" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2277" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2277_fu_66853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11967" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1138_fu_66859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11968" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1137_fu_66865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11969" filename="pool/pooling.cpp" linenumber="28" name="tmp_1789" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11970" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1138_fu_66871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11971" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_650" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_650_fu_66877_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11973" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1139_fu_66885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11974" filename="pool/pooling.cpp" linenumber="28" name="tmp_1790" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1790_fu_66889_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11975" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1139_fu_66899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11976" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1140_fu_66903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11977" filename="pool/pooling.cpp" linenumber="28" name="tmp_1791" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1791_fu_66907_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11978" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1140_fu_66917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11979" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2278" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2278_fu_66921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11980" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2279" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2279_fu_66927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11981" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1139_fu_66933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11982" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2280" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2280_fu_66939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11983" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2281" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2281_fu_66945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11984" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1140_fu_66951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11985" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1139_fu_66957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11986" filename="pool/pooling.cpp" linenumber="28" name="tmp_1792" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11987" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1140_fu_66963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11988" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_651" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_651_fu_66969_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11991" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1141_fu_66998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11992" filename="pool/pooling.cpp" linenumber="28" name="tmp_1793" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1793_fu_67001_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11993" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1141_fu_67011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11994" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2282" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2282_fu_67015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11995" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2283" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2283_fu_67021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11996" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1141_fu_67027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11997" filename="pool/pooling.cpp" linenumber="28" name="tmp_1794" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11998" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1141_fu_67033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11999" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_652" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_652_fu_67039_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12001" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1142_fu_67047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12002" filename="pool/pooling.cpp" linenumber="28" name="tmp_1795" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1795_fu_67051_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12003" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1142_fu_67061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12004" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1143_fu_67065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12005" filename="pool/pooling.cpp" linenumber="28" name="tmp_1796" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1796_fu_67069_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12006" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1143_fu_67079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12007" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2284" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2284_fu_67083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12008" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2285" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2285_fu_67089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12009" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1142_fu_67095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12010" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2286" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2286_fu_67101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12011" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2287" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2287_fu_67107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12012" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1143_fu_67113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12013" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1142_fu_67119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12014" filename="pool/pooling.cpp" linenumber="28" name="tmp_1797" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12015" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1143_fu_67125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12016" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_653" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_653_fu_67131_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12018" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1144_fu_67140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12019" filename="pool/pooling.cpp" linenumber="28" name="tmp_1798" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1798_fu_67144_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12020" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1144_fu_67154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12021" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1145_fu_67158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12022" filename="pool/pooling.cpp" linenumber="28" name="tmp_1799" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1799_fu_67162_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12023" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1145_fu_67172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12024" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2288" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2288_fu_67176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12025" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2289" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2289_fu_67182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12026" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1144_fu_67188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12027" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2290" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2290_fu_67194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12028" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2291" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2291_fu_67200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12029" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1145_fu_67206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12030" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1144_fu_67212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12031" filename="pool/pooling.cpp" linenumber="28" name="tmp_1800" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12032" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1145_fu_67218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12033" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_654" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_654_fu_67224_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12035" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1146_fu_67251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12036" filename="pool/pooling.cpp" linenumber="28" name="tmp_1801" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1801_fu_67255_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12037" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1146_fu_67265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12038" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1147_fu_67269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12039" filename="pool/pooling.cpp" linenumber="28" name="tmp_1802" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1802_fu_67272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12040" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1147_fu_67282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12041" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2292" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2292_fu_67286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12042" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2293" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2293_fu_67292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12043" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1146_fu_67298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12044" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2294" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2294_fu_67304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12045" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2295" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2295_fu_67310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12046" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1147_fu_67316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12047" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1146_fu_67322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12048" filename="pool/pooling.cpp" linenumber="28" name="tmp_1803" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12049" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1147_fu_67328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12050" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_655" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_655_fu_67334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12053" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1148_fu_67342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12054" filename="pool/pooling.cpp" linenumber="28" name="tmp_1804" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1804_fu_67345_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12055" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1148_fu_67355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12056" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2296" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2296_fu_67359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12057" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2297" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2297_fu_67365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12058" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1148_fu_67371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12059" filename="pool/pooling.cpp" linenumber="28" name="tmp_1805" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12060" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1148_fu_67377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12061" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_656" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_656_fu_67383_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12063" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1149_fu_67391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12064" filename="pool/pooling.cpp" linenumber="28" name="tmp_1806" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1806_fu_67395_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12065" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1149_fu_67405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12066" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1150_fu_67409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12067" filename="pool/pooling.cpp" linenumber="28" name="tmp_1807" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1807_fu_67413_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12068" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1150_fu_67423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12069" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2298" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2298_fu_67427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12070" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2299" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2299_fu_67433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12071" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1149_fu_67439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12072" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2300" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2300_fu_67445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12073" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2301" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2301_fu_67451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12074" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1150_fu_67457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12075" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1149_fu_67463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12076" filename="pool/pooling.cpp" linenumber="28" name="tmp_1808" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12077" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1150_fu_67469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12078" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_657" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_657_fu_67475_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12080" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1151_fu_67502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12081" filename="pool/pooling.cpp" linenumber="28" name="tmp_1809" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1809_fu_67506_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12082" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1151_fu_67516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12083" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1152_fu_67520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12084" filename="pool/pooling.cpp" linenumber="28" name="tmp_1810" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1810_fu_67523_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12085" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1152_fu_67533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12086" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2302" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2302_fu_67537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12087" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2303" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2303_fu_67543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12088" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1151_fu_67549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12089" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2304" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2304_fu_67555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12090" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2305" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2305_fu_67561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12091" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1152_fu_67567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12092" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1151_fu_67573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12093" filename="pool/pooling.cpp" linenumber="28" name="tmp_1811" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12094" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1152_fu_67579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12095" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_658" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_658_fu_67585_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12097" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1153_fu_67593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12098" filename="pool/pooling.cpp" linenumber="28" name="tmp_1812" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1812_fu_67597_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12099" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1153_fu_67607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12100" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1154_fu_67611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12101" filename="pool/pooling.cpp" linenumber="28" name="tmp_1813" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1813_fu_67615_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12102" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1154_fu_67625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12103" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2306" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2306_fu_67629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12104" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2307" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2307_fu_67635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12105" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1153_fu_67641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12106" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2308" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2308_fu_67647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12107" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2309" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2309_fu_67653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12108" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1154_fu_67659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12109" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1153_fu_67665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12110" filename="pool/pooling.cpp" linenumber="28" name="tmp_1814" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12111" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1154_fu_67671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12112" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_659" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_659_fu_67677_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12115" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1155_fu_67706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12116" filename="pool/pooling.cpp" linenumber="28" name="tmp_1815" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1815_fu_67709_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12117" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1155_fu_67719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12118" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2310" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2310_fu_67723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12119" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2311" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2311_fu_67729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12120" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1155_fu_67735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12121" filename="pool/pooling.cpp" linenumber="28" name="tmp_1816" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12122" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1155_fu_67741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12123" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_660" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_660_fu_67747_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12125" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1156_fu_67755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12126" filename="pool/pooling.cpp" linenumber="28" name="tmp_1817" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1817_fu_67759_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12127" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1156_fu_67769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12128" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1157_fu_67773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12129" filename="pool/pooling.cpp" linenumber="28" name="tmp_1818" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1818_fu_67777_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12130" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1157_fu_67787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12131" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2312" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2312_fu_67791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12132" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2313" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2313_fu_67797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12133" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1156_fu_67803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12134" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2314" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2314_fu_67809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12135" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2315" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2315_fu_67815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12136" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1157_fu_67821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12137" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1156_fu_67827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12138" filename="pool/pooling.cpp" linenumber="28" name="tmp_1819" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12139" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1157_fu_67833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12140" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_661" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_661_fu_67839_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12142" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1158_fu_67848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12143" filename="pool/pooling.cpp" linenumber="28" name="tmp_1820" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1820_fu_67852_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12144" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1158_fu_67862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12145" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1159_fu_67866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12146" filename="pool/pooling.cpp" linenumber="28" name="tmp_1821" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1821_fu_67870_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12147" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1159_fu_67880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12148" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2316" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2316_fu_67884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12149" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2317" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2317_fu_67890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12150" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1158_fu_67896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12151" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2318" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2318_fu_67902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12152" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2319" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2319_fu_67908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12153" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1159_fu_67914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12154" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1158_fu_67920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12155" filename="pool/pooling.cpp" linenumber="28" name="tmp_1822" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12156" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1159_fu_67926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12157" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_662" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_662_fu_67932_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12159" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1160_fu_67959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12160" filename="pool/pooling.cpp" linenumber="28" name="tmp_1823" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1823_fu_67963_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12161" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1160_fu_67973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12162" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1161_fu_67977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12163" filename="pool/pooling.cpp" linenumber="28" name="tmp_1824" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1824_fu_67980_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12164" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1161_fu_67990_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12165" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2320" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2320_fu_67994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12166" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2321" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2321_fu_68000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12167" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1160_fu_68006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12168" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2322" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2322_fu_68012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12169" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2323" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2323_fu_68018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12170" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1161_fu_68024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12171" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1160_fu_68030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12172" filename="pool/pooling.cpp" linenumber="28" name="tmp_1825" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12173" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1161_fu_68036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12174" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_663" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_663_fu_68042_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12177" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1162_fu_68050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12178" filename="pool/pooling.cpp" linenumber="28" name="tmp_1826" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1826_fu_68053_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12179" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1162_fu_68063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12180" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2324" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2324_fu_68067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12181" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2325" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2325_fu_68073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12182" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1162_fu_68079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12183" filename="pool/pooling.cpp" linenumber="28" name="tmp_1827" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12184" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1162_fu_68085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12185" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_664" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_664_fu_68091_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12187" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1163_fu_68099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12188" filename="pool/pooling.cpp" linenumber="28" name="tmp_1828" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1828_fu_68103_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12189" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1163_fu_68113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12190" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1164_fu_68117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12191" filename="pool/pooling.cpp" linenumber="28" name="tmp_1829" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1829_fu_68121_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12192" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1164_fu_68131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12193" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2326" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2326_fu_68135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12194" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2327" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2327_fu_68141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12195" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1163_fu_68147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12196" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2328" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2328_fu_68153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12197" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2329" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2329_fu_68159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12198" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1164_fu_68165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12199" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1163_fu_68171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12200" filename="pool/pooling.cpp" linenumber="28" name="tmp_1830" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12201" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1164_fu_68177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12202" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_665" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_665_fu_68183_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12204" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1165_fu_68210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12205" filename="pool/pooling.cpp" linenumber="28" name="tmp_1831" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1831_fu_68214_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12206" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1165_fu_68224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12207" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1166_fu_68228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12208" filename="pool/pooling.cpp" linenumber="28" name="tmp_1832" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1832_fu_68231_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12209" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1166_fu_68241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12210" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2330" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2330_fu_68245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12211" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2331" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2331_fu_68251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12212" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1165_fu_68257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12213" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2332" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2332_fu_68263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12214" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2333" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2333_fu_68269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12215" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1166_fu_68275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12216" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1165_fu_68281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12217" filename="pool/pooling.cpp" linenumber="28" name="tmp_1833" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12218" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1166_fu_68287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12219" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_666" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_666_fu_68293_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12221" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1167_fu_68301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12222" filename="pool/pooling.cpp" linenumber="28" name="tmp_1834" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1834_fu_68305_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12223" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1167_fu_68315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12224" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1168_fu_68319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12225" filename="pool/pooling.cpp" linenumber="28" name="tmp_1835" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1835_fu_68323_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12226" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1168_fu_68333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12227" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2334" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2334_fu_68337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12228" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2335" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2335_fu_68343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12229" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1167_fu_68349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12230" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2336" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2336_fu_68355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12231" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2337" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2337_fu_68361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12232" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1168_fu_68367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12233" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1167_fu_68373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12234" filename="pool/pooling.cpp" linenumber="28" name="tmp_1836" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12235" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1168_fu_68379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12236" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_667" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_667_fu_68385_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12239" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1169_fu_68414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12240" filename="pool/pooling.cpp" linenumber="28" name="tmp_1837" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1837_fu_68417_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12241" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1169_fu_68427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12242" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2338" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2338_fu_68431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12243" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2339" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2339_fu_68437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12244" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1169_fu_68443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12245" filename="pool/pooling.cpp" linenumber="28" name="tmp_1838" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12246" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1169_fu_68449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12247" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_668" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_668_fu_68455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12249" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1170_fu_68463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12250" filename="pool/pooling.cpp" linenumber="28" name="tmp_1839" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1839_fu_68467_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12251" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1170_fu_68477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12252" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1171_fu_68481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12253" filename="pool/pooling.cpp" linenumber="28" name="tmp_1840" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1840_fu_68485_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12254" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1171_fu_68495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12255" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2340" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2340_fu_68499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12256" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2341" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2341_fu_68505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12257" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1170_fu_68511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12258" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2342" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2342_fu_68517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12259" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2343" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2343_fu_68523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12260" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1171_fu_68529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12261" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1170_fu_68535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12262" filename="pool/pooling.cpp" linenumber="28" name="tmp_1841" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12263" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1171_fu_68541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12264" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_669" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_669_fu_68547_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12266" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1172_fu_68556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12267" filename="pool/pooling.cpp" linenumber="28" name="tmp_1842" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1842_fu_68560_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12268" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1172_fu_68570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12269" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1173_fu_68574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12270" filename="pool/pooling.cpp" linenumber="28" name="tmp_1843" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1843_fu_68578_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12271" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1173_fu_68588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12272" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2344" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2344_fu_68592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12273" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2345" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2345_fu_68598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12274" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1172_fu_68604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12275" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2346" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2346_fu_68610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12276" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2347" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2347_fu_68616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12277" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1173_fu_68622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12278" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1172_fu_68628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12279" filename="pool/pooling.cpp" linenumber="28" name="tmp_1844" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12280" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1173_fu_68634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12281" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_670" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_670_fu_68640_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12283" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1174_fu_68667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12284" filename="pool/pooling.cpp" linenumber="28" name="tmp_1845" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1845_fu_68671_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12285" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1174_fu_68681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12286" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1175_fu_68685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12287" filename="pool/pooling.cpp" linenumber="28" name="tmp_1846" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1846_fu_68688_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12288" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1175_fu_68698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12289" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2348" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2348_fu_68702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12290" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2349" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2349_fu_68708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12291" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1174_fu_68714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12292" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2350" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2350_fu_68720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12293" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2351" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2351_fu_68726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12294" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1175_fu_68732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12295" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1174_fu_68738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12296" filename="pool/pooling.cpp" linenumber="28" name="tmp_1847" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12297" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1175_fu_68744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12298" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_671" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_671_fu_68750_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12301" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1176_fu_68758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12302" filename="pool/pooling.cpp" linenumber="28" name="tmp_1848" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1848_fu_68762_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12303" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1176_fu_68772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12304" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2352" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2352_fu_68776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12305" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2353" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2353_fu_68782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12306" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1176_fu_68788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12307" filename="pool/pooling.cpp" linenumber="28" name="tmp_1849" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12308" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1176_fu_68794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12309" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_672" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_672_fu_68800_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12311" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1177_fu_68809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12312" filename="pool/pooling.cpp" linenumber="28" name="tmp_1850" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1850_fu_68813_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12313" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1177_fu_68823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12314" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1178_fu_68827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12315" filename="pool/pooling.cpp" linenumber="28" name="tmp_1851" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1851_fu_68831_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12316" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1178_fu_68841_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12317" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2354" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2354_fu_68845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12318" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2355" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2355_fu_68851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12319" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1177_fu_68857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12320" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2356" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2356_fu_68863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12321" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2357" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2357_fu_68869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12322" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1178_fu_68875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12323" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1177_fu_68881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12324" filename="pool/pooling.cpp" linenumber="28" name="tmp_1852" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12325" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1178_fu_68887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12326" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_673" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_673_fu_68893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12328" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1179_fu_68901_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12329" filename="pool/pooling.cpp" linenumber="28" name="tmp_1853" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1853_fu_68905_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12330" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1179_fu_68915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12331" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1180_fu_68919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12332" filename="pool/pooling.cpp" linenumber="28" name="tmp_1854" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1854_fu_68922_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12333" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1180_fu_68932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12334" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2358" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2358_fu_68936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12335" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2359" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2359_fu_68942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12336" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1179_fu_68948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12337" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2360" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2360_fu_68954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12338" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2361" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2361_fu_68960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12339" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1180_fu_68966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12340" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1179_fu_68972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12341" filename="pool/pooling.cpp" linenumber="28" name="tmp_1855" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12342" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1180_fu_68978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12343" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_674" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_674_fu_68984_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12345" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1181_fu_68992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12346" filename="pool/pooling.cpp" linenumber="28" name="tmp_1856" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1856_fu_68996_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12347" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1181_fu_69006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12348" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1182_fu_69010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12349" filename="pool/pooling.cpp" linenumber="28" name="tmp_1857" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1857_fu_69014_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12350" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1182_fu_69024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12351" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2362" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2362_fu_69028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12352" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2363" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2363_fu_69034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12353" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1181_fu_69040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12354" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2364" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2364_fu_69046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12355" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2365" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2365_fu_69052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12356" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1182_fu_69058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12357" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1181_fu_69064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12358" filename="pool/pooling.cpp" linenumber="28" name="tmp_1858" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12359" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1182_fu_69070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="12360" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_675" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_675_fu_69076_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
