Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'toplevel'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off
-c 100 -o toplevel_map.ncd toplevel.ngd toplevel.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Sat May 06 04:16:26 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:   27
Logic Utilization:
  Number of Slice Flip Flops:           134 out of   1,920    6%
  Number of 4 input LUTs:               249 out of   1,920   12%
Logic Distribution:
  Number of occupied Slices:            222 out of     960   23%
    Number of Slices containing only related logic:     222 out of     222 100%
    Number of Slices containing unrelated logic:          0 out of     222   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         377 out of   1,920   19%
    Number used as logic:               249
    Number used as a route-thru:        128

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of      83   31%
  Number of BUFGMUXs:                     3 out of      24   12%

  Number of RPM macros:            6
Average Fanout of Non-Clock Nets:                2.00

Peak Memory Usage:  292 MB
Total REAL time to MAP completion:  6 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:249 - The following adjacent carry multiplexers occupy different
   slice components.  The resulting carry chain will have suboptimal timing.
   	XLXI_50/Mcompar_cnt1M_cmp_ge0000_cy<10>
   	XLXI_50/Mcount_cnt1M_cy<0>
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_11.  Tried
   to combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_20.  Tried
   to combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_14.  Tried
   to combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_17.  Tried
   to combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f5.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_0.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_1.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_2.  Tried to
   combine two collections of symbols from different positions within the same
   layer.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_3.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_4.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_5.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_6.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_0.  Unable
   to resolve the conflicts between two or more collections of symbols which
   have restrictive placement or routing requirements.  The original symbols
   are:
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f51)
   	LUT symbol "XLXI_124/XLXI_2/XLXI_1/I_36_8" (Output Signal =
   XLXI_124/muxOut<0>)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f511)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_101_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10)
   Failure 1:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f7)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f73)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/MUXF5.I0"
   (Output Signal = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/F5.I0)
   There is more than one MUXF6.
   Failure 2:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_2_f8" (Output Signal =
   XLXI_124/XLXI_1/Q_mux0000<0>)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_741_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_74)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF5.I0" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/F5.I0)
   There is more than one F5MUX.
   Failure 3:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/MUXF6" (Output
   Signal = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/F6.I1)
   There is more than one MUXF6.
   Failure 4:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f51)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f511)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_101_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10)
   	LUT symbol "XLXI_124/XLXI_2/XLXI_1/I_36_8" (Output Signal =
   XLXI_124/muxOut<0>)
   There is more than one MUXF6.
     The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_6.  Unable
   to resolve the conflicts between two or more collections of symbols which
   have restrictive placement or routing requirements.  The original symbols
   are:
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f57)
   	LUT symbol "XLXI_124/XLXI_2/XLXI_1/I_36_8" (Output Signal =
   XLXI_124/muxOut<0>)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_3" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f64)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f511)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_101_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10)
   Failure 1:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f7_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f72)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_1/MUXF5.I0" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_1/F5.I0)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f73)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/MUXF5.I0"
   (Output Signal = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/F5.I0)
   There is more than one MUXF6.
   Failure 2:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_2_f8_1" (Output Signal =
   XLXI_124/XLXI_1/Q_mux0000<2>)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f56)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF5.I0" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/F5.I0)
   There is more than one F5MUX.
   Failure 3:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_1/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f62)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f52)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/MUXF6" (Output
   Signal = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/F6.I1)
   There is more than one MUXF6.
   Failure 4:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_3" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f64)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f57)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f511)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_101_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10)
   	LUT symbol "XLXI_124/XLXI_2/XLXI_1/I_36_8" (Output Signal =
   XLXI_124/muxOut<0>)
   There is more than one MUXF6.
     The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_7.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_0.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_1.  Unable
   to resolve the conflicts between two or more collections of symbols which
   have restrictive placement or routing requirements.  The original symbols
   are:
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f52)
   	LUT symbol "XLXI_124/XLXI_2/XLXI_1/I_36_8" (Output Signal =
   XLXI_124/muxOut<0>)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f511)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_101_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10)
   Failure 1:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f51)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f73)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/MUXF5.I0"
   (Output Signal = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/F5.I0)
   There is more than one MUXF6.
   Failure 2:  Unable to combine the following symbols into a single slice.
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f5)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f51_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f53)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF5.I0" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/F5.I0)
   There is more than one F5MUX.
   Failure 3:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f61)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f52)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/MUXF6" (Output
   Signal = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/F6.I1)
   There is more than one MUXF6.
   Failure 4:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f52)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f511)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_101_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10)
   	LUT symbol "XLXI_124/XLXI_2/XLXI_1/I_36_8" (Output Signal =
   XLXI_124/muxOut<0>)
   There is more than one MUXF6.
   Failure 5:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f7)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f7_2" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f73)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_2/MUXF5.I0" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_2/F5.I0)
   There is more than one MUXF6.
   Failure 6:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_2_f8" (Output Signal =
   XLXI_124/XLXI_1/Q_mux0000<0>)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_741_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_74)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_2_f8_2" (Output Signal =
   XLXI_124/XLXI_1/Q_mux0000<3>)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_8" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f59)
   There is more than one MUXF6.
   Failure 7:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_2" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f53)
   There is more than one MUXF6.
   Failure 8:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f51)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_5/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f66)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_5/MUXF5.I1" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_5/F5.I1)
   There is more than one MUXF6  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_2.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_6.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_7.  Unable
   to resolve the conflicts between two or more collections of symbols which
   have restrictive placement or routing requirements.  The original symbols
   are:
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f58)
   	LUT symbol "XLXI_124/XLXI_2/XLXI_1/I_36_8" (Output Signal =
   XLXI_124/muxOut<0>)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f62)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f511)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_101_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10)
   Failure 1:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f72)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f57)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_61_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_6)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f73)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/MUXF5.I0"
   (Output Signal = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/F5.I0)
   There is more than one MUXF6.
   Failure 2:  Unable to combine the following symbols into a single slice.
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f5_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f52)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF5.I0" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/F5.I0)
   There is more than one F5MUX.
   Failure 3:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_4" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f65)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f58)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/MUXF6.I1/MUXF6" (Output
   Signal = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f7_2/F6.I1)
   There is more than one MUXF6.
   Failure 4:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f62)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_7" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f58)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f511)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_101_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_10)
   	LUT symbol "XLXI_124/XLXI_2/XLXI_1/I_36_8" (Output Signal =
   XLXI_124/muxOut<0>)
   There is more than one MUXF6.
   Failure 5:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f7_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f72)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_1/MUXF5.I0" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_1/F5.I0)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f7_2" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_3_f73)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_2/MUXF5.I0" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_2/F5.I0)
   There is more than one MUXF6.
   Failure 6:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_2_f8_1" (Output Signal =
   XLXI_124/XLXI_1/Q_mux0000<2>)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_5" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f56)
   	LUT symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_51_INV_0" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_5)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_2_f8_2" (Output Signal =
   XLXI_124/XLXI_1/Q_mux0000<3>)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_8" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f59)
   There is more than one MUXF6.
   Failure 7:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_1/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f62)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_1" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f52)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f6_2/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_4_f63)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f5_2" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f53)
   There is more than one MUXF6.
   Failure 8:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_3" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f64)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f5_6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_6_f57)
   	MUXF6 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_5/MUXF6" (Output Signal =
   XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f66)
   	MUXF5 symbol "XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_5/MUXF5.I1" (Output Signal
   = XLXI_124/XLXI_1/Mmux_Q_mux0000_5_f6_5/F5.I1)
   There is more than one MUXF6  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_7_f5_8.  Tried to
   combine two collections of symbols from different positions within the same
   layer.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f5_0.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator XLXI_124/XLXI_2/XLXI_1/I_36_8 failed
   to merge with F5 multiplexer XLXI_124/XLXI_1/Mmux_Q_mux0000_8_f5_1.  Tried to
   combine two collections of symbols from different layers.  The alignment
   requirements of the two layers conflict.  The design will exhibit suboptimal
   timing.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXN_27 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network XLXI_115/CEO has no load.
INFO:LIT:395 - The above info message is repeated 3 more times for the following
   (max. 5 shown):
   XLXI_124/XLXI_2/XLXI_8/O,
   XLXI_124/XLXI_2/XLXI_7/O,
   XLXI_124/XLXI_2/XLXI_6/O
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
  49 block(s) removed
  71 block(s) optimized away
  49 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "XLXI_115/CEO" is sourceless and has been removed.
The signal "XLXI_115/OR_CE_L" is sourceless and has been removed.
 Sourceless block "XLXI_115/I_Q7/I_36_35" (FF) removed.
  The signal "PC<7>" is sourceless and has been removed.
   Sourceless block "XLXI_115/I_36_31" (AND) removed.
    The signal "XLXI_115/TC_UP" is sourceless and has been removed.
     Sourceless block "XLXI_115/I_TC/I_36_9" (AND) removed.
      The signal "XLXI_115/I_TC/M1" is sourceless and has been removed.
       Sourceless block "XLXI_115/I_TC/I_36_8" (OR) removed.
        The signal "XLXI_115/TC" is sourceless and has been removed.
         Sourceless block "XLXI_115/I_36_63" (AND) removed.
   Sourceless block "XLXI_115/I_36_55" (AND) removed.
    The signal "XLXI_115/TC_DN" is sourceless and has been removed.
     Sourceless block "XLXI_115/I_TC/I_36_7" (AND) removed.
      The signal "XLXI_115/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_115/I_Q7/I_36_32" (XOR) removed.
    The signal "XLXI_115/I_Q7/TQ" is sourceless and has been removed.
     Sourceless block "XLXI_115/I_Q7/I_36_30/I_36_7" (AND) removed.
      The signal "XLXI_115/I_Q7/I_36_30/M0" is sourceless and has been removed.
       Sourceless block "XLXI_115/I_Q7/I_36_30/I_36_8" (OR) removed.
        The signal "XLXI_115/I_Q7/MD" is sourceless and has been removed.
   Sourceless block "XLXI_124/XLXI_2/XLXI_8/I_36_7" (AND) removed.
    The signal "XLXI_124/XLXI_2/XLXI_8/M0" is sourceless and has been removed.
     Sourceless block "XLXI_124/XLXI_2/XLXI_8/I_36_8" (OR) removed.
      The signal "XLXI_124/XLXI_2/XLXI_8/O" is sourceless and has been removed.
 Sourceless block "XLXI_115/I_Q6/I_36_35" (FF) removed.
  The signal "PC<6>" is sourceless and has been removed.
   Sourceless block "XLXI_115/I_36_33" (AND) removed.
    The signal "XLXI_115/T7_UP" is sourceless and has been removed.
     Sourceless block "XLXI_115/I_T7/I_36_9" (AND) removed.
      The signal "XLXI_115/I_T7/M1" is sourceless and has been removed.
       Sourceless block "XLXI_115/I_T7/I_36_8" (OR) removed.
        The signal "XLXI_115/T7" is sourceless and has been removed.
   Sourceless block "XLXI_115/I_36_34" (AND) removed.
    The signal "XLXI_115/T7_DN" is sourceless and has been removed.
     Sourceless block "XLXI_115/I_T7/I_36_7" (AND) removed.
      The signal "XLXI_115/I_T7/M0" is sourceless and has been removed.
   Sourceless block "XLXI_115/I_Q6/I_36_32" (XOR) removed.
    The signal "XLXI_115/I_Q6/TQ" is sourceless and has been removed.
     Sourceless block "XLXI_115/I_Q6/I_36_30/I_36_7" (AND) removed.
      The signal "XLXI_115/I_Q6/I_36_30/M0" is sourceless and has been removed.
       Sourceless block "XLXI_115/I_Q6/I_36_30/I_36_8" (OR) removed.
        The signal "XLXI_115/I_Q6/MD" is sourceless and has been removed.
   Sourceless block "XLXI_124/XLXI_2/XLXI_7/I_36_7" (AND) removed.
    The signal "XLXI_124/XLXI_2/XLXI_7/M0" is sourceless and has been removed.
     Sourceless block "XLXI_124/XLXI_2/XLXI_7/I_36_8" (OR) removed.
      The signal "XLXI_124/XLXI_2/XLXI_7/O" is sourceless and has been removed.
The signal "XLXI_115/T2_DN" is sourceless and has been removed.
The signal "XLXI_115/T3_DN" is sourceless and has been removed.
The signal "XLXI_115/T4_DN" is sourceless and has been removed.
The signal "XLXI_115/T5_DN" is sourceless and has been removed.
The signal "XLXI_115/T6" is sourceless and has been removed.
The signal "XLXI_115/T6_DN" is sourceless and has been removed.
 Sourceless block "XLXI_115/I_T6/I_36_7" (AND) removed.
  The signal "XLXI_115/I_T6/M0" is sourceless and has been removed.
   Sourceless block "XLXI_115/I_T6/I_36_8" (OR) removed.
The signal "XLXI_115/T6_UP" is sourceless and has been removed.
 Sourceless block "XLXI_115/I_T6/I_36_9" (AND) removed.
  The signal "XLXI_115/I_T6/M1" is sourceless and has been removed.
The signal "XLXI_115/I_Q7/I_36_30/M1" is sourceless and has been removed.
The signal "XLXI_115/I_Q6/I_36_30/M1" is sourceless and has been removed.
The signal "XLXI_124/XLXI_2/XLXI_8/M1" is sourceless and has been removed.
The signal "XLXI_124/XLXI_2/XLXI_7/M1" is sourceless and has been removed.
The signal "XLXI_124/XLXI_2/XLXI_6/M0" is sourceless and has been removed.
 Sourceless block "XLXI_124/XLXI_2/XLXI_6/I_36_8" (OR) removed.
  The signal "XLXI_124/XLXI_2/XLXI_6/O" is sourceless and has been removed.
The signal "XLXI_124/XLXI_2/XLXI_6/M1" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "Dout<5>" is unused and has been removed.
 Unused block "XLXI_111/XLXI_69/I_Q1" (FF) removed.
The signal "Dout<6>" is unused and has been removed.
 Unused block "XLXI_111/XLXI_69/I_Q2" (FF) removed.
The signal "Dout<7>" is unused and has been removed.
 Unused block "XLXI_111/XLXI_69/I_Q3" (FF) removed.
The signal "XLXI_125/XLXN_45<0>" is unused and has been removed.
 Unused block "XLXI_125/XLXI_13/anO<0>1" (ROM) removed.
The signal "XLXI_125/XLXN_45<1>" is unused and has been removed.
 Unused block "XLXI_125/XLXI_13/anO<1>1" (ROM) removed.
The signal "XLXI_125/XLXN_45<2>" is unused and has been removed.
 Unused block "XLXI_125/XLXI_13/anO<2>1" (ROM) removed.
The signal "XLXI_125/XLXN_45<3>" is unused and has been removed.
 Unused block "XLXI_125/XLXI_13/anO<3>1" (ROM) removed.
The signal "XLXN_42<6>" is unused and has been removed.
 Unused block "XLXI_119_6" (PULLDOWN) removed.
The signal "XLXN_42<7>" is unused and has been removed.
 Unused block "XLXI_119_7" (PULLDOWN) removed.
Unused block "XLXI_115/I_36_36" (AND) removed.
Unused block "XLXI_115/I_36_40" (AND) removed.
Unused block "XLXI_115/I_36_41" (AND) removed.
Unused block "XLXI_115/I_36_42" (AND) removed.
Unused block "XLXI_115/I_36_46" (AND) removed.
Unused block "XLXI_115/I_36_47" (AND) removed.
Unused block "XLXI_115/I_Q6/I_36_30/I_36_9" (AND) removed.
Unused block "XLXI_115/I_Q7/I_36_30/I_36_9" (AND) removed.
Unused block "XLXI_124/XLXI_2/XLXI_6/I_36_7" (AND) removed.
Unused block "XLXI_124/XLXI_2/XLXI_6/I_36_9" (AND) removed.
Unused block "XLXI_124/XLXI_2/XLXI_7/I_36_9" (AND) removed.
Unused block "XLXI_124/XLXI_2/XLXI_8/I_36_9" (AND) removed.
Unused block "XLXI_125/XLXI_21" (PULLDOWN) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XLXI_115/I_36_38
OR2 		XLXI_115/I_36_74
AND2 		XLXI_115/I_Q0/I_36_30/I_36_9
AND2 		XLXI_115/I_Q1/I_36_30/I_36_9
AND2 		XLXI_115/I_Q2/I_36_30/I_36_9
AND2 		XLXI_115/I_Q3/I_36_30/I_36_9
AND2 		XLXI_115/I_Q4/I_36_30/I_36_9
AND2 		XLXI_115/I_Q5/I_36_30/I_36_9
AND2B2 		XLXI_115/I_T1/I_36_7
AND2B1 		XLXI_115/I_T2/I_36_7
AND2B1 		XLXI_115/I_T3/I_36_7
AND2B1 		XLXI_115/I_T4/I_36_7
AND2B1 		XLXI_115/I_T5/I_36_7
PULLDOWN 		XLXI_119_0
PULLDOWN 		XLXI_119_1
PULLDOWN 		XLXI_119_2
PULLDOWN 		XLXI_119_3
PULLDOWN 		XLXI_119_4
PULLDOWN 		XLXI_119_5
PULLDOWN 		XLXI_124/XLXI_5
INV 		XLXI_125/XLXI_13/dpO1_INV_0
PULLUP 		XLXI_125/XLXI_14
PULLUP 		XLXI_125/XLXI_15
AND2 		XLXI_125/XLXI_16/XLXI_1/I_36_9
AND2 		XLXI_125/XLXI_16/XLXI_2/I_36_9
AND2 		XLXI_125/XLXI_16/XLXI_3/I_36_9
AND2 		XLXI_125/XLXI_16/XLXI_4/I_36_9
AND2 		XLXI_125/XLXI_17/XLXI_1/I_36_9
AND2 		XLXI_125/XLXI_17/XLXI_2/I_36_9
AND2 		XLXI_125/XLXI_17/XLXI_3/I_36_9
AND2 		XLXI_125/XLXI_17/XLXI_4/I_36_9
AND2B1 		XLXI_125/XLXI_18/I_36_7
OR2 		XLXI_125/XLXI_18/I_36_8
AND2 		XLXI_125/XLXI_18/I_36_9
INV 		XLXI_125/XLXI_4/dpO1_INV_0
AND2 		XLXI_125/XLXI_6/XLXI_1/I_36_9
AND2 		XLXI_125/XLXI_6/XLXI_2/I_36_9
AND2 		XLXI_125/XLXI_6/XLXI_3/I_36_9
AND2 		XLXI_125/XLXI_6/XLXI_4/I_36_9
AND2 		XLXI_125/XLXI_6/XLXI_5/I_36_9
AND2 		XLXI_125/XLXI_6/XLXI_6/I_36_9
AND2 		XLXI_125/XLXI_6/XLXI_7/I_36_9
AND2 		XLXI_125/XLXI_6/XLXI_8/I_36_9
AND2B1 		XLXI_125/XLXI_7/XLXI_1/I_36_7
OR2 		XLXI_125/XLXI_7/XLXI_1/I_36_8
AND2 		XLXI_125/XLXI_7/XLXI_1/I_36_9
AND2B1 		XLXI_125/XLXI_7/XLXI_2/I_36_7
OR2 		XLXI_125/XLXI_7/XLXI_2/I_36_8
AND2 		XLXI_125/XLXI_7/XLXI_2/I_36_9
AND2B1 		XLXI_125/XLXI_7/XLXI_3/I_36_7
OR2 		XLXI_125/XLXI_7/XLXI_3/I_36_8
AND2 		XLXI_125/XLXI_7/XLXI_3/I_36_9
AND2B1 		XLXI_125/XLXI_7/XLXI_4/I_36_7
OR2 		XLXI_125/XLXI_7/XLXI_4/I_36_8
AND2 		XLXI_125/XLXI_7/XLXI_4/I_36_9
AND2B1 		XLXI_125/XLXI_7/XLXI_5/I_36_7
OR2 		XLXI_125/XLXI_7/XLXI_5/I_36_8
AND2 		XLXI_125/XLXI_7/XLXI_5/I_36_9
AND2B1 		XLXI_125/XLXI_7/XLXI_6/I_36_7
OR2 		XLXI_125/XLXI_7/XLXI_6/I_36_8
AND2 		XLXI_125/XLXI_7/XLXI_6/I_36_9
AND2B1 		XLXI_125/XLXI_7/XLXI_7/I_36_7
OR2 		XLXI_125/XLXI_7/XLXI_7/I_36_8
AND2 		XLXI_125/XLXI_7/XLXI_7/I_36_9
AND2B1 		XLXI_125/XLXI_7/XLXI_8/I_36_7
OR2 		XLXI_125/XLXI_7/XLXI_8/I_36_8
AND2 		XLXI_125/XLXI_7/XLXI_8/I_36_9
PULLUP 		XLXI_65
INV 		XLXI_9/sseg_7_not00001_INV_0
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| B8                                 | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| Col<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Col<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Col<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Col<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| hertzSwitch                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| manuStepBtn                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| manualSwitch                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| q0                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| q1                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| rowI<0>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN | 0 / 0    |
| rowI<1>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN | 0 / 0    |
| rowI<2>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN | 0 / 0    |
| rowI<3>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN | 0 / 0    |
| sseg<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<7>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_115/XLXI_115_I_Q0_71               
XLXI_115/XLXI_115_I_Q1_70               
XLXI_115/XLXI_115_I_Q2_69               
XLXI_115/XLXI_115_I_Q3_68               
XLXI_115/XLXI_115_I_Q4_67               
XLXI_115/XLXI_115_I_Q5_66               

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
