{"vcs1":{"timestamp_begin":1711619911.792992908, "rt":1.47, "ut":0.27, "st":0.19}}
{"vcselab":{"timestamp_begin":1711619913.346020734, "rt":0.94, "ut":0.28, "st":0.13}}
{"link":{"timestamp_begin":1711619914.357192145, "rt":0.41, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711619911.190100973}
{"VCS_COMP_START_TIME": 1711619911.190100973}
{"VCS_COMP_END_TIME": 1711619916.017561546}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329644}}
{"stitch_vcselab": {"peak_mem": 215172}}
