#include "Dram.h"


#include "helper/HelperFunctions.h"
// >>> gsheo

PIM::PIM(SimulationConfig config)
    : _mem(std::make_unique<dramsim3::NewtonSim>(config.pim_config_path,
                                                 config.log_dir)) {
    _total_processed_requests.resize(config.dram_channels);
    _processed_requests.resize(config.dram_channels);

    for (int ch = 0; ch < config.dram_channels; ch++) {
        _total_processed_requests[ch] = 0;
        _processed_requests[ch] = 0;
    }

    _stat_interval = 1000;
    _stats.resize(config.dram_channels);
    for (size_t i = 0; i < config.dram_channels; ++i) {
        _stats[i].push_back(MemoryIOStat(0, i, _stat_interval));
    }
    fast_ret_queue.resize(config.dram_channels);

    _config = config;
    _cycles = 0;
    _burst_cycle = _mem->GetBurstLength() / 2;  // double data rate
    _total_done_requests = 0;
    _stage_cycles = 0;

    // >>> Address mapping test
    int ch = 1;
    int rank = 0;
    int bg = 2;
    int ba = 1;
    int row = 231;
    int col = 10;
    uint64_t dram_addr =
        AddressConfig::make_address(ch, rank, bg, ba, row, col);
    uint64_t newtonsim_addr = MakeAddress(ch, rank, bg, ba, row, col);
    assert(dram_addr == newtonsim_addr);
    spdlog::info("Newton init");
    // <<< Address mapping test
}

bool PIM::running() { return false; }

void PIM::cycle() {
    _mem->ClockTick();
    _cycles++;
    _stage_cycles++;
    int interval = 10000;
    if (_cycles % interval == 0) {
        spdlog::debug("-------------DRAM BW Check--------------");
        for (int ch = 0; ch < _config.dram_channels; ch++) {
            float util = ((float)_processed_requests[ch] * _burst_cycle) /
                         interval * 100;
            spdlog::debug("DRAM CH[{}]: BW Util {:.2f}%", ch, util);
            _total_processed_requests[ch] += _processed_requests[ch];
            _processed_requests[ch] = 0;
        }
    }

    // update stats
    if (_cycles % _stat_interval == 0) {
        for (auto ch = 0; ch < _config.dram_channels; ++ch) {
            auto stat = MemoryIOStat(_cycles, ch, _stat_interval);
            _stats[ch].push_back(stat);
        }
    }
}

uint64_t PIM::MakeAddress(int channel, int rank, int bankgroup, int bank,
                          int row, int col) {
    return _mem->MakeAddress(channel, rank, bankgroup, bank, row, col);
}
uint64_t PIM::EncodePIMHeader(int channel, int row, bool for_gwrite,
                              int num_comps, int num_readres) {
    return _mem->EncodePIMHeader(channel, row, for_gwrite, num_comps,
                                 num_readres);
}

bool PIM::is_full(uint32_t cid, MemoryAccess *request) {
    bool full = !_mem->WillAcceptTransaction(request->dram_address,
                                             int(request->req_type));
    // if (cid == 0) {
    // if (full)
    //     spdlog::info("MEMORY channel {} is full!! {}", cid,
    //     memAccessTypeString(request->req_type));
    // else
    //     spdlog::info("MEMORY channel {} can receive mem_req {}", cid,
    //                  memAccessTypeString(request->req_type));
    // }

    return full;
}

void PIM::push(uint32_t cid, MemoryAccess *request) {
    uint32_t mem_ch = get_channel_id(request);

    // auto settings = sjq_rust::get_settings();
    // if (settings->fast_read && request->req_type == MemoryAccessType::READ) {
    //     // return immediately
    //     request->request = false;
    //     fast_ret_queue[mem_ch].push_back(request);
    //     assert(request->core_id < 100);

    //     // fix bug here, double add request to queue,
    //     // if in rust, this will not happen due to ownership
    //     return;
    // }

    // std::string acc_type_str = memAccessTypeString(request->req_type);
    // if (cid == 0) spdlog::info("{} cid:{}", acc_type_str, cid)

    assert(mem_ch == cid);

    const addr_type atomic_bytes =
        _mem->GetBurstLength() * _mem->GetBusBits() / 8;
    // const addr_type atomic_bytes =
    //     _mem->GetBurstLength() * _mem->GetBusBits() / 8;
    const addr_type target_addr = request->dram_address;
    // align address
    const addr_type start_addr = target_addr - (target_addr % atomic_bytes);

    assert(start_addr == target_addr);
    assert(request->size == atomic_bytes);

    int count = 0;
    request->request = false;

    _mem_req_cnt++;
    _mem->AddTransaction(target_addr, int(request->req_type), request);
}

bool PIM::is_empty(uint32_t cid) const {
    // spdlog::info("pim is_empty(" + std::to_string(cid) +
    //              "):" + std::to_string(_mem->IsEmpty(cid)));
    // spdlog::info("pim is_empty({}):{}", cid, _mem->IsEmpty(cid));
    // spdlog::info("fast_ret_queue[{}].empty():{}", cid,
    //              fast_ret_queue[cid].empty());
    return fast_ret_queue[cid].empty() && _mem->IsEmpty(cid);
}

MemoryAccess *PIM::top(uint32_t cid) const {
    assert(!is_empty(cid));
    if (fast_ret_queue[cid].empty()) {
        return (MemoryAccess *)_mem->Top(cid);
    } else {
        MemoryAccess *ret = fast_ret_queue[cid].front();
        // fast_ret_queue[cid].pop_front();
        return ret;
    }
}
void PIM::update_stat(uint32_t cid) {
    // READ, WRITE, GWRITE, COMP, READRES, P_HEADER, COMPS_READRES, SIZE
    MemoryAccess *memory_response = top(cid);

    bool response = false;
    switch (memory_response->req_type) {
        case MemoryAccessType::READ:
            _stats[cid].back().memory_reads += memory_response->size;
            response = true;
            break;
        case MemoryAccessType::WRITE:
            _stats[cid].back().memory_writes += memory_response->size;
            response = true;
            break;
        case MemoryAccessType::READRES:
        case MemoryAccessType::COMPS_READRES:
            _stats[cid].back().pim_reads += memory_response->size;
            response = true;
            break;
            // default:
            //     ast(0);
    }

    if (response) {
        _processed_requests[cid]++;
        _total_done_requests++;
    }
}

void PIM::pop(uint32_t cid) {
    // make sure update stat before mem-pop
    update_stat(cid);

    assert(!is_empty(cid));
    if (fast_ret_queue[cid].empty()) {
        _mem->Pop(cid);
    } else {
        fast_ret_queue[cid].pop_front();
    }
}

uint32_t PIM::get_channel_id(MemoryAccess *access) {
    // spdlog::info("pim get_channel_id()");
    return _mem->GetChannel(access->dram_address);
}

void PIM::print_stat() {
    // spdlog::info("pim print_stat()");
    uint32_t total_reqs = 0;
    for (int ch = 0; ch < _config.dram_channels; ch++) {
        float util = ((float)_total_processed_requests[ch] * _burst_cycle) /
                     _cycles * 100;
        spdlog::info("DRAM CH[{}]: AVG BW Util {:.2f}%", ch, util);
        total_reqs += _total_processed_requests[ch];
    }
    float util = ((float)total_reqs * _burst_cycle / _config.dram_channels) /
                 _cycles * 100;
    spdlog::info("DRAM: AVG BW Util {:.2f}%", util);
    spdlog::info("DRAM total cycles: {}", _cycles);
    spdlog::info("DRAM total processed memory requests: {}", _mem_req_cnt);
    _mem->PrintStats();
}

void PIM::log(Stage stage) {
    std::string fname = Config::global_config.log_dir + "/mem_io_" +
                        stageToString(stage) + "_ch_";
    for (size_t i = 0; i < _stats.size(); ++i) {
        Logger::log(_stats[i], fname + std::to_string(i));
        auto last_stat = _stats[i].back();
        _stats[i].clear();
        _stats[i].push_back(last_stat);
    }
}

double PIM::get_avg_bw_util() {
    double avg_bw_util =
        ((double)_total_done_requests * _burst_cycle / _config.dram_channels) /
        _stage_cycles * 100;

    // reset
    _total_done_requests = 0;
    _stage_cycles = 0;
    return avg_bw_util;
}

std::vector<uint64_t> PIM::get_pim_cycles() { return _mem->GetPIMCycles(); }

uint64_t PIM::get_avg_pim_cycle() {
    uint64_t avg_pim_cycle = _mem->GetAvgPIMCycles();
    reset_pim_cycle();
    return avg_pim_cycle;
}

void PIM::reset_pim_cycle() { _mem->ResetPIMCycle(); }

// <<< gsheo
