<html><body><samp><pre>
<!@TC:1384816921>
#Build: Synplify Pro G-2012.09M-SP1 , Build 013R, Feb 15 2013
#install: C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1
#OS: Windows 7 6.1
#Hostname: EECS373-08

#Implementation: synthesis

<a name=compilerReport1>$ Start of Compile</a>
#Mon Nov 18 18:22:01 2013

Synopsys Verilog Compiler, version comp201209rcp1, Build 245R, built Feb 20 2013
@N: : <!@TM:1384816921> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\hypermods.v"
@I::"N:\373\controller\component\work\controller_MSS\mss_tshell.v"
@I::"N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"N:\373\controller\component\work\controller_MSS\controller_MSS.v"
@I::"N:\373\controller\hdl\poll.v"
@I::"N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v"
@I::"N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"N:\373\controller\hdl\read.v"
<font color=#A52A2A>@W:<a href="@W:CG289:@XP_HELP">CG289</a> : <a href="N:\373\controller\hdl\read.v:44:31:44:42:@W:CG289:@XP_MSG">read.v(44)</a><!@TM:1384816921> | Specified digits overflow the number's size</font>
@I::"N:\373\controller\component\work\controller\controller.v"
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@W:CG775:@XP_MSG">coreapb3.v(13)</a><!@TM:1384816921> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module controller
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\mss_tshell.v:1:7:1:14:@N:CG364:@XP_MSG">mss_tshell.v(1)</a><!@TM:1384816921> | Synthesizing module MSS_APB

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v:151:7:151:14:@N:CG364:@XP_MSG">mss_comps.v(151)</a><!@TM:1384816921> | Synthesizing module MSS_CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:2620:7:2620:12:@N:CG364:@XP_MSG">smartfusion.v(2620)</a><!@TM:1384816921> | Synthesizing module RCOSC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:1141:7:1141:10:@N:CG364:@XP_MSG">smartfusion.v(1141)</a><!@TM:1384816921> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:1868:7:1868:10:@N:CG364:@XP_MSG">smartfusion.v(1868)</a><!@TM:1384816921> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:5:7:5:43:@N:CG364:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(5)</a><!@TM:1384816921> | Synthesizing module controller_MSS_tmp_MSS_CCC_0_MSS_CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v:23:7:23:16:@N:CG364:@XP_MSG">mss_comps.v(23)</a><!@TM:1384816921> | Synthesizing module INBUF_MSS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v:37:7:37:17:@N:CG364:@XP_MSG">mss_comps.v(37)</a><!@TM:1384816921> | Synthesizing module OUTBUF_MSS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\controller_MSS.v:9:7:9:21:@N:CG364:@XP_MSG">controller_MSS.v(9)</a><!@TM:1384816921> | Synthesizing module controller_MSS

<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@W:CG775:@XP_MSG">coreapb3.v(13)</a><!@TM:1384816921> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v:13:0:13:6:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(13)</a><!@TM:1384816921> | Synthesizing module CAPB3l

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@N:CG364:@XP_MSG">coreapb3.v(13)</a><!@TM:1384816921> | Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b011100
	UPR_NIBBLE_POSN=4'b0110
	CAPB3I1I=32'b00000000000000000000000000000000
	CAPB3l1I=32'b00000000000000000000000000000001
	CAPB3OOl=32'b00000000000000000000000000000010
	CAPB3IOl=32'b00000000000000000000000000000011
	CAPB3lOl=32'b00000000000000000000000000000100
	CAPB3OIl=32'b00000000000000000000000000000101
	CAPB3IIl=32'b00000000000000000000000000000110
	CAPB3lIl=32'b00000000000000000000000000000111
	CAPB3Oll=32'b00000000000000000000000000001000
	CAPB3Ill=32'b00000000000000000000000000001001
	CAPB3lll=32'b00000000000000000000000000001010
	CAPB3O0l=32'b00000000000000000000000000001011
	CAPB3I0l=32'b00000000000000000000000000001100
	CAPB3l0l=32'b00000000000000000000000000001101
	CAPB3O1l=32'b00000000000000000000000000001110
	CAPB3I1l=32'b00000000000000000000000000001111
	CAPB3l1l=32'b00000000000000000000000000010000
	CAPB3OO0=32'b00000000000000000000000000010001
	CAPB3IO0=16'b0000000000000001
	CAPB3lO0=16'b0000000000000000
	CAPB3OI0=16'b0000000000000000
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
   Generated name = CoreAPB3_Z1

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:1477:0:1477:9:@W:CG360:@XP_MSG">coreapb3.v(1477)</a><!@TM:1384816921> | No assignment to wire CAPB3lIOI</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\hdl\poll.v:2:7:2:17:@N:CG364:@XP_MSG">poll.v(2)</a><!@TM:1384816921> | Synthesizing module pollSignal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\hdl\read.v:3:7:3:11:@N:CG364:@XP_MSG">read.v(3)</a><!@TM:1384816921> | Synthesizing module read

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:149:12:149:17:@N:CG179:@XP_MSG">read.v(149)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:150:8:150:9:@N:CG179:@XP_MSG">read.v(150)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:151:8:151:9:@N:CG179:@XP_MSG">read.v(151)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:152:8:152:9:@N:CG179:@XP_MSG">read.v(152)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:153:8:153:9:@N:CG179:@XP_MSG">read.v(153)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:154:8:154:9:@N:CG179:@XP_MSG">read.v(154)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:155:8:155:9:@N:CG179:@XP_MSG">read.v(155)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:156:8:156:9:@N:CG179:@XP_MSG">read.v(156)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:157:11:157:15:@N:CG179:@XP_MSG">read.v(157)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:158:13:158:19:@N:CG179:@XP_MSG">read.v(158)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:159:14:159:21:@N:CG179:@XP_MSG">read.v(159)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="N:\373\controller\hdl\read.v:160:13:160:19:@N:CG179:@XP_MSG">read.v(160)</a><!@TM:1384816921> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller\controller.v:9:7:9:17:@N:CG364:@XP_MSG">controller.v(9)</a><!@TM:1384816921> | Synthesizing module controller

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:36:0:36:6:@W:CL189:@XP_MSG">read.v(36)</a><!@TM:1384816921> | Register bit PRDATA[23] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:36:0:36:6:@W:CL189:@XP_MSG">read.v(36)</a><!@TM:1384816921> | Register bit PRDATA[29] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:36:0:36:6:@W:CL189:@XP_MSG">read.v(36)</a><!@TM:1384816921> | Register bit PRDATA[30] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:36:0:36:6:@W:CL189:@XP_MSG">read.v(36)</a><!@TM:1384816921> | Register bit PRDATA[31] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="N:\373\controller\hdl\read.v:36:0:36:6:@W:CL279:@XP_MSG">read.v(36)</a><!@TM:1384816921> | Pruning register bits 31 to 29 of PRDATA[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="N:\373\controller\hdl\read.v:36:0:36:6:@W:CL260:@XP_MSG">read.v(36)</a><!@TM:1384816921> | Pruning register bit 23 of PRDATA[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\hdl\read.v:5:7:5:14:@W:CL159:@XP_MSG">read.v(5)</a><!@TM:1384816921> | Input PRESERN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\hdl\read.v:9:7:9:14:@W:CL159:@XP_MSG">read.v(9)</a><!@TM:1384816921> | Input PENABLE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\hdl\read.v:14:19:14:25:@W:CL159:@XP_MSG">read.v(14)</a><!@TM:1384816921> | Input PWDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\poll.v:12:0:12:6:@W:CL189:@XP_MSG">poll.v(12)</a><!@TM:1384816921> | Register bit count[20] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="N:\373\controller\hdl\poll.v:12:0:12:6:@W:CL260:@XP_MSG">poll.v(12)</a><!@TM:1384816921> | Pruning register bit 20 of count[20:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:378:0:378:5:@W:CL159:@XP_MSG">coreapb3.v(378)</a><!@TM:1384816921> | Input IADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:380:0:380:7:@W:CL159:@XP_MSG">coreapb3.v(380)</a><!@TM:1384816921> | Input PRESETN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:382:0:382:4:@W:CL159:@XP_MSG">coreapb3.v(382)</a><!@TM:1384816921> | Input PCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:503:0:503:8:@W:CL159:@XP_MSG">coreapb3.v(503)</a><!@TM:1384816921> | Input PRDATAS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:510:0:510:8:@W:CL159:@XP_MSG">coreapb3.v(510)</a><!@TM:1384816921> | Input PRDATAS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:517:0:517:8:@W:CL159:@XP_MSG">coreapb3.v(517)</a><!@TM:1384816921> | Input PRDATAS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:524:0:524:8:@W:CL159:@XP_MSG">coreapb3.v(524)</a><!@TM:1384816921> | Input PRDATAS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:531:0:531:8:@W:CL159:@XP_MSG">coreapb3.v(531)</a><!@TM:1384816921> | Input PRDATAS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:538:0:538:8:@W:CL159:@XP_MSG">coreapb3.v(538)</a><!@TM:1384816921> | Input PRDATAS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:545:0:545:8:@W:CL159:@XP_MSG">coreapb3.v(545)</a><!@TM:1384816921> | Input PRDATAS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:552:0:552:8:@W:CL159:@XP_MSG">coreapb3.v(552)</a><!@TM:1384816921> | Input PRDATAS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:559:0:559:8:@W:CL159:@XP_MSG">coreapb3.v(559)</a><!@TM:1384816921> | Input PRDATAS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:566:0:566:9:@W:CL159:@XP_MSG">coreapb3.v(566)</a><!@TM:1384816921> | Input PRDATAS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:573:0:573:9:@W:CL159:@XP_MSG">coreapb3.v(573)</a><!@TM:1384816921> | Input PRDATAS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:580:0:580:9:@W:CL159:@XP_MSG">coreapb3.v(580)</a><!@TM:1384816921> | Input PRDATAS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:587:0:587:9:@W:CL159:@XP_MSG">coreapb3.v(587)</a><!@TM:1384816921> | Input PRDATAS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:594:0:594:9:@W:CL159:@XP_MSG">coreapb3.v(594)</a><!@TM:1384816921> | Input PRDATAS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:601:0:601:9:@W:CL159:@XP_MSG">coreapb3.v(601)</a><!@TM:1384816921> | Input PRDATAS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:612:0:612:8:@W:CL159:@XP_MSG">coreapb3.v(612)</a><!@TM:1384816921> | Input PREADYS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:614:0:614:8:@W:CL159:@XP_MSG">coreapb3.v(614)</a><!@TM:1384816921> | Input PREADYS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:616:0:616:8:@W:CL159:@XP_MSG">coreapb3.v(616)</a><!@TM:1384816921> | Input PREADYS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:618:0:618:8:@W:CL159:@XP_MSG">coreapb3.v(618)</a><!@TM:1384816921> | Input PREADYS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:620:0:620:8:@W:CL159:@XP_MSG">coreapb3.v(620)</a><!@TM:1384816921> | Input PREADYS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:622:0:622:8:@W:CL159:@XP_MSG">coreapb3.v(622)</a><!@TM:1384816921> | Input PREADYS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:624:0:624:8:@W:CL159:@XP_MSG">coreapb3.v(624)</a><!@TM:1384816921> | Input PREADYS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:626:0:626:8:@W:CL159:@XP_MSG">coreapb3.v(626)</a><!@TM:1384816921> | Input PREADYS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:628:0:628:8:@W:CL159:@XP_MSG">coreapb3.v(628)</a><!@TM:1384816921> | Input PREADYS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:630:0:630:9:@W:CL159:@XP_MSG">coreapb3.v(630)</a><!@TM:1384816921> | Input PREADYS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:632:0:632:9:@W:CL159:@XP_MSG">coreapb3.v(632)</a><!@TM:1384816921> | Input PREADYS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:634:0:634:9:@W:CL159:@XP_MSG">coreapb3.v(634)</a><!@TM:1384816921> | Input PREADYS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:636:0:636:9:@W:CL159:@XP_MSG">coreapb3.v(636)</a><!@TM:1384816921> | Input PREADYS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:638:0:638:9:@W:CL159:@XP_MSG">coreapb3.v(638)</a><!@TM:1384816921> | Input PREADYS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:640:0:640:9:@W:CL159:@XP_MSG">coreapb3.v(640)</a><!@TM:1384816921> | Input PREADYS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:646:0:646:9:@W:CL159:@XP_MSG">coreapb3.v(646)</a><!@TM:1384816921> | Input PSLVERRS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:648:0:648:9:@W:CL159:@XP_MSG">coreapb3.v(648)</a><!@TM:1384816921> | Input PSLVERRS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:650:0:650:9:@W:CL159:@XP_MSG">coreapb3.v(650)</a><!@TM:1384816921> | Input PSLVERRS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:652:0:652:9:@W:CL159:@XP_MSG">coreapb3.v(652)</a><!@TM:1384816921> | Input PSLVERRS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:654:0:654:9:@W:CL159:@XP_MSG">coreapb3.v(654)</a><!@TM:1384816921> | Input PSLVERRS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:656:0:656:9:@W:CL159:@XP_MSG">coreapb3.v(656)</a><!@TM:1384816921> | Input PSLVERRS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:658:0:658:9:@W:CL159:@XP_MSG">coreapb3.v(658)</a><!@TM:1384816921> | Input PSLVERRS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:660:0:660:9:@W:CL159:@XP_MSG">coreapb3.v(660)</a><!@TM:1384816921> | Input PSLVERRS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:662:0:662:9:@W:CL159:@XP_MSG">coreapb3.v(662)</a><!@TM:1384816921> | Input PSLVERRS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:664:0:664:10:@W:CL159:@XP_MSG">coreapb3.v(664)</a><!@TM:1384816921> | Input PSLVERRS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:666:0:666:10:@W:CL159:@XP_MSG">coreapb3.v(666)</a><!@TM:1384816921> | Input PSLVERRS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:668:0:668:10:@W:CL159:@XP_MSG">coreapb3.v(668)</a><!@TM:1384816921> | Input PSLVERRS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:670:0:670:10:@W:CL159:@XP_MSG">coreapb3.v(670)</a><!@TM:1384816921> | Input PSLVERRS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:672:0:672:10:@W:CL159:@XP_MSG">coreapb3.v(672)</a><!@TM:1384816921> | Input PSLVERRS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:674:0:674:10:@W:CL159:@XP_MSG">coreapb3.v(674)</a><!@TM:1384816921> | Input PSLVERRS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:62:7:62:19:@W:CL157:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62)</a><!@TM:1384816921> | *Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:63:7:63:21:@W:CL157:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63)</a><!@TM:1384816921> | *Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:64:7:64:19:@W:CL157:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64)</a><!@TM:1384816921> | *Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:36:7:36:11:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36)</a><!@TM:1384816921> | Input CLKA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:37:7:37:15:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37)</a><!@TM:1384816921> | Input CLKA_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:38:7:38:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38)</a><!@TM:1384816921> | Input CLKA_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:39:7:39:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39)</a><!@TM:1384816921> | Input CLKA_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:40:7:40:11:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40)</a><!@TM:1384816921> | Input CLKB is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:41:7:41:15:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41)</a><!@TM:1384816921> | Input CLKB_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:42:7:42:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42)</a><!@TM:1384816921> | Input CLKB_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:43:7:43:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43)</a><!@TM:1384816921> | Input CLKB_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:44:7:44:11:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44)</a><!@TM:1384816921> | Input CLKC is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:45:7:45:15:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45)</a><!@TM:1384816921> | Input CLKC_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:46:7:46:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46)</a><!@TM:1384816921> | Input CLKC_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:47:7:47:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47)</a><!@TM:1384816921> | Input CLKC_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:48:7:48:14:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48)</a><!@TM:1384816921> | Input MAINXIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:49:7:49:12:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49)</a><!@TM:1384816921> | Input LPXIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:50:7:50:14:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50)</a><!@TM:1384816921> | Input MAC_CLK is unused</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 18 18:22:01 2013

###########################################################]

</pre></samp></body></html>
Premap Report


</pre></samp></body></html>
<a name=mapperReport2>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 904R, Built Feb 15 2013 10:53:22</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Reading constraint file: N:\373\controller\component\work\controller_MSS\mss_tshell_syn.sdc
Linked File: <a href="N:\373\controller\synthesis\controller_scck.rpt:@XP_FILE">controller_scck.rpt</a>
Printing clock  summary report in "N:\373\controller\synthesis\controller_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1384816924> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1384816924> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)

<font color=#A52A2A>@W:<a href="@W:BN522:@XP_HELP">BN522</a> : <!@TM:1384816924> | Property syn_clock_priority is not supported for this target technology</font> 
Finished Pre Mapping Phase.@N: BN225 |Writing default property annotation file N:\373\controller\synthesis\controller.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 41MB peak: 105MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Nov 18 18:22:04 2013

###########################################################]

</pre></samp></body></html>
Map & Optimize Report


</pre></samp></body></html>
<a name=mapperReport3>Synopsys Microsemi Technology Mapper, Version mapact, Build 904R, Built Feb 15 2013 10:53:22</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1384816931> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1384816931> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)

<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\373\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v:64:7:64:19:@W:MO111:@XP_MSG">controller_mss_tmp_mss_ccc_0_mss_ccc.v(64)</a><!@TM:1384816931> | Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\373\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v:63:7:63:21:@W:MO111:@XP_MSG">controller_mss_tmp_mss_ccc_0_mss_ccc.v(63)</a><!@TM:1384816931> | Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\373\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v:62:7:62:19:@W:MO111:@XP_MSG">controller_mss_tmp_mss_ccc_0_mss_ccc.v(62)</a><!@TM:1384816931> | Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="n:\373\controller\hdl\poll.v:19:12:19:22:@N:MF238:@XP_MSG">poll.v(19)</a><!@TM:1384816931> | Found 20-bit incrementor, 'count_2[19:0]'
@N: : <a href="n:\373\controller\hdl\read.v:36:0:36:6:@N::@XP_MSG">read.v(36)</a><!@TM:1384816931> | Found counter in view:work.read(verilog) inst buttonCount[7:0]
@N: : <a href="n:\373\controller\hdl\read.v:36:0:36:6:@N::@XP_MSG">read.v(36)</a><!@TM:1384816931> | Found counter in view:work.read(verilog) inst count[20:0]

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 107MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 107MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 107MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                    Fanout, notes
-----------------------------------------------------------
controller_MSS_0.MSS_ADLIB_INST / MSSPSEL     29           
read_0.dataSync[0] / Q                        30           
pollSignal_0.read / Q                         27           
read_0.PRDATA21 / Y                           28           
read_0.un1_buttonCount12_i_a2_0 / Y           25           
===========================================================


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 115MB)

Replicating Combinational Instance read_0.un1_buttonCount12_i_a2_0, fanout 25 segments 2
Replicating Combinational Instance read_0.PRDATA21, fanout 28 segments 2
Replicating Sequential Instance pollSignal_0.read, fanout 27 segments 2
Replicating Sequential Instance read_0.dataSync[0], fanout 30 segments 2
Buffering CoreAPB3_0_APBmslave0_PSELx, fanout 29 segments 2

Added 1 Buffers
Added 4 Cells via replication
	Added 2 Sequential Cells via replication
	Added 2 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 115MB)



<a name=clockReport4>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 118 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance 
-----------------------------------------------------------------------------------------
<a href="@|S:controller_MSS_0@|E:read_0.count[20]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 @XP_NAMES_BY_PROP">ClockId0001</a>       controller_MSS_0     hierarchy              118        read_0.count[20]
=========================================================================================
===== Gated/Generated Clocks =====
************** None **************
----------------------------------
==================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base N:\373\controller\synthesis\controller.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 115MB)

Writing EDIF Netlist and constraint files
G-2012.09M-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 115MB)

Found clock FAB_CLK with period 10.00ns 
Found clock FCLK with period 10.00ns 


<a name=timingReport5>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Nov 18 18:22:10 2013
#


Top view:               controller
Library name:           smartfusion
Operating conditions:   COMWC-1 ( T = 70.0, V = 1.42, P = 1.48, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    N:\373\controller\component\work\controller_MSS\mss_tshell_syn.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1384816931> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1384816931> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary6>Performance Summary </a>
*******************


Worst slack in design: -1.973

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
FAB_CLK            100.0 MHz     83.5 MHz      10.000        11.973        -1.973     declared     clk_group_0    
FCLK               100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0    
System             100.0 MHz     206.1 MHz     10.000        4.853         5.148      system       system_clkgroup
==================================================================================================================





<a name=clockRelationships7>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  10.000      5.148   |  No paths    -      |  No paths    -      |  No paths    -    
System    FAB_CLK  |  10.000      3.732   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   System   |  10.000      8.388   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   FAB_CLK  |  10.000      -1.973  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo8>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport9>Detailed Report for Clock: FAB_CLK</a>
====================================



<a name=startingSlack10>Starting Points with Worst Slack</a>
********************************

                           Starting                                     Arrival           
Instance                   Reference     Type     Pin     Net           Time        Slack 
                           Clock                                                          
------------------------------------------------------------------------------------------
read_0.count[1]            FAB_CLK       DFN1     Q       un5lto1       0.494       -1.973
read_0.count[6]            FAB_CLK       DFN1     Q       count[6]      0.494       -1.942
read_0.count[5]            FAB_CLK       DFN1     Q       un5lto5       0.494       -1.919
read_0.count[0]            FAB_CLK       DFN1     Q       un5lto0       0.494       -1.547
read_0.count[4]            FAB_CLK       DFN1     Q       un5lto4       0.494       -1.232
read_0.count[2]            FAB_CLK       DFN1     Q       count[2]      0.494       -1.170
read_0.count[3]            FAB_CLK       DFN1     Q       count[3]      0.494       -1.086
read_0.count[7]            FAB_CLK       DFN1     Q       count[7]      0.494       -0.792
pollSignal_0.count[6]      FAB_CLK       DFN1     Q       count[6]      0.627       -0.722
pollSignal_0.count[12]     FAB_CLK       DFN1     Q       count[12]     0.627       -0.437
==========================================================================================


<a name=endingSlack11>Ending Points with Worst Slack</a>
******************************

                            Starting                                            Required           
Instance                    Reference     Type       Pin     Net                Time         Slack 
                            Clock                                                                  
---------------------------------------------------------------------------------------------------
read_0.count[15]            FAB_CLK       DFN1       D       count_e15          9.542        -1.973
read_0.count[13]            FAB_CLK       DFN1       D       count_RNO[13]      9.542        -1.405
read_0.count[14]            FAB_CLK       DFN1       D       count_RNO[14]      9.542        -1.380
read_0.count[12]            FAB_CLK       DFN1       D       count_RNO[12]      9.512        -0.757
pollSignal_0.pollSignal     FAB_CLK       DFN1E0     D       N_123              9.542        -0.722
pollSignal_0.read           FAB_CLK       DFN1       D       N_26               9.542        -0.437
pollSignal_0.read_0         FAB_CLK       DFN1       D       N_26               9.542        -0.437
read_0.L                    FAB_CLK       DFN1E1     E       L_1_sqmuxa         9.630        0.147 
read_0.Start                FAB_CLK       DFN1E1     E       Start_0_sqmuxa     9.630        0.147 
read_0.Z                    FAB_CLK       DFN1E1     E       Z_1_sqmuxa         9.630        0.147 
===================================================================================================



<a name=worstPaths12>Worst Path Information</a>
<a href="N:\373\controller\synthesis\controller.srr:srsfN:\373\controller\synthesis\controller.srs:fp:33875:36605:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      11.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.973

    Number of logic level(s):                9
    Starting point:                          read_0.count[1] / Q
    Ending point:                            read_0.count[15] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
read_0.count[1]               DFN1      Q        Out     0.494     0.494       -         
un5lto1                       Net       -        -       1.089     -           5         
read_0.count_RNILHG1[0]       NOR2B     B        In      -         1.582       -         
read_0.count_RNILHG1[0]       NOR2B     Y        Out     0.439     2.022       -         
count_c7_1                    Net       -        -       0.328     -           2         
read_0.count_RNIE713[2]       NOR3C     C        In      -         2.350       -         
read_0.count_RNIE713[2]       NOR3C     Y        Out     0.566     2.916       -         
count_c7_0_a2_4               Net       -        -       0.274     -           1         
read_0.count_RNICV26[2]       NOR2B     A        In      -         3.190       -         
read_0.count_RNICV26[2]       NOR2B     Y        Out     0.415     3.605       -         
count_c7                      Net       -        -       1.299     -           7         
read_0.count_RNIH1K7[9]       OR2A      A        In      -         4.904       -         
read_0.count_RNIH1K7[9]       OR2A      Y        Out     0.457     5.361       -         
N_571                         Net       -        -       0.686     -           3         
read_0.count_RNICAKG[10]      OR2A      B        In      -         6.047       -         
read_0.count_RNICAKG[10]      OR2A      Y        Out     0.550     6.597       -         
N_572                         Net       -        -       0.328     -           2         
read_0.count_RNI8KKP[11]      OR2A      B        In      -         6.926       -         
read_0.count_RNI8KKP[11]      OR2A      Y        Out     0.550     7.476       -         
N_573                         Net       -        -       1.007     -           4         
read_0.count_RNI2OLK1[12]     OR3A      B        In      -         8.483       -         
read_0.count_RNI2OLK1[12]     OR3A      Y        Out     0.608     9.091       -         
N_576                         Net       -        -       0.686     -           3         
read_0.count_RNO_2[15]        NOR3A     C        In      -         9.777       -         
read_0.count_RNO_2[15]        NOR3A     Y        Out     0.609     10.386      -         
N_595                         Net       -        -       0.274     -           1         
read_0.count_RNO[15]          OR3       C        In      -         10.660      -         
read_0.count_RNO[15]          OR3       Y        Out     0.581     11.241      -         
count_e15                     Net       -        -       0.274     -           1         
read_0.count[15]              DFN1      D        In      -         11.515      -         
=========================================================================================
Total path delay (propagation time + setup) of 11.973 is 5.729(47.8%) logic and 6.244(52.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      11.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.942

    Number of logic level(s):                9
    Starting point:                          read_0.count[6] / Q
    Ending point:                            read_0.count[15] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
read_0.count[6]               DFN1      Q        Out     0.494     0.494       -         
count[6]                      Net       -        -       1.089     -           5         
read_0.count_RNIVRG1[5]       NOR2B     B        In      -         1.582       -         
read_0.count_RNIVRG1[5]       NOR2B     Y        Out     0.439     2.022       -         
count_c7_0_a2_1               Net       -        -       0.274     -           1         
read_0.count_RNIUN13[7]       NOR3C     C        In      -         2.295       -         
read_0.count_RNIUN13[7]       NOR3C     Y        Out     0.566     2.862       -         
count_c7_0_a2_3               Net       -        -       0.274     -           1         
read_0.count_RNICV26[2]       NOR2B     B        In      -         3.135       -         
read_0.count_RNICV26[2]       NOR2B     Y        Out     0.439     3.574       -         
count_c7                      Net       -        -       1.299     -           7         
read_0.count_RNIH1K7[9]       OR2A      A        In      -         4.873       -         
read_0.count_RNIH1K7[9]       OR2A      Y        Out     0.457     5.330       -         
N_571                         Net       -        -       0.686     -           3         
read_0.count_RNICAKG[10]      OR2A      B        In      -         6.016       -         
read_0.count_RNICAKG[10]      OR2A      Y        Out     0.550     6.566       -         
N_572                         Net       -        -       0.328     -           2         
read_0.count_RNI8KKP[11]      OR2A      B        In      -         6.895       -         
read_0.count_RNI8KKP[11]      OR2A      Y        Out     0.550     7.445       -         
N_573                         Net       -        -       1.007     -           4         
read_0.count_RNI2OLK1[12]     OR3A      B        In      -         8.452       -         
read_0.count_RNI2OLK1[12]     OR3A      Y        Out     0.608     9.060       -         
N_576                         Net       -        -       0.686     -           3         
read_0.count_RNO_2[15]        NOR3A     C        In      -         9.746       -         
read_0.count_RNO_2[15]        NOR3A     Y        Out     0.609     10.355      -         
N_595                         Net       -        -       0.274     -           1         
read_0.count_RNO[15]          OR3       C        In      -         10.629      -         
read_0.count_RNO[15]          OR3       Y        Out     0.581     11.210      -         
count_e15                     Net       -        -       0.274     -           1         
read_0.count[15]              DFN1      D        In      -         11.484      -         
=========================================================================================
Total path delay (propagation time + setup) of 11.942 is 5.753(48.2%) logic and 6.190(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      11.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.918

    Number of logic level(s):                9
    Starting point:                          read_0.count[5] / Q
    Ending point:                            read_0.count[15] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
read_0.count[5]               DFN1      Q        Out     0.494     0.494       -         
un5lto5                       Net       -        -       1.089     -           5         
read_0.count_RNIVRG1[5]       NOR2B     A        In      -         1.582       -         
read_0.count_RNIVRG1[5]       NOR2B     Y        Out     0.415     1.998       -         
count_c7_0_a2_1               Net       -        -       0.274     -           1         
read_0.count_RNIUN13[7]       NOR3C     C        In      -         2.272       -         
read_0.count_RNIUN13[7]       NOR3C     Y        Out     0.566     2.838       -         
count_c7_0_a2_3               Net       -        -       0.274     -           1         
read_0.count_RNICV26[2]       NOR2B     B        In      -         3.111       -         
read_0.count_RNICV26[2]       NOR2B     Y        Out     0.439     3.551       -         
count_c7                      Net       -        -       1.299     -           7         
read_0.count_RNIH1K7[9]       OR2A      A        In      -         4.849       -         
read_0.count_RNIH1K7[9]       OR2A      Y        Out     0.457     5.306       -         
N_571                         Net       -        -       0.686     -           3         
read_0.count_RNICAKG[10]      OR2A      B        In      -         5.993       -         
read_0.count_RNICAKG[10]      OR2A      Y        Out     0.550     6.543       -         
N_572                         Net       -        -       0.328     -           2         
read_0.count_RNI8KKP[11]      OR2A      B        In      -         6.871       -         
read_0.count_RNI8KKP[11]      OR2A      Y        Out     0.550     7.421       -         
N_573                         Net       -        -       1.007     -           4         
read_0.count_RNI2OLK1[12]     OR3A      B        In      -         8.428       -         
read_0.count_RNI2OLK1[12]     OR3A      Y        Out     0.608     9.036       -         
N_576                         Net       -        -       0.686     -           3         
read_0.count_RNO_2[15]        NOR3A     C        In      -         9.722       -         
read_0.count_RNO_2[15]        NOR3A     Y        Out     0.609     10.332      -         
N_595                         Net       -        -       0.274     -           1         
read_0.count_RNO[15]          OR3       C        In      -         10.605      -         
read_0.count_RNO[15]          OR3       Y        Out     0.581     11.187      -         
count_e15                     Net       -        -       0.274     -           1         
read_0.count[15]              DFN1      D        In      -         11.460      -         
=========================================================================================
Total path delay (propagation time + setup) of 11.919 is 5.729(48.1%) logic and 6.190(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      11.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.744

    Number of logic level(s):                9
    Starting point:                          read_0.count[1] / Q
    Ending point:                            read_0.count[15] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
read_0.count[1]               DFN1      Q        Out     0.494     0.494       -         
un5lto1                       Net       -        -       1.089     -           5         
read_0.count_RNILHG1[0]       NOR2B     B        In      -         1.582       -         
read_0.count_RNILHG1[0]       NOR2B     Y        Out     0.439     2.022       -         
count_c7_1                    Net       -        -       0.328     -           2         
read_0.count_RNIE713[2]       NOR3C     C        In      -         2.350       -         
read_0.count_RNIE713[2]       NOR3C     Y        Out     0.566     2.916       -         
count_c7_0_a2_4               Net       -        -       0.274     -           1         
read_0.count_RNICV26[2]       NOR2B     A        In      -         3.190       -         
read_0.count_RNICV26[2]       NOR2B     Y        Out     0.415     3.605       -         
count_c7                      Net       -        -       1.299     -           7         
read_0.count_RNIH1K7[9]       OR2A      A        In      -         4.904       -         
read_0.count_RNIH1K7[9]       OR2A      Y        Out     0.457     5.361       -         
N_571                         Net       -        -       0.686     -           3         
read_0.count_RNICAKG[10]      OR2A      B        In      -         6.047       -         
read_0.count_RNICAKG[10]      OR2A      Y        Out     0.550     6.597       -         
N_572                         Net       -        -       0.328     -           2         
read_0.count_RNI8KKP[11]      OR2A      B        In      -         6.926       -         
read_0.count_RNI8KKP[11]      OR2A      Y        Out     0.550     7.476       -         
N_573                         Net       -        -       1.007     -           4         
read_0.count_RNI2OLK1[12]     OR3A      B        In      -         8.483       -         
read_0.count_RNI2OLK1[12]     OR3A      Y        Out     0.608     9.091       -         
N_576                         Net       -        -       0.686     -           3         
read_0.count_RNO_0[15]        NOR3B     B        In      -         9.777       -         
read_0.count_RNO_0[15]        NOR3B     Y        Out     0.516     10.293      -         
N_52                          Net       -        -       0.274     -           1         
read_0.count_RNO[15]          OR3       A        In      -         10.567      -         
read_0.count_RNO[15]          OR3       Y        Out     0.415     10.982      -         
count_e15                     Net       -        -       0.274     -           1         
read_0.count[15]              DFN1      D        In      -         11.256      -         
=========================================================================================
Total path delay (propagation time + setup) of 11.744 is 5.500(46.8%) logic and 6.244(53.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      11.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.713

    Number of logic level(s):                9
    Starting point:                          read_0.count[6] / Q
    Ending point:                            read_0.count[15] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
read_0.count[6]               DFN1      Q        Out     0.494     0.494       -         
count[6]                      Net       -        -       1.089     -           5         
read_0.count_RNIVRG1[5]       NOR2B     B        In      -         1.582       -         
read_0.count_RNIVRG1[5]       NOR2B     Y        Out     0.439     2.022       -         
count_c7_0_a2_1               Net       -        -       0.274     -           1         
read_0.count_RNIUN13[7]       NOR3C     C        In      -         2.295       -         
read_0.count_RNIUN13[7]       NOR3C     Y        Out     0.566     2.862       -         
count_c7_0_a2_3               Net       -        -       0.274     -           1         
read_0.count_RNICV26[2]       NOR2B     B        In      -         3.135       -         
read_0.count_RNICV26[2]       NOR2B     Y        Out     0.439     3.574       -         
count_c7                      Net       -        -       1.299     -           7         
read_0.count_RNIH1K7[9]       OR2A      A        In      -         4.873       -         
read_0.count_RNIH1K7[9]       OR2A      Y        Out     0.457     5.330       -         
N_571                         Net       -        -       0.686     -           3         
read_0.count_RNICAKG[10]      OR2A      B        In      -         6.016       -         
read_0.count_RNICAKG[10]      OR2A      Y        Out     0.550     6.566       -         
N_572                         Net       -        -       0.328     -           2         
read_0.count_RNI8KKP[11]      OR2A      B        In      -         6.895       -         
read_0.count_RNI8KKP[11]      OR2A      Y        Out     0.550     7.445       -         
N_573                         Net       -        -       1.007     -           4         
read_0.count_RNI2OLK1[12]     OR3A      B        In      -         8.452       -         
read_0.count_RNI2OLK1[12]     OR3A      Y        Out     0.608     9.060       -         
N_576                         Net       -        -       0.686     -           3         
read_0.count_RNO_0[15]        NOR3B     B        In      -         9.746       -         
read_0.count_RNO_0[15]        NOR3B     Y        Out     0.516     10.262      -         
N_52                          Net       -        -       0.274     -           1         
read_0.count_RNO[15]          OR3       A        In      -         10.536      -         
read_0.count_RNO[15]          OR3       Y        Out     0.415     10.951      -         
count_e15                     Net       -        -       0.274     -           1         
read_0.count[15]              DFN1      D        In      -         11.225      -         
=========================================================================================
Total path delay (propagation time + setup) of 11.713 is 5.523(47.2%) logic and 6.190(52.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport13>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                                       Arrival          
Instance                            Reference     Type        Pin              Net                                 Time        Slack
                                    Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          CoreAPB3_0_APBmslave0_PSELx         0.000       3.732
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]      0.000       4.497
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[14]     CoreAPB3_0_APBmslave0_PADDR[14]     0.000       4.581
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]      0.000       4.615
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[13]     CoreAPB3_0_APBmslave0_PADDR[13]     0.000       4.700
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]      0.000       5.228
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWRITE        CoreAPB3_0_APBmslave0_PWRITE        0.000       5.300
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[16]     CoreAPB3_0_APBmslave0_PADDR[16]     0.000       5.336
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     CoreAPB3_0_APBmslave0_PADDR[11]     0.000       5.349
controller_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[19]     CoreAPB3_0_APBmslave0_PADDR[19]     0.000       5.418
====================================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                       Starting                                      Required          
Instance               Reference     Type       Pin     Net          Time         Slack
                       Clock                                                           
---------------------------------------------------------------------------------------
read_0.PRDATA_1[0]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[1]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[2]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[3]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[4]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[5]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[6]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[7]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[8]     System        DFN1E1     E       PRDATA21     9.482        3.732
read_0.PRDATA_1[9]     System        DFN1E1     E       PRDATA21     9.482        3.732
=======================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="N:\373\controller\synthesis\controller.srr:srsfN:\373\controller\synthesis\controller.srs:fp:58026:59250:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.518
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.482

    - Propagation time:                      5.750
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.732

    Number of logic level(s):                3
    Starting point:                          controller_MSS_0.MSS_ADLIB_INST / MSSPSEL
    Ending point:                            read_0.PRDATA_1[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                  Pin         Pin               Arrival     No. of    
Name                                Type        Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
controller_MSS_0.MSS_ADLIB_INST     MSS_APB     MSSPSEL     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PSELx         Net         -           -       1.810     -           15        
read_0.PRDATA21_8                   NOR2A       A           In      -         1.810       -         
read_0.PRDATA21_8                   NOR2A       Y           Out     0.534     2.344       -         
PRDATA21_8                          Net         -           -       0.274     -           1         
read_0.PRDATA21_18                  NOR3C       B           In      -         2.618       -         
read_0.PRDATA21_18                  NOR3C       Y           Out     0.516     3.134       -         
PRDATA21_18                         Net         -           -       0.328     -           2         
read_0.PRDATA21                     NOR3C       B           In      -         3.462       -         
read_0.PRDATA21                     NOR3C       Y           Out     0.516     3.978       -         
PRDATA21                            Net         -           -       1.772     -           14        
read_0.PRDATA_1[0]                  DFN1E1      E           In      -         5.750       -         
====================================================================================================
Total path delay (propagation time + setup) of 6.268 is 2.084(33.2%) logic and 4.184(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_-1
<a name=cellreport17>Report for cell controller.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2     5      1.0        5.0
              AND3    24      1.0       24.0
               AO1    10      1.0       10.0
              AO16     1      1.0        1.0
              AO1A     5      1.0        5.0
              AO1B     3      1.0        3.0
              AO1C     3      1.0        3.0
              AO1D     1      1.0        1.0
              AOI1     6      1.0        6.0
             AOI1B     3      1.0        3.0
              AX1A     3      1.0        3.0
              AX1E     1      1.0        1.0
             AXOI4     1      1.0        1.0
             AXOI5     1      1.0        1.0
              BUFF     1      1.0        1.0
               GND     7      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2     1      1.0        1.0
              NOR2    26      1.0       26.0
             NOR2A    54      1.0       54.0
             NOR2B    73      1.0       73.0
              NOR3    11      1.0       11.0
             NOR3A    26      1.0       26.0
             NOR3B    25      1.0       25.0
             NOR3C    64      1.0       64.0
               OA1     2      1.0        2.0
              OA1A     4      1.0        4.0
              OA1B     1      1.0        1.0
              OA1C    10      1.0       10.0
              OAI1     5      1.0        5.0
               OR2    11      1.0       11.0
              OR2A    11      1.0       11.0
              OR2B    14      1.0       14.0
               OR3     8      1.0        8.0
              OR3A     4      1.0        4.0
              OR3B     4      1.0        4.0
              OR3C     1      1.0        1.0
             RCOSC     1      0.0        0.0
               VCC     7      0.0        0.0
              XA1B     1      1.0        1.0
              XA1C     6      1.0        6.0
              XOR2    19      1.0       19.0


              DFN1    60      1.0       60.0
            DFN1E0     1      1.0        1.0
            DFN1E1    57      1.0       57.0
                   -----          ----------
             TOTAL   584               567.0


  IO Cell usage:
              cell count
             INBUF     1
         INBUF_MSS     1
            OUTBUF     7
        OUTBUF_MSS     1
           TRIBUFF     1
                   -----
             TOTAL    11


Core Cells         : 567 of 4608 (12%)
IO Cells           : 11

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 40MB peak: 115MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime
# Mon Nov 18 18:22:11 2013

###########################################################]

</pre></samp></body></html>
