<stg><name>ban_interface_Pipeline_VITIS_LOOP_53_1</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:1 %b_op2_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op2_load

]]></Node>
<StgValue><ssdm name="b_op2_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:2 %b_op1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_load

]]></Node>
<StgValue><ssdm name="b_op1_load_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader20:1 %i_12 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader20:3 %icmp_ln53 = icmp_eq  i2 %i_12, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader20:5 %add_ln53 = add i2 %i_12, i2 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:6 %br_ln53 = br i1 %icmp_ln53, void %.split_ifconv, void %_ZNK3BaneqERKS_.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.split_ifconv:1 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i_12, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split_ifconv:2 %add_ln54 = add i7 %shl_ln, i7 32

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split_ifconv:3 %add_ln54_1 = add i7 %shl_ln, i7 63

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="7">
<![CDATA[
.split_ifconv:4 %zext_ln54 = zext i7 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="97" op_0_bw="7">
<![CDATA[
.split_ifconv:5 %zext_ln54_1 = zext i7 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
.split_ifconv:6 %zext_ln54_3 = zext i7 %add_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:7 %add_ln54_2 = add i8 %zext_ln54_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="8">
<![CDATA[
.split_ifconv:8 %zext_ln54_4 = zext i8 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split_ifconv:9 %shl_ln54 = shl i128 1, i128 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="shl_ln54"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split_ifconv:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split_ifconv:11 %select_ln54 = select i1 %tmp, i128 0, i128 %shl_ln54

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
.split_ifconv:12 %shl_ln54_1 = shl i97 1, i97 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="97">
<![CDATA[
.split_ifconv:13 %zext_ln54_5 = zext i97 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split_ifconv:14 %sub_ln54 = sub i128 %select_ln54, i128 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split_ifconv:15 %and_ln54 = and i128 %b_op1_load_read, i128 %sub_ln54

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split_ifconv:16 %lshr_ln54 = lshr i128 %and_ln54, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="128">
<![CDATA[
.split_ifconv:17 %trunc_ln54 = trunc i128 %lshr_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split_ifconv:19 %and_ln54_1 = and i128 %b_op2_load_read, i128 %sub_ln54

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split_ifconv:20 %lshr_ln54_1 = lshr i128 %and_ln54_1, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="lshr_ln54_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="128">
<![CDATA[
.split_ifconv:21 %trunc_ln54_2 = trunc i128 %lshr_ln54_1

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:23 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln54, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="128">
<![CDATA[
.split_ifconv:24 %empty_65 = trunc i128 %lshr_ln54

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:25 %tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln54_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="128">
<![CDATA[
.split_ifconv:26 %empty_66 = trunc i128 %lshr_ln54_1

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:27 %notlhs949 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="notlhs949"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split_ifconv:28 %notrhs950 = icmp_eq  i23 %empty_65, i23 0

]]></Node>
<StgValue><ssdm name="notrhs950"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:30 %notlhs951 = icmp_ne  i8 %tmp_96, i8 255

]]></Node>
<StgValue><ssdm name="notlhs951"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split_ifconv:31 %notrhs952 = icmp_eq  i23 %empty_66, i23 0

]]></Node>
<StgValue><ssdm name="notrhs952"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split_ifconv:37 %store_ln53 = store i2 %add_ln53, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader20:0 %res = phi i1 %res_6, void %.split_ifconv, i1 1, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader20:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:18 %bitcast_ln54 = bitcast i32 %trunc_ln54

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:22 %bitcast_ln54_1 = bitcast i32 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="bitcast_ln54_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:34 %tmp_97 = fcmp_oeq  i32 %bitcast_ln54, i32 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZNK3BaneqERKS_.exit.loopexit.exitStub:0 %write_ln54 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_out, i1 %res

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
_ZNK3BaneqERKS_.exit.loopexit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:0 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:29 %empty_67 = or i1 %notrhs950, i1 %notlhs949

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:32 %empty_68 = or i1 %notrhs952, i1 %notlhs951

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:33 %empty_69 = and i1 %empty_67, i1 %empty_68

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:34 %tmp_97 = fcmp_oeq  i32 %bitcast_ln54, i32 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:35 %empty_70 = and i1 %empty_69, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:36 %res_6 = and i1 %empty_70, i1 %res

]]></Node>
<StgValue><ssdm name="res_6"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:38 %br_ln0 = br void %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="b_op1_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_op1_load"/></StgValue>
</port>
<port id="73" name="b_op2_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_op2_load"/></StgValue>
</port>
<port id="74" name="res_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="res_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="StgValue_75" to="i" fromId="75" toId="6">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i128" to="b_op2_load_read" fromId="77" toId="7">
</dataflow>
<dataflow id="79" from="b_op2_load" to="b_op2_load_read" fromId="73" toId="7">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i128" to="b_op1_load_read" fromId="77" toId="8">
</dataflow>
<dataflow id="81" from="b_op1_load" to="b_op1_load_read" fromId="72" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln0" fromId="82" toId="9">
</dataflow>
<dataflow id="84" from="i" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="85" from="i" to="i_12" fromId="6" toId="11">
</dataflow>
<dataflow id="86" from="i_12" to="icmp_ln53" fromId="11" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln53" fromId="87" toId="12">
</dataflow>
<dataflow id="89" from="i_12" to="add_ln53" fromId="11" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_90" to="add_ln53" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="icmp_ln53" to="br_ln53" fromId="12" toId="14">
</dataflow>
<dataflow id="94" from="_ssdm_op_BitConcatenate.i7.i2.i5" to="shl_ln" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="i_12" to="shl_ln" fromId="11" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="shl_ln" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="shl_ln" to="add_ln54" fromId="15" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln54" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="shl_ln" to="add_ln54_1" fromId="15" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln54_1" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="add_ln54" to="zext_ln54" fromId="16" toId="18">
</dataflow>
<dataflow id="105" from="add_ln54" to="zext_ln54_1" fromId="16" toId="19">
</dataflow>
<dataflow id="106" from="add_ln54_1" to="zext_ln54_3" fromId="17" toId="20">
</dataflow>
<dataflow id="107" from="zext_ln54_3" to="add_ln54_2" fromId="20" toId="21">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln54_2" fromId="108" toId="21">
</dataflow>
<dataflow id="110" from="add_ln54_2" to="zext_ln54_4" fromId="21" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_111" to="shl_ln54" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="zext_ln54_4" to="shl_ln54" fromId="22" toId="23">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="add_ln54_2" to="tmp" fromId="21" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_117" to="tmp" fromId="117" toId="24">
</dataflow>
<dataflow id="119" from="tmp" to="select_ln54" fromId="24" toId="25">
</dataflow>
<dataflow id="121" from="StgValue_120" to="select_ln54" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="shl_ln54" to="select_ln54" fromId="23" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="shl_ln54_1" fromId="123" toId="26">
</dataflow>
<dataflow id="125" from="zext_ln54_1" to="shl_ln54_1" fromId="19" toId="26">
</dataflow>
<dataflow id="126" from="shl_ln54_1" to="zext_ln54_5" fromId="26" toId="27">
</dataflow>
<dataflow id="127" from="select_ln54" to="sub_ln54" fromId="25" toId="28">
</dataflow>
<dataflow id="128" from="zext_ln54_5" to="sub_ln54" fromId="27" toId="28">
</dataflow>
<dataflow id="129" from="b_op1_load_read" to="and_ln54" fromId="8" toId="29">
</dataflow>
<dataflow id="130" from="sub_ln54" to="and_ln54" fromId="28" toId="29">
</dataflow>
<dataflow id="131" from="and_ln54" to="lshr_ln54" fromId="29" toId="30">
</dataflow>
<dataflow id="132" from="zext_ln54" to="lshr_ln54" fromId="18" toId="30">
</dataflow>
<dataflow id="133" from="lshr_ln54" to="trunc_ln54" fromId="30" toId="31">
</dataflow>
<dataflow id="134" from="b_op2_load_read" to="and_ln54_1" fromId="7" toId="32">
</dataflow>
<dataflow id="135" from="sub_ln54" to="and_ln54_1" fromId="28" toId="32">
</dataflow>
<dataflow id="136" from="and_ln54_1" to="lshr_ln54_1" fromId="32" toId="33">
</dataflow>
<dataflow id="137" from="zext_ln54" to="lshr_ln54_1" fromId="18" toId="33">
</dataflow>
<dataflow id="138" from="lshr_ln54_1" to="trunc_ln54_2" fromId="33" toId="34">
</dataflow>
<dataflow id="140" from="_ssdm_op_PartSelect.i8.i128.i32.i32" to="tmp_s" fromId="139" toId="35">
</dataflow>
<dataflow id="141" from="lshr_ln54" to="tmp_s" fromId="30" toId="35">
</dataflow>
<dataflow id="143" from="StgValue_142" to="tmp_s" fromId="142" toId="35">
</dataflow>
<dataflow id="145" from="StgValue_144" to="tmp_s" fromId="144" toId="35">
</dataflow>
<dataflow id="146" from="lshr_ln54" to="empty_65" fromId="30" toId="36">
</dataflow>
<dataflow id="147" from="_ssdm_op_PartSelect.i8.i128.i32.i32" to="tmp_96" fromId="139" toId="37">
</dataflow>
<dataflow id="148" from="lshr_ln54_1" to="tmp_96" fromId="33" toId="37">
</dataflow>
<dataflow id="149" from="StgValue_142" to="tmp_96" fromId="142" toId="37">
</dataflow>
<dataflow id="150" from="StgValue_144" to="tmp_96" fromId="144" toId="37">
</dataflow>
<dataflow id="151" from="lshr_ln54_1" to="empty_66" fromId="33" toId="38">
</dataflow>
<dataflow id="152" from="tmp_s" to="notlhs949" fromId="35" toId="39">
</dataflow>
<dataflow id="154" from="StgValue_153" to="notlhs949" fromId="153" toId="39">
</dataflow>
<dataflow id="155" from="empty_65" to="notrhs950" fromId="36" toId="40">
</dataflow>
<dataflow id="157" from="StgValue_156" to="notrhs950" fromId="156" toId="40">
</dataflow>
<dataflow id="158" from="tmp_96" to="notlhs951" fromId="37" toId="41">
</dataflow>
<dataflow id="159" from="StgValue_153" to="notlhs951" fromId="153" toId="41">
</dataflow>
<dataflow id="160" from="empty_66" to="notrhs952" fromId="38" toId="42">
</dataflow>
<dataflow id="161" from="StgValue_156" to="notrhs952" fromId="156" toId="42">
</dataflow>
<dataflow id="162" from="add_ln53" to="store_ln53" fromId="13" toId="43">
</dataflow>
<dataflow id="163" from="i" to="store_ln53" fromId="6" toId="43">
</dataflow>
<dataflow id="164" from="res_6" to="res" fromId="56" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln0" to="res" fromId="57" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="167" from="StgValue_166" to="res" fromId="166" toId="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="br_ln0" to="res" fromId="10" toId="44">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="169" toId="45">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="45">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specpipeline_ln0" fromId="173" toId="45">
</dataflow>
<dataflow id="175" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="45">
</dataflow>
<dataflow id="176" from="StgValue_173" to="specpipeline_ln0" fromId="173" toId="45">
</dataflow>
<dataflow id="178" from="p_str" to="specpipeline_ln0" fromId="177" toId="45">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="179" toId="46">
</dataflow>
<dataflow id="182" from="StgValue_181" to="empty" fromId="181" toId="46">
</dataflow>
<dataflow id="183" from="StgValue_181" to="empty" fromId="181" toId="46">
</dataflow>
<dataflow id="184" from="StgValue_181" to="empty" fromId="181" toId="46">
</dataflow>
<dataflow id="185" from="trunc_ln54" to="bitcast_ln54" fromId="31" toId="47">
</dataflow>
<dataflow id="186" from="trunc_ln54_2" to="bitcast_ln54_1" fromId="34" toId="48">
</dataflow>
<dataflow id="187" from="bitcast_ln54" to="tmp_97" fromId="47" toId="49">
</dataflow>
<dataflow id="188" from="bitcast_ln54_1" to="tmp_97" fromId="48" toId="49">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopName" to="specloopname_ln52" fromId="189" toId="50">
</dataflow>
<dataflow id="192" from="empty_4" to="specloopname_ln52" fromId="191" toId="50">
</dataflow>
<dataflow id="193" from="notrhs950" to="empty_67" fromId="40" toId="51">
</dataflow>
<dataflow id="194" from="notlhs949" to="empty_67" fromId="39" toId="51">
</dataflow>
<dataflow id="195" from="notrhs952" to="empty_68" fromId="42" toId="52">
</dataflow>
<dataflow id="196" from="notlhs951" to="empty_68" fromId="41" toId="52">
</dataflow>
<dataflow id="197" from="empty_67" to="empty_69" fromId="51" toId="53">
</dataflow>
<dataflow id="198" from="empty_68" to="empty_69" fromId="52" toId="53">
</dataflow>
<dataflow id="199" from="bitcast_ln54" to="tmp_97" fromId="47" toId="54">
</dataflow>
<dataflow id="200" from="bitcast_ln54_1" to="tmp_97" fromId="48" toId="54">
</dataflow>
<dataflow id="201" from="empty_69" to="empty_70" fromId="53" toId="55">
</dataflow>
<dataflow id="202" from="tmp_97" to="empty_70" fromId="54" toId="55">
</dataflow>
<dataflow id="203" from="empty_70" to="res_6" fromId="55" toId="56">
</dataflow>
<dataflow id="204" from="res" to="res_6" fromId="44" toId="56">
</dataflow>
<dataflow id="206" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln54" fromId="205" toId="58">
</dataflow>
<dataflow id="207" from="res_out" to="write_ln54" fromId="74" toId="58">
</dataflow>
<dataflow id="208" from="res" to="write_ln54" fromId="44" toId="58">
</dataflow>
<dataflow id="209" from="icmp_ln53" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="210" from="icmp_ln53" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="211" from="icmp_ln53" to="StgValue_4" fromId="12" toId="4">
</dataflow>
</dataflows>


</stg>
