#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n14506.Q[0] (.latch clocked by pclk)
Endpoint  : n4497.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14506.clk[0] (.latch)                                           1.014     1.014
n14506.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16239.in[0] (.names)                                            1.014     2.070
n16239.out[0] (.names)                                           0.261     2.331
n16242.in[1] (.names)                                            1.014     3.344
n16242.out[0] (.names)                                           0.261     3.605
n16243.in[0] (.names)                                            1.014     4.619
n16243.out[0] (.names)                                           0.261     4.880
n16245.in[0] (.names)                                            1.014     5.894
n16245.out[0] (.names)                                           0.261     6.155
n16246.in[0] (.names)                                            1.014     7.169
n16246.out[0] (.names)                                           0.261     7.430
n16284.in[2] (.names)                                            1.014     8.444
n16284.out[0] (.names)                                           0.261     8.705
n16311.in[1] (.names)                                            1.014     9.719
n16311.out[0] (.names)                                           0.261     9.980
n16320.in[0] (.names)                                            1.014    10.993
n16320.out[0] (.names)                                           0.261    11.254
n16262.in[2] (.names)                                            1.014    12.268
n16262.out[0] (.names)                                           0.261    12.529
n16321.in[0] (.names)                                            1.014    13.543
n16321.out[0] (.names)                                           0.261    13.804
n16293.in[0] (.names)                                            1.014    14.818
n16293.out[0] (.names)                                           0.261    15.079
n16124.in[0] (.names)                                            1.014    16.093
n16124.out[0] (.names)                                           0.261    16.354
n16125.in[3] (.names)                                            1.014    17.367
n16125.out[0] (.names)                                           0.261    17.628
n16129.in[2] (.names)                                            1.014    18.642
n16129.out[0] (.names)                                           0.261    18.903
n16130.in[1] (.names)                                            1.014    19.917
n16130.out[0] (.names)                                           0.261    20.178
n16119.in[0] (.names)                                            1.014    21.192
n16119.out[0] (.names)                                           0.261    21.453
n16133.in[1] (.names)                                            1.014    22.467
n16133.out[0] (.names)                                           0.261    22.728
n16134.in[1] (.names)                                            1.014    23.742
n16134.out[0] (.names)                                           0.261    24.003
n16135.in[0] (.names)                                            1.014    25.016
n16135.out[0] (.names)                                           0.261    25.277
n16137.in[1] (.names)                                            1.014    26.291
n16137.out[0] (.names)                                           0.261    26.552
n16169.in[0] (.names)                                            1.014    27.566
n16169.out[0] (.names)                                           0.261    27.827
n16162.in[0] (.names)                                            1.014    28.841
n16162.out[0] (.names)                                           0.261    29.102
n16171.in[0] (.names)                                            1.014    30.116
n16171.out[0] (.names)                                           0.261    30.377
n16172.in[0] (.names)                                            1.014    31.390
n16172.out[0] (.names)                                           0.261    31.651
n16179.in[0] (.names)                                            1.014    32.665
n16179.out[0] (.names)                                           0.261    32.926
n16180.in[0] (.names)                                            1.014    33.940
n16180.out[0] (.names)                                           0.261    34.201
n16182.in[0] (.names)                                            1.014    35.215
n16182.out[0] (.names)                                           0.261    35.476
n16183.in[0] (.names)                                            1.014    36.490
n16183.out[0] (.names)                                           0.261    36.751
n16184.in[0] (.names)                                            1.014    37.765
n16184.out[0] (.names)                                           0.261    38.026
n16185.in[0] (.names)                                            1.014    39.039
n16185.out[0] (.names)                                           0.261    39.300
n16156.in[0] (.names)                                            1.014    40.314
n16156.out[0] (.names)                                           0.261    40.575
n16186.in[0] (.names)                                            1.014    41.589
n16186.out[0] (.names)                                           0.261    41.850
n16187.in[0] (.names)                                            1.014    42.864
n16187.out[0] (.names)                                           0.261    43.125
n16188.in[0] (.names)                                            1.014    44.139
n16188.out[0] (.names)                                           0.261    44.400
n16189.in[1] (.names)                                            1.014    45.413
n16189.out[0] (.names)                                           0.261    45.674
n16190.in[0] (.names)                                            1.014    46.688
n16190.out[0] (.names)                                           0.261    46.949
n15004.in[0] (.names)                                            1.014    47.963
n15004.out[0] (.names)                                           0.261    48.224
n16193.in[0] (.names)                                            1.014    49.238
n16193.out[0] (.names)                                           0.261    49.499
n14526.in[0] (.names)                                            1.014    50.513
n14526.out[0] (.names)                                           0.261    50.774
n14381.in[0] (.names)                                            1.014    51.787
n14381.out[0] (.names)                                           0.261    52.048
n4497.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4497.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n12783.Q[0] (.latch clocked by pclk)
Endpoint  : n18363.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12783.clk[0] (.latch)                                           1.014     1.014
n12783.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14194.in[0] (.names)                                            1.014     2.070
n14194.out[0] (.names)                                           0.261     2.331
n14196.in[1] (.names)                                            1.014     3.344
n14196.out[0] (.names)                                           0.261     3.605
n14197.in[3] (.names)                                            1.014     4.619
n14197.out[0] (.names)                                           0.261     4.880
n14199.in[0] (.names)                                            1.014     5.894
n14199.out[0] (.names)                                           0.261     6.155
n14200.in[2] (.names)                                            1.014     7.169
n14200.out[0] (.names)                                           0.261     7.430
n13553.in[1] (.names)                                            1.014     8.444
n13553.out[0] (.names)                                           0.261     8.705
n14323.in[1] (.names)                                            1.014     9.719
n14323.out[0] (.names)                                           0.261     9.980
n14324.in[2] (.names)                                            1.014    10.993
n14324.out[0] (.names)                                           0.261    11.254
n14325.in[1] (.names)                                            1.014    12.268
n14325.out[0] (.names)                                           0.261    12.529
n14326.in[0] (.names)                                            1.014    13.543
n14326.out[0] (.names)                                           0.261    13.804
n14327.in[0] (.names)                                            1.014    14.818
n14327.out[0] (.names)                                           0.261    15.079
n14328.in[0] (.names)                                            1.014    16.093
n14328.out[0] (.names)                                           0.261    16.354
n14187.in[0] (.names)                                            1.014    17.367
n14187.out[0] (.names)                                           0.261    17.628
n14249.in[0] (.names)                                            1.014    18.642
n14249.out[0] (.names)                                           0.261    18.903
n14248.in[0] (.names)                                            1.014    19.917
n14248.out[0] (.names)                                           0.261    20.178
n14233.in[0] (.names)                                            1.014    21.192
n14233.out[0] (.names)                                           0.261    21.453
n14235.in[0] (.names)                                            1.014    22.467
n14235.out[0] (.names)                                           0.261    22.728
n14241.in[1] (.names)                                            1.014    23.742
n14241.out[0] (.names)                                           0.261    24.003
n14242.in[0] (.names)                                            1.014    25.016
n14242.out[0] (.names)                                           0.261    25.277
n18344.in[2] (.names)                                            1.014    26.291
n18344.out[0] (.names)                                           0.261    26.552
n18345.in[1] (.names)                                            1.014    27.566
n18345.out[0] (.names)                                           0.261    27.827
n18346.in[0] (.names)                                            1.014    28.841
n18346.out[0] (.names)                                           0.261    29.102
n18347.in[0] (.names)                                            1.014    30.116
n18347.out[0] (.names)                                           0.261    30.377
n18348.in[2] (.names)                                            1.014    31.390
n18348.out[0] (.names)                                           0.261    31.651
n18349.in[0] (.names)                                            1.014    32.665
n18349.out[0] (.names)                                           0.261    32.926
n18294.in[0] (.names)                                            1.014    33.940
n18294.out[0] (.names)                                           0.261    34.201
n18295.in[2] (.names)                                            1.014    35.215
n18295.out[0] (.names)                                           0.261    35.476
n18296.in[0] (.names)                                            1.014    36.490
n18296.out[0] (.names)                                           0.261    36.751
n18298.in[1] (.names)                                            1.014    37.765
n18298.out[0] (.names)                                           0.261    38.026
n18300.in[0] (.names)                                            1.014    39.039
n18300.out[0] (.names)                                           0.261    39.300
n14425.in[0] (.names)                                            1.014    40.314
n14425.out[0] (.names)                                           0.261    40.575
n18302.in[3] (.names)                                            1.014    41.589
n18302.out[0] (.names)                                           0.261    41.850
n18305.in[1] (.names)                                            1.014    42.864
n18305.out[0] (.names)                                           0.261    43.125
n18306.in[0] (.names)                                            1.014    44.139
n18306.out[0] (.names)                                           0.261    44.400
n16728.in[0] (.names)                                            1.014    45.413
n16728.out[0] (.names)                                           0.261    45.674
n14449.in[0] (.names)                                            1.014    46.688
n14449.out[0] (.names)                                           0.261    46.949
n18307.in[0] (.names)                                            1.014    47.963
n18307.out[0] (.names)                                           0.261    48.224
n18359.in[1] (.names)                                            1.014    49.238
n18359.out[0] (.names)                                           0.261    49.499
n14399.in[0] (.names)                                            1.014    50.513
n14399.out[0] (.names)                                           0.261    50.774
n18361.in[2] (.names)                                            1.014    51.787
n18361.out[0] (.names)                                           0.261    52.048
n18363.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18363.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n12858.Q[0] (.latch clocked by pclk)
Endpoint  : n9353.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12858.clk[0] (.latch)                                           1.014     1.014
n12858.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12855.in[0] (.names)                                            1.014     2.070
n12855.out[0] (.names)                                           0.261     2.331
n12857.in[0] (.names)                                            1.014     3.344
n12857.out[0] (.names)                                           0.261     3.605
n12859.in[2] (.names)                                            1.014     4.619
n12859.out[0] (.names)                                           0.261     4.880
n12860.in[0] (.names)                                            1.014     5.894
n12860.out[0] (.names)                                           0.261     6.155
n12862.in[1] (.names)                                            1.014     7.169
n12862.out[0] (.names)                                           0.261     7.430
n12960.in[0] (.names)                                            1.014     8.444
n12960.out[0] (.names)                                           0.261     8.705
n12964.in[2] (.names)                                            1.014     9.719
n12964.out[0] (.names)                                           0.261     9.980
n12967.in[1] (.names)                                            1.014    10.993
n12967.out[0] (.names)                                           0.261    11.254
n12940.in[0] (.names)                                            1.014    12.268
n12940.out[0] (.names)                                           0.261    12.529
n12968.in[0] (.names)                                            1.014    13.543
n12968.out[0] (.names)                                           0.261    13.804
n12969.in[1] (.names)                                            1.014    14.818
n12969.out[0] (.names)                                           0.261    15.079
n12970.in[0] (.names)                                            1.014    16.093
n12970.out[0] (.names)                                           0.261    16.354
n12971.in[0] (.names)                                            1.014    17.367
n12971.out[0] (.names)                                           0.261    17.628
n12974.in[1] (.names)                                            1.014    18.642
n12974.out[0] (.names)                                           0.261    18.903
n12975.in[0] (.names)                                            1.014    19.917
n12975.out[0] (.names)                                           0.261    20.178
n12937.in[0] (.names)                                            1.014    21.192
n12937.out[0] (.names)                                           0.261    21.453
n12938.in[0] (.names)                                            1.014    22.467
n12938.out[0] (.names)                                           0.261    22.728
n12939.in[0] (.names)                                            1.014    23.742
n12939.out[0] (.names)                                           0.261    24.003
n12941.in[0] (.names)                                            1.014    25.016
n12941.out[0] (.names)                                           0.261    25.277
n12942.in[1] (.names)                                            1.014    26.291
n12942.out[0] (.names)                                           0.261    26.552
n12943.in[0] (.names)                                            1.014    27.566
n12943.out[0] (.names)                                           0.261    27.827
n12945.in[0] (.names)                                            1.014    28.841
n12945.out[0] (.names)                                           0.261    29.102
n12946.in[0] (.names)                                            1.014    30.116
n12946.out[0] (.names)                                           0.261    30.377
n12947.in[0] (.names)                                            1.014    31.390
n12947.out[0] (.names)                                           0.261    31.651
n13094.in[1] (.names)                                            1.014    32.665
n13094.out[0] (.names)                                           0.261    32.926
n13096.in[0] (.names)                                            1.014    33.940
n13096.out[0] (.names)                                           0.261    34.201
n13100.in[3] (.names)                                            1.014    35.215
n13100.out[0] (.names)                                           0.261    35.476
n13105.in[1] (.names)                                            1.014    36.490
n13105.out[0] (.names)                                           0.261    36.751
n13107.in[3] (.names)                                            1.014    37.765
n13107.out[0] (.names)                                           0.261    38.026
n11003.in[1] (.names)                                            1.014    39.039
n11003.out[0] (.names)                                           0.261    39.300
n13108.in[0] (.names)                                            1.014    40.314
n13108.out[0] (.names)                                           0.261    40.575
n13269.in[2] (.names)                                            1.014    41.589
n13269.out[0] (.names)                                           0.261    41.850
n9339.in[0] (.names)                                             1.014    42.864
n9339.out[0] (.names)                                            0.261    43.125
n9302.in[0] (.names)                                             1.014    44.139
n9302.out[0] (.names)                                            0.261    44.400
n13270.in[0] (.names)                                            1.014    45.413
n13270.out[0] (.names)                                           0.261    45.674
n5134.in[0] (.names)                                             1.014    46.688
n5134.out[0] (.names)                                            0.261    46.949
n13271.in[0] (.names)                                            1.014    47.963
n13271.out[0] (.names)                                           0.261    48.224
n13266.in[0] (.names)                                            1.014    49.238
n13266.out[0] (.names)                                           0.261    49.499
n406.in[0] (.names)                                              1.014    50.513
n406.out[0] (.names)                                             0.261    50.774
n9352.in[0] (.names)                                             1.014    51.787
n9352.out[0] (.names)                                            0.261    52.048
n9353.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9353.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n342.Q[0] (.latch clocked by pclk)
Endpoint  : n368.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n342.clk[0] (.latch)                                             1.014     1.014
n342.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1489.in[0] (.names)                                             1.014     2.070
n1489.out[0] (.names)                                            0.261     2.331
n1491.in[2] (.names)                                             1.014     3.344
n1491.out[0] (.names)                                            0.261     3.605
n1492.in[0] (.names)                                             1.014     4.619
n1492.out[0] (.names)                                            0.261     4.880
n1493.in[0] (.names)                                             1.014     5.894
n1493.out[0] (.names)                                            0.261     6.155
n1495.in[1] (.names)                                             1.014     7.169
n1495.out[0] (.names)                                            0.261     7.430
n1509.in[1] (.names)                                             1.014     8.444
n1509.out[0] (.names)                                            0.261     8.705
n1645.in[0] (.names)                                             1.014     9.719
n1645.out[0] (.names)                                            0.261     9.980
n1647.in[1] (.names)                                             1.014    10.993
n1647.out[0] (.names)                                            0.261    11.254
n1648.in[0] (.names)                                             1.014    12.268
n1648.out[0] (.names)                                            0.261    12.529
n1643.in[1] (.names)                                             1.014    13.543
n1643.out[0] (.names)                                            0.261    13.804
n1642.in[0] (.names)                                             1.014    14.818
n1642.out[0] (.names)                                            0.261    15.079
n1553.in[2] (.names)                                             1.014    16.093
n1553.out[0] (.names)                                            0.261    16.354
n1603.in[2] (.names)                                             1.014    17.367
n1603.out[0] (.names)                                            0.261    17.628
n1639.in[2] (.names)                                             1.014    18.642
n1639.out[0] (.names)                                            0.261    18.903
n1534.in[0] (.names)                                             1.014    19.917
n1534.out[0] (.names)                                            0.261    20.178
n1535.in[3] (.names)                                             1.014    21.192
n1535.out[0] (.names)                                            0.261    21.453
n1547.in[1] (.names)                                             1.014    22.467
n1547.out[0] (.names)                                            0.261    22.728
n1548.in[0] (.names)                                             1.014    23.742
n1548.out[0] (.names)                                            0.261    24.003
n355.in[0] (.names)                                              1.014    25.016
n355.out[0] (.names)                                             0.261    25.277
n1270.in[1] (.names)                                             1.014    26.291
n1270.out[0] (.names)                                            0.261    26.552
n1272.in[3] (.names)                                             1.014    27.566
n1272.out[0] (.names)                                            0.261    27.827
n1273.in[0] (.names)                                             1.014    28.841
n1273.out[0] (.names)                                            0.261    29.102
n1274.in[0] (.names)                                             1.014    30.116
n1274.out[0] (.names)                                            0.261    30.377
n1275.in[0] (.names)                                             1.014    31.390
n1275.out[0] (.names)                                            0.261    31.651
n1276.in[0] (.names)                                             1.014    32.665
n1276.out[0] (.names)                                            0.261    32.926
n1284.in[0] (.names)                                             1.014    33.940
n1284.out[0] (.names)                                            0.261    34.201
n1266.in[0] (.names)                                             1.014    35.215
n1266.out[0] (.names)                                            0.261    35.476
n1265.in[0] (.names)                                             1.014    36.490
n1265.out[0] (.names)                                            0.261    36.751
n1268.in[0] (.names)                                             1.014    37.765
n1268.out[0] (.names)                                            0.261    38.026
n1280.in[0] (.names)                                             1.014    39.039
n1280.out[0] (.names)                                            0.261    39.300
n1281.in[1] (.names)                                             1.014    40.314
n1281.out[0] (.names)                                            0.261    40.575
n1282.in[0] (.names)                                             1.014    41.589
n1282.out[0] (.names)                                            0.261    41.850
n1292.in[1] (.names)                                             1.014    42.864
n1292.out[0] (.names)                                            0.261    43.125
n1294.in[2] (.names)                                             1.014    44.139
n1294.out[0] (.names)                                            0.261    44.400
n1234.in[0] (.names)                                             1.014    45.413
n1234.out[0] (.names)                                            0.261    45.674
n1293.in[0] (.names)                                             1.014    46.688
n1293.out[0] (.names)                                            0.261    46.949
n542.in[0] (.names)                                              1.014    47.963
n542.out[0] (.names)                                             0.261    48.224
n1295.in[0] (.names)                                             1.014    49.238
n1295.out[0] (.names)                                            0.261    49.499
n1296.in[1] (.names)                                             1.014    50.513
n1296.out[0] (.names)                                            0.261    50.774
n546.in[1] (.names)                                              1.014    51.787
n546.out[0] (.names)                                             0.261    52.048
n368.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n368.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n381.Q[0] (.latch clocked by pclk)
Endpoint  : n9329.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n381.clk[0] (.latch)                                             1.014     1.014
n381.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9217.in[0] (.names)                                             1.014     2.070
n9217.out[0] (.names)                                            0.261     2.331
n9219.in[0] (.names)                                             1.014     3.344
n9219.out[0] (.names)                                            0.261     3.605
n9220.in[0] (.names)                                             1.014     4.619
n9220.out[0] (.names)                                            0.261     4.880
n9218.in[0] (.names)                                             1.014     5.894
n9218.out[0] (.names)                                            0.261     6.155
n9082.in[0] (.names)                                             1.014     7.169
n9082.out[0] (.names)                                            0.261     7.430
n9076.in[1] (.names)                                             1.014     8.444
n9076.out[0] (.names)                                            0.261     8.705
n9083.in[0] (.names)                                             1.014     9.719
n9083.out[0] (.names)                                            0.261     9.980
n9085.in[1] (.names)                                             1.014    10.993
n9085.out[0] (.names)                                            0.261    11.254
n9086.in[2] (.names)                                             1.014    12.268
n9086.out[0] (.names)                                            0.261    12.529
n9087.in[0] (.names)                                             1.014    13.543
n9087.out[0] (.names)                                            0.261    13.804
n9088.in[1] (.names)                                             1.014    14.818
n9088.out[0] (.names)                                            0.261    15.079
n9089.in[1] (.names)                                             1.014    16.093
n9089.out[0] (.names)                                            0.261    16.354
n9090.in[1] (.names)                                             1.014    17.367
n9090.out[0] (.names)                                            0.261    17.628
n9094.in[0] (.names)                                             1.014    18.642
n9094.out[0] (.names)                                            0.261    18.903
n4392.in[0] (.names)                                             1.014    19.917
n4392.out[0] (.names)                                            0.261    20.178
n20028.in[0] (.names)                                            1.014    21.192
n20028.out[0] (.names)                                           0.261    21.453
n20040.in[1] (.names)                                            1.014    22.467
n20040.out[0] (.names)                                           0.261    22.728
n20035.in[0] (.names)                                            1.014    23.742
n20035.out[0] (.names)                                           0.261    24.003
n20036.in[0] (.names)                                            1.014    25.016
n20036.out[0] (.names)                                           0.261    25.277
n20037.in[0] (.names)                                            1.014    26.291
n20037.out[0] (.names)                                           0.261    26.552
n20038.in[0] (.names)                                            1.014    27.566
n20038.out[0] (.names)                                           0.261    27.827
n20032.in[0] (.names)                                            1.014    28.841
n20032.out[0] (.names)                                           0.261    29.102
n20034.in[1] (.names)                                            1.014    30.116
n20034.out[0] (.names)                                           0.261    30.377
n20065.in[1] (.names)                                            1.014    31.390
n20065.out[0] (.names)                                           0.261    31.651
n20043.in[0] (.names)                                            1.014    32.665
n20043.out[0] (.names)                                           0.261    32.926
n20045.in[0] (.names)                                            1.014    33.940
n20045.out[0] (.names)                                           0.261    34.201
n20046.in[1] (.names)                                            1.014    35.215
n20046.out[0] (.names)                                           0.261    35.476
n20047.in[0] (.names)                                            1.014    36.490
n20047.out[0] (.names)                                           0.261    36.751
n20048.in[0] (.names)                                            1.014    37.765
n20048.out[0] (.names)                                           0.261    38.026
n20051.in[2] (.names)                                            1.014    39.039
n20051.out[0] (.names)                                           0.261    39.300
n20052.in[0] (.names)                                            1.014    40.314
n20052.out[0] (.names)                                           0.261    40.575
n20053.in[0] (.names)                                            1.014    41.589
n20053.out[0] (.names)                                           0.261    41.850
n9301.in[0] (.names)                                             1.014    42.864
n9301.out[0] (.names)                                            0.261    43.125
n13284.in[0] (.names)                                            1.014    44.139
n13284.out[0] (.names)                                           0.261    44.400
n20054.in[2] (.names)                                            1.014    45.413
n20054.out[0] (.names)                                           0.261    45.674
n20055.in[0] (.names)                                            1.014    46.688
n20055.out[0] (.names)                                           0.261    46.949
n20059.in[1] (.names)                                            1.014    47.963
n20059.out[0] (.names)                                           0.261    48.224
n20061.in[0] (.names)                                            1.014    49.238
n20061.out[0] (.names)                                           0.261    49.499
n20063.in[2] (.names)                                            1.014    50.513
n20063.out[0] (.names)                                           0.261    50.774
n9328.in[1] (.names)                                             1.014    51.787
n9328.out[0] (.names)                                            0.261    52.048
n9329.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9329.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n12858.Q[0] (.latch clocked by pclk)
Endpoint  : out:n406.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12858.clk[0] (.latch)                                           1.014     1.014
n12858.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12855.in[0] (.names)                                            1.014     2.070
n12855.out[0] (.names)                                           0.261     2.331
n12857.in[0] (.names)                                            1.014     3.344
n12857.out[0] (.names)                                           0.261     3.605
n12859.in[2] (.names)                                            1.014     4.619
n12859.out[0] (.names)                                           0.261     4.880
n12860.in[0] (.names)                                            1.014     5.894
n12860.out[0] (.names)                                           0.261     6.155
n12862.in[1] (.names)                                            1.014     7.169
n12862.out[0] (.names)                                           0.261     7.430
n12960.in[0] (.names)                                            1.014     8.444
n12960.out[0] (.names)                                           0.261     8.705
n12964.in[2] (.names)                                            1.014     9.719
n12964.out[0] (.names)                                           0.261     9.980
n12967.in[1] (.names)                                            1.014    10.993
n12967.out[0] (.names)                                           0.261    11.254
n12940.in[0] (.names)                                            1.014    12.268
n12940.out[0] (.names)                                           0.261    12.529
n12968.in[0] (.names)                                            1.014    13.543
n12968.out[0] (.names)                                           0.261    13.804
n12969.in[1] (.names)                                            1.014    14.818
n12969.out[0] (.names)                                           0.261    15.079
n12970.in[0] (.names)                                            1.014    16.093
n12970.out[0] (.names)                                           0.261    16.354
n12971.in[0] (.names)                                            1.014    17.367
n12971.out[0] (.names)                                           0.261    17.628
n12974.in[1] (.names)                                            1.014    18.642
n12974.out[0] (.names)                                           0.261    18.903
n12975.in[0] (.names)                                            1.014    19.917
n12975.out[0] (.names)                                           0.261    20.178
n12937.in[0] (.names)                                            1.014    21.192
n12937.out[0] (.names)                                           0.261    21.453
n12938.in[0] (.names)                                            1.014    22.467
n12938.out[0] (.names)                                           0.261    22.728
n12939.in[0] (.names)                                            1.014    23.742
n12939.out[0] (.names)                                           0.261    24.003
n12941.in[0] (.names)                                            1.014    25.016
n12941.out[0] (.names)                                           0.261    25.277
n12942.in[1] (.names)                                            1.014    26.291
n12942.out[0] (.names)                                           0.261    26.552
n12943.in[0] (.names)                                            1.014    27.566
n12943.out[0] (.names)                                           0.261    27.827
n12945.in[0] (.names)                                            1.014    28.841
n12945.out[0] (.names)                                           0.261    29.102
n12946.in[0] (.names)                                            1.014    30.116
n12946.out[0] (.names)                                           0.261    30.377
n12947.in[0] (.names)                                            1.014    31.390
n12947.out[0] (.names)                                           0.261    31.651
n13094.in[1] (.names)                                            1.014    32.665
n13094.out[0] (.names)                                           0.261    32.926
n13096.in[0] (.names)                                            1.014    33.940
n13096.out[0] (.names)                                           0.261    34.201
n13100.in[3] (.names)                                            1.014    35.215
n13100.out[0] (.names)                                           0.261    35.476
n13105.in[1] (.names)                                            1.014    36.490
n13105.out[0] (.names)                                           0.261    36.751
n13107.in[3] (.names)                                            1.014    37.765
n13107.out[0] (.names)                                           0.261    38.026
n11003.in[1] (.names)                                            1.014    39.039
n11003.out[0] (.names)                                           0.261    39.300
n13108.in[0] (.names)                                            1.014    40.314
n13108.out[0] (.names)                                           0.261    40.575
n13269.in[2] (.names)                                            1.014    41.589
n13269.out[0] (.names)                                           0.261    41.850
n9339.in[0] (.names)                                             1.014    42.864
n9339.out[0] (.names)                                            0.261    43.125
n9302.in[0] (.names)                                             1.014    44.139
n9302.out[0] (.names)                                            0.261    44.400
n13270.in[0] (.names)                                            1.014    45.413
n13270.out[0] (.names)                                           0.261    45.674
n5134.in[0] (.names)                                             1.014    46.688
n5134.out[0] (.names)                                            0.261    46.949
n13271.in[0] (.names)                                            1.014    47.963
n13271.out[0] (.names)                                           0.261    48.224
n13266.in[0] (.names)                                            1.014    49.238
n13266.out[0] (.names)                                           0.261    49.499
n406.in[0] (.names)                                              1.014    50.513
n406.out[0] (.names)                                             0.261    50.774
out:n406.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 7
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n4931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4573.in[2] (.names)                                             1.014    10.993
n4573.out[0] (.names)                                            0.261    11.254
n4498.in[0] (.names)                                             1.014    12.268
n4498.out[0] (.names)                                            0.261    12.529
n4556.in[0] (.names)                                             1.014    13.543
n4556.out[0] (.names)                                            0.261    13.804
n4224.in[1] (.names)                                             1.014    14.818
n4224.out[0] (.names)                                            0.261    15.079
n4225.in[1] (.names)                                             1.014    16.093
n4225.out[0] (.names)                                            0.261    16.354
n4227.in[0] (.names)                                             1.014    17.367
n4227.out[0] (.names)                                            0.261    17.628
n4228.in[1] (.names)                                             1.014    18.642
n4228.out[0] (.names)                                            0.261    18.903
n4229.in[0] (.names)                                             1.014    19.917
n4229.out[0] (.names)                                            0.261    20.178
n4230.in[0] (.names)                                             1.014    21.192
n4230.out[0] (.names)                                            0.261    21.453
n4270.in[0] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4271.in[0] (.names)                                             1.014    23.742
n4271.out[0] (.names)                                            0.261    24.003
n4272.in[0] (.names)                                             1.014    25.016
n4272.out[0] (.names)                                            0.261    25.277
n4274.in[0] (.names)                                             1.014    26.291
n4274.out[0] (.names)                                            0.261    26.552
n4275.in[0] (.names)                                             1.014    27.566
n4275.out[0] (.names)                                            0.261    27.827
n4278.in[0] (.names)                                             1.014    28.841
n4278.out[0] (.names)                                            0.261    29.102
n4262.in[1] (.names)                                             1.014    30.116
n4262.out[0] (.names)                                            0.261    30.377
n4263.in[1] (.names)                                             1.014    31.390
n4263.out[0] (.names)                                            0.261    31.651
n4264.in[0] (.names)                                             1.014    32.665
n4264.out[0] (.names)                                            0.261    32.926
n4265.in[1] (.names)                                             1.014    33.940
n4265.out[0] (.names)                                            0.261    34.201
n4266.in[0] (.names)                                             1.014    35.215
n4266.out[0] (.names)                                            0.261    35.476
n4285.in[2] (.names)                                             1.014    36.490
n4285.out[0] (.names)                                            0.261    36.751
n4286.in[0] (.names)                                             1.014    37.765
n4286.out[0] (.names)                                            0.261    38.026
n4281.in[1] (.names)                                             1.014    39.039
n4281.out[0] (.names)                                            0.261    39.300
n4288.in[0] (.names)                                             1.014    40.314
n4288.out[0] (.names)                                            0.261    40.575
n4289.in[0] (.names)                                             1.014    41.589
n4289.out[0] (.names)                                            0.261    41.850
n4290.in[0] (.names)                                             1.014    42.864
n4290.out[0] (.names)                                            0.261    43.125
n4291.in[0] (.names)                                             1.014    44.139
n4291.out[0] (.names)                                            0.261    44.400
n4292.in[0] (.names)                                             1.014    45.413
n4292.out[0] (.names)                                            0.261    45.674
n4027.in[0] (.names)                                             1.014    46.688
n4027.out[0] (.names)                                            0.261    46.949
n4293.in[2] (.names)                                             1.014    47.963
n4293.out[0] (.names)                                            0.261    48.224
n4017.in[1] (.names)                                             1.014    49.238
n4017.out[0] (.names)                                            0.261    49.499
n3936.in[0] (.names)                                             1.014    50.513
n3936.out[0] (.names)                                            0.261    50.774
n4931.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4931.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 8
Startpoint: n429.Q[0] (.latch clocked by pclk)
Endpoint  : n10960.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n429.clk[0] (.latch)                                             1.014     1.014
n429.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n11817.in[0] (.names)                                            1.014     2.070
n11817.out[0] (.names)                                           0.261     2.331
n11818.in[0] (.names)                                            1.014     3.344
n11818.out[0] (.names)                                           0.261     3.605
n11769.in[0] (.names)                                            1.014     4.619
n11769.out[0] (.names)                                           0.261     4.880
n11770.in[3] (.names)                                            1.014     5.894
n11770.out[0] (.names)                                           0.261     6.155
n11772.in[1] (.names)                                            1.014     7.169
n11772.out[0] (.names)                                           0.261     7.430
n11029.in[0] (.names)                                            1.014     8.444
n11029.out[0] (.names)                                           0.261     8.705
n11742.in[2] (.names)                                            1.014     9.719
n11742.out[0] (.names)                                           0.261     9.980
n11743.in[0] (.names)                                            1.014    10.993
n11743.out[0] (.names)                                           0.261    11.254
n11745.in[1] (.names)                                            1.014    12.268
n11745.out[0] (.names)                                           0.261    12.529
n11685.in[0] (.names)                                            1.014    13.543
n11685.out[0] (.names)                                           0.261    13.804
n11780.in[0] (.names)                                            1.014    14.818
n11780.out[0] (.names)                                           0.261    15.079
n11787.in[1] (.names)                                            1.014    16.093
n11787.out[0] (.names)                                           0.261    16.354
n11788.in[0] (.names)                                            1.014    17.367
n11788.out[0] (.names)                                           0.261    17.628
n11808.in[1] (.names)                                            1.014    18.642
n11808.out[0] (.names)                                           0.261    18.903
n11809.in[0] (.names)                                            1.014    19.917
n11809.out[0] (.names)                                           0.261    20.178
n11804.in[0] (.names)                                            1.014    21.192
n11804.out[0] (.names)                                           0.261    21.453
n11810.in[2] (.names)                                            1.014    22.467
n11810.out[0] (.names)                                           0.261    22.728
n11739.in[1] (.names)                                            1.014    23.742
n11739.out[0] (.names)                                           0.261    24.003
n11799.in[0] (.names)                                            1.014    25.016
n11799.out[0] (.names)                                           0.261    25.277
n11609.in[0] (.names)                                            1.014    26.291
n11609.out[0] (.names)                                           0.261    26.552
n11610.in[2] (.names)                                            1.014    27.566
n11610.out[0] (.names)                                           0.261    27.827
n11602.in[0] (.names)                                            1.014    28.841
n11602.out[0] (.names)                                           0.261    29.102
n11603.in[1] (.names)                                            1.014    30.116
n11603.out[0] (.names)                                           0.261    30.377
n11604.in[2] (.names)                                            1.014    31.390
n11604.out[0] (.names)                                           0.261    31.651
n11606.in[0] (.names)                                            1.014    32.665
n11606.out[0] (.names)                                           0.261    32.926
n11607.in[0] (.names)                                            1.014    33.940
n11607.out[0] (.names)                                           0.261    34.201
n11608.in[0] (.names)                                            1.014    35.215
n11608.out[0] (.names)                                           0.261    35.476
n11628.in[1] (.names)                                            1.014    36.490
n11628.out[0] (.names)                                           0.261    36.751
n11630.in[0] (.names)                                            1.014    37.765
n11630.out[0] (.names)                                           0.261    38.026
n11625.in[0] (.names)                                            1.014    39.039
n11625.out[0] (.names)                                           0.261    39.300
n11632.in[1] (.names)                                            1.014    40.314
n11632.out[0] (.names)                                           0.261    40.575
n11633.in[0] (.names)                                            1.014    41.589
n11633.out[0] (.names)                                           0.261    41.850
n11635.in[1] (.names)                                            1.014    42.864
n11635.out[0] (.names)                                           0.261    43.125
n11619.in[0] (.names)                                            1.014    44.139
n11619.out[0] (.names)                                           0.261    44.400
n11013.in[1] (.names)                                            1.014    45.413
n11013.out[0] (.names)                                           0.261    45.674
n11637.in[2] (.names)                                            1.014    46.688
n11637.out[0] (.names)                                           0.261    46.949
n11638.in[1] (.names)                                            1.014    47.963
n11638.out[0] (.names)                                           0.261    48.224
n9286.in[0] (.names)                                             1.014    49.238
n9286.out[0] (.names)                                            0.261    49.499
n10959.in[0] (.names)                                            1.014    50.513
n10959.out[0] (.names)                                           0.261    50.774
n10960.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10960.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n4879.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4631.in[1] (.names)                                             1.014    10.993
n4631.out[0] (.names)                                            0.261    11.254
n4633.in[1] (.names)                                             1.014    12.268
n4633.out[0] (.names)                                            0.261    12.529
n4628.in[1] (.names)                                             1.014    13.543
n4628.out[0] (.names)                                            0.261    13.804
n4629.in[0] (.names)                                             1.014    14.818
n4629.out[0] (.names)                                            0.261    15.079
n4599.in[0] (.names)                                             1.014    16.093
n4599.out[0] (.names)                                            0.261    16.354
n4600.in[2] (.names)                                             1.014    17.367
n4600.out[0] (.names)                                            0.261    17.628
n4602.in[2] (.names)                                             1.014    18.642
n4602.out[0] (.names)                                            0.261    18.903
n4603.in[0] (.names)                                             1.014    19.917
n4603.out[0] (.names)                                            0.261    20.178
n4605.in[2] (.names)                                             1.014    21.192
n4605.out[0] (.names)                                            0.261    21.453
n4611.in[2] (.names)                                             1.014    22.467
n4611.out[0] (.names)                                            0.261    22.728
n4616.in[2] (.names)                                             1.014    23.742
n4616.out[0] (.names)                                            0.261    24.003
n4617.in[0] (.names)                                             1.014    25.016
n4617.out[0] (.names)                                            0.261    25.277
n4618.in[0] (.names)                                             1.014    26.291
n4618.out[0] (.names)                                            0.261    26.552
n4619.in[0] (.names)                                             1.014    27.566
n4619.out[0] (.names)                                            0.261    27.827
n4620.in[1] (.names)                                             1.014    28.841
n4620.out[0] (.names)                                            0.261    29.102
n4622.in[2] (.names)                                             1.014    30.116
n4622.out[0] (.names)                                            0.261    30.377
n4623.in[3] (.names)                                             1.014    31.390
n4623.out[0] (.names)                                            0.261    31.651
n4624.in[0] (.names)                                             1.014    32.665
n4624.out[0] (.names)                                            0.261    32.926
n4626.in[0] (.names)                                             1.014    33.940
n4626.out[0] (.names)                                            0.261    34.201
n4635.in[1] (.names)                                             1.014    35.215
n4635.out[0] (.names)                                            0.261    35.476
n4517.in[0] (.names)                                             1.014    36.490
n4517.out[0] (.names)                                            0.261    36.751
n4873.in[2] (.names)                                             1.014    37.765
n4873.out[0] (.names)                                            0.261    38.026
n4926.in[0] (.names)                                             1.014    39.039
n4926.out[0] (.names)                                            0.261    39.300
n4927.in[0] (.names)                                             1.014    40.314
n4927.out[0] (.names)                                            0.261    40.575
n4928.in[0] (.names)                                             1.014    41.589
n4928.out[0] (.names)                                            0.261    41.850
n4922.in[0] (.names)                                             1.014    42.864
n4922.out[0] (.names)                                            0.261    43.125
n4923.in[0] (.names)                                             1.014    44.139
n4923.out[0] (.names)                                            0.261    44.400
n4929.in[1] (.names)                                             1.014    45.413
n4929.out[0] (.names)                                            0.261    45.674
n4930.in[1] (.names)                                             1.014    46.688
n4930.out[0] (.names)                                            0.261    46.949
n3939.in[0] (.names)                                             1.014    47.963
n3939.out[0] (.names)                                            0.261    48.224
n4877.in[1] (.names)                                             1.014    49.238
n4877.out[0] (.names)                                            0.261    49.499
n4878.in[1] (.names)                                             1.014    50.513
n4878.out[0] (.names)                                            0.261    50.774
n4879.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4879.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n4016.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4631.in[1] (.names)                                             1.014    10.993
n4631.out[0] (.names)                                            0.261    11.254
n4633.in[1] (.names)                                             1.014    12.268
n4633.out[0] (.names)                                            0.261    12.529
n4628.in[1] (.names)                                             1.014    13.543
n4628.out[0] (.names)                                            0.261    13.804
n4629.in[0] (.names)                                             1.014    14.818
n4629.out[0] (.names)                                            0.261    15.079
n4599.in[0] (.names)                                             1.014    16.093
n4599.out[0] (.names)                                            0.261    16.354
n4600.in[2] (.names)                                             1.014    17.367
n4600.out[0] (.names)                                            0.261    17.628
n4602.in[2] (.names)                                             1.014    18.642
n4602.out[0] (.names)                                            0.261    18.903
n4603.in[0] (.names)                                             1.014    19.917
n4603.out[0] (.names)                                            0.261    20.178
n4605.in[2] (.names)                                             1.014    21.192
n4605.out[0] (.names)                                            0.261    21.453
n4611.in[2] (.names)                                             1.014    22.467
n4611.out[0] (.names)                                            0.261    22.728
n4616.in[2] (.names)                                             1.014    23.742
n4616.out[0] (.names)                                            0.261    24.003
n4617.in[0] (.names)                                             1.014    25.016
n4617.out[0] (.names)                                            0.261    25.277
n4618.in[0] (.names)                                             1.014    26.291
n4618.out[0] (.names)                                            0.261    26.552
n4619.in[0] (.names)                                             1.014    27.566
n4619.out[0] (.names)                                            0.261    27.827
n4620.in[1] (.names)                                             1.014    28.841
n4620.out[0] (.names)                                            0.261    29.102
n4622.in[2] (.names)                                             1.014    30.116
n4622.out[0] (.names)                                            0.261    30.377
n4623.in[3] (.names)                                             1.014    31.390
n4623.out[0] (.names)                                            0.261    31.651
n4624.in[0] (.names)                                             1.014    32.665
n4624.out[0] (.names)                                            0.261    32.926
n4626.in[0] (.names)                                             1.014    33.940
n4626.out[0] (.names)                                            0.261    34.201
n4635.in[1] (.names)                                             1.014    35.215
n4635.out[0] (.names)                                            0.261    35.476
n4517.in[0] (.names)                                             1.014    36.490
n4517.out[0] (.names)                                            0.261    36.751
n4873.in[2] (.names)                                             1.014    37.765
n4873.out[0] (.names)                                            0.261    38.026
n4926.in[0] (.names)                                             1.014    39.039
n4926.out[0] (.names)                                            0.261    39.300
n4927.in[0] (.names)                                             1.014    40.314
n4927.out[0] (.names)                                            0.261    40.575
n4928.in[0] (.names)                                             1.014    41.589
n4928.out[0] (.names)                                            0.261    41.850
n4922.in[0] (.names)                                             1.014    42.864
n4922.out[0] (.names)                                            0.261    43.125
n4923.in[0] (.names)                                             1.014    44.139
n4923.out[0] (.names)                                            0.261    44.400
n4929.in[1] (.names)                                             1.014    45.413
n4929.out[0] (.names)                                            0.261    45.674
n4930.in[1] (.names)                                             1.014    46.688
n4930.out[0] (.names)                                            0.261    46.949
n3939.in[0] (.names)                                             1.014    47.963
n3939.out[0] (.names)                                            0.261    48.224
n3980.in[0] (.names)                                             1.014    49.238
n3980.out[0] (.names)                                            0.261    49.499
n4015.in[0] (.names)                                             1.014    50.513
n4015.out[0] (.names)                                            0.261    50.774
n4016.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4016.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n9319.Q[0] (.latch clocked by pclk)
Endpoint  : n9707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9319.clk[0] (.latch)                                            1.014     1.014
n9319.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10698.in[1] (.names)                                            1.014     2.070
n10698.out[0] (.names)                                           0.261     2.331
n10699.in[2] (.names)                                            1.014     3.344
n10699.out[0] (.names)                                           0.261     3.605
n10663.in[1] (.names)                                            1.014     4.619
n10663.out[0] (.names)                                           0.261     4.880
n10705.in[1] (.names)                                            1.014     5.894
n10705.out[0] (.names)                                           0.261     6.155
n10707.in[1] (.names)                                            1.014     7.169
n10707.out[0] (.names)                                           0.261     7.430
n10767.in[0] (.names)                                            1.014     8.444
n10767.out[0] (.names)                                           0.261     8.705
n10769.in[1] (.names)                                            1.014     9.719
n10769.out[0] (.names)                                           0.261     9.980
n10770.in[0] (.names)                                            1.014    10.993
n10770.out[0] (.names)                                           0.261    11.254
n10771.in[1] (.names)                                            1.014    12.268
n10771.out[0] (.names)                                           0.261    12.529
n10773.in[1] (.names)                                            1.014    13.543
n10773.out[0] (.names)                                           0.261    13.804
n10775.in[0] (.names)                                            1.014    14.818
n10775.out[0] (.names)                                           0.261    15.079
n10776.in[0] (.names)                                            1.014    16.093
n10776.out[0] (.names)                                           0.261    16.354
n10687.in[2] (.names)                                            1.014    17.367
n10687.out[0] (.names)                                           0.261    17.628
n10911.in[1] (.names)                                            1.014    18.642
n10911.out[0] (.names)                                           0.261    18.903
n10912.in[0] (.names)                                            1.014    19.917
n10912.out[0] (.names)                                           0.261    20.178
n10886.in[0] (.names)                                            1.014    21.192
n10886.out[0] (.names)                                           0.261    21.453
n10887.in[1] (.names)                                            1.014    22.467
n10887.out[0] (.names)                                           0.261    22.728
n10891.in[0] (.names)                                            1.014    23.742
n10891.out[0] (.names)                                           0.261    24.003
n10874.in[1] (.names)                                            1.014    25.016
n10874.out[0] (.names)                                           0.261    25.277
n10895.in[0] (.names)                                            1.014    26.291
n10895.out[0] (.names)                                           0.261    26.552
n10897.in[0] (.names)                                            1.014    27.566
n10897.out[0] (.names)                                           0.261    27.827
n10898.in[0] (.names)                                            1.014    28.841
n10898.out[0] (.names)                                           0.261    29.102
n10899.in[1] (.names)                                            1.014    30.116
n10899.out[0] (.names)                                           0.261    30.377
n10870.in[0] (.names)                                            1.014    31.390
n10870.out[0] (.names)                                           0.261    31.651
n10871.in[1] (.names)                                            1.014    32.665
n10871.out[0] (.names)                                           0.261    32.926
n10876.in[1] (.names)                                            1.014    33.940
n10876.out[0] (.names)                                           0.261    34.201
n10877.in[1] (.names)                                            1.014    35.215
n10877.out[0] (.names)                                           0.261    35.476
n10880.in[0] (.names)                                            1.014    36.490
n10880.out[0] (.names)                                           0.261    36.751
n10878.in[0] (.names)                                            1.014    37.765
n10878.out[0] (.names)                                           0.261    38.026
n10881.in[0] (.names)                                            1.014    39.039
n10881.out[0] (.names)                                           0.261    39.300
n10875.in[0] (.names)                                            1.014    40.314
n10875.out[0] (.names)                                           0.261    40.575
n10849.in[0] (.names)                                            1.014    41.589
n10849.out[0] (.names)                                           0.261    41.850
n10850.in[0] (.names)                                            1.014    42.864
n10850.out[0] (.names)                                           0.261    43.125
n10853.in[1] (.names)                                            1.014    44.139
n10853.out[0] (.names)                                           0.261    44.400
n10854.in[3] (.names)                                            1.014    45.413
n10854.out[0] (.names)                                           0.261    45.674
n10855.in[1] (.names)                                            1.014    46.688
n10855.out[0] (.names)                                           0.261    46.949
n10856.in[1] (.names)                                            1.014    47.963
n10856.out[0] (.names)                                           0.261    48.224
n9722.in[1] (.names)                                             1.014    49.238
n9722.out[0] (.names)                                            0.261    49.499
n9706.in[0] (.names)                                             1.014    50.513
n9706.out[0] (.names)                                            0.261    50.774
n9707.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9707.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n7520.Q[0] (.latch clocked by pclk)
Endpoint  : n7346.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7520.clk[0] (.latch)                                            1.014     1.014
n7520.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7521.in[0] (.names)                                             1.014     2.070
n7521.out[0] (.names)                                            0.261     2.331
n7522.in[0] (.names)                                             1.014     3.344
n7522.out[0] (.names)                                            0.261     3.605
n7518.in[0] (.names)                                             1.014     4.619
n7518.out[0] (.names)                                            0.261     4.880
n7465.in[0] (.names)                                             1.014     5.894
n7465.out[0] (.names)                                            0.261     6.155
n7466.in[1] (.names)                                             1.014     7.169
n7466.out[0] (.names)                                            0.261     7.430
n7468.in[1] (.names)                                             1.014     8.444
n7468.out[0] (.names)                                            0.261     8.705
n7469.in[1] (.names)                                             1.014     9.719
n7469.out[0] (.names)                                            0.261     9.980
n7470.in[0] (.names)                                             1.014    10.993
n7470.out[0] (.names)                                            0.261    11.254
n7473.in[1] (.names)                                             1.014    12.268
n7473.out[0] (.names)                                            0.261    12.529
n7474.in[0] (.names)                                             1.014    13.543
n7474.out[0] (.names)                                            0.261    13.804
n7481.in[3] (.names)                                             1.014    14.818
n7481.out[0] (.names)                                            0.261    15.079
n7456.in[1] (.names)                                             1.014    16.093
n7456.out[0] (.names)                                            0.261    16.354
n7452.in[1] (.names)                                             1.014    17.367
n7452.out[0] (.names)                                            0.261    17.628
n7450.in[1] (.names)                                             1.014    18.642
n7450.out[0] (.names)                                            0.261    18.903
n7446.in[0] (.names)                                             1.014    19.917
n7446.out[0] (.names)                                            0.261    20.178
n7449.in[0] (.names)                                             1.014    21.192
n7449.out[0] (.names)                                            0.261    21.453
n7453.in[0] (.names)                                             1.014    22.467
n7453.out[0] (.names)                                            0.261    22.728
n7454.in[0] (.names)                                             1.014    23.742
n7454.out[0] (.names)                                            0.261    24.003
n7433.in[0] (.names)                                             1.014    25.016
n7433.out[0] (.names)                                            0.261    25.277
n7462.in[0] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7463.in[0] (.names)                                             1.014    27.566
n7463.out[0] (.names)                                            0.261    27.827
n7408.in[0] (.names)                                             1.014    28.841
n7408.out[0] (.names)                                            0.261    29.102
n8630.in[0] (.names)                                             1.014    30.116
n8630.out[0] (.names)                                            0.261    30.377
n8631.in[0] (.names)                                             1.014    31.390
n8631.out[0] (.names)                                            0.261    31.651
n8633.in[0] (.names)                                             1.014    32.665
n8633.out[0] (.names)                                            0.261    32.926
n8634.in[0] (.names)                                             1.014    33.940
n8634.out[0] (.names)                                            0.261    34.201
n8638.in[2] (.names)                                             1.014    35.215
n8638.out[0] (.names)                                            0.261    35.476
n8639.in[0] (.names)                                             1.014    36.490
n8639.out[0] (.names)                                            0.261    36.751
n8635.in[1] (.names)                                             1.014    37.765
n8635.out[0] (.names)                                            0.261    38.026
n8636.in[0] (.names)                                             1.014    39.039
n8636.out[0] (.names)                                            0.261    39.300
n8640.in[1] (.names)                                             1.014    40.314
n8640.out[0] (.names)                                            0.261    40.575
n8641.in[0] (.names)                                             1.014    41.589
n8641.out[0] (.names)                                            0.261    41.850
n8546.in[2] (.names)                                             1.014    42.864
n8546.out[0] (.names)                                            0.261    43.125
n8645.in[0] (.names)                                             1.014    44.139
n8645.out[0] (.names)                                            0.261    44.400
n8647.in[3] (.names)                                             1.014    45.413
n8647.out[0] (.names)                                            0.261    45.674
n8650.in[1] (.names)                                             1.014    46.688
n8650.out[0] (.names)                                            0.261    46.949
n5118.in[1] (.names)                                             1.014    47.963
n5118.out[0] (.names)                                            0.261    48.224
n8643.in[0] (.names)                                             1.014    49.238
n8643.out[0] (.names)                                            0.261    49.499
n7345.in[2] (.names)                                             1.014    50.513
n7345.out[0] (.names)                                            0.261    50.774
n7346.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7346.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n7520.Q[0] (.latch clocked by pclk)
Endpoint  : n8644.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7520.clk[0] (.latch)                                            1.014     1.014
n7520.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7521.in[0] (.names)                                             1.014     2.070
n7521.out[0] (.names)                                            0.261     2.331
n7522.in[0] (.names)                                             1.014     3.344
n7522.out[0] (.names)                                            0.261     3.605
n7518.in[0] (.names)                                             1.014     4.619
n7518.out[0] (.names)                                            0.261     4.880
n7465.in[0] (.names)                                             1.014     5.894
n7465.out[0] (.names)                                            0.261     6.155
n7466.in[1] (.names)                                             1.014     7.169
n7466.out[0] (.names)                                            0.261     7.430
n7468.in[1] (.names)                                             1.014     8.444
n7468.out[0] (.names)                                            0.261     8.705
n7469.in[1] (.names)                                             1.014     9.719
n7469.out[0] (.names)                                            0.261     9.980
n7470.in[0] (.names)                                             1.014    10.993
n7470.out[0] (.names)                                            0.261    11.254
n7473.in[1] (.names)                                             1.014    12.268
n7473.out[0] (.names)                                            0.261    12.529
n7474.in[0] (.names)                                             1.014    13.543
n7474.out[0] (.names)                                            0.261    13.804
n7481.in[3] (.names)                                             1.014    14.818
n7481.out[0] (.names)                                            0.261    15.079
n7456.in[1] (.names)                                             1.014    16.093
n7456.out[0] (.names)                                            0.261    16.354
n7452.in[1] (.names)                                             1.014    17.367
n7452.out[0] (.names)                                            0.261    17.628
n7450.in[1] (.names)                                             1.014    18.642
n7450.out[0] (.names)                                            0.261    18.903
n7446.in[0] (.names)                                             1.014    19.917
n7446.out[0] (.names)                                            0.261    20.178
n7449.in[0] (.names)                                             1.014    21.192
n7449.out[0] (.names)                                            0.261    21.453
n7453.in[0] (.names)                                             1.014    22.467
n7453.out[0] (.names)                                            0.261    22.728
n7454.in[0] (.names)                                             1.014    23.742
n7454.out[0] (.names)                                            0.261    24.003
n7433.in[0] (.names)                                             1.014    25.016
n7433.out[0] (.names)                                            0.261    25.277
n7462.in[0] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7463.in[0] (.names)                                             1.014    27.566
n7463.out[0] (.names)                                            0.261    27.827
n7408.in[0] (.names)                                             1.014    28.841
n7408.out[0] (.names)                                            0.261    29.102
n8630.in[0] (.names)                                             1.014    30.116
n8630.out[0] (.names)                                            0.261    30.377
n8631.in[0] (.names)                                             1.014    31.390
n8631.out[0] (.names)                                            0.261    31.651
n8633.in[0] (.names)                                             1.014    32.665
n8633.out[0] (.names)                                            0.261    32.926
n8634.in[0] (.names)                                             1.014    33.940
n8634.out[0] (.names)                                            0.261    34.201
n8638.in[2] (.names)                                             1.014    35.215
n8638.out[0] (.names)                                            0.261    35.476
n8639.in[0] (.names)                                             1.014    36.490
n8639.out[0] (.names)                                            0.261    36.751
n8635.in[1] (.names)                                             1.014    37.765
n8635.out[0] (.names)                                            0.261    38.026
n8636.in[0] (.names)                                             1.014    39.039
n8636.out[0] (.names)                                            0.261    39.300
n8640.in[1] (.names)                                             1.014    40.314
n8640.out[0] (.names)                                            0.261    40.575
n8641.in[0] (.names)                                             1.014    41.589
n8641.out[0] (.names)                                            0.261    41.850
n8546.in[2] (.names)                                             1.014    42.864
n8546.out[0] (.names)                                            0.261    43.125
n8645.in[0] (.names)                                             1.014    44.139
n8645.out[0] (.names)                                            0.261    44.400
n8647.in[3] (.names)                                             1.014    45.413
n8647.out[0] (.names)                                            0.261    45.674
n8650.in[1] (.names)                                             1.014    46.688
n8650.out[0] (.names)                                            0.261    46.949
n5118.in[1] (.names)                                             1.014    47.963
n5118.out[0] (.names)                                            0.261    48.224
n8643.in[0] (.names)                                             1.014    49.238
n8643.out[0] (.names)                                            0.261    49.499
n7345.in[2] (.names)                                             1.014    50.513
n7345.out[0] (.names)                                            0.261    50.774
n8644.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8644.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n7520.Q[0] (.latch clocked by pclk)
Endpoint  : n8710.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7520.clk[0] (.latch)                                            1.014     1.014
n7520.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7521.in[0] (.names)                                             1.014     2.070
n7521.out[0] (.names)                                            0.261     2.331
n7522.in[0] (.names)                                             1.014     3.344
n7522.out[0] (.names)                                            0.261     3.605
n7518.in[0] (.names)                                             1.014     4.619
n7518.out[0] (.names)                                            0.261     4.880
n7465.in[0] (.names)                                             1.014     5.894
n7465.out[0] (.names)                                            0.261     6.155
n7466.in[1] (.names)                                             1.014     7.169
n7466.out[0] (.names)                                            0.261     7.430
n7468.in[1] (.names)                                             1.014     8.444
n7468.out[0] (.names)                                            0.261     8.705
n7469.in[1] (.names)                                             1.014     9.719
n7469.out[0] (.names)                                            0.261     9.980
n7470.in[0] (.names)                                             1.014    10.993
n7470.out[0] (.names)                                            0.261    11.254
n7473.in[1] (.names)                                             1.014    12.268
n7473.out[0] (.names)                                            0.261    12.529
n7474.in[0] (.names)                                             1.014    13.543
n7474.out[0] (.names)                                            0.261    13.804
n7481.in[3] (.names)                                             1.014    14.818
n7481.out[0] (.names)                                            0.261    15.079
n7456.in[1] (.names)                                             1.014    16.093
n7456.out[0] (.names)                                            0.261    16.354
n7452.in[1] (.names)                                             1.014    17.367
n7452.out[0] (.names)                                            0.261    17.628
n7450.in[1] (.names)                                             1.014    18.642
n7450.out[0] (.names)                                            0.261    18.903
n7446.in[0] (.names)                                             1.014    19.917
n7446.out[0] (.names)                                            0.261    20.178
n7449.in[0] (.names)                                             1.014    21.192
n7449.out[0] (.names)                                            0.261    21.453
n7453.in[0] (.names)                                             1.014    22.467
n7453.out[0] (.names)                                            0.261    22.728
n7454.in[0] (.names)                                             1.014    23.742
n7454.out[0] (.names)                                            0.261    24.003
n7433.in[0] (.names)                                             1.014    25.016
n7433.out[0] (.names)                                            0.261    25.277
n7462.in[0] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7463.in[0] (.names)                                             1.014    27.566
n7463.out[0] (.names)                                            0.261    27.827
n7408.in[0] (.names)                                             1.014    28.841
n7408.out[0] (.names)                                            0.261    29.102
n8630.in[0] (.names)                                             1.014    30.116
n8630.out[0] (.names)                                            0.261    30.377
n8631.in[0] (.names)                                             1.014    31.390
n8631.out[0] (.names)                                            0.261    31.651
n8633.in[0] (.names)                                             1.014    32.665
n8633.out[0] (.names)                                            0.261    32.926
n8634.in[0] (.names)                                             1.014    33.940
n8634.out[0] (.names)                                            0.261    34.201
n8638.in[2] (.names)                                             1.014    35.215
n8638.out[0] (.names)                                            0.261    35.476
n8639.in[0] (.names)                                             1.014    36.490
n8639.out[0] (.names)                                            0.261    36.751
n8635.in[1] (.names)                                             1.014    37.765
n8635.out[0] (.names)                                            0.261    38.026
n8636.in[0] (.names)                                             1.014    39.039
n8636.out[0] (.names)                                            0.261    39.300
n8640.in[1] (.names)                                             1.014    40.314
n8640.out[0] (.names)                                            0.261    40.575
n8641.in[0] (.names)                                             1.014    41.589
n8641.out[0] (.names)                                            0.261    41.850
n8546.in[2] (.names)                                             1.014    42.864
n8546.out[0] (.names)                                            0.261    43.125
n8645.in[0] (.names)                                             1.014    44.139
n8645.out[0] (.names)                                            0.261    44.400
n8647.in[3] (.names)                                             1.014    45.413
n8647.out[0] (.names)                                            0.261    45.674
n8650.in[1] (.names)                                             1.014    46.688
n8650.out[0] (.names)                                            0.261    46.949
n5118.in[1] (.names)                                             1.014    47.963
n5118.out[0] (.names)                                            0.261    48.224
n8643.in[0] (.names)                                             1.014    49.238
n8643.out[0] (.names)                                            0.261    49.499
n8709.in[0] (.names)                                             1.014    50.513
n8709.out[0] (.names)                                            0.261    50.774
n8710.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8710.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n4577.Q[0] (.latch clocked by pclk)
Endpoint  : n3972.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4577.clk[0] (.latch)                                            1.014     1.014
n4577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4578.in[1] (.names)                                             1.014     2.070
n4578.out[0] (.names)                                            0.261     2.331
n4580.in[0] (.names)                                             1.014     3.344
n4580.out[0] (.names)                                            0.261     3.605
n4581.in[2] (.names)                                             1.014     4.619
n4581.out[0] (.names)                                            0.261     4.880
n4575.in[0] (.names)                                             1.014     5.894
n4575.out[0] (.names)                                            0.261     6.155
n4583.in[0] (.names)                                             1.014     7.169
n4583.out[0] (.names)                                            0.261     7.430
n4587.in[3] (.names)                                             1.014     8.444
n4587.out[0] (.names)                                            0.261     8.705
n4574.in[0] (.names)                                             1.014     9.719
n4574.out[0] (.names)                                            0.261     9.980
n4590.in[1] (.names)                                             1.014    10.993
n4590.out[0] (.names)                                            0.261    11.254
n4592.in[1] (.names)                                             1.014    12.268
n4592.out[0] (.names)                                            0.261    12.529
n4593.in[0] (.names)                                             1.014    13.543
n4593.out[0] (.names)                                            0.261    13.804
n4595.in[0] (.names)                                             1.014    14.818
n4595.out[0] (.names)                                            0.261    15.079
n4447.in[0] (.names)                                             1.014    16.093
n4447.out[0] (.names)                                            0.261    16.354
n4434.in[0] (.names)                                             1.014    17.367
n4434.out[0] (.names)                                            0.261    17.628
n4435.in[0] (.names)                                             1.014    18.642
n4435.out[0] (.names)                                            0.261    18.903
n4399.in[1] (.names)                                             1.014    19.917
n4399.out[0] (.names)                                            0.261    20.178
n4432.in[0] (.names)                                             1.014    21.192
n4432.out[0] (.names)                                            0.261    21.453
n4436.in[1] (.names)                                             1.014    22.467
n4436.out[0] (.names)                                            0.261    22.728
n4437.in[0] (.names)                                             1.014    23.742
n4437.out[0] (.names)                                            0.261    24.003
n4439.in[0] (.names)                                             1.014    25.016
n4439.out[0] (.names)                                            0.261    25.277
n4440.in[0] (.names)                                             1.014    26.291
n4440.out[0] (.names)                                            0.261    26.552
n4441.in[1] (.names)                                             1.014    27.566
n4441.out[0] (.names)                                            0.261    27.827
n4442.in[1] (.names)                                             1.014    28.841
n4442.out[0] (.names)                                            0.261    29.102
n4457.in[1] (.names)                                             1.014    30.116
n4457.out[0] (.names)                                            0.261    30.377
n4458.in[0] (.names)                                             1.014    31.390
n4458.out[0] (.names)                                            0.261    31.651
n4452.in[0] (.names)                                             1.014    32.665
n4452.out[0] (.names)                                            0.261    32.926
n4455.in[1] (.names)                                             1.014    33.940
n4455.out[0] (.names)                                            0.261    34.201
n4462.in[1] (.names)                                             1.014    35.215
n4462.out[0] (.names)                                            0.261    35.476
n4464.in[1] (.names)                                             1.014    36.490
n4464.out[0] (.names)                                            0.261    36.751
n4465.in[1] (.names)                                             1.014    37.765
n4465.out[0] (.names)                                            0.261    38.026
n4463.in[0] (.names)                                             1.014    39.039
n4463.out[0] (.names)                                            0.261    39.300
n4466.in[0] (.names)                                             1.014    40.314
n4466.out[0] (.names)                                            0.261    40.575
n4467.in[0] (.names)                                             1.014    41.589
n4467.out[0] (.names)                                            0.261    41.850
n4468.in[1] (.names)                                             1.014    42.864
n4468.out[0] (.names)                                            0.261    43.125
n4485.in[0] (.names)                                             1.014    44.139
n4485.out[0] (.names)                                            0.261    44.400
n4486.in[2] (.names)                                             1.014    45.413
n4486.out[0] (.names)                                            0.261    45.674
n4549.in[1] (.names)                                             1.014    46.688
n4549.out[0] (.names)                                            0.261    46.949
n4550.in[1] (.names)                                             1.014    47.963
n4550.out[0] (.names)                                            0.261    48.224
n4555.in[1] (.names)                                             1.014    49.238
n4555.out[0] (.names)                                            0.261    49.499
n3971.in[1] (.names)                                             1.014    50.513
n3971.out[0] (.names)                                            0.261    50.774
n3972.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3972.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n4577.Q[0] (.latch clocked by pclk)
Endpoint  : n3991.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4577.clk[0] (.latch)                                            1.014     1.014
n4577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4578.in[1] (.names)                                             1.014     2.070
n4578.out[0] (.names)                                            0.261     2.331
n4580.in[0] (.names)                                             1.014     3.344
n4580.out[0] (.names)                                            0.261     3.605
n4581.in[2] (.names)                                             1.014     4.619
n4581.out[0] (.names)                                            0.261     4.880
n4575.in[0] (.names)                                             1.014     5.894
n4575.out[0] (.names)                                            0.261     6.155
n4583.in[0] (.names)                                             1.014     7.169
n4583.out[0] (.names)                                            0.261     7.430
n4587.in[3] (.names)                                             1.014     8.444
n4587.out[0] (.names)                                            0.261     8.705
n4574.in[0] (.names)                                             1.014     9.719
n4574.out[0] (.names)                                            0.261     9.980
n4590.in[1] (.names)                                             1.014    10.993
n4590.out[0] (.names)                                            0.261    11.254
n4592.in[1] (.names)                                             1.014    12.268
n4592.out[0] (.names)                                            0.261    12.529
n4593.in[0] (.names)                                             1.014    13.543
n4593.out[0] (.names)                                            0.261    13.804
n4595.in[0] (.names)                                             1.014    14.818
n4595.out[0] (.names)                                            0.261    15.079
n4447.in[0] (.names)                                             1.014    16.093
n4447.out[0] (.names)                                            0.261    16.354
n4434.in[0] (.names)                                             1.014    17.367
n4434.out[0] (.names)                                            0.261    17.628
n4435.in[0] (.names)                                             1.014    18.642
n4435.out[0] (.names)                                            0.261    18.903
n4399.in[1] (.names)                                             1.014    19.917
n4399.out[0] (.names)                                            0.261    20.178
n4432.in[0] (.names)                                             1.014    21.192
n4432.out[0] (.names)                                            0.261    21.453
n4436.in[1] (.names)                                             1.014    22.467
n4436.out[0] (.names)                                            0.261    22.728
n4437.in[0] (.names)                                             1.014    23.742
n4437.out[0] (.names)                                            0.261    24.003
n4439.in[0] (.names)                                             1.014    25.016
n4439.out[0] (.names)                                            0.261    25.277
n4440.in[0] (.names)                                             1.014    26.291
n4440.out[0] (.names)                                            0.261    26.552
n4441.in[1] (.names)                                             1.014    27.566
n4441.out[0] (.names)                                            0.261    27.827
n4442.in[1] (.names)                                             1.014    28.841
n4442.out[0] (.names)                                            0.261    29.102
n4457.in[1] (.names)                                             1.014    30.116
n4457.out[0] (.names)                                            0.261    30.377
n4458.in[0] (.names)                                             1.014    31.390
n4458.out[0] (.names)                                            0.261    31.651
n4452.in[0] (.names)                                             1.014    32.665
n4452.out[0] (.names)                                            0.261    32.926
n4455.in[1] (.names)                                             1.014    33.940
n4455.out[0] (.names)                                            0.261    34.201
n4488.in[2] (.names)                                             1.014    35.215
n4488.out[0] (.names)                                            0.261    35.476
n4490.in[1] (.names)                                             1.014    36.490
n4490.out[0] (.names)                                            0.261    36.751
n4136.in[0] (.names)                                             1.014    37.765
n4136.out[0] (.names)                                            0.261    38.026
n4137.in[2] (.names)                                             1.014    39.039
n4137.out[0] (.names)                                            0.261    39.300
n4000.in[0] (.names)                                             1.014    40.314
n4000.out[0] (.names)                                            0.261    40.575
n450.in[0] (.names)                                              1.014    41.589
n450.out[0] (.names)                                             0.261    41.850
n4108.in[1] (.names)                                             1.014    42.864
n4108.out[0] (.names)                                            0.261    43.125
n4109.in[0] (.names)                                             1.014    44.139
n4109.out[0] (.names)                                            0.261    44.400
n4004.in[0] (.names)                                             1.014    45.413
n4004.out[0] (.names)                                            0.261    45.674
n4111.in[0] (.names)                                             1.014    46.688
n4111.out[0] (.names)                                            0.261    46.949
n4112.in[0] (.names)                                             1.014    47.963
n4112.out[0] (.names)                                            0.261    48.224
n3938.in[0] (.names)                                             1.014    49.238
n3938.out[0] (.names)                                            0.261    49.499
n3990.in[0] (.names)                                             1.014    50.513
n3990.out[0] (.names)                                            0.261    50.774
n3991.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3991.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n370.Q[0] (.latch clocked by pclk)
Endpoint  : n9432.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n370.clk[0] (.latch)                                             1.014     1.014
n370.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10188.in[0] (.names)                                            1.014     2.070
n10188.out[0] (.names)                                           0.261     2.331
n10186.in[0] (.names)                                            1.014     3.344
n10186.out[0] (.names)                                           0.261     3.605
n10004.in[0] (.names)                                            1.014     4.619
n10004.out[0] (.names)                                           0.261     4.880
n10006.in[1] (.names)                                            1.014     5.894
n10006.out[0] (.names)                                           0.261     6.155
n10007.in[0] (.names)                                            1.014     7.169
n10007.out[0] (.names)                                           0.261     7.430
n10008.in[0] (.names)                                            1.014     8.444
n10008.out[0] (.names)                                           0.261     8.705
n10009.in[0] (.names)                                            1.014     9.719
n10009.out[0] (.names)                                           0.261     9.980
n10010.in[0] (.names)                                            1.014    10.993
n10010.out[0] (.names)                                           0.261    11.254
n10011.in[0] (.names)                                            1.014    12.268
n10011.out[0] (.names)                                           0.261    12.529
n10012.in[0] (.names)                                            1.014    13.543
n10012.out[0] (.names)                                           0.261    13.804
n10013.in[0] (.names)                                            1.014    14.818
n10013.out[0] (.names)                                           0.261    15.079
n10014.in[0] (.names)                                            1.014    16.093
n10014.out[0] (.names)                                           0.261    16.354
n10016.in[3] (.names)                                            1.014    17.367
n10016.out[0] (.names)                                           0.261    17.628
n10017.in[2] (.names)                                            1.014    18.642
n10017.out[0] (.names)                                           0.261    18.903
n10018.in[0] (.names)                                            1.014    19.917
n10018.out[0] (.names)                                           0.261    20.178
n10088.in[0] (.names)                                            1.014    21.192
n10088.out[0] (.names)                                           0.261    21.453
n10089.in[0] (.names)                                            1.014    22.467
n10089.out[0] (.names)                                           0.261    22.728
n10091.in[0] (.names)                                            1.014    23.742
n10091.out[0] (.names)                                           0.261    24.003
n10094.in[1] (.names)                                            1.014    25.016
n10094.out[0] (.names)                                           0.261    25.277
n10104.in[0] (.names)                                            1.014    26.291
n10104.out[0] (.names)                                           0.261    26.552
n10105.in[0] (.names)                                            1.014    27.566
n10105.out[0] (.names)                                           0.261    27.827
n10106.in[0] (.names)                                            1.014    28.841
n10106.out[0] (.names)                                           0.261    29.102
n10107.in[0] (.names)                                            1.014    30.116
n10107.out[0] (.names)                                           0.261    30.377
n10116.in[0] (.names)                                            1.014    31.390
n10116.out[0] (.names)                                           0.261    31.651
n10117.in[2] (.names)                                            1.014    32.665
n10117.out[0] (.names)                                           0.261    32.926
n10118.in[0] (.names)                                            1.014    33.940
n10118.out[0] (.names)                                           0.261    34.201
n10119.in[0] (.names)                                            1.014    35.215
n10119.out[0] (.names)                                           0.261    35.476
n10121.in[0] (.names)                                            1.014    36.490
n10121.out[0] (.names)                                           0.261    36.751
n10579.in[1] (.names)                                            1.014    37.765
n10579.out[0] (.names)                                           0.261    38.026
n10580.in[0] (.names)                                            1.014    39.039
n10580.out[0] (.names)                                           0.261    39.300
n10581.in[0] (.names)                                            1.014    40.314
n10581.out[0] (.names)                                           0.261    40.575
n10582.in[0] (.names)                                            1.014    41.589
n10582.out[0] (.names)                                           0.261    41.850
n10583.in[2] (.names)                                            1.014    42.864
n10583.out[0] (.names)                                           0.261    43.125
n10584.in[1] (.names)                                            1.014    44.139
n10584.out[0] (.names)                                           0.261    44.400
n10585.in[0] (.names)                                            1.014    45.413
n10585.out[0] (.names)                                           0.261    45.674
n9380.in[0] (.names)                                             1.014    46.688
n9380.out[0] (.names)                                            0.261    46.949
n10586.in[0] (.names)                                            1.014    47.963
n10586.out[0] (.names)                                           0.261    48.224
n9399.in[0] (.names)                                             1.014    49.238
n9399.out[0] (.names)                                            0.261    49.499
n9431.in[0] (.names)                                             1.014    50.513
n9431.out[0] (.names)                                            0.261    50.774
n9432.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9432.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n10952.Q[0] (.latch clocked by pclk)
Endpoint  : n11012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10952.clk[0] (.latch)                                           1.014     1.014
n10952.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11462.in[0] (.names)                                            1.014     2.070
n11462.out[0] (.names)                                           0.261     2.331
n11463.in[1] (.names)                                            1.014     3.344
n11463.out[0] (.names)                                           0.261     3.605
n11465.in[2] (.names)                                            1.014     4.619
n11465.out[0] (.names)                                           0.261     4.880
n11411.in[0] (.names)                                            1.014     5.894
n11411.out[0] (.names)                                           0.261     6.155
n11466.in[0] (.names)                                            1.014     7.169
n11466.out[0] (.names)                                           0.261     7.430
n11207.in[3] (.names)                                            1.014     8.444
n11207.out[0] (.names)                                           0.261     8.705
n11335.in[2] (.names)                                            1.014     9.719
n11335.out[0] (.names)                                           0.261     9.980
n11337.in[1] (.names)                                            1.014    10.993
n11337.out[0] (.names)                                           0.261    11.254
n11338.in[0] (.names)                                            1.014    12.268
n11338.out[0] (.names)                                           0.261    12.529
n11340.in[2] (.names)                                            1.014    13.543
n11340.out[0] (.names)                                           0.261    13.804
n11341.in[0] (.names)                                            1.014    14.818
n11341.out[0] (.names)                                           0.261    15.079
n11343.in[1] (.names)                                            1.014    16.093
n11343.out[0] (.names)                                           0.261    16.354
n11344.in[0] (.names)                                            1.014    17.367
n11344.out[0] (.names)                                           0.261    17.628
n11346.in[0] (.names)                                            1.014    18.642
n11346.out[0] (.names)                                           0.261    18.903
n11329.in[1] (.names)                                            1.014    19.917
n11329.out[0] (.names)                                           0.261    20.178
n11149.in[0] (.names)                                            1.014    21.192
n11149.out[0] (.names)                                           0.261    21.453
n11144.in[1] (.names)                                            1.014    22.467
n11144.out[0] (.names)                                           0.261    22.728
n11173.in[0] (.names)                                            1.014    23.742
n11173.out[0] (.names)                                           0.261    24.003
n11117.in[1] (.names)                                            1.014    25.016
n11117.out[0] (.names)                                           0.261    25.277
n11188.in[1] (.names)                                            1.014    26.291
n11188.out[0] (.names)                                           0.261    26.552
n11189.in[0] (.names)                                            1.014    27.566
n11189.out[0] (.names)                                           0.261    27.827
n11196.in[2] (.names)                                            1.014    28.841
n11196.out[0] (.names)                                           0.261    29.102
n11197.in[0] (.names)                                            1.014    30.116
n11197.out[0] (.names)                                           0.261    30.377
n11190.in[0] (.names)                                            1.014    31.390
n11190.out[0] (.names)                                           0.261    31.651
n11191.in[1] (.names)                                            1.014    32.665
n11191.out[0] (.names)                                           0.261    32.926
n11192.in[0] (.names)                                            1.014    33.940
n11192.out[0] (.names)                                           0.261    34.201
n11193.in[1] (.names)                                            1.014    35.215
n11193.out[0] (.names)                                           0.261    35.476
n11119.in[0] (.names)                                            1.014    36.490
n11119.out[0] (.names)                                           0.261    36.751
n11120.in[1] (.names)                                            1.014    37.765
n11120.out[0] (.names)                                           0.261    38.026
n11121.in[0] (.names)                                            1.014    39.039
n11121.out[0] (.names)                                           0.261    39.300
n11122.in[0] (.names)                                            1.014    40.314
n11122.out[0] (.names)                                           0.261    40.575
n11123.in[0] (.names)                                            1.014    41.589
n11123.out[0] (.names)                                           0.261    41.850
n11124.in[1] (.names)                                            1.014    42.864
n11124.out[0] (.names)                                           0.261    43.125
n11125.in[0] (.names)                                            1.014    44.139
n11125.out[0] (.names)                                           0.261    44.400
n11126.in[0] (.names)                                            1.014    45.413
n11126.out[0] (.names)                                           0.261    45.674
n11131.in[0] (.names)                                            1.014    46.688
n11131.out[0] (.names)                                           0.261    46.949
n9280.in[1] (.names)                                             1.014    47.963
n9280.out[0] (.names)                                            0.261    48.224
n11132.in[0] (.names)                                            1.014    49.238
n11132.out[0] (.names)                                           0.261    49.499
n11011.in[1] (.names)                                            1.014    50.513
n11011.out[0] (.names)                                           0.261    50.774
n11012.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11012.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n10952.Q[0] (.latch clocked by pclk)
Endpoint  : n11102.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10952.clk[0] (.latch)                                           1.014     1.014
n10952.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11462.in[0] (.names)                                            1.014     2.070
n11462.out[0] (.names)                                           0.261     2.331
n11463.in[1] (.names)                                            1.014     3.344
n11463.out[0] (.names)                                           0.261     3.605
n11465.in[2] (.names)                                            1.014     4.619
n11465.out[0] (.names)                                           0.261     4.880
n11411.in[0] (.names)                                            1.014     5.894
n11411.out[0] (.names)                                           0.261     6.155
n11466.in[0] (.names)                                            1.014     7.169
n11466.out[0] (.names)                                           0.261     7.430
n11207.in[3] (.names)                                            1.014     8.444
n11207.out[0] (.names)                                           0.261     8.705
n11335.in[2] (.names)                                            1.014     9.719
n11335.out[0] (.names)                                           0.261     9.980
n11337.in[1] (.names)                                            1.014    10.993
n11337.out[0] (.names)                                           0.261    11.254
n11338.in[0] (.names)                                            1.014    12.268
n11338.out[0] (.names)                                           0.261    12.529
n11340.in[2] (.names)                                            1.014    13.543
n11340.out[0] (.names)                                           0.261    13.804
n11341.in[0] (.names)                                            1.014    14.818
n11341.out[0] (.names)                                           0.261    15.079
n11343.in[1] (.names)                                            1.014    16.093
n11343.out[0] (.names)                                           0.261    16.354
n11344.in[0] (.names)                                            1.014    17.367
n11344.out[0] (.names)                                           0.261    17.628
n11346.in[0] (.names)                                            1.014    18.642
n11346.out[0] (.names)                                           0.261    18.903
n11329.in[1] (.names)                                            1.014    19.917
n11329.out[0] (.names)                                           0.261    20.178
n11149.in[0] (.names)                                            1.014    21.192
n11149.out[0] (.names)                                           0.261    21.453
n11144.in[1] (.names)                                            1.014    22.467
n11144.out[0] (.names)                                           0.261    22.728
n11173.in[0] (.names)                                            1.014    23.742
n11173.out[0] (.names)                                           0.261    24.003
n11117.in[1] (.names)                                            1.014    25.016
n11117.out[0] (.names)                                           0.261    25.277
n11188.in[1] (.names)                                            1.014    26.291
n11188.out[0] (.names)                                           0.261    26.552
n11189.in[0] (.names)                                            1.014    27.566
n11189.out[0] (.names)                                           0.261    27.827
n11196.in[2] (.names)                                            1.014    28.841
n11196.out[0] (.names)                                           0.261    29.102
n11197.in[0] (.names)                                            1.014    30.116
n11197.out[0] (.names)                                           0.261    30.377
n11190.in[0] (.names)                                            1.014    31.390
n11190.out[0] (.names)                                           0.261    31.651
n11191.in[1] (.names)                                            1.014    32.665
n11191.out[0] (.names)                                           0.261    32.926
n11192.in[0] (.names)                                            1.014    33.940
n11192.out[0] (.names)                                           0.261    34.201
n11193.in[1] (.names)                                            1.014    35.215
n11193.out[0] (.names)                                           0.261    35.476
n11119.in[0] (.names)                                            1.014    36.490
n11119.out[0] (.names)                                           0.261    36.751
n11120.in[1] (.names)                                            1.014    37.765
n11120.out[0] (.names)                                           0.261    38.026
n11121.in[0] (.names)                                            1.014    39.039
n11121.out[0] (.names)                                           0.261    39.300
n11122.in[0] (.names)                                            1.014    40.314
n11122.out[0] (.names)                                           0.261    40.575
n11123.in[0] (.names)                                            1.014    41.589
n11123.out[0] (.names)                                           0.261    41.850
n11124.in[1] (.names)                                            1.014    42.864
n11124.out[0] (.names)                                           0.261    43.125
n11125.in[0] (.names)                                            1.014    44.139
n11125.out[0] (.names)                                           0.261    44.400
n11126.in[0] (.names)                                            1.014    45.413
n11126.out[0] (.names)                                           0.261    45.674
n11131.in[0] (.names)                                            1.014    46.688
n11131.out[0] (.names)                                           0.261    46.949
n9280.in[1] (.names)                                             1.014    47.963
n9280.out[0] (.names)                                            0.261    48.224
n11132.in[0] (.names)                                            1.014    49.238
n11132.out[0] (.names)                                           0.261    49.499
n11011.in[1] (.names)                                            1.014    50.513
n11011.out[0] (.names)                                           0.261    50.774
n11102.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11102.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n429.Q[0] (.latch clocked by pclk)
Endpoint  : n11181.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n429.clk[0] (.latch)                                             1.014     1.014
n429.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n11817.in[0] (.names)                                            1.014     2.070
n11817.out[0] (.names)                                           0.261     2.331
n11818.in[0] (.names)                                            1.014     3.344
n11818.out[0] (.names)                                           0.261     3.605
n11769.in[0] (.names)                                            1.014     4.619
n11769.out[0] (.names)                                           0.261     4.880
n11770.in[3] (.names)                                            1.014     5.894
n11770.out[0] (.names)                                           0.261     6.155
n11772.in[1] (.names)                                            1.014     7.169
n11772.out[0] (.names)                                           0.261     7.430
n11029.in[0] (.names)                                            1.014     8.444
n11029.out[0] (.names)                                           0.261     8.705
n11742.in[2] (.names)                                            1.014     9.719
n11742.out[0] (.names)                                           0.261     9.980
n11743.in[0] (.names)                                            1.014    10.993
n11743.out[0] (.names)                                           0.261    11.254
n11745.in[1] (.names)                                            1.014    12.268
n11745.out[0] (.names)                                           0.261    12.529
n11685.in[0] (.names)                                            1.014    13.543
n11685.out[0] (.names)                                           0.261    13.804
n11780.in[0] (.names)                                            1.014    14.818
n11780.out[0] (.names)                                           0.261    15.079
n11781.in[1] (.names)                                            1.014    16.093
n11781.out[0] (.names)                                           0.261    16.354
n11782.in[2] (.names)                                            1.014    17.367
n11782.out[0] (.names)                                           0.261    17.628
n11783.in[0] (.names)                                            1.014    18.642
n11783.out[0] (.names)                                           0.261    18.903
n11784.in[0] (.names)                                            1.014    19.917
n11784.out[0] (.names)                                           0.261    20.178
n11785.in[0] (.names)                                            1.014    21.192
n11785.out[0] (.names)                                           0.261    21.453
n11686.in[1] (.names)                                            1.014    22.467
n11686.out[0] (.names)                                           0.261    22.728
n11786.in[0] (.names)                                            1.014    23.742
n11786.out[0] (.names)                                           0.261    24.003
n11243.in[1] (.names)                                            1.014    25.016
n11243.out[0] (.names)                                           0.261    25.277
n11157.in[2] (.names)                                            1.014    26.291
n11157.out[0] (.names)                                           0.261    26.552
n11158.in[0] (.names)                                            1.014    27.566
n11158.out[0] (.names)                                           0.261    27.827
n11159.in[1] (.names)                                            1.014    28.841
n11159.out[0] (.names)                                           0.261    29.102
n11161.in[1] (.names)                                            1.014    30.116
n11161.out[0] (.names)                                           0.261    30.377
n11162.in[0] (.names)                                            1.014    31.390
n11162.out[0] (.names)                                           0.261    31.651
n11164.in[0] (.names)                                            1.014    32.665
n11164.out[0] (.names)                                           0.261    32.926
n11165.in[0] (.names)                                            1.014    33.940
n11165.out[0] (.names)                                           0.261    34.201
n11168.in[0] (.names)                                            1.014    35.215
n11168.out[0] (.names)                                           0.261    35.476
n11169.in[0] (.names)                                            1.014    36.490
n11169.out[0] (.names)                                           0.261    36.751
n11145.in[0] (.names)                                            1.014    37.765
n11145.out[0] (.names)                                           0.261    38.026
n11147.in[0] (.names)                                            1.014    39.039
n11147.out[0] (.names)                                           0.261    39.300
n11170.in[0] (.names)                                            1.014    40.314
n11170.out[0] (.names)                                           0.261    40.575
n11084.in[0] (.names)                                            1.014    41.589
n11084.out[0] (.names)                                           0.261    41.850
n11171.in[2] (.names)                                            1.014    42.864
n11171.out[0] (.names)                                           0.261    43.125
n11172.in[1] (.names)                                            1.014    44.139
n11172.out[0] (.names)                                           0.261    44.400
n11177.in[0] (.names)                                            1.014    45.413
n11177.out[0] (.names)                                           0.261    45.674
n11179.in[1] (.names)                                            1.014    46.688
n11179.out[0] (.names)                                           0.261    46.949
n11182.in[2] (.names)                                            1.014    47.963
n11182.out[0] (.names)                                           0.261    48.224
n9292.in[0] (.names)                                             1.014    49.238
n9292.out[0] (.names)                                            0.261    49.499
n11180.in[0] (.names)                                            1.014    50.513
n11180.out[0] (.names)                                           0.261    50.774
n11181.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11181.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4573.in[2] (.names)                                             1.014    10.993
n4573.out[0] (.names)                                            0.261    11.254
n4498.in[0] (.names)                                             1.014    12.268
n4498.out[0] (.names)                                            0.261    12.529
n4556.in[0] (.names)                                             1.014    13.543
n4556.out[0] (.names)                                            0.261    13.804
n4224.in[1] (.names)                                             1.014    14.818
n4224.out[0] (.names)                                            0.261    15.079
n4225.in[1] (.names)                                             1.014    16.093
n4225.out[0] (.names)                                            0.261    16.354
n4227.in[0] (.names)                                             1.014    17.367
n4227.out[0] (.names)                                            0.261    17.628
n4228.in[1] (.names)                                             1.014    18.642
n4228.out[0] (.names)                                            0.261    18.903
n4229.in[0] (.names)                                             1.014    19.917
n4229.out[0] (.names)                                            0.261    20.178
n4230.in[0] (.names)                                             1.014    21.192
n4230.out[0] (.names)                                            0.261    21.453
n4270.in[0] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4271.in[0] (.names)                                             1.014    23.742
n4271.out[0] (.names)                                            0.261    24.003
n4272.in[0] (.names)                                             1.014    25.016
n4272.out[0] (.names)                                            0.261    25.277
n4274.in[0] (.names)                                             1.014    26.291
n4274.out[0] (.names)                                            0.261    26.552
n4275.in[0] (.names)                                             1.014    27.566
n4275.out[0] (.names)                                            0.261    27.827
n4278.in[0] (.names)                                             1.014    28.841
n4278.out[0] (.names)                                            0.261    29.102
n4262.in[1] (.names)                                             1.014    30.116
n4262.out[0] (.names)                                            0.261    30.377
n4263.in[1] (.names)                                             1.014    31.390
n4263.out[0] (.names)                                            0.261    31.651
n4264.in[0] (.names)                                             1.014    32.665
n4264.out[0] (.names)                                            0.261    32.926
n4265.in[1] (.names)                                             1.014    33.940
n4265.out[0] (.names)                                            0.261    34.201
n4266.in[0] (.names)                                             1.014    35.215
n4266.out[0] (.names)                                            0.261    35.476
n4285.in[2] (.names)                                             1.014    36.490
n4285.out[0] (.names)                                            0.261    36.751
n4286.in[0] (.names)                                             1.014    37.765
n4286.out[0] (.names)                                            0.261    38.026
n4281.in[1] (.names)                                             1.014    39.039
n4281.out[0] (.names)                                            0.261    39.300
n4288.in[0] (.names)                                             1.014    40.314
n4288.out[0] (.names)                                            0.261    40.575
n4289.in[0] (.names)                                             1.014    41.589
n4289.out[0] (.names)                                            0.261    41.850
n4290.in[0] (.names)                                             1.014    42.864
n4290.out[0] (.names)                                            0.261    43.125
n4291.in[0] (.names)                                             1.014    44.139
n4291.out[0] (.names)                                            0.261    44.400
n4292.in[0] (.names)                                             1.014    45.413
n4292.out[0] (.names)                                            0.261    45.674
n4027.in[0] (.names)                                             1.014    46.688
n4027.out[0] (.names)                                            0.261    46.949
n4293.in[2] (.names)                                             1.014    47.963
n4293.out[0] (.names)                                            0.261    48.224
n4017.in[1] (.names)                                             1.014    49.238
n4017.out[0] (.names)                                            0.261    49.499
n3936.in[0] (.names)                                             1.014    50.513
n3936.out[0] (.names)                                            0.261    50.774
n376.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n376.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n4339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4573.in[2] (.names)                                             1.014    10.993
n4573.out[0] (.names)                                            0.261    11.254
n4498.in[0] (.names)                                             1.014    12.268
n4498.out[0] (.names)                                            0.261    12.529
n4556.in[0] (.names)                                             1.014    13.543
n4556.out[0] (.names)                                            0.261    13.804
n4224.in[1] (.names)                                             1.014    14.818
n4224.out[0] (.names)                                            0.261    15.079
n4225.in[1] (.names)                                             1.014    16.093
n4225.out[0] (.names)                                            0.261    16.354
n4227.in[0] (.names)                                             1.014    17.367
n4227.out[0] (.names)                                            0.261    17.628
n4228.in[1] (.names)                                             1.014    18.642
n4228.out[0] (.names)                                            0.261    18.903
n4229.in[0] (.names)                                             1.014    19.917
n4229.out[0] (.names)                                            0.261    20.178
n4230.in[0] (.names)                                             1.014    21.192
n4230.out[0] (.names)                                            0.261    21.453
n4270.in[0] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4271.in[0] (.names)                                             1.014    23.742
n4271.out[0] (.names)                                            0.261    24.003
n4272.in[0] (.names)                                             1.014    25.016
n4272.out[0] (.names)                                            0.261    25.277
n4274.in[0] (.names)                                             1.014    26.291
n4274.out[0] (.names)                                            0.261    26.552
n4275.in[0] (.names)                                             1.014    27.566
n4275.out[0] (.names)                                            0.261    27.827
n4278.in[0] (.names)                                             1.014    28.841
n4278.out[0] (.names)                                            0.261    29.102
n4262.in[1] (.names)                                             1.014    30.116
n4262.out[0] (.names)                                            0.261    30.377
n4263.in[1] (.names)                                             1.014    31.390
n4263.out[0] (.names)                                            0.261    31.651
n4264.in[0] (.names)                                             1.014    32.665
n4264.out[0] (.names)                                            0.261    32.926
n4265.in[1] (.names)                                             1.014    33.940
n4265.out[0] (.names)                                            0.261    34.201
n4266.in[0] (.names)                                             1.014    35.215
n4266.out[0] (.names)                                            0.261    35.476
n4267.in[0] (.names)                                             1.014    36.490
n4267.out[0] (.names)                                            0.261    36.751
n4294.in[0] (.names)                                             1.014    37.765
n4294.out[0] (.names)                                            0.261    38.026
n4329.in[2] (.names)                                             1.014    39.039
n4329.out[0] (.names)                                            0.261    39.300
n4377.in[1] (.names)                                             1.014    40.314
n4377.out[0] (.names)                                            0.261    40.575
n4378.in[1] (.names)                                             1.014    41.589
n4378.out[0] (.names)                                            0.261    41.850
n4025.in[3] (.names)                                             1.014    42.864
n4025.out[0] (.names)                                            0.261    43.125
n4379.in[0] (.names)                                             1.014    44.139
n4379.out[0] (.names)                                            0.261    44.400
n4021.in[0] (.names)                                             1.014    45.413
n4021.out[0] (.names)                                            0.261    45.674
n4380.in[0] (.names)                                             1.014    46.688
n4380.out[0] (.names)                                            0.261    46.949
n4382.in[3] (.names)                                             1.014    47.963
n4382.out[0] (.names)                                            0.261    48.224
n4013.in[1] (.names)                                             1.014    49.238
n4013.out[0] (.names)                                            0.261    49.499
n3975.in[0] (.names)                                             1.014    50.513
n3975.out[0] (.names)                                            0.261    50.774
n4339.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4339.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4573.in[2] (.names)                                             1.014    10.993
n4573.out[0] (.names)                                            0.261    11.254
n4498.in[0] (.names)                                             1.014    12.268
n4498.out[0] (.names)                                            0.261    12.529
n4556.in[0] (.names)                                             1.014    13.543
n4556.out[0] (.names)                                            0.261    13.804
n4224.in[1] (.names)                                             1.014    14.818
n4224.out[0] (.names)                                            0.261    15.079
n4225.in[1] (.names)                                             1.014    16.093
n4225.out[0] (.names)                                            0.261    16.354
n4227.in[0] (.names)                                             1.014    17.367
n4227.out[0] (.names)                                            0.261    17.628
n4228.in[1] (.names)                                             1.014    18.642
n4228.out[0] (.names)                                            0.261    18.903
n4229.in[0] (.names)                                             1.014    19.917
n4229.out[0] (.names)                                            0.261    20.178
n4230.in[0] (.names)                                             1.014    21.192
n4230.out[0] (.names)                                            0.261    21.453
n4270.in[0] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4271.in[0] (.names)                                             1.014    23.742
n4271.out[0] (.names)                                            0.261    24.003
n4272.in[0] (.names)                                             1.014    25.016
n4272.out[0] (.names)                                            0.261    25.277
n4274.in[0] (.names)                                             1.014    26.291
n4274.out[0] (.names)                                            0.261    26.552
n4275.in[0] (.names)                                             1.014    27.566
n4275.out[0] (.names)                                            0.261    27.827
n4278.in[0] (.names)                                             1.014    28.841
n4278.out[0] (.names)                                            0.261    29.102
n4262.in[1] (.names)                                             1.014    30.116
n4262.out[0] (.names)                                            0.261    30.377
n4263.in[1] (.names)                                             1.014    31.390
n4263.out[0] (.names)                                            0.261    31.651
n4264.in[0] (.names)                                             1.014    32.665
n4264.out[0] (.names)                                            0.261    32.926
n4265.in[1] (.names)                                             1.014    33.940
n4265.out[0] (.names)                                            0.261    34.201
n4266.in[0] (.names)                                             1.014    35.215
n4266.out[0] (.names)                                            0.261    35.476
n4267.in[0] (.names)                                             1.014    36.490
n4267.out[0] (.names)                                            0.261    36.751
n4294.in[0] (.names)                                             1.014    37.765
n4294.out[0] (.names)                                            0.261    38.026
n4329.in[2] (.names)                                             1.014    39.039
n4329.out[0] (.names)                                            0.261    39.300
n4377.in[1] (.names)                                             1.014    40.314
n4377.out[0] (.names)                                            0.261    40.575
n4378.in[1] (.names)                                             1.014    41.589
n4378.out[0] (.names)                                            0.261    41.850
n4025.in[3] (.names)                                             1.014    42.864
n4025.out[0] (.names)                                            0.261    43.125
n4379.in[0] (.names)                                             1.014    44.139
n4379.out[0] (.names)                                            0.261    44.400
n4021.in[0] (.names)                                             1.014    45.413
n4021.out[0] (.names)                                            0.261    45.674
n4380.in[0] (.names)                                             1.014    46.688
n4380.out[0] (.names)                                            0.261    46.949
n4382.in[3] (.names)                                             1.014    47.963
n4382.out[0] (.names)                                            0.261    48.224
n4013.in[1] (.names)                                             1.014    49.238
n4013.out[0] (.names)                                            0.261    49.499
n3975.in[0] (.names)                                             1.014    50.513
n3975.out[0] (.names)                                            0.261    50.774
n3976.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3976.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n381.Q[0] (.latch clocked by pclk)
Endpoint  : n505.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n381.clk[0] (.latch)                                             1.014     1.014
n381.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9217.in[0] (.names)                                             1.014     2.070
n9217.out[0] (.names)                                            0.261     2.331
n9219.in[0] (.names)                                             1.014     3.344
n9219.out[0] (.names)                                            0.261     3.605
n9220.in[0] (.names)                                             1.014     4.619
n9220.out[0] (.names)                                            0.261     4.880
n9218.in[0] (.names)                                             1.014     5.894
n9218.out[0] (.names)                                            0.261     6.155
n9082.in[0] (.names)                                             1.014     7.169
n9082.out[0] (.names)                                            0.261     7.430
n9076.in[1] (.names)                                             1.014     8.444
n9076.out[0] (.names)                                            0.261     8.705
n9083.in[0] (.names)                                             1.014     9.719
n9083.out[0] (.names)                                            0.261     9.980
n9085.in[1] (.names)                                             1.014    10.993
n9085.out[0] (.names)                                            0.261    11.254
n9086.in[2] (.names)                                             1.014    12.268
n9086.out[0] (.names)                                            0.261    12.529
n9087.in[0] (.names)                                             1.014    13.543
n9087.out[0] (.names)                                            0.261    13.804
n9088.in[1] (.names)                                             1.014    14.818
n9088.out[0] (.names)                                            0.261    15.079
n9089.in[1] (.names)                                             1.014    16.093
n9089.out[0] (.names)                                            0.261    16.354
n9090.in[1] (.names)                                             1.014    17.367
n9090.out[0] (.names)                                            0.261    17.628
n9094.in[0] (.names)                                             1.014    18.642
n9094.out[0] (.names)                                            0.261    18.903
n4392.in[0] (.names)                                             1.014    19.917
n4392.out[0] (.names)                                            0.261    20.178
n20028.in[0] (.names)                                            1.014    21.192
n20028.out[0] (.names)                                           0.261    21.453
n20040.in[1] (.names)                                            1.014    22.467
n20040.out[0] (.names)                                           0.261    22.728
n20035.in[0] (.names)                                            1.014    23.742
n20035.out[0] (.names)                                           0.261    24.003
n20036.in[0] (.names)                                            1.014    25.016
n20036.out[0] (.names)                                           0.261    25.277
n20037.in[0] (.names)                                            1.014    26.291
n20037.out[0] (.names)                                           0.261    26.552
n20038.in[0] (.names)                                            1.014    27.566
n20038.out[0] (.names)                                           0.261    27.827
n20032.in[0] (.names)                                            1.014    28.841
n20032.out[0] (.names)                                           0.261    29.102
n20034.in[1] (.names)                                            1.014    30.116
n20034.out[0] (.names)                                           0.261    30.377
n20065.in[1] (.names)                                            1.014    31.390
n20065.out[0] (.names)                                           0.261    31.651
n20043.in[0] (.names)                                            1.014    32.665
n20043.out[0] (.names)                                           0.261    32.926
n20045.in[0] (.names)                                            1.014    33.940
n20045.out[0] (.names)                                           0.261    34.201
n20046.in[1] (.names)                                            1.014    35.215
n20046.out[0] (.names)                                           0.261    35.476
n20047.in[0] (.names)                                            1.014    36.490
n20047.out[0] (.names)                                           0.261    36.751
n20048.in[0] (.names)                                            1.014    37.765
n20048.out[0] (.names)                                           0.261    38.026
n20051.in[2] (.names)                                            1.014    39.039
n20051.out[0] (.names)                                           0.261    39.300
n20052.in[0] (.names)                                            1.014    40.314
n20052.out[0] (.names)                                           0.261    40.575
n20053.in[0] (.names)                                            1.014    41.589
n20053.out[0] (.names)                                           0.261    41.850
n9301.in[0] (.names)                                             1.014    42.864
n9301.out[0] (.names)                                            0.261    43.125
n13284.in[0] (.names)                                            1.014    44.139
n13284.out[0] (.names)                                           0.261    44.400
n20054.in[2] (.names)                                            1.014    45.413
n20054.out[0] (.names)                                           0.261    45.674
n20055.in[0] (.names)                                            1.014    46.688
n20055.out[0] (.names)                                           0.261    46.949
n20059.in[1] (.names)                                            1.014    47.963
n20059.out[0] (.names)                                           0.261    48.224
n20061.in[0] (.names)                                            1.014    49.238
n20061.out[0] (.names)                                           0.261    49.499
n504.in[0] (.names)                                              1.014    50.513
n504.out[0] (.names)                                             0.261    50.774
n505.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n505.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n7578.Q[0] (.latch clocked by pclk)
Endpoint  : n7413.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7578.clk[0] (.latch)                                            1.014     1.014
n7578.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7579.in[1] (.names)                                             1.014     2.070
n7579.out[0] (.names)                                            0.261     2.331
n7567.in[0] (.names)                                             1.014     3.344
n7567.out[0] (.names)                                            0.261     3.605
n7568.in[1] (.names)                                             1.014     4.619
n7568.out[0] (.names)                                            0.261     4.880
n7569.in[0] (.names)                                             1.014     5.894
n7569.out[0] (.names)                                            0.261     6.155
n7549.in[0] (.names)                                             1.014     7.169
n7549.out[0] (.names)                                            0.261     7.430
n7526.in[0] (.names)                                             1.014     8.444
n7526.out[0] (.names)                                            0.261     8.705
n7527.in[0] (.names)                                             1.014     9.719
n7527.out[0] (.names)                                            0.261     9.980
n7528.in[1] (.names)                                             1.014    10.993
n7528.out[0] (.names)                                            0.261    11.254
n7585.in[1] (.names)                                             1.014    12.268
n7585.out[0] (.names)                                            0.261    12.529
n7529.in[0] (.names)                                             1.014    13.543
n7529.out[0] (.names)                                            0.261    13.804
n7530.in[1] (.names)                                             1.014    14.818
n7530.out[0] (.names)                                            0.261    15.079
n7541.in[0] (.names)                                             1.014    16.093
n7541.out[0] (.names)                                            0.261    16.354
n7536.in[0] (.names)                                             1.014    17.367
n7536.out[0] (.names)                                            0.261    17.628
n7546.in[1] (.names)                                             1.014    18.642
n7546.out[0] (.names)                                            0.261    18.903
n7570.in[1] (.names)                                             1.014    19.917
n7570.out[0] (.names)                                            0.261    20.178
n7571.in[2] (.names)                                             1.014    21.192
n7571.out[0] (.names)                                            0.261    21.453
n7572.in[0] (.names)                                             1.014    22.467
n7572.out[0] (.names)                                            0.261    22.728
n7577.in[2] (.names)                                             1.014    23.742
n7577.out[0] (.names)                                            0.261    24.003
n7573.in[0] (.names)                                             1.014    25.016
n7573.out[0] (.names)                                            0.261    25.277
n7574.in[1] (.names)                                             1.014    26.291
n7574.out[0] (.names)                                            0.261    26.552
n7580.in[1] (.names)                                             1.014    27.566
n7580.out[0] (.names)                                            0.261    27.827
n7281.in[0] (.names)                                             1.014    28.841
n7281.out[0] (.names)                                            0.261    29.102
n6452.in[3] (.names)                                             1.014    30.116
n6452.out[0] (.names)                                            0.261    30.377
n7602.in[3] (.names)                                             1.014    31.390
n7602.out[0] (.names)                                            0.261    31.651
n7603.in[3] (.names)                                             1.014    32.665
n7603.out[0] (.names)                                            0.261    32.926
n7434.in[0] (.names)                                             1.014    33.940
n7434.out[0] (.names)                                            0.261    34.201
n7435.in[2] (.names)                                             1.014    35.215
n7435.out[0] (.names)                                            0.261    35.476
n7437.in[3] (.names)                                             1.014    36.490
n7437.out[0] (.names)                                            0.261    36.751
n7421.in[0] (.names)                                             1.014    37.765
n7421.out[0] (.names)                                            0.261    38.026
n7440.in[1] (.names)                                             1.014    39.039
n7440.out[0] (.names)                                            0.261    39.300
n7414.in[0] (.names)                                             1.014    40.314
n7414.out[0] (.names)                                            0.261    40.575
n7441.in[0] (.names)                                             1.014    41.589
n7441.out[0] (.names)                                            0.261    41.850
n7309.in[0] (.names)                                             1.014    42.864
n7309.out[0] (.names)                                            0.261    43.125
n7415.in[0] (.names)                                             1.014    44.139
n7415.out[0] (.names)                                            0.261    44.400
n7416.in[2] (.names)                                             1.014    45.413
n7416.out[0] (.names)                                            0.261    45.674
n7423.in[0] (.names)                                             1.014    46.688
n7423.out[0] (.names)                                            0.261    46.949
n7424.in[1] (.names)                                             1.014    47.963
n7424.out[0] (.names)                                            0.261    48.224
n7425.in[0] (.names)                                             1.014    49.238
n7425.out[0] (.names)                                            0.261    49.499
n7351.in[0] (.names)                                             1.014    50.513
n7351.out[0] (.names)                                            0.261    50.774
n7413.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7413.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n7578.Q[0] (.latch clocked by pclk)
Endpoint  : n7352.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7578.clk[0] (.latch)                                            1.014     1.014
n7578.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7579.in[1] (.names)                                             1.014     2.070
n7579.out[0] (.names)                                            0.261     2.331
n7567.in[0] (.names)                                             1.014     3.344
n7567.out[0] (.names)                                            0.261     3.605
n7568.in[1] (.names)                                             1.014     4.619
n7568.out[0] (.names)                                            0.261     4.880
n7569.in[0] (.names)                                             1.014     5.894
n7569.out[0] (.names)                                            0.261     6.155
n7549.in[0] (.names)                                             1.014     7.169
n7549.out[0] (.names)                                            0.261     7.430
n7526.in[0] (.names)                                             1.014     8.444
n7526.out[0] (.names)                                            0.261     8.705
n7527.in[0] (.names)                                             1.014     9.719
n7527.out[0] (.names)                                            0.261     9.980
n7528.in[1] (.names)                                             1.014    10.993
n7528.out[0] (.names)                                            0.261    11.254
n7585.in[1] (.names)                                             1.014    12.268
n7585.out[0] (.names)                                            0.261    12.529
n7529.in[0] (.names)                                             1.014    13.543
n7529.out[0] (.names)                                            0.261    13.804
n7530.in[1] (.names)                                             1.014    14.818
n7530.out[0] (.names)                                            0.261    15.079
n7541.in[0] (.names)                                             1.014    16.093
n7541.out[0] (.names)                                            0.261    16.354
n7536.in[0] (.names)                                             1.014    17.367
n7536.out[0] (.names)                                            0.261    17.628
n7546.in[1] (.names)                                             1.014    18.642
n7546.out[0] (.names)                                            0.261    18.903
n7570.in[1] (.names)                                             1.014    19.917
n7570.out[0] (.names)                                            0.261    20.178
n7571.in[2] (.names)                                             1.014    21.192
n7571.out[0] (.names)                                            0.261    21.453
n7572.in[0] (.names)                                             1.014    22.467
n7572.out[0] (.names)                                            0.261    22.728
n7577.in[2] (.names)                                             1.014    23.742
n7577.out[0] (.names)                                            0.261    24.003
n7573.in[0] (.names)                                             1.014    25.016
n7573.out[0] (.names)                                            0.261    25.277
n7574.in[1] (.names)                                             1.014    26.291
n7574.out[0] (.names)                                            0.261    26.552
n7580.in[1] (.names)                                             1.014    27.566
n7580.out[0] (.names)                                            0.261    27.827
n7281.in[0] (.names)                                             1.014    28.841
n7281.out[0] (.names)                                            0.261    29.102
n6452.in[3] (.names)                                             1.014    30.116
n6452.out[0] (.names)                                            0.261    30.377
n7602.in[3] (.names)                                             1.014    31.390
n7602.out[0] (.names)                                            0.261    31.651
n7603.in[3] (.names)                                             1.014    32.665
n7603.out[0] (.names)                                            0.261    32.926
n7434.in[0] (.names)                                             1.014    33.940
n7434.out[0] (.names)                                            0.261    34.201
n7435.in[2] (.names)                                             1.014    35.215
n7435.out[0] (.names)                                            0.261    35.476
n7437.in[3] (.names)                                             1.014    36.490
n7437.out[0] (.names)                                            0.261    36.751
n7421.in[0] (.names)                                             1.014    37.765
n7421.out[0] (.names)                                            0.261    38.026
n7440.in[1] (.names)                                             1.014    39.039
n7440.out[0] (.names)                                            0.261    39.300
n7414.in[0] (.names)                                             1.014    40.314
n7414.out[0] (.names)                                            0.261    40.575
n7441.in[0] (.names)                                             1.014    41.589
n7441.out[0] (.names)                                            0.261    41.850
n7309.in[0] (.names)                                             1.014    42.864
n7309.out[0] (.names)                                            0.261    43.125
n7415.in[0] (.names)                                             1.014    44.139
n7415.out[0] (.names)                                            0.261    44.400
n7416.in[2] (.names)                                             1.014    45.413
n7416.out[0] (.names)                                            0.261    45.674
n7423.in[0] (.names)                                             1.014    46.688
n7423.out[0] (.names)                                            0.261    46.949
n7424.in[1] (.names)                                             1.014    47.963
n7424.out[0] (.names)                                            0.261    48.224
n7425.in[0] (.names)                                             1.014    49.238
n7425.out[0] (.names)                                            0.261    49.499
n7351.in[0] (.names)                                             1.014    50.513
n7351.out[0] (.names)                                            0.261    50.774
n7352.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7352.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n2785.Q[0] (.latch clocked by pclk)
Endpoint  : n6287.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2785.clk[0] (.latch)                                            1.014     1.014
n2785.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6130.in[0] (.names)                                             1.014     2.070
n6130.out[0] (.names)                                            0.261     2.331
n6133.in[0] (.names)                                             1.014     3.344
n6133.out[0] (.names)                                            0.261     3.605
n6134.in[0] (.names)                                             1.014     4.619
n6134.out[0] (.names)                                            0.261     4.880
n6028.in[0] (.names)                                             1.014     5.894
n6028.out[0] (.names)                                            0.261     6.155
n6040.in[2] (.names)                                             1.014     7.169
n6040.out[0] (.names)                                            0.261     7.430
n6042.in[1] (.names)                                             1.014     8.444
n6042.out[0] (.names)                                            0.261     8.705
n6043.in[0] (.names)                                             1.014     9.719
n6043.out[0] (.names)                                            0.261     9.980
n6044.in[0] (.names)                                             1.014    10.993
n6044.out[0] (.names)                                            0.261    11.254
n6026.in[0] (.names)                                             1.014    12.268
n6026.out[0] (.names)                                            0.261    12.529
n5923.in[0] (.names)                                             1.014    13.543
n5923.out[0] (.names)                                            0.261    13.804
n6023.in[0] (.names)                                             1.014    14.818
n6023.out[0] (.names)                                            0.261    15.079
n6009.in[0] (.names)                                             1.014    16.093
n6009.out[0] (.names)                                            0.261    16.354
n6010.in[0] (.names)                                             1.014    17.367
n6010.out[0] (.names)                                            0.261    17.628
n6019.in[1] (.names)                                             1.014    18.642
n6019.out[0] (.names)                                            0.261    18.903
n6020.in[1] (.names)                                             1.014    19.917
n6020.out[0] (.names)                                            0.261    20.178
n6021.in[0] (.names)                                             1.014    21.192
n6021.out[0] (.names)                                            0.261    21.453
n6022.in[0] (.names)                                             1.014    22.467
n6022.out[0] (.names)                                            0.261    22.728
n6027.in[3] (.names)                                             1.014    23.742
n6027.out[0] (.names)                                            0.261    24.003
n6030.in[0] (.names)                                             1.014    25.016
n6030.out[0] (.names)                                            0.261    25.277
n5986.in[1] (.names)                                             1.014    26.291
n5986.out[0] (.names)                                            0.261    26.552
n6032.in[0] (.names)                                             1.014    27.566
n6032.out[0] (.names)                                            0.261    27.827
n5994.in[1] (.names)                                             1.014    28.841
n5994.out[0] (.names)                                            0.261    29.102
n6374.in[2] (.names)                                             1.014    30.116
n6374.out[0] (.names)                                            0.261    30.377
n6375.in[0] (.names)                                             1.014    31.390
n6375.out[0] (.names)                                            0.261    31.651
n6376.in[1] (.names)                                             1.014    32.665
n6376.out[0] (.names)                                            0.261    32.926
n6377.in[0] (.names)                                             1.014    33.940
n6377.out[0] (.names)                                            0.261    34.201
n6378.in[0] (.names)                                             1.014    35.215
n6378.out[0] (.names)                                            0.261    35.476
n6379.in[0] (.names)                                             1.014    36.490
n6379.out[0] (.names)                                            0.261    36.751
n5302.in[1] (.names)                                             1.014    37.765
n5302.out[0] (.names)                                            0.261    38.026
n6342.in[1] (.names)                                             1.014    39.039
n6342.out[0] (.names)                                            0.261    39.300
n6280.in[1] (.names)                                             1.014    40.314
n6280.out[0] (.names)                                            0.261    40.575
n6282.in[1] (.names)                                             1.014    41.589
n6282.out[0] (.names)                                            0.261    41.850
n6298.in[1] (.names)                                             1.014    42.864
n6298.out[0] (.names)                                            0.261    43.125
n6302.in[2] (.names)                                             1.014    44.139
n6302.out[0] (.names)                                            0.261    44.400
n509.in[0] (.names)                                              1.014    45.413
n509.out[0] (.names)                                             0.261    45.674
n6297.in[0] (.names)                                             1.014    46.688
n6297.out[0] (.names)                                            0.261    46.949
n6278.in[1] (.names)                                             1.014    47.963
n6278.out[0] (.names)                                            0.261    48.224
n5256.in[0] (.names)                                             1.014    49.238
n5256.out[0] (.names)                                            0.261    49.499
n6284.in[2] (.names)                                             1.014    50.513
n6284.out[0] (.names)                                            0.261    50.774
n6287.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6287.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n2785.Q[0] (.latch clocked by pclk)
Endpoint  : n5418.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2785.clk[0] (.latch)                                            1.014     1.014
n2785.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6130.in[0] (.names)                                             1.014     2.070
n6130.out[0] (.names)                                            0.261     2.331
n6133.in[0] (.names)                                             1.014     3.344
n6133.out[0] (.names)                                            0.261     3.605
n6134.in[0] (.names)                                             1.014     4.619
n6134.out[0] (.names)                                            0.261     4.880
n6028.in[0] (.names)                                             1.014     5.894
n6028.out[0] (.names)                                            0.261     6.155
n6040.in[2] (.names)                                             1.014     7.169
n6040.out[0] (.names)                                            0.261     7.430
n6042.in[1] (.names)                                             1.014     8.444
n6042.out[0] (.names)                                            0.261     8.705
n6043.in[0] (.names)                                             1.014     9.719
n6043.out[0] (.names)                                            0.261     9.980
n6044.in[0] (.names)                                             1.014    10.993
n6044.out[0] (.names)                                            0.261    11.254
n6026.in[0] (.names)                                             1.014    12.268
n6026.out[0] (.names)                                            0.261    12.529
n5923.in[0] (.names)                                             1.014    13.543
n5923.out[0] (.names)                                            0.261    13.804
n6023.in[0] (.names)                                             1.014    14.818
n6023.out[0] (.names)                                            0.261    15.079
n6009.in[0] (.names)                                             1.014    16.093
n6009.out[0] (.names)                                            0.261    16.354
n6010.in[0] (.names)                                             1.014    17.367
n6010.out[0] (.names)                                            0.261    17.628
n6019.in[1] (.names)                                             1.014    18.642
n6019.out[0] (.names)                                            0.261    18.903
n6020.in[1] (.names)                                             1.014    19.917
n6020.out[0] (.names)                                            0.261    20.178
n6021.in[0] (.names)                                             1.014    21.192
n6021.out[0] (.names)                                            0.261    21.453
n6022.in[0] (.names)                                             1.014    22.467
n6022.out[0] (.names)                                            0.261    22.728
n6027.in[3] (.names)                                             1.014    23.742
n6027.out[0] (.names)                                            0.261    24.003
n6030.in[0] (.names)                                             1.014    25.016
n6030.out[0] (.names)                                            0.261    25.277
n5986.in[1] (.names)                                             1.014    26.291
n5986.out[0] (.names)                                            0.261    26.552
n6032.in[0] (.names)                                             1.014    27.566
n6032.out[0] (.names)                                            0.261    27.827
n5994.in[1] (.names)                                             1.014    28.841
n5994.out[0] (.names)                                            0.261    29.102
n6374.in[2] (.names)                                             1.014    30.116
n6374.out[0] (.names)                                            0.261    30.377
n6375.in[0] (.names)                                             1.014    31.390
n6375.out[0] (.names)                                            0.261    31.651
n6376.in[1] (.names)                                             1.014    32.665
n6376.out[0] (.names)                                            0.261    32.926
n6377.in[0] (.names)                                             1.014    33.940
n6377.out[0] (.names)                                            0.261    34.201
n6378.in[0] (.names)                                             1.014    35.215
n6378.out[0] (.names)                                            0.261    35.476
n6379.in[0] (.names)                                             1.014    36.490
n6379.out[0] (.names)                                            0.261    36.751
n5302.in[1] (.names)                                             1.014    37.765
n5302.out[0] (.names)                                            0.261    38.026
n5303.in[1] (.names)                                             1.014    39.039
n5303.out[0] (.names)                                            0.261    39.300
n5298.in[2] (.names)                                             1.014    40.314
n5298.out[0] (.names)                                            0.261    40.575
n5297.in[1] (.names)                                             1.014    41.589
n5297.out[0] (.names)                                            0.261    41.850
n5325.in[1] (.names)                                             1.014    42.864
n5325.out[0] (.names)                                            0.261    43.125
n5326.in[3] (.names)                                             1.014    44.139
n5326.out[0] (.names)                                            0.261    44.400
n5327.in[0] (.names)                                             1.014    45.413
n5327.out[0] (.names)                                            0.261    45.674
n5216.in[2] (.names)                                             1.014    46.688
n5216.out[0] (.names)                                            0.261    46.949
n5329.in[1] (.names)                                             1.014    47.963
n5329.out[0] (.names)                                            0.261    48.224
n5224.in[1] (.names)                                             1.014    49.238
n5224.out[0] (.names)                                            0.261    49.499
n5330.in[0] (.names)                                             1.014    50.513
n5330.out[0] (.names)                                            0.261    50.774
n5418.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5418.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n5527.Q[0] (.latch clocked by pclk)
Endpoint  : n5237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5527.clk[0] (.latch)                                            1.014     1.014
n5527.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5476.in[0] (.names)                                             1.014     2.070
n5476.out[0] (.names)                                            0.261     2.331
n5475.in[0] (.names)                                             1.014     3.344
n5475.out[0] (.names)                                            0.261     3.605
n5477.in[0] (.names)                                             1.014     4.619
n5477.out[0] (.names)                                            0.261     4.880
n5478.in[3] (.names)                                             1.014     5.894
n5478.out[0] (.names)                                            0.261     6.155
n5489.in[0] (.names)                                             1.014     7.169
n5489.out[0] (.names)                                            0.261     7.430
n5510.in[1] (.names)                                             1.014     8.444
n5510.out[0] (.names)                                            0.261     8.705
n5511.in[0] (.names)                                             1.014     9.719
n5511.out[0] (.names)                                            0.261     9.980
n5480.in[0] (.names)                                             1.014    10.993
n5480.out[0] (.names)                                            0.261    11.254
n5481.in[1] (.names)                                             1.014    12.268
n5481.out[0] (.names)                                            0.261    12.529
n5563.in[2] (.names)                                             1.014    13.543
n5563.out[0] (.names)                                            0.261    13.804
n5558.in[1] (.names)                                             1.014    14.818
n5558.out[0] (.names)                                            0.261    15.079
n5555.in[0] (.names)                                             1.014    16.093
n5555.out[0] (.names)                                            0.261    16.354
n5586.in[0] (.names)                                             1.014    17.367
n5586.out[0] (.names)                                            0.261    17.628
n5583.in[0] (.names)                                             1.014    18.642
n5583.out[0] (.names)                                            0.261    18.903
n5528.in[0] (.names)                                             1.014    19.917
n5528.out[0] (.names)                                            0.261    20.178
n5531.in[2] (.names)                                             1.014    21.192
n5531.out[0] (.names)                                            0.261    21.453
n5532.in[0] (.names)                                             1.014    22.467
n5532.out[0] (.names)                                            0.261    22.728
n5542.in[1] (.names)                                             1.014    23.742
n5542.out[0] (.names)                                            0.261    24.003
n5543.in[1] (.names)                                             1.014    25.016
n5543.out[0] (.names)                                            0.261    25.277
n5544.in[3] (.names)                                             1.014    26.291
n5544.out[0] (.names)                                            0.261    26.552
n5545.in[2] (.names)                                             1.014    27.566
n5545.out[0] (.names)                                            0.261    27.827
n5546.in[0] (.names)                                             1.014    28.841
n5546.out[0] (.names)                                            0.261    29.102
n5538.in[0] (.names)                                             1.014    30.116
n5538.out[0] (.names)                                            0.261    30.377
n5946.in[2] (.names)                                             1.014    31.390
n5946.out[0] (.names)                                            0.261    31.651
n5448.in[0] (.names)                                             1.014    32.665
n5448.out[0] (.names)                                            0.261    32.926
n5472.in[0] (.names)                                             1.014    33.940
n5472.out[0] (.names)                                            0.261    34.201
n5947.in[0] (.names)                                             1.014    35.215
n5947.out[0] (.names)                                            0.261    35.476
n5948.in[2] (.names)                                             1.014    36.490
n5948.out[0] (.names)                                            0.261    36.751
n5950.in[2] (.names)                                             1.014    37.765
n5950.out[0] (.names)                                            0.261    38.026
n5951.in[1] (.names)                                             1.014    39.039
n5951.out[0] (.names)                                            0.261    39.300
n5952.in[0] (.names)                                             1.014    40.314
n5952.out[0] (.names)                                            0.261    40.575
n5332.in[0] (.names)                                             1.014    41.589
n5332.out[0] (.names)                                            0.261    41.850
n5334.in[1] (.names)                                             1.014    42.864
n5334.out[0] (.names)                                            0.261    43.125
n5335.in[0] (.names)                                             1.014    44.139
n5335.out[0] (.names)                                            0.261    44.400
n5214.in[0] (.names)                                             1.014    45.413
n5214.out[0] (.names)                                            0.261    45.674
n5336.in[0] (.names)                                             1.014    46.688
n5336.out[0] (.names)                                            0.261    46.949
n5337.in[0] (.names)                                             1.014    47.963
n5337.out[0] (.names)                                            0.261    48.224
n5291.in[0] (.names)                                             1.014    49.238
n5291.out[0] (.names)                                            0.261    49.499
n5236.in[0] (.names)                                             1.014    50.513
n5236.out[0] (.names)                                            0.261    50.774
n5237.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5237.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n3586.Q[0] (.latch clocked by pclk)
Endpoint  : n1874.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3586.clk[0] (.latch)                                            1.014     1.014
n3586.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3587.in[0] (.names)                                             1.014     2.070
n3587.out[0] (.names)                                            0.261     2.331
n3566.in[0] (.names)                                             1.014     3.344
n3566.out[0] (.names)                                            0.261     3.605
n3588.in[1] (.names)                                             1.014     4.619
n3588.out[0] (.names)                                            0.261     4.880
n3591.in[0] (.names)                                             1.014     5.894
n3591.out[0] (.names)                                            0.261     6.155
n3536.in[0] (.names)                                             1.014     7.169
n3536.out[0] (.names)                                            0.261     7.430
n3730.in[0] (.names)                                             1.014     8.444
n3730.out[0] (.names)                                            0.261     8.705
n3731.in[0] (.names)                                             1.014     9.719
n3731.out[0] (.names)                                            0.261     9.980
n3777.in[1] (.names)                                             1.014    10.993
n3777.out[0] (.names)                                            0.261    11.254
n3778.in[2] (.names)                                             1.014    12.268
n3778.out[0] (.names)                                            0.261    12.529
n3779.in[0] (.names)                                             1.014    13.543
n3779.out[0] (.names)                                            0.261    13.804
n3753.in[0] (.names)                                             1.014    14.818
n3753.out[0] (.names)                                            0.261    15.079
n3754.in[0] (.names)                                             1.014    16.093
n3754.out[0] (.names)                                            0.261    16.354
n3696.in[2] (.names)                                             1.014    17.367
n3696.out[0] (.names)                                            0.261    17.628
n3697.in[2] (.names)                                             1.014    18.642
n3697.out[0] (.names)                                            0.261    18.903
n3700.in[0] (.names)                                             1.014    19.917
n3700.out[0] (.names)                                            0.261    20.178
n3705.in[2] (.names)                                             1.014    21.192
n3705.out[0] (.names)                                            0.261    21.453
n3706.in[0] (.names)                                             1.014    22.467
n3706.out[0] (.names)                                            0.261    22.728
n3709.in[1] (.names)                                             1.014    23.742
n3709.out[0] (.names)                                            0.261    24.003
n3663.in[1] (.names)                                             1.014    25.016
n3663.out[0] (.names)                                            0.261    25.277
n3702.in[0] (.names)                                             1.014    26.291
n3702.out[0] (.names)                                            0.261    26.552
n3703.in[0] (.names)                                             1.014    27.566
n3703.out[0] (.names)                                            0.261    27.827
n3715.in[0] (.names)                                             1.014    28.841
n3715.out[0] (.names)                                            0.261    29.102
n3718.in[0] (.names)                                             1.014    30.116
n3718.out[0] (.names)                                            0.261    30.377
n3756.in[0] (.names)                                             1.014    31.390
n3756.out[0] (.names)                                            0.261    31.651
n3761.in[0] (.names)                                             1.014    32.665
n3761.out[0] (.names)                                            0.261    32.926
n3762.in[2] (.names)                                             1.014    33.940
n3762.out[0] (.names)                                            0.261    34.201
n3763.in[0] (.names)                                             1.014    35.215
n3763.out[0] (.names)                                            0.261    35.476
n3738.in[0] (.names)                                             1.014    36.490
n3738.out[0] (.names)                                            0.261    36.751
n3726.in[2] (.names)                                             1.014    37.765
n3726.out[0] (.names)                                            0.261    38.026
n3742.in[2] (.names)                                             1.014    39.039
n3742.out[0] (.names)                                            0.261    39.300
n3743.in[0] (.names)                                             1.014    40.314
n3743.out[0] (.names)                                            0.261    40.575
n3744.in[0] (.names)                                             1.014    41.589
n3744.out[0] (.names)                                            0.261    41.850
n3748.in[1] (.names)                                             1.014    42.864
n3748.out[0] (.names)                                            0.261    43.125
n3749.in[1] (.names)                                             1.014    44.139
n3749.out[0] (.names)                                            0.261    44.400
n3745.in[0] (.names)                                             1.014    45.413
n3745.out[0] (.names)                                            0.261    45.674
n3746.in[1] (.names)                                             1.014    46.688
n3746.out[0] (.names)                                            0.261    46.949
n2011.in[0] (.names)                                             1.014    47.963
n2011.out[0] (.names)                                            0.261    48.224
n3739.in[1] (.names)                                             1.014    49.238
n3739.out[0] (.names)                                            0.261    49.499
n1873.in[1] (.names)                                             1.014    50.513
n1873.out[0] (.names)                                            0.261    50.774
n1874.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1874.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n608.Q[0] (.latch clocked by pclk)
Endpoint  : n595.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n608.clk[0] (.latch)                                             1.014     1.014
n608.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n628.in[0] (.names)                                              1.014     2.070
n628.out[0] (.names)                                             0.261     2.331
n631.in[0] (.names)                                              1.014     3.344
n631.out[0] (.names)                                             0.261     3.605
n633.in[0] (.names)                                              1.014     4.619
n633.out[0] (.names)                                             0.261     4.880
n674.in[0] (.names)                                              1.014     5.894
n674.out[0] (.names)                                             0.261     6.155
n675.in[0] (.names)                                              1.014     7.169
n675.out[0] (.names)                                             0.261     7.430
n949.in[2] (.names)                                              1.014     8.444
n949.out[0] (.names)                                             0.261     8.705
n987.in[0] (.names)                                              1.014     9.719
n987.out[0] (.names)                                             0.261     9.980
n993.in[1] (.names)                                              1.014    10.993
n993.out[0] (.names)                                             0.261    11.254
n996.in[0] (.names)                                              1.014    12.268
n996.out[0] (.names)                                             0.261    12.529
n963.in[0] (.names)                                              1.014    13.543
n963.out[0] (.names)                                             0.261    13.804
n840.in[0] (.names)                                              1.014    14.818
n840.out[0] (.names)                                             0.261    15.079
n841.in[1] (.names)                                              1.014    16.093
n841.out[0] (.names)                                             0.261    16.354
n842.in[1] (.names)                                              1.014    17.367
n842.out[0] (.names)                                             0.261    17.628
n832.in[0] (.names)                                              1.014    18.642
n832.out[0] (.names)                                             0.261    18.903
n843.in[0] (.names)                                              1.014    19.917
n843.out[0] (.names)                                             0.261    20.178
n948.in[3] (.names)                                              1.014    21.192
n948.out[0] (.names)                                             0.261    21.453
n951.in[2] (.names)                                              1.014    22.467
n951.out[0] (.names)                                             0.261    22.728
n954.in[1] (.names)                                              1.014    23.742
n954.out[0] (.names)                                             0.261    24.003
n955.in[1] (.names)                                              1.014    25.016
n955.out[0] (.names)                                             0.261    25.277
n956.in[1] (.names)                                              1.014    26.291
n956.out[0] (.names)                                             0.261    26.552
n957.in[0] (.names)                                              1.014    27.566
n957.out[0] (.names)                                             0.261    27.827
n866.in[0] (.names)                                              1.014    28.841
n866.out[0] (.names)                                             0.261    29.102
n958.in[0] (.names)                                              1.014    30.116
n958.out[0] (.names)                                             0.261    30.377
n959.in[1] (.names)                                              1.014    31.390
n959.out[0] (.names)                                             0.261    31.651
n969.in[2] (.names)                                              1.014    32.665
n969.out[0] (.names)                                             0.261    32.926
n967.in[3] (.names)                                              1.014    33.940
n967.out[0] (.names)                                             0.261    34.201
n972.in[1] (.names)                                              1.014    35.215
n972.out[0] (.names)                                             0.261    35.476
n973.in[0] (.names)                                              1.014    36.490
n973.out[0] (.names)                                             0.261    36.751
n974.in[0] (.names)                                              1.014    37.765
n974.out[0] (.names)                                             0.261    38.026
n813.in[0] (.names)                                              1.014    39.039
n813.out[0] (.names)                                             0.261    39.300
n980.in[0] (.names)                                              1.014    40.314
n980.out[0] (.names)                                             0.261    40.575
n981.in[0] (.names)                                              1.014    41.589
n981.out[0] (.names)                                             0.261    41.850
n983.in[0] (.names)                                              1.014    42.864
n983.out[0] (.names)                                             0.261    43.125
n984.in[1] (.names)                                              1.014    44.139
n984.out[0] (.names)                                             0.261    44.400
n624.in[1] (.names)                                              1.014    45.413
n624.out[0] (.names)                                             0.261    45.674
n985.in[0] (.names)                                              1.014    46.688
n985.out[0] (.names)                                             0.261    46.949
n578.in[0] (.names)                                              1.014    47.963
n578.out[0] (.names)                                             0.261    48.224
n531.in[0] (.names)                                              1.014    49.238
n531.out[0] (.names)                                             0.261    49.499
n594.in[0] (.names)                                              1.014    50.513
n594.out[0] (.names)                                             0.261    50.774
n595.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n595.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n608.Q[0] (.latch clocked by pclk)
Endpoint  : n344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n608.clk[0] (.latch)                                             1.014     1.014
n608.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n628.in[0] (.names)                                              1.014     2.070
n628.out[0] (.names)                                             0.261     2.331
n631.in[0] (.names)                                              1.014     3.344
n631.out[0] (.names)                                             0.261     3.605
n633.in[0] (.names)                                              1.014     4.619
n633.out[0] (.names)                                             0.261     4.880
n674.in[0] (.names)                                              1.014     5.894
n674.out[0] (.names)                                             0.261     6.155
n675.in[0] (.names)                                              1.014     7.169
n675.out[0] (.names)                                             0.261     7.430
n676.in[0] (.names)                                              1.014     8.444
n676.out[0] (.names)                                             0.261     8.705
n677.in[0] (.names)                                              1.014     9.719
n677.out[0] (.names)                                             0.261     9.980
n678.in[0] (.names)                                              1.014    10.993
n678.out[0] (.names)                                             0.261    11.254
n680.in[2] (.names)                                              1.014    12.268
n680.out[0] (.names)                                             0.261    12.529
n681.in[0] (.names)                                              1.014    13.543
n681.out[0] (.names)                                             0.261    13.804
n682.in[0] (.names)                                              1.014    14.818
n682.out[0] (.names)                                             0.261    15.079
n686.in[0] (.names)                                              1.014    16.093
n686.out[0] (.names)                                             0.261    16.354
n684.in[0] (.names)                                              1.014    17.367
n684.out[0] (.names)                                             0.261    17.628
n670.in[1] (.names)                                              1.014    18.642
n670.out[0] (.names)                                             0.261    18.903
n688.in[0] (.names)                                              1.014    19.917
n688.out[0] (.names)                                             0.261    20.178
n689.in[0] (.names)                                              1.014    21.192
n689.out[0] (.names)                                             0.261    21.453
n690.in[0] (.names)                                              1.014    22.467
n690.out[0] (.names)                                             0.261    22.728
n691.in[1] (.names)                                              1.014    23.742
n691.out[0] (.names)                                             0.261    24.003
n728.in[2] (.names)                                              1.014    25.016
n728.out[0] (.names)                                             0.261    25.277
n723.in[0] (.names)                                              1.014    26.291
n723.out[0] (.names)                                             0.261    26.552
n736.in[3] (.names)                                              1.014    27.566
n736.out[0] (.names)                                             0.261    27.827
n737.in[0] (.names)                                              1.014    28.841
n737.out[0] (.names)                                             0.261    29.102
n738.in[3] (.names)                                              1.014    30.116
n738.out[0] (.names)                                             0.261    30.377
n739.in[1] (.names)                                              1.014    31.390
n739.out[0] (.names)                                             0.261    31.651
n742.in[1] (.names)                                              1.014    32.665
n742.out[0] (.names)                                             0.261    32.926
n714.in[1] (.names)                                              1.014    33.940
n714.out[0] (.names)                                             0.261    34.201
n715.in[2] (.names)                                              1.014    35.215
n715.out[0] (.names)                                             0.261    35.476
n708.in[0] (.names)                                              1.014    36.490
n708.out[0] (.names)                                             0.261    36.751
n745.in[1] (.names)                                              1.014    37.765
n745.out[0] (.names)                                             0.261    38.026
n746.in[1] (.names)                                              1.014    39.039
n746.out[0] (.names)                                             0.261    39.300
n520.in[0] (.names)                                              1.014    40.314
n520.out[0] (.names)                                             0.261    40.575
n747.in[0] (.names)                                              1.014    41.589
n747.out[0] (.names)                                             0.261    41.850
n748.in[0] (.names)                                              1.014    42.864
n748.out[0] (.names)                                             0.261    43.125
n749.in[0] (.names)                                              1.014    44.139
n749.out[0] (.names)                                             0.261    44.400
n488.in[2] (.names)                                              1.014    45.413
n488.out[0] (.names)                                             0.261    45.674
n750.in[0] (.names)                                              1.014    46.688
n750.out[0] (.names)                                             0.261    46.949
n752.in[1] (.names)                                              1.014    47.963
n752.out[0] (.names)                                             0.261    48.224
n613.in[1] (.names)                                              1.014    49.238
n613.out[0] (.names)                                             0.261    49.499
n526.in[0] (.names)                                              1.014    50.513
n526.out[0] (.names)                                             0.261    50.774
n344.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n344.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n389.Q[0] (.latch clocked by pclk)
Endpoint  : n1994.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n389.clk[0] (.latch)                                             1.014     1.014
n389.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2243.in[0] (.names)                                             1.014     2.070
n2243.out[0] (.names)                                            0.261     2.331
n2244.in[0] (.names)                                             1.014     3.344
n2244.out[0] (.names)                                            0.261     3.605
n2120.in[0] (.names)                                             1.014     4.619
n2120.out[0] (.names)                                            0.261     4.880
n2121.in[0] (.names)                                             1.014     5.894
n2121.out[0] (.names)                                            0.261     6.155
n2124.in[3] (.names)                                             1.014     7.169
n2124.out[0] (.names)                                            0.261     7.430
n2128.in[1] (.names)                                             1.014     8.444
n2128.out[0] (.names)                                            0.261     8.705
n2129.in[1] (.names)                                             1.014     9.719
n2129.out[0] (.names)                                            0.261     9.980
n2138.in[1] (.names)                                             1.014    10.993
n2138.out[0] (.names)                                            0.261    11.254
n2139.in[0] (.names)                                             1.014    12.268
n2139.out[0] (.names)                                            0.261    12.529
n2140.in[0] (.names)                                             1.014    13.543
n2140.out[0] (.names)                                            0.261    13.804
n2141.in[0] (.names)                                             1.014    14.818
n2141.out[0] (.names)                                            0.261    15.079
n2173.in[3] (.names)                                             1.014    16.093
n2173.out[0] (.names)                                            0.261    16.354
n2180.in[0] (.names)                                             1.014    17.367
n2180.out[0] (.names)                                            0.261    17.628
n2182.in[0] (.names)                                             1.014    18.642
n2182.out[0] (.names)                                            0.261    18.903
n2175.in[0] (.names)                                             1.014    19.917
n2175.out[0] (.names)                                            0.261    20.178
n2145.in[1] (.names)                                             1.014    21.192
n2145.out[0] (.names)                                            0.261    21.453
n2176.in[1] (.names)                                             1.014    22.467
n2176.out[0] (.names)                                            0.261    22.728
n2178.in[0] (.names)                                             1.014    23.742
n2178.out[0] (.names)                                            0.261    24.003
n2183.in[0] (.names)                                             1.014    25.016
n2183.out[0] (.names)                                            0.261    25.277
n2184.in[0] (.names)                                             1.014    26.291
n2184.out[0] (.names)                                            0.261    26.552
n2160.in[0] (.names)                                             1.014    27.566
n2160.out[0] (.names)                                            0.261    27.827
n2154.in[2] (.names)                                             1.014    28.841
n2154.out[0] (.names)                                            0.261    29.102
n2408.in[0] (.names)                                             1.014    30.116
n2408.out[0] (.names)                                            0.261    30.377
n2409.in[1] (.names)                                             1.014    31.390
n2409.out[0] (.names)                                            0.261    31.651
n2416.in[1] (.names)                                             1.014    32.665
n2416.out[0] (.names)                                            0.261    32.926
n2417.in[0] (.names)                                             1.014    33.940
n2417.out[0] (.names)                                            0.261    34.201
n2422.in[1] (.names)                                             1.014    35.215
n2422.out[0] (.names)                                            0.261    35.476
n2423.in[0] (.names)                                             1.014    36.490
n2423.out[0] (.names)                                            0.261    36.751
n2426.in[0] (.names)                                             1.014    37.765
n2426.out[0] (.names)                                            0.261    38.026
n2432.in[0] (.names)                                             1.014    39.039
n2432.out[0] (.names)                                            0.261    39.300
n2433.in[0] (.names)                                             1.014    40.314
n2433.out[0] (.names)                                            0.261    40.575
n2434.in[0] (.names)                                             1.014    41.589
n2434.out[0] (.names)                                            0.261    41.850
n1940.in[0] (.names)                                             1.014    42.864
n1940.out[0] (.names)                                            0.261    43.125
n2435.in[0] (.names)                                             1.014    44.139
n2435.out[0] (.names)                                            0.261    44.400
n2436.in[1] (.names)                                             1.014    45.413
n2436.out[0] (.names)                                            0.261    45.674
n2439.in[0] (.names)                                             1.014    46.688
n2439.out[0] (.names)                                            0.261    46.949
n339.in[2] (.names)                                              1.014    47.963
n339.out[0] (.names)                                             0.261    48.224
n1913.in[0] (.names)                                             1.014    49.238
n1913.out[0] (.names)                                            0.261    49.499
n1993.in[0] (.names)                                             1.014    50.513
n1993.out[0] (.names)                                            0.261    50.774
n1994.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1994.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 34
Startpoint: n463.Q[0] (.latch clocked by pclk)
Endpoint  : n8792.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n463.clk[0] (.latch)                                             1.014     1.014
n463.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8257.in[0] (.names)                                             1.014     2.070
n8257.out[0] (.names)                                            0.261     2.331
n8242.in[0] (.names)                                             1.014     3.344
n8242.out[0] (.names)                                            0.261     3.605
n8244.in[0] (.names)                                             1.014     4.619
n8244.out[0] (.names)                                            0.261     4.880
n8246.in[1] (.names)                                             1.014     5.894
n8246.out[0] (.names)                                            0.261     6.155
n8247.in[1] (.names)                                             1.014     7.169
n8247.out[0] (.names)                                            0.261     7.430
n8248.in[1] (.names)                                             1.014     8.444
n8248.out[0] (.names)                                            0.261     8.705
n8250.in[0] (.names)                                             1.014     9.719
n8250.out[0] (.names)                                            0.261     9.980
n8218.in[0] (.names)                                             1.014    10.993
n8218.out[0] (.names)                                            0.261    11.254
n8234.in[0] (.names)                                             1.014    12.268
n8234.out[0] (.names)                                            0.261    12.529
n8252.in[0] (.names)                                             1.014    13.543
n8252.out[0] (.names)                                            0.261    13.804
n8253.in[0] (.names)                                             1.014    14.818
n8253.out[0] (.names)                                            0.261    15.079
n8255.in[0] (.names)                                             1.014    16.093
n8255.out[0] (.names)                                            0.261    16.354
n8231.in[0] (.names)                                             1.014    17.367
n8231.out[0] (.names)                                            0.261    17.628
n8232.in[1] (.names)                                             1.014    18.642
n8232.out[0] (.names)                                            0.261    18.903
n8224.in[1] (.names)                                             1.014    19.917
n8224.out[0] (.names)                                            0.261    20.178
n8225.in[3] (.names)                                             1.014    21.192
n8225.out[0] (.names)                                            0.261    21.453
n8226.in[0] (.names)                                             1.014    22.467
n8226.out[0] (.names)                                            0.261    22.728
n8227.in[0] (.names)                                             1.014    23.742
n8227.out[0] (.names)                                            0.261    24.003
n8228.in[0] (.names)                                             1.014    25.016
n8228.out[0] (.names)                                            0.261    25.277
n8229.in[0] (.names)                                             1.014    26.291
n8229.out[0] (.names)                                            0.261    26.552
n8213.in[2] (.names)                                             1.014    27.566
n8213.out[0] (.names)                                            0.261    27.827
n8267.in[0] (.names)                                             1.014    28.841
n8267.out[0] (.names)                                            0.261    29.102
n8272.in[0] (.names)                                             1.014    30.116
n8272.out[0] (.names)                                            0.261    30.377
n8874.in[2] (.names)                                             1.014    31.390
n8874.out[0] (.names)                                            0.261    31.651
n8878.in[0] (.names)                                             1.014    32.665
n8878.out[0] (.names)                                            0.261    32.926
n8879.in[1] (.names)                                             1.014    33.940
n8879.out[0] (.names)                                            0.261    34.201
n8880.in[0] (.names)                                             1.014    35.215
n8880.out[0] (.names)                                            0.261    35.476
n8856.in[0] (.names)                                             1.014    36.490
n8856.out[0] (.names)                                            0.261    36.751
n8881.in[0] (.names)                                             1.014    37.765
n8881.out[0] (.names)                                            0.261    38.026
n8882.in[0] (.names)                                             1.014    39.039
n8882.out[0] (.names)                                            0.261    39.300
n8925.in[2] (.names)                                             1.014    40.314
n8925.out[0] (.names)                                            0.261    40.575
n8927.in[0] (.names)                                             1.014    41.589
n8927.out[0] (.names)                                            0.261    41.850
n8928.in[0] (.names)                                             1.014    42.864
n8928.out[0] (.names)                                            0.261    43.125
n8929.in[0] (.names)                                             1.014    44.139
n8929.out[0] (.names)                                            0.261    44.400
n8757.in[0] (.names)                                             1.014    45.413
n8757.out[0] (.names)                                            0.261    45.674
n8758.in[1] (.names)                                             1.014    46.688
n8758.out[0] (.names)                                            0.261    46.949
n8760.in[0] (.names)                                             1.014    47.963
n8760.out[0] (.names)                                            0.261    48.224
n7387.in[1] (.names)                                             1.014    49.238
n7387.out[0] (.names)                                            0.261    49.499
n512.in[0] (.names)                                              1.014    50.513
n512.out[0] (.names)                                             0.261    50.774
n8792.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8792.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 35
Startpoint: n463.Q[0] (.latch clocked by pclk)
Endpoint  : n447.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n463.clk[0] (.latch)                                             1.014     1.014
n463.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8257.in[0] (.names)                                             1.014     2.070
n8257.out[0] (.names)                                            0.261     2.331
n8242.in[0] (.names)                                             1.014     3.344
n8242.out[0] (.names)                                            0.261     3.605
n8244.in[0] (.names)                                             1.014     4.619
n8244.out[0] (.names)                                            0.261     4.880
n8246.in[1] (.names)                                             1.014     5.894
n8246.out[0] (.names)                                            0.261     6.155
n8247.in[1] (.names)                                             1.014     7.169
n8247.out[0] (.names)                                            0.261     7.430
n8248.in[1] (.names)                                             1.014     8.444
n8248.out[0] (.names)                                            0.261     8.705
n8250.in[0] (.names)                                             1.014     9.719
n8250.out[0] (.names)                                            0.261     9.980
n8218.in[0] (.names)                                             1.014    10.993
n8218.out[0] (.names)                                            0.261    11.254
n8234.in[0] (.names)                                             1.014    12.268
n8234.out[0] (.names)                                            0.261    12.529
n8252.in[0] (.names)                                             1.014    13.543
n8252.out[0] (.names)                                            0.261    13.804
n8253.in[0] (.names)                                             1.014    14.818
n8253.out[0] (.names)                                            0.261    15.079
n8255.in[0] (.names)                                             1.014    16.093
n8255.out[0] (.names)                                            0.261    16.354
n8231.in[0] (.names)                                             1.014    17.367
n8231.out[0] (.names)                                            0.261    17.628
n8232.in[1] (.names)                                             1.014    18.642
n8232.out[0] (.names)                                            0.261    18.903
n8224.in[1] (.names)                                             1.014    19.917
n8224.out[0] (.names)                                            0.261    20.178
n8225.in[3] (.names)                                             1.014    21.192
n8225.out[0] (.names)                                            0.261    21.453
n8226.in[0] (.names)                                             1.014    22.467
n8226.out[0] (.names)                                            0.261    22.728
n8227.in[0] (.names)                                             1.014    23.742
n8227.out[0] (.names)                                            0.261    24.003
n8228.in[0] (.names)                                             1.014    25.016
n8228.out[0] (.names)                                            0.261    25.277
n8229.in[0] (.names)                                             1.014    26.291
n8229.out[0] (.names)                                            0.261    26.552
n8213.in[2] (.names)                                             1.014    27.566
n8213.out[0] (.names)                                            0.261    27.827
n8267.in[0] (.names)                                             1.014    28.841
n8267.out[0] (.names)                                            0.261    29.102
n8272.in[0] (.names)                                             1.014    30.116
n8272.out[0] (.names)                                            0.261    30.377
n8874.in[2] (.names)                                             1.014    31.390
n8874.out[0] (.names)                                            0.261    31.651
n8878.in[0] (.names)                                             1.014    32.665
n8878.out[0] (.names)                                            0.261    32.926
n8879.in[1] (.names)                                             1.014    33.940
n8879.out[0] (.names)                                            0.261    34.201
n8880.in[0] (.names)                                             1.014    35.215
n8880.out[0] (.names)                                            0.261    35.476
n8856.in[0] (.names)                                             1.014    36.490
n8856.out[0] (.names)                                            0.261    36.751
n8881.in[0] (.names)                                             1.014    37.765
n8881.out[0] (.names)                                            0.261    38.026
n8882.in[0] (.names)                                             1.014    39.039
n8882.out[0] (.names)                                            0.261    39.300
n8925.in[2] (.names)                                             1.014    40.314
n8925.out[0] (.names)                                            0.261    40.575
n8927.in[0] (.names)                                             1.014    41.589
n8927.out[0] (.names)                                            0.261    41.850
n8928.in[0] (.names)                                             1.014    42.864
n8928.out[0] (.names)                                            0.261    43.125
n8929.in[0] (.names)                                             1.014    44.139
n8929.out[0] (.names)                                            0.261    44.400
n8757.in[0] (.names)                                             1.014    45.413
n8757.out[0] (.names)                                            0.261    45.674
n8758.in[1] (.names)                                             1.014    46.688
n8758.out[0] (.names)                                            0.261    46.949
n8760.in[0] (.names)                                             1.014    47.963
n8760.out[0] (.names)                                            0.261    48.224
n7387.in[1] (.names)                                             1.014    49.238
n7387.out[0] (.names)                                            0.261    49.499
n512.in[0] (.names)                                              1.014    50.513
n512.out[0] (.names)                                             0.261    50.774
n447.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n447.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 36
Startpoint: n463.Q[0] (.latch clocked by pclk)
Endpoint  : n382.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n463.clk[0] (.latch)                                             1.014     1.014
n463.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8257.in[0] (.names)                                             1.014     2.070
n8257.out[0] (.names)                                            0.261     2.331
n8242.in[0] (.names)                                             1.014     3.344
n8242.out[0] (.names)                                            0.261     3.605
n8244.in[0] (.names)                                             1.014     4.619
n8244.out[0] (.names)                                            0.261     4.880
n8246.in[1] (.names)                                             1.014     5.894
n8246.out[0] (.names)                                            0.261     6.155
n8247.in[1] (.names)                                             1.014     7.169
n8247.out[0] (.names)                                            0.261     7.430
n8248.in[1] (.names)                                             1.014     8.444
n8248.out[0] (.names)                                            0.261     8.705
n8250.in[0] (.names)                                             1.014     9.719
n8250.out[0] (.names)                                            0.261     9.980
n8218.in[0] (.names)                                             1.014    10.993
n8218.out[0] (.names)                                            0.261    11.254
n8234.in[0] (.names)                                             1.014    12.268
n8234.out[0] (.names)                                            0.261    12.529
n8252.in[0] (.names)                                             1.014    13.543
n8252.out[0] (.names)                                            0.261    13.804
n8253.in[0] (.names)                                             1.014    14.818
n8253.out[0] (.names)                                            0.261    15.079
n8255.in[0] (.names)                                             1.014    16.093
n8255.out[0] (.names)                                            0.261    16.354
n8231.in[0] (.names)                                             1.014    17.367
n8231.out[0] (.names)                                            0.261    17.628
n8232.in[1] (.names)                                             1.014    18.642
n8232.out[0] (.names)                                            0.261    18.903
n8224.in[1] (.names)                                             1.014    19.917
n8224.out[0] (.names)                                            0.261    20.178
n8225.in[3] (.names)                                             1.014    21.192
n8225.out[0] (.names)                                            0.261    21.453
n8226.in[0] (.names)                                             1.014    22.467
n8226.out[0] (.names)                                            0.261    22.728
n8227.in[0] (.names)                                             1.014    23.742
n8227.out[0] (.names)                                            0.261    24.003
n8228.in[0] (.names)                                             1.014    25.016
n8228.out[0] (.names)                                            0.261    25.277
n8229.in[0] (.names)                                             1.014    26.291
n8229.out[0] (.names)                                            0.261    26.552
n8213.in[2] (.names)                                             1.014    27.566
n8213.out[0] (.names)                                            0.261    27.827
n8237.in[0] (.names)                                             1.014    28.841
n8237.out[0] (.names)                                            0.261    29.102
n8238.in[1] (.names)                                             1.014    30.116
n8238.out[0] (.names)                                            0.261    30.377
n8239.in[2] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n8240.in[1] (.names)                                             1.014    32.665
n8240.out[0] (.names)                                            0.261    32.926
n6434.in[0] (.names)                                             1.014    33.940
n6434.out[0] (.names)                                            0.261    34.201
n8241.in[0] (.names)                                             1.014    35.215
n8241.out[0] (.names)                                            0.261    35.476
n9036.in[2] (.names)                                             1.014    36.490
n9036.out[0] (.names)                                            0.261    36.751
n9145.in[1] (.names)                                             1.014    37.765
n9145.out[0] (.names)                                            0.261    38.026
n9148.in[0] (.names)                                             1.014    39.039
n9148.out[0] (.names)                                            0.261    39.300
n9140.in[0] (.names)                                             1.014    40.314
n9140.out[0] (.names)                                            0.261    40.575
n9149.in[2] (.names)                                             1.014    41.589
n9149.out[0] (.names)                                            0.261    41.850
n7294.in[1] (.names)                                             1.014    42.864
n7294.out[0] (.names)                                            0.261    43.125
n9135.in[0] (.names)                                             1.014    44.139
n9135.out[0] (.names)                                            0.261    44.400
n9137.in[0] (.names)                                             1.014    45.413
n9137.out[0] (.names)                                            0.261    45.674
n9141.in[2] (.names)                                             1.014    46.688
n9141.out[0] (.names)                                            0.261    46.949
n9151.in[2] (.names)                                             1.014    47.963
n9151.out[0] (.names)                                            0.261    48.224
n7274.in[1] (.names)                                             1.014    49.238
n7274.out[0] (.names)                                            0.261    49.499
n7296.in[0] (.names)                                             1.014    50.513
n7296.out[0] (.names)                                            0.261    50.774
n382.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n382.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 37
Startpoint: n463.Q[0] (.latch clocked by pclk)
Endpoint  : n9059.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n463.clk[0] (.latch)                                             1.014     1.014
n463.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8257.in[0] (.names)                                             1.014     2.070
n8257.out[0] (.names)                                            0.261     2.331
n8242.in[0] (.names)                                             1.014     3.344
n8242.out[0] (.names)                                            0.261     3.605
n8244.in[0] (.names)                                             1.014     4.619
n8244.out[0] (.names)                                            0.261     4.880
n8246.in[1] (.names)                                             1.014     5.894
n8246.out[0] (.names)                                            0.261     6.155
n8247.in[1] (.names)                                             1.014     7.169
n8247.out[0] (.names)                                            0.261     7.430
n8248.in[1] (.names)                                             1.014     8.444
n8248.out[0] (.names)                                            0.261     8.705
n8250.in[0] (.names)                                             1.014     9.719
n8250.out[0] (.names)                                            0.261     9.980
n8218.in[0] (.names)                                             1.014    10.993
n8218.out[0] (.names)                                            0.261    11.254
n8234.in[0] (.names)                                             1.014    12.268
n8234.out[0] (.names)                                            0.261    12.529
n8252.in[0] (.names)                                             1.014    13.543
n8252.out[0] (.names)                                            0.261    13.804
n8253.in[0] (.names)                                             1.014    14.818
n8253.out[0] (.names)                                            0.261    15.079
n8255.in[0] (.names)                                             1.014    16.093
n8255.out[0] (.names)                                            0.261    16.354
n8231.in[0] (.names)                                             1.014    17.367
n8231.out[0] (.names)                                            0.261    17.628
n8232.in[1] (.names)                                             1.014    18.642
n8232.out[0] (.names)                                            0.261    18.903
n8224.in[1] (.names)                                             1.014    19.917
n8224.out[0] (.names)                                            0.261    20.178
n8225.in[3] (.names)                                             1.014    21.192
n8225.out[0] (.names)                                            0.261    21.453
n8226.in[0] (.names)                                             1.014    22.467
n8226.out[0] (.names)                                            0.261    22.728
n8227.in[0] (.names)                                             1.014    23.742
n8227.out[0] (.names)                                            0.261    24.003
n8228.in[0] (.names)                                             1.014    25.016
n8228.out[0] (.names)                                            0.261    25.277
n8229.in[0] (.names)                                             1.014    26.291
n8229.out[0] (.names)                                            0.261    26.552
n8213.in[2] (.names)                                             1.014    27.566
n8213.out[0] (.names)                                            0.261    27.827
n8237.in[0] (.names)                                             1.014    28.841
n8237.out[0] (.names)                                            0.261    29.102
n8238.in[1] (.names)                                             1.014    30.116
n8238.out[0] (.names)                                            0.261    30.377
n8239.in[2] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n8240.in[1] (.names)                                             1.014    32.665
n8240.out[0] (.names)                                            0.261    32.926
n6434.in[0] (.names)                                             1.014    33.940
n6434.out[0] (.names)                                            0.261    34.201
n8241.in[0] (.names)                                             1.014    35.215
n8241.out[0] (.names)                                            0.261    35.476
n9036.in[2] (.names)                                             1.014    36.490
n9036.out[0] (.names)                                            0.261    36.751
n9145.in[1] (.names)                                             1.014    37.765
n9145.out[0] (.names)                                            0.261    38.026
n9148.in[0] (.names)                                             1.014    39.039
n9148.out[0] (.names)                                            0.261    39.300
n9140.in[0] (.names)                                             1.014    40.314
n9140.out[0] (.names)                                            0.261    40.575
n9149.in[2] (.names)                                             1.014    41.589
n9149.out[0] (.names)                                            0.261    41.850
n7294.in[1] (.names)                                             1.014    42.864
n7294.out[0] (.names)                                            0.261    43.125
n9135.in[0] (.names)                                             1.014    44.139
n9135.out[0] (.names)                                            0.261    44.400
n9137.in[0] (.names)                                             1.014    45.413
n9137.out[0] (.names)                                            0.261    45.674
n9141.in[2] (.names)                                             1.014    46.688
n9141.out[0] (.names)                                            0.261    46.949
n9151.in[2] (.names)                                             1.014    47.963
n9151.out[0] (.names)                                            0.261    48.224
n6456.in[1] (.names)                                             1.014    49.238
n6456.out[0] (.names)                                            0.261    49.499
n9152.in[0] (.names)                                             1.014    50.513
n9152.out[0] (.names)                                            0.261    50.774
n9059.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9059.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 38
Startpoint: n12363.Q[0] (.latch clocked by pclk)
Endpoint  : n11828.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12363.clk[0] (.latch)                                           1.014     1.014
n12363.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12364.in[0] (.names)                                            1.014     2.070
n12364.out[0] (.names)                                           0.261     2.331
n12324.in[0] (.names)                                            1.014     3.344
n12324.out[0] (.names)                                           0.261     3.605
n12365.in[0] (.names)                                            1.014     4.619
n12365.out[0] (.names)                                           0.261     4.880
n12420.in[2] (.names)                                            1.014     5.894
n12420.out[0] (.names)                                           0.261     6.155
n12421.in[0] (.names)                                            1.014     7.169
n12421.out[0] (.names)                                           0.261     7.430
n12422.in[0] (.names)                                            1.014     8.444
n12422.out[0] (.names)                                           0.261     8.705
n12423.in[1] (.names)                                            1.014     9.719
n12423.out[0] (.names)                                           0.261     9.980
n12426.in[0] (.names)                                            1.014    10.993
n12426.out[0] (.names)                                           0.261    11.254
n12427.in[1] (.names)                                            1.014    12.268
n12427.out[0] (.names)                                           0.261    12.529
n12503.in[0] (.names)                                            1.014    13.543
n12503.out[0] (.names)                                           0.261    13.804
n12507.in[0] (.names)                                            1.014    14.818
n12507.out[0] (.names)                                           0.261    15.079
n12458.in[0] (.names)                                            1.014    16.093
n12458.out[0] (.names)                                           0.261    16.354
n12483.in[2] (.names)                                            1.014    17.367
n12483.out[0] (.names)                                           0.261    17.628
n12489.in[1] (.names)                                            1.014    18.642
n12489.out[0] (.names)                                           0.261    18.903
n12490.in[0] (.names)                                            1.014    19.917
n12490.out[0] (.names)                                           0.261    20.178
n12491.in[0] (.names)                                            1.014    21.192
n12491.out[0] (.names)                                           0.261    21.453
n12492.in[0] (.names)                                            1.014    22.467
n12492.out[0] (.names)                                           0.261    22.728
n12493.in[3] (.names)                                            1.014    23.742
n12493.out[0] (.names)                                           0.261    24.003
n12457.in[3] (.names)                                            1.014    25.016
n12457.out[0] (.names)                                           0.261    25.277
n12459.in[0] (.names)                                            1.014    26.291
n12459.out[0] (.names)                                           0.261    26.552
n12461.in[1] (.names)                                            1.014    27.566
n12461.out[0] (.names)                                           0.261    27.827
n12462.in[1] (.names)                                            1.014    28.841
n12462.out[0] (.names)                                           0.261    29.102
n12464.in[1] (.names)                                            1.014    30.116
n12464.out[0] (.names)                                           0.261    30.377
n12465.in[0] (.names)                                            1.014    31.390
n12465.out[0] (.names)                                           0.261    31.651
n12466.in[0] (.names)                                            1.014    32.665
n12466.out[0] (.names)                                           0.261    32.926
n12469.in[2] (.names)                                            1.014    33.940
n12469.out[0] (.names)                                           0.261    34.201
n12480.in[1] (.names)                                            1.014    35.215
n12480.out[0] (.names)                                           0.261    35.476
n12411.in[1] (.names)                                            1.014    36.490
n12411.out[0] (.names)                                           0.261    36.751
n12530.in[2] (.names)                                            1.014    37.765
n12530.out[0] (.names)                                           0.261    38.026
n12533.in[0] (.names)                                            1.014    39.039
n12533.out[0] (.names)                                           0.261    39.300
n12534.in[1] (.names)                                            1.014    40.314
n12534.out[0] (.names)                                           0.261    40.575
n12525.in[0] (.names)                                            1.014    41.589
n12525.out[0] (.names)                                           0.261    41.850
n12535.in[0] (.names)                                            1.014    42.864
n12535.out[0] (.names)                                           0.261    43.125
n12537.in[1] (.names)                                            1.014    44.139
n12537.out[0] (.names)                                           0.261    44.400
n12538.in[1] (.names)                                            1.014    45.413
n12538.out[0] (.names)                                           0.261    45.674
n9394.in[2] (.names)                                             1.014    46.688
n9394.out[0] (.names)                                            0.261    46.949
n12539.in[1] (.names)                                            1.014    47.963
n12539.out[0] (.names)                                           0.261    48.224
n11883.in[1] (.names)                                            1.014    49.238
n11883.out[0] (.names)                                           0.261    49.499
n11827.in[0] (.names)                                            1.014    50.513
n11827.out[0] (.names)                                           0.261    50.774
n11828.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11828.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 39
Startpoint: n429.Q[0] (.latch clocked by pclk)
Endpoint  : n10980.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n429.clk[0] (.latch)                                             1.014     1.014
n429.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n11817.in[0] (.names)                                            1.014     2.070
n11817.out[0] (.names)                                           0.261     2.331
n11818.in[0] (.names)                                            1.014     3.344
n11818.out[0] (.names)                                           0.261     3.605
n11769.in[0] (.names)                                            1.014     4.619
n11769.out[0] (.names)                                           0.261     4.880
n11770.in[3] (.names)                                            1.014     5.894
n11770.out[0] (.names)                                           0.261     6.155
n11772.in[1] (.names)                                            1.014     7.169
n11772.out[0] (.names)                                           0.261     7.430
n11029.in[0] (.names)                                            1.014     8.444
n11029.out[0] (.names)                                           0.261     8.705
n11742.in[2] (.names)                                            1.014     9.719
n11742.out[0] (.names)                                           0.261     9.980
n11743.in[0] (.names)                                            1.014    10.993
n11743.out[0] (.names)                                           0.261    11.254
n11745.in[1] (.names)                                            1.014    12.268
n11745.out[0] (.names)                                           0.261    12.529
n11685.in[0] (.names)                                            1.014    13.543
n11685.out[0] (.names)                                           0.261    13.804
n11780.in[0] (.names)                                            1.014    14.818
n11780.out[0] (.names)                                           0.261    15.079
n11787.in[1] (.names)                                            1.014    16.093
n11787.out[0] (.names)                                           0.261    16.354
n11788.in[0] (.names)                                            1.014    17.367
n11788.out[0] (.names)                                           0.261    17.628
n11808.in[1] (.names)                                            1.014    18.642
n11808.out[0] (.names)                                           0.261    18.903
n11809.in[0] (.names)                                            1.014    19.917
n11809.out[0] (.names)                                           0.261    20.178
n11804.in[0] (.names)                                            1.014    21.192
n11804.out[0] (.names)                                           0.261    21.453
n11810.in[2] (.names)                                            1.014    22.467
n11810.out[0] (.names)                                           0.261    22.728
n11739.in[1] (.names)                                            1.014    23.742
n11739.out[0] (.names)                                           0.261    24.003
n11799.in[0] (.names)                                            1.014    25.016
n11799.out[0] (.names)                                           0.261    25.277
n11609.in[0] (.names)                                            1.014    26.291
n11609.out[0] (.names)                                           0.261    26.552
n11610.in[2] (.names)                                            1.014    27.566
n11610.out[0] (.names)                                           0.261    27.827
n11602.in[0] (.names)                                            1.014    28.841
n11602.out[0] (.names)                                           0.261    29.102
n11603.in[1] (.names)                                            1.014    30.116
n11603.out[0] (.names)                                           0.261    30.377
n11604.in[2] (.names)                                            1.014    31.390
n11604.out[0] (.names)                                           0.261    31.651
n11606.in[0] (.names)                                            1.014    32.665
n11606.out[0] (.names)                                           0.261    32.926
n11607.in[0] (.names)                                            1.014    33.940
n11607.out[0] (.names)                                           0.261    34.201
n11617.in[0] (.names)                                            1.014    35.215
n11617.out[0] (.names)                                           0.261    35.476
n11618.in[0] (.names)                                            1.014    36.490
n11618.out[0] (.names)                                           0.261    36.751
n11557.in[0] (.names)                                            1.014    37.765
n11557.out[0] (.names)                                           0.261    38.026
n11558.in[2] (.names)                                            1.014    39.039
n11558.out[0] (.names)                                           0.261    39.300
n11572.in[0] (.names)                                            1.014    40.314
n11572.out[0] (.names)                                           0.261    40.575
n11537.in[1] (.names)                                            1.014    41.589
n11537.out[0] (.names)                                           0.261    41.850
n11538.in[1] (.names)                                            1.014    42.864
n11538.out[0] (.names)                                           0.261    43.125
n11539.in[1] (.names)                                            1.014    44.139
n11539.out[0] (.names)                                           0.261    44.400
n11540.in[0] (.names)                                            1.014    45.413
n11540.out[0] (.names)                                           0.261    45.674
n9350.in[0] (.names)                                             1.014    46.688
n9350.out[0] (.names)                                            0.261    46.949
n11541.in[0] (.names)                                            1.014    47.963
n11541.out[0] (.names)                                           0.261    48.224
n9336.in[1] (.names)                                             1.014    49.238
n9336.out[0] (.names)                                            0.261    49.499
n10979.in[0] (.names)                                            1.014    50.513
n10979.out[0] (.names)                                           0.261    50.774
n10980.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10980.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 40
Startpoint: n3326.Q[0] (.latch clocked by pclk)
Endpoint  : n10512.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3326.clk[0] (.latch)                                            1.014     1.014
n3326.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10375.in[0] (.names)                                            1.014     2.070
n10375.out[0] (.names)                                           0.261     2.331
n10440.in[0] (.names)                                            1.014     3.344
n10440.out[0] (.names)                                           0.261     3.605
n10441.in[0] (.names)                                            1.014     4.619
n10441.out[0] (.names)                                           0.261     4.880
n10442.in[0] (.names)                                            1.014     5.894
n10442.out[0] (.names)                                           0.261     6.155
n10444.in[2] (.names)                                            1.014     7.169
n10444.out[0] (.names)                                           0.261     7.430
n10400.in[0] (.names)                                            1.014     8.444
n10400.out[0] (.names)                                           0.261     8.705
n10382.in[0] (.names)                                            1.014     9.719
n10382.out[0] (.names)                                           0.261     9.980
n10370.in[1] (.names)                                            1.014    10.993
n10370.out[0] (.names)                                           0.261    11.254
n10259.in[0] (.names)                                            1.014    12.268
n10259.out[0] (.names)                                           0.261    12.529
n10221.in[1] (.names)                                            1.014    13.543
n10221.out[0] (.names)                                           0.261    13.804
n10255.in[0] (.names)                                            1.014    14.818
n10255.out[0] (.names)                                           0.261    15.079
n10262.in[3] (.names)                                            1.014    16.093
n10262.out[0] (.names)                                           0.261    16.354
n10263.in[2] (.names)                                            1.014    17.367
n10263.out[0] (.names)                                           0.261    17.628
n10264.in[0] (.names)                                            1.014    18.642
n10264.out[0] (.names)                                           0.261    18.903
n10266.in[0] (.names)                                            1.014    19.917
n10266.out[0] (.names)                                           0.261    20.178
n10269.in[1] (.names)                                            1.014    21.192
n10269.out[0] (.names)                                           0.261    21.453
n10270.in[0] (.names)                                            1.014    22.467
n10270.out[0] (.names)                                           0.261    22.728
n10271.in[2] (.names)                                            1.014    23.742
n10271.out[0] (.names)                                           0.261    24.003
n10214.in[0] (.names)                                            1.014    25.016
n10214.out[0] (.names)                                           0.261    25.277
n10222.in[0] (.names)                                            1.014    26.291
n10222.out[0] (.names)                                           0.261    26.552
n10223.in[2] (.names)                                            1.014    27.566
n10223.out[0] (.names)                                           0.261    27.827
n10364.in[3] (.names)                                            1.014    28.841
n10364.out[0] (.names)                                           0.261    29.102
n10365.in[0] (.names)                                            1.014    30.116
n10365.out[0] (.names)                                           0.261    30.377
n10368.in[0] (.names)                                            1.014    31.390
n10368.out[0] (.names)                                           0.261    31.651
n10277.in[0] (.names)                                            1.014    32.665
n10277.out[0] (.names)                                           0.261    32.926
n10237.in[0] (.names)                                            1.014    33.940
n10237.out[0] (.names)                                           0.261    34.201
n10487.in[0] (.names)                                            1.014    35.215
n10487.out[0] (.names)                                           0.261    35.476
n10613.in[0] (.names)                                            1.014    36.490
n10613.out[0] (.names)                                           0.261    36.751
n10614.in[0] (.names)                                            1.014    37.765
n10614.out[0] (.names)                                           0.261    38.026
n10615.in[0] (.names)                                            1.014    39.039
n10615.out[0] (.names)                                           0.261    39.300
n10617.in[1] (.names)                                            1.014    40.314
n10617.out[0] (.names)                                           0.261    40.575
n10618.in[0] (.names)                                            1.014    41.589
n10618.out[0] (.names)                                           0.261    41.850
n10619.in[0] (.names)                                            1.014    42.864
n10619.out[0] (.names)                                           0.261    43.125
n10620.in[0] (.names)                                            1.014    44.139
n10620.out[0] (.names)                                           0.261    44.400
n9372.in[0] (.names)                                             1.014    45.413
n9372.out[0] (.names)                                            0.261    45.674
n10622.in[0] (.names)                                            1.014    46.688
n10622.out[0] (.names)                                           0.261    46.949
n10624.in[2] (.names)                                            1.014    47.963
n10624.out[0] (.names)                                           0.261    48.224
n9389.in[0] (.names)                                             1.014    49.238
n9389.out[0] (.names)                                            0.261    49.499
n9414.in[0] (.names)                                             1.014    50.513
n9414.out[0] (.names)                                            0.261    50.774
n10512.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10512.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 41
Startpoint: n3326.Q[0] (.latch clocked by pclk)
Endpoint  : n9415.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3326.clk[0] (.latch)                                            1.014     1.014
n3326.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10375.in[0] (.names)                                            1.014     2.070
n10375.out[0] (.names)                                           0.261     2.331
n10440.in[0] (.names)                                            1.014     3.344
n10440.out[0] (.names)                                           0.261     3.605
n10441.in[0] (.names)                                            1.014     4.619
n10441.out[0] (.names)                                           0.261     4.880
n10442.in[0] (.names)                                            1.014     5.894
n10442.out[0] (.names)                                           0.261     6.155
n10444.in[2] (.names)                                            1.014     7.169
n10444.out[0] (.names)                                           0.261     7.430
n10400.in[0] (.names)                                            1.014     8.444
n10400.out[0] (.names)                                           0.261     8.705
n10382.in[0] (.names)                                            1.014     9.719
n10382.out[0] (.names)                                           0.261     9.980
n10370.in[1] (.names)                                            1.014    10.993
n10370.out[0] (.names)                                           0.261    11.254
n10259.in[0] (.names)                                            1.014    12.268
n10259.out[0] (.names)                                           0.261    12.529
n10221.in[1] (.names)                                            1.014    13.543
n10221.out[0] (.names)                                           0.261    13.804
n10255.in[0] (.names)                                            1.014    14.818
n10255.out[0] (.names)                                           0.261    15.079
n10262.in[3] (.names)                                            1.014    16.093
n10262.out[0] (.names)                                           0.261    16.354
n10263.in[2] (.names)                                            1.014    17.367
n10263.out[0] (.names)                                           0.261    17.628
n10264.in[0] (.names)                                            1.014    18.642
n10264.out[0] (.names)                                           0.261    18.903
n10266.in[0] (.names)                                            1.014    19.917
n10266.out[0] (.names)                                           0.261    20.178
n10269.in[1] (.names)                                            1.014    21.192
n10269.out[0] (.names)                                           0.261    21.453
n10270.in[0] (.names)                                            1.014    22.467
n10270.out[0] (.names)                                           0.261    22.728
n10271.in[2] (.names)                                            1.014    23.742
n10271.out[0] (.names)                                           0.261    24.003
n10214.in[0] (.names)                                            1.014    25.016
n10214.out[0] (.names)                                           0.261    25.277
n10222.in[0] (.names)                                            1.014    26.291
n10222.out[0] (.names)                                           0.261    26.552
n10223.in[2] (.names)                                            1.014    27.566
n10223.out[0] (.names)                                           0.261    27.827
n10364.in[3] (.names)                                            1.014    28.841
n10364.out[0] (.names)                                           0.261    29.102
n10365.in[0] (.names)                                            1.014    30.116
n10365.out[0] (.names)                                           0.261    30.377
n10368.in[0] (.names)                                            1.014    31.390
n10368.out[0] (.names)                                           0.261    31.651
n10277.in[0] (.names)                                            1.014    32.665
n10277.out[0] (.names)                                           0.261    32.926
n10237.in[0] (.names)                                            1.014    33.940
n10237.out[0] (.names)                                           0.261    34.201
n10487.in[0] (.names)                                            1.014    35.215
n10487.out[0] (.names)                                           0.261    35.476
n10613.in[0] (.names)                                            1.014    36.490
n10613.out[0] (.names)                                           0.261    36.751
n10614.in[0] (.names)                                            1.014    37.765
n10614.out[0] (.names)                                           0.261    38.026
n10615.in[0] (.names)                                            1.014    39.039
n10615.out[0] (.names)                                           0.261    39.300
n10617.in[1] (.names)                                            1.014    40.314
n10617.out[0] (.names)                                           0.261    40.575
n10618.in[0] (.names)                                            1.014    41.589
n10618.out[0] (.names)                                           0.261    41.850
n10619.in[0] (.names)                                            1.014    42.864
n10619.out[0] (.names)                                           0.261    43.125
n10620.in[0] (.names)                                            1.014    44.139
n10620.out[0] (.names)                                           0.261    44.400
n9372.in[0] (.names)                                             1.014    45.413
n9372.out[0] (.names)                                            0.261    45.674
n10622.in[0] (.names)                                            1.014    46.688
n10622.out[0] (.names)                                           0.261    46.949
n10624.in[2] (.names)                                            1.014    47.963
n10624.out[0] (.names)                                           0.261    48.224
n9389.in[0] (.names)                                             1.014    49.238
n9389.out[0] (.names)                                            0.261    49.499
n9414.in[0] (.names)                                             1.014    50.513
n9414.out[0] (.names)                                            0.261    50.774
n9415.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9415.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 42
Startpoint: n6468.Q[0] (.latch clocked by pclk)
Endpoint  : n5192.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6468.clk[0] (.latch)                                            1.014     1.014
n6468.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6972.in[0] (.names)                                             1.014     2.070
n6972.out[0] (.names)                                            0.261     2.331
n6783.in[0] (.names)                                             1.014     3.344
n6783.out[0] (.names)                                            0.261     3.605
n6780.in[1] (.names)                                             1.014     4.619
n6780.out[0] (.names)                                            0.261     4.880
n6781.in[0] (.names)                                             1.014     5.894
n6781.out[0] (.names)                                            0.261     6.155
n6787.in[2] (.names)                                             1.014     7.169
n6787.out[0] (.names)                                            0.261     7.430
n6648.in[0] (.names)                                             1.014     8.444
n6648.out[0] (.names)                                            0.261     8.705
n6892.in[2] (.names)                                             1.014     9.719
n6892.out[0] (.names)                                            0.261     9.980
n6893.in[0] (.names)                                             1.014    10.993
n6893.out[0] (.names)                                            0.261    11.254
n6879.in[1] (.names)                                             1.014    12.268
n6879.out[0] (.names)                                            0.261    12.529
n6850.in[0] (.names)                                             1.014    13.543
n6850.out[0] (.names)                                            0.261    13.804
n6909.in[1] (.names)                                             1.014    14.818
n6909.out[0] (.names)                                            0.261    15.079
n6910.in[2] (.names)                                             1.014    16.093
n6910.out[0] (.names)                                            0.261    16.354
n6907.in[0] (.names)                                             1.014    17.367
n6907.out[0] (.names)                                            0.261    17.628
n6885.in[1] (.names)                                             1.014    18.642
n6885.out[0] (.names)                                            0.261    18.903
n6855.in[0] (.names)                                             1.014    19.917
n6855.out[0] (.names)                                            0.261    20.178
n6886.in[1] (.names)                                             1.014    21.192
n6886.out[0] (.names)                                            0.261    21.453
n6887.in[0] (.names)                                             1.014    22.467
n6887.out[0] (.names)                                            0.261    22.728
n6888.in[1] (.names)                                             1.014    23.742
n6888.out[0] (.names)                                            0.261    24.003
n6889.in[0] (.names)                                             1.014    25.016
n6889.out[0] (.names)                                            0.261    25.277
n6869.in[0] (.names)                                             1.014    26.291
n6869.out[0] (.names)                                            0.261    26.552
n6871.in[1] (.names)                                             1.014    27.566
n6871.out[0] (.names)                                            0.261    27.827
n6859.in[1] (.names)                                             1.014    28.841
n6859.out[0] (.names)                                            0.261    29.102
n6861.in[0] (.names)                                             1.014    30.116
n6861.out[0] (.names)                                            0.261    30.377
n6878.in[0] (.names)                                             1.014    31.390
n6878.out[0] (.names)                                            0.261    31.651
n6875.in[1] (.names)                                             1.014    32.665
n6875.out[0] (.names)                                            0.261    32.926
n6876.in[2] (.names)                                             1.014    33.940
n6876.out[0] (.names)                                            0.261    34.201
n6868.in[0] (.names)                                             1.014    35.215
n6868.out[0] (.names)                                            0.261    35.476
n6877.in[0] (.names)                                             1.014    36.490
n6877.out[0] (.names)                                            0.261    36.751
n6860.in[1] (.names)                                             1.014    37.765
n6860.out[0] (.names)                                            0.261    38.026
n6862.in[2] (.names)                                             1.014    39.039
n6862.out[0] (.names)                                            0.261    39.300
n6856.in[1] (.names)                                             1.014    40.314
n6856.out[0] (.names)                                            0.261    40.575
n6853.in[0] (.names)                                             1.014    41.589
n6853.out[0] (.names)                                            0.261    41.850
n6472.in[0] (.names)                                             1.014    42.864
n6472.out[0] (.names)                                            0.261    43.125
n6863.in[1] (.names)                                             1.014    44.139
n6863.out[0] (.names)                                            0.261    44.400
n6864.in[0] (.names)                                             1.014    45.413
n6864.out[0] (.names)                                            0.261    45.674
n6865.in[0] (.names)                                             1.014    46.688
n6865.out[0] (.names)                                            0.261    46.949
n6866.in[0] (.names)                                             1.014    47.963
n6866.out[0] (.names)                                            0.261    48.224
n6867.in[0] (.names)                                             1.014    49.238
n6867.out[0] (.names)                                            0.261    49.499
n5191.in[1] (.names)                                             1.014    50.513
n5191.out[0] (.names)                                            0.261    50.774
n5192.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5192.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 43
Startpoint: n6468.Q[0] (.latch clocked by pclk)
Endpoint  : n6464.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6468.clk[0] (.latch)                                            1.014     1.014
n6468.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6972.in[0] (.names)                                             1.014     2.070
n6972.out[0] (.names)                                            0.261     2.331
n6783.in[0] (.names)                                             1.014     3.344
n6783.out[0] (.names)                                            0.261     3.605
n6780.in[1] (.names)                                             1.014     4.619
n6780.out[0] (.names)                                            0.261     4.880
n6781.in[0] (.names)                                             1.014     5.894
n6781.out[0] (.names)                                            0.261     6.155
n6787.in[2] (.names)                                             1.014     7.169
n6787.out[0] (.names)                                            0.261     7.430
n6648.in[0] (.names)                                             1.014     8.444
n6648.out[0] (.names)                                            0.261     8.705
n6892.in[2] (.names)                                             1.014     9.719
n6892.out[0] (.names)                                            0.261     9.980
n6893.in[0] (.names)                                             1.014    10.993
n6893.out[0] (.names)                                            0.261    11.254
n6879.in[1] (.names)                                             1.014    12.268
n6879.out[0] (.names)                                            0.261    12.529
n6850.in[0] (.names)                                             1.014    13.543
n6850.out[0] (.names)                                            0.261    13.804
n6881.in[0] (.names)                                             1.014    14.818
n6881.out[0] (.names)                                            0.261    15.079
n6851.in[0] (.names)                                             1.014    16.093
n6851.out[0] (.names)                                            0.261    16.354
n6812.in[1] (.names)                                             1.014    17.367
n6812.out[0] (.names)                                            0.261    17.628
n6895.in[0] (.names)                                             1.014    18.642
n6895.out[0] (.names)                                            0.261    18.903
n6805.in[0] (.names)                                             1.014    19.917
n6805.out[0] (.names)                                            0.261    20.178
n6807.in[2] (.names)                                             1.014    21.192
n6807.out[0] (.names)                                            0.261    21.453
n6811.in[1] (.names)                                             1.014    22.467
n6811.out[0] (.names)                                            0.261    22.728
n6814.in[0] (.names)                                             1.014    23.742
n6814.out[0] (.names)                                            0.261    24.003
n6815.in[1] (.names)                                             1.014    25.016
n6815.out[0] (.names)                                            0.261    25.277
n6816.in[0] (.names)                                             1.014    26.291
n6816.out[0] (.names)                                            0.261    26.552
n6817.in[0] (.names)                                             1.014    27.566
n6817.out[0] (.names)                                            0.261    27.827
n6818.in[1] (.names)                                             1.014    28.841
n6818.out[0] (.names)                                            0.261    29.102
n6819.in[1] (.names)                                             1.014    30.116
n6819.out[0] (.names)                                            0.261    30.377
n6820.in[1] (.names)                                             1.014    31.390
n6820.out[0] (.names)                                            0.261    31.651
n6823.in[3] (.names)                                             1.014    32.665
n6823.out[0] (.names)                                            0.261    32.926
n6824.in[0] (.names)                                             1.014    33.940
n6824.out[0] (.names)                                            0.261    34.201
n6768.in[0] (.names)                                             1.014    35.215
n6768.out[0] (.names)                                            0.261    35.476
n6507.in[0] (.names)                                             1.014    36.490
n6507.out[0] (.names)                                            0.261    36.751
n6509.in[1] (.names)                                             1.014    37.765
n6509.out[0] (.names)                                            0.261    38.026
n6511.in[2] (.names)                                             1.014    39.039
n6511.out[0] (.names)                                            0.261    39.300
n6510.in[1] (.names)                                             1.014    40.314
n6510.out[0] (.names)                                            0.261    40.575
n5205.in[0] (.names)                                             1.014    41.589
n5205.out[0] (.names)                                            0.261    41.850
n6502.in[1] (.names)                                             1.014    42.864
n6502.out[0] (.names)                                            0.261    43.125
n6503.in[1] (.names)                                             1.014    44.139
n6503.out[0] (.names)                                            0.261    44.400
n6505.in[0] (.names)                                             1.014    45.413
n6505.out[0] (.names)                                            0.261    45.674
n6506.in[0] (.names)                                             1.014    46.688
n6506.out[0] (.names)                                            0.261    46.949
n6513.in[1] (.names)                                             1.014    47.963
n6513.out[0] (.names)                                            0.261    48.224
n6438.in[1] (.names)                                             1.014    49.238
n6438.out[0] (.names)                                            0.261    49.499
n6463.in[0] (.names)                                             1.014    50.513
n6463.out[0] (.names)                                            0.261    50.774
n6464.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6464.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 44
Startpoint: n19115.Q[0] (.latch clocked by pclk)
Endpoint  : n13396.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19115.clk[0] (.latch)                                           1.014     1.014
n19115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n19117.in[0] (.names)                                            1.014     2.070
n19117.out[0] (.names)                                           0.261     2.331
n19076.in[1] (.names)                                            1.014     3.344
n19076.out[0] (.names)                                           0.261     3.605
n19063.in[0] (.names)                                            1.014     4.619
n19063.out[0] (.names)                                           0.261     4.880
n19065.in[0] (.names)                                            1.014     5.894
n19065.out[0] (.names)                                           0.261     6.155
n18529.in[1] (.names)                                            1.014     7.169
n18529.out[0] (.names)                                           0.261     7.430
n19300.in[0] (.names)                                            1.014     8.444
n19300.out[0] (.names)                                           0.261     8.705
n19206.in[0] (.names)                                            1.014     9.719
n19206.out[0] (.names)                                           0.261     9.980
n19207.in[2] (.names)                                            1.014    10.993
n19207.out[0] (.names)                                           0.261    11.254
n19210.in[0] (.names)                                            1.014    12.268
n19210.out[0] (.names)                                           0.261    12.529
n19211.in[2] (.names)                                            1.014    13.543
n19211.out[0] (.names)                                           0.261    13.804
n19208.in[2] (.names)                                            1.014    14.818
n19208.out[0] (.names)                                           0.261    15.079
n19209.in[0] (.names)                                            1.014    16.093
n19209.out[0] (.names)                                           0.261    16.354
n19212.in[0] (.names)                                            1.014    17.367
n19212.out[0] (.names)                                           0.261    17.628
n19213.in[1] (.names)                                            1.014    18.642
n19213.out[0] (.names)                                           0.261    18.903
n19214.in[0] (.names)                                            1.014    19.917
n19214.out[0] (.names)                                           0.261    20.178
n19215.in[0] (.names)                                            1.014    21.192
n19215.out[0] (.names)                                           0.261    21.453
n19223.in[0] (.names)                                            1.014    22.467
n19223.out[0] (.names)                                           0.261    22.728
n19359.in[1] (.names)                                            1.014    23.742
n19359.out[0] (.names)                                           0.261    24.003
n19362.in[0] (.names)                                            1.014    25.016
n19362.out[0] (.names)                                           0.261    25.277
n19363.in[1] (.names)                                            1.014    26.291
n19363.out[0] (.names)                                           0.261    26.552
n19364.in[0] (.names)                                            1.014    27.566
n19364.out[0] (.names)                                           0.261    27.827
n19365.in[0] (.names)                                            1.014    28.841
n19365.out[0] (.names)                                           0.261    29.102
n19366.in[0] (.names)                                            1.014    30.116
n19366.out[0] (.names)                                           0.261    30.377
n19367.in[0] (.names)                                            1.014    31.390
n19367.out[0] (.names)                                           0.261    31.651
n19368.in[2] (.names)                                            1.014    32.665
n19368.out[0] (.names)                                           0.261    32.926
n19324.in[0] (.names)                                            1.014    33.940
n19324.out[0] (.names)                                           0.261    34.201
n19325.in[0] (.names)                                            1.014    35.215
n19325.out[0] (.names)                                           0.261    35.476
n19327.in[0] (.names)                                            1.014    36.490
n19327.out[0] (.names)                                           0.261    36.751
n19337.in[3] (.names)                                            1.014    37.765
n19337.out[0] (.names)                                           0.261    38.026
n19338.in[1] (.names)                                            1.014    39.039
n19338.out[0] (.names)                                           0.261    39.300
n19329.in[0] (.names)                                            1.014    40.314
n19329.out[0] (.names)                                           0.261    40.575
n19339.in[0] (.names)                                            1.014    41.589
n19339.out[0] (.names)                                           0.261    41.850
n19330.in[0] (.names)                                            1.014    42.864
n19330.out[0] (.names)                                           0.261    43.125
n19331.in[2] (.names)                                            1.014    44.139
n19331.out[0] (.names)                                           0.261    44.400
n14353.in[1] (.names)                                            1.014    45.413
n14353.out[0] (.names)                                           0.261    45.674
n19335.in[1] (.names)                                            1.014    46.688
n19335.out[0] (.names)                                           0.261    46.949
n19336.in[0] (.names)                                            1.014    47.963
n19336.out[0] (.names)                                           0.261    48.224
n18450.in[1] (.names)                                            1.014    49.238
n18450.out[0] (.names)                                           0.261    49.499
n14334.in[0] (.names)                                            1.014    50.513
n14334.out[0] (.names)                                           0.261    50.774
n13396.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13396.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 45
Startpoint: n19115.Q[0] (.latch clocked by pclk)
Endpoint  : n13340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19115.clk[0] (.latch)                                           1.014     1.014
n19115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n19117.in[0] (.names)                                            1.014     2.070
n19117.out[0] (.names)                                           0.261     2.331
n19076.in[1] (.names)                                            1.014     3.344
n19076.out[0] (.names)                                           0.261     3.605
n19063.in[0] (.names)                                            1.014     4.619
n19063.out[0] (.names)                                           0.261     4.880
n19065.in[0] (.names)                                            1.014     5.894
n19065.out[0] (.names)                                           0.261     6.155
n18529.in[1] (.names)                                            1.014     7.169
n18529.out[0] (.names)                                           0.261     7.430
n19067.in[2] (.names)                                            1.014     8.444
n19067.out[0] (.names)                                           0.261     8.705
n19069.in[0] (.names)                                            1.014     9.719
n19069.out[0] (.names)                                           0.261     9.980
n19071.in[1] (.names)                                            1.014    10.993
n19071.out[0] (.names)                                           0.261    11.254
n19095.in[1] (.names)                                            1.014    12.268
n19095.out[0] (.names)                                           0.261    12.529
n19096.in[0] (.names)                                            1.014    13.543
n19096.out[0] (.names)                                           0.261    13.804
n19086.in[0] (.names)                                            1.014    14.818
n19086.out[0] (.names)                                           0.261    15.079
n19088.in[0] (.names)                                            1.014    16.093
n19088.out[0] (.names)                                           0.261    16.354
n19091.in[2] (.names)                                            1.014    17.367
n19091.out[0] (.names)                                           0.261    17.628
n19092.in[0] (.names)                                            1.014    18.642
n19092.out[0] (.names)                                           0.261    18.903
n19099.in[1] (.names)                                            1.014    19.917
n19099.out[0] (.names)                                           0.261    20.178
n19389.in[3] (.names)                                            1.014    21.192
n19389.out[0] (.names)                                           0.261    21.453
n19431.in[0] (.names)                                            1.014    22.467
n19431.out[0] (.names)                                           0.261    22.728
n19432.in[0] (.names)                                            1.014    23.742
n19432.out[0] (.names)                                           0.261    24.003
n19433.in[0] (.names)                                            1.014    25.016
n19433.out[0] (.names)                                           0.261    25.277
n19434.in[0] (.names)                                            1.014    26.291
n19434.out[0] (.names)                                           0.261    26.552
n19437.in[1] (.names)                                            1.014    27.566
n19437.out[0] (.names)                                           0.261    27.827
n19440.in[0] (.names)                                            1.014    28.841
n19440.out[0] (.names)                                           0.261    29.102
n19408.in[0] (.names)                                            1.014    30.116
n19408.out[0] (.names)                                           0.261    30.377
n18765.in[0] (.names)                                            1.014    31.390
n18765.out[0] (.names)                                           0.261    31.651
n18721.in[2] (.names)                                            1.014    32.665
n18721.out[0] (.names)                                           0.261    32.926
n18722.in[2] (.names)                                            1.014    33.940
n18722.out[0] (.names)                                           0.261    34.201
n18724.in[0] (.names)                                            1.014    35.215
n18724.out[0] (.names)                                           0.261    35.476
n18726.in[0] (.names)                                            1.014    36.490
n18726.out[0] (.names)                                           0.261    36.751
n18727.in[0] (.names)                                            1.014    37.765
n18727.out[0] (.names)                                           0.261    38.026
n18738.in[0] (.names)                                            1.014    39.039
n18738.out[0] (.names)                                           0.261    39.300
n18745.in[0] (.names)                                            1.014    40.314
n18745.out[0] (.names)                                           0.261    40.575
n18733.in[0] (.names)                                            1.014    41.589
n18733.out[0] (.names)                                           0.261    41.850
n18735.in[0] (.names)                                            1.014    42.864
n18735.out[0] (.names)                                           0.261    43.125
n18766.in[1] (.names)                                            1.014    44.139
n18766.out[0] (.names)                                           0.261    44.400
n18771.in[1] (.names)                                            1.014    45.413
n18771.out[0] (.names)                                           0.261    45.674
n18772.in[1] (.names)                                            1.014    46.688
n18772.out[0] (.names)                                           0.261    46.949
n18775.in[1] (.names)                                            1.014    47.963
n18775.out[0] (.names)                                           0.261    48.224
n14360.in[0] (.names)                                            1.014    49.238
n14360.out[0] (.names)                                           0.261    49.499
n13339.in[0] (.names)                                            1.014    50.513
n13339.out[0] (.names)                                           0.261    50.774
n13340.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13340.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 46
Startpoint: n19115.Q[0] (.latch clocked by pclk)
Endpoint  : n18711.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19115.clk[0] (.latch)                                           1.014     1.014
n19115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n19117.in[0] (.names)                                            1.014     2.070
n19117.out[0] (.names)                                           0.261     2.331
n19076.in[1] (.names)                                            1.014     3.344
n19076.out[0] (.names)                                           0.261     3.605
n19063.in[0] (.names)                                            1.014     4.619
n19063.out[0] (.names)                                           0.261     4.880
n19065.in[0] (.names)                                            1.014     5.894
n19065.out[0] (.names)                                           0.261     6.155
n18529.in[1] (.names)                                            1.014     7.169
n18529.out[0] (.names)                                           0.261     7.430
n19067.in[2] (.names)                                            1.014     8.444
n19067.out[0] (.names)                                           0.261     8.705
n19069.in[0] (.names)                                            1.014     9.719
n19069.out[0] (.names)                                           0.261     9.980
n19071.in[1] (.names)                                            1.014    10.993
n19071.out[0] (.names)                                           0.261    11.254
n19095.in[1] (.names)                                            1.014    12.268
n19095.out[0] (.names)                                           0.261    12.529
n19096.in[0] (.names)                                            1.014    13.543
n19096.out[0] (.names)                                           0.261    13.804
n19086.in[0] (.names)                                            1.014    14.818
n19086.out[0] (.names)                                           0.261    15.079
n19088.in[0] (.names)                                            1.014    16.093
n19088.out[0] (.names)                                           0.261    16.354
n19091.in[2] (.names)                                            1.014    17.367
n19091.out[0] (.names)                                           0.261    17.628
n19092.in[0] (.names)                                            1.014    18.642
n19092.out[0] (.names)                                           0.261    18.903
n19099.in[1] (.names)                                            1.014    19.917
n19099.out[0] (.names)                                           0.261    20.178
n19389.in[3] (.names)                                            1.014    21.192
n19389.out[0] (.names)                                           0.261    21.453
n19431.in[0] (.names)                                            1.014    22.467
n19431.out[0] (.names)                                           0.261    22.728
n19432.in[0] (.names)                                            1.014    23.742
n19432.out[0] (.names)                                           0.261    24.003
n19433.in[0] (.names)                                            1.014    25.016
n19433.out[0] (.names)                                           0.261    25.277
n19434.in[0] (.names)                                            1.014    26.291
n19434.out[0] (.names)                                           0.261    26.552
n19437.in[1] (.names)                                            1.014    27.566
n19437.out[0] (.names)                                           0.261    27.827
n19440.in[0] (.names)                                            1.014    28.841
n19440.out[0] (.names)                                           0.261    29.102
n19408.in[0] (.names)                                            1.014    30.116
n19408.out[0] (.names)                                           0.261    30.377
n18765.in[0] (.names)                                            1.014    31.390
n18765.out[0] (.names)                                           0.261    31.651
n18721.in[2] (.names)                                            1.014    32.665
n18721.out[0] (.names)                                           0.261    32.926
n18722.in[2] (.names)                                            1.014    33.940
n18722.out[0] (.names)                                           0.261    34.201
n18724.in[0] (.names)                                            1.014    35.215
n18724.out[0] (.names)                                           0.261    35.476
n18726.in[0] (.names)                                            1.014    36.490
n18726.out[0] (.names)                                           0.261    36.751
n18727.in[0] (.names)                                            1.014    37.765
n18727.out[0] (.names)                                           0.261    38.026
n18738.in[0] (.names)                                            1.014    39.039
n18738.out[0] (.names)                                           0.261    39.300
n18745.in[0] (.names)                                            1.014    40.314
n18745.out[0] (.names)                                           0.261    40.575
n18733.in[0] (.names)                                            1.014    41.589
n18733.out[0] (.names)                                           0.261    41.850
n18735.in[0] (.names)                                            1.014    42.864
n18735.out[0] (.names)                                           0.261    43.125
n18746.in[0] (.names)                                            1.014    44.139
n18746.out[0] (.names)                                           0.261    44.400
n18747.in[1] (.names)                                            1.014    45.413
n18747.out[0] (.names)                                           0.261    45.674
n18750.in[0] (.names)                                            1.014    46.688
n18750.out[0] (.names)                                           0.261    46.949
n18751.in[0] (.names)                                            1.014    47.963
n18751.out[0] (.names)                                           0.261    48.224
n18752.in[0] (.names)                                            1.014    49.238
n18752.out[0] (.names)                                           0.261    49.499
n14414.in[1] (.names)                                            1.014    50.513
n14414.out[0] (.names)                                           0.261    50.774
n18711.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18711.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 47
Startpoint: n19115.Q[0] (.latch clocked by pclk)
Endpoint  : n14415.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19115.clk[0] (.latch)                                           1.014     1.014
n19115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n19117.in[0] (.names)                                            1.014     2.070
n19117.out[0] (.names)                                           0.261     2.331
n19076.in[1] (.names)                                            1.014     3.344
n19076.out[0] (.names)                                           0.261     3.605
n19063.in[0] (.names)                                            1.014     4.619
n19063.out[0] (.names)                                           0.261     4.880
n19065.in[0] (.names)                                            1.014     5.894
n19065.out[0] (.names)                                           0.261     6.155
n18529.in[1] (.names)                                            1.014     7.169
n18529.out[0] (.names)                                           0.261     7.430
n19067.in[2] (.names)                                            1.014     8.444
n19067.out[0] (.names)                                           0.261     8.705
n19069.in[0] (.names)                                            1.014     9.719
n19069.out[0] (.names)                                           0.261     9.980
n19071.in[1] (.names)                                            1.014    10.993
n19071.out[0] (.names)                                           0.261    11.254
n19095.in[1] (.names)                                            1.014    12.268
n19095.out[0] (.names)                                           0.261    12.529
n19096.in[0] (.names)                                            1.014    13.543
n19096.out[0] (.names)                                           0.261    13.804
n19086.in[0] (.names)                                            1.014    14.818
n19086.out[0] (.names)                                           0.261    15.079
n19088.in[0] (.names)                                            1.014    16.093
n19088.out[0] (.names)                                           0.261    16.354
n19091.in[2] (.names)                                            1.014    17.367
n19091.out[0] (.names)                                           0.261    17.628
n19092.in[0] (.names)                                            1.014    18.642
n19092.out[0] (.names)                                           0.261    18.903
n19099.in[1] (.names)                                            1.014    19.917
n19099.out[0] (.names)                                           0.261    20.178
n19389.in[3] (.names)                                            1.014    21.192
n19389.out[0] (.names)                                           0.261    21.453
n19431.in[0] (.names)                                            1.014    22.467
n19431.out[0] (.names)                                           0.261    22.728
n19432.in[0] (.names)                                            1.014    23.742
n19432.out[0] (.names)                                           0.261    24.003
n19433.in[0] (.names)                                            1.014    25.016
n19433.out[0] (.names)                                           0.261    25.277
n19434.in[0] (.names)                                            1.014    26.291
n19434.out[0] (.names)                                           0.261    26.552
n19437.in[1] (.names)                                            1.014    27.566
n19437.out[0] (.names)                                           0.261    27.827
n19440.in[0] (.names)                                            1.014    28.841
n19440.out[0] (.names)                                           0.261    29.102
n19408.in[0] (.names)                                            1.014    30.116
n19408.out[0] (.names)                                           0.261    30.377
n18765.in[0] (.names)                                            1.014    31.390
n18765.out[0] (.names)                                           0.261    31.651
n18721.in[2] (.names)                                            1.014    32.665
n18721.out[0] (.names)                                           0.261    32.926
n18722.in[2] (.names)                                            1.014    33.940
n18722.out[0] (.names)                                           0.261    34.201
n18724.in[0] (.names)                                            1.014    35.215
n18724.out[0] (.names)                                           0.261    35.476
n18726.in[0] (.names)                                            1.014    36.490
n18726.out[0] (.names)                                           0.261    36.751
n18727.in[0] (.names)                                            1.014    37.765
n18727.out[0] (.names)                                           0.261    38.026
n18738.in[0] (.names)                                            1.014    39.039
n18738.out[0] (.names)                                           0.261    39.300
n18745.in[0] (.names)                                            1.014    40.314
n18745.out[0] (.names)                                           0.261    40.575
n18733.in[0] (.names)                                            1.014    41.589
n18733.out[0] (.names)                                           0.261    41.850
n18735.in[0] (.names)                                            1.014    42.864
n18735.out[0] (.names)                                           0.261    43.125
n18746.in[0] (.names)                                            1.014    44.139
n18746.out[0] (.names)                                           0.261    44.400
n18747.in[1] (.names)                                            1.014    45.413
n18747.out[0] (.names)                                           0.261    45.674
n18750.in[0] (.names)                                            1.014    46.688
n18750.out[0] (.names)                                           0.261    46.949
n18751.in[0] (.names)                                            1.014    47.963
n18751.out[0] (.names)                                           0.261    48.224
n18752.in[0] (.names)                                            1.014    49.238
n18752.out[0] (.names)                                           0.261    49.499
n14414.in[1] (.names)                                            1.014    50.513
n14414.out[0] (.names)                                           0.261    50.774
n14415.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14415.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 48
Startpoint: n379.Q[0] (.latch clocked by pclk)
Endpoint  : n18479.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n379.clk[0] (.latch)                                             1.014     1.014
n379.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n18514.in[0] (.names)                                            1.014     2.070
n18514.out[0] (.names)                                           0.261     2.331
n18516.in[1] (.names)                                            1.014     3.344
n18516.out[0] (.names)                                           0.261     3.605
n18864.in[0] (.names)                                            1.014     4.619
n18864.out[0] (.names)                                           0.261     4.880
n18904.in[0] (.names)                                            1.014     5.894
n18904.out[0] (.names)                                           0.261     6.155
n18907.in[0] (.names)                                            1.014     7.169
n18907.out[0] (.names)                                           0.261     7.430
n18908.in[0] (.names)                                            1.014     8.444
n18908.out[0] (.names)                                           0.261     8.705
n18889.in[0] (.names)                                            1.014     9.719
n18889.out[0] (.names)                                           0.261     9.980
n18895.in[0] (.names)                                            1.014    10.993
n18895.out[0] (.names)                                           0.261    11.254
n18899.in[2] (.names)                                            1.014    12.268
n18899.out[0] (.names)                                           0.261    12.529
n18897.in[1] (.names)                                            1.014    13.543
n18897.out[0] (.names)                                           0.261    13.804
n18894.in[0] (.names)                                            1.014    14.818
n18894.out[0] (.names)                                           0.261    15.079
n18896.in[0] (.names)                                            1.014    16.093
n18896.out[0] (.names)                                           0.261    16.354
n18970.in[0] (.names)                                            1.014    17.367
n18970.out[0] (.names)                                           0.261    17.628
n18972.in[1] (.names)                                            1.014    18.642
n18972.out[0] (.names)                                           0.261    18.903
n18973.in[0] (.names)                                            1.014    19.917
n18973.out[0] (.names)                                           0.261    20.178
n18974.in[1] (.names)                                            1.014    21.192
n18974.out[0] (.names)                                           0.261    21.453
n19001.in[0] (.names)                                            1.014    22.467
n19001.out[0] (.names)                                           0.261    22.728
n19003.in[0] (.names)                                            1.014    23.742
n19003.out[0] (.names)                                           0.261    24.003
n18938.in[1] (.names)                                            1.014    25.016
n18938.out[0] (.names)                                           0.261    25.277
n18939.in[0] (.names)                                            1.014    26.291
n18939.out[0] (.names)                                           0.261    26.552
n18940.in[0] (.names)                                            1.014    27.566
n18940.out[0] (.names)                                           0.261    27.827
n18729.in[1] (.names)                                            1.014    28.841
n18729.out[0] (.names)                                           0.261    29.102
n18941.in[0] (.names)                                            1.014    30.116
n18941.out[0] (.names)                                           0.261    30.377
n18948.in[1] (.names)                                            1.014    31.390
n18948.out[0] (.names)                                           0.261    31.651
n18950.in[0] (.names)                                            1.014    32.665
n18950.out[0] (.names)                                           0.261    32.926
n18953.in[0] (.names)                                            1.014    33.940
n18953.out[0] (.names)                                           0.261    34.201
n18955.in[1] (.names)                                            1.014    35.215
n18955.out[0] (.names)                                           0.261    35.476
n18949.in[0] (.names)                                            1.014    36.490
n18949.out[0] (.names)                                           0.261    36.751
n14364.in[1] (.names)                                            1.014    37.765
n14364.out[0] (.names)                                           0.261    38.026
n18965.in[0] (.names)                                            1.014    39.039
n18965.out[0] (.names)                                           0.261    39.300
n18500.in[0] (.names)                                            1.014    40.314
n18500.out[0] (.names)                                           0.261    40.575
n18964.in[0] (.names)                                            1.014    41.589
n18964.out[0] (.names)                                           0.261    41.850
n18967.in[0] (.names)                                            1.014    42.864
n18967.out[0] (.names)                                           0.261    43.125
n18968.in[1] (.names)                                            1.014    44.139
n18968.out[0] (.names)                                           0.261    44.400
n14355.in[0] (.names)                                            1.014    45.413
n14355.out[0] (.names)                                           0.261    45.674
n18958.in[0] (.names)                                            1.014    46.688
n18958.out[0] (.names)                                           0.261    46.949
n18959.in[0] (.names)                                            1.014    47.963
n18959.out[0] (.names)                                           0.261    48.224
n18961.in[2] (.names)                                            1.014    49.238
n18961.out[0] (.names)                                           0.261    49.499
n18478.in[1] (.names)                                            1.014    50.513
n18478.out[0] (.names)                                           0.261    50.774
n18479.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18479.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 49
Startpoint: n379.Q[0] (.latch clocked by pclk)
Endpoint  : n18550.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n379.clk[0] (.latch)                                             1.014     1.014
n379.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n18514.in[0] (.names)                                            1.014     2.070
n18514.out[0] (.names)                                           0.261     2.331
n18516.in[1] (.names)                                            1.014     3.344
n18516.out[0] (.names)                                           0.261     3.605
n18864.in[0] (.names)                                            1.014     4.619
n18864.out[0] (.names)                                           0.261     4.880
n18800.in[0] (.names)                                            1.014     5.894
n18800.out[0] (.names)                                           0.261     6.155
n18824.in[1] (.names)                                            1.014     7.169
n18824.out[0] (.names)                                           0.261     7.430
n18828.in[1] (.names)                                            1.014     8.444
n18828.out[0] (.names)                                           0.261     8.705
n18826.in[0] (.names)                                            1.014     9.719
n18826.out[0] (.names)                                           0.261     9.980
n18827.in[0] (.names)                                            1.014    10.993
n18827.out[0] (.names)                                           0.261    11.254
n18820.in[1] (.names)                                            1.014    12.268
n18820.out[0] (.names)                                           0.261    12.529
n18822.in[0] (.names)                                            1.014    13.543
n18822.out[0] (.names)                                           0.261    13.804
n18736.in[2] (.names)                                            1.014    14.818
n18736.out[0] (.names)                                           0.261    15.079
n18832.in[3] (.names)                                            1.014    16.093
n18832.out[0] (.names)                                           0.261    16.354
n18833.in[1] (.names)                                            1.014    17.367
n18833.out[0] (.names)                                           0.261    17.628
n18837.in[0] (.names)                                            1.014    18.642
n18837.out[0] (.names)                                           0.261    18.903
n18853.in[0] (.names)                                            1.014    19.917
n18853.out[0] (.names)                                           0.261    20.178
n18854.in[0] (.names)                                            1.014    21.192
n18854.out[0] (.names)                                           0.261    21.453
n18855.in[1] (.names)                                            1.014    22.467
n18855.out[0] (.names)                                           0.261    22.728
n18856.in[0] (.names)                                            1.014    23.742
n18856.out[0] (.names)                                           0.261    24.003
n18857.in[0] (.names)                                            1.014    25.016
n18857.out[0] (.names)                                           0.261    25.277
n18858.in[0] (.names)                                            1.014    26.291
n18858.out[0] (.names)                                           0.261    26.552
n18859.in[0] (.names)                                            1.014    27.566
n18859.out[0] (.names)                                           0.261    27.827
n18860.in[0] (.names)                                            1.014    28.841
n18860.out[0] (.names)                                           0.261    29.102
n18737.in[0] (.names)                                            1.014    30.116
n18737.out[0] (.names)                                           0.261    30.377
n18852.in[0] (.names)                                            1.014    31.390
n18852.out[0] (.names)                                           0.261    31.651
n18757.in[1] (.names)                                            1.014    32.665
n18757.out[0] (.names)                                           0.261    32.926
n18862.in[0] (.names)                                            1.014    33.940
n18862.out[0] (.names)                                           0.261    34.201
n18863.in[0] (.names)                                            1.014    35.215
n18863.out[0] (.names)                                           0.261    35.476
n18572.in[0] (.names)                                            1.014    36.490
n18572.out[0] (.names)                                           0.261    36.751
n18840.in[1] (.names)                                            1.014    37.765
n18840.out[0] (.names)                                           0.261    38.026
n18841.in[0] (.names)                                            1.014    39.039
n18841.out[0] (.names)                                           0.261    39.300
n18847.in[3] (.names)                                            1.014    40.314
n18847.out[0] (.names)                                           0.261    40.575
n18850.in[0] (.names)                                            1.014    41.589
n18850.out[0] (.names)                                           0.261    41.850
n14346.in[0] (.names)                                            1.014    42.864
n14346.out[0] (.names)                                           0.261    43.125
n18848.in[0] (.names)                                            1.014    44.139
n18848.out[0] (.names)                                           0.261    44.400
n18519.in[0] (.names)                                            1.014    45.413
n18519.out[0] (.names)                                           0.261    45.674
n18522.in[1] (.names)                                            1.014    46.688
n18522.out[0] (.names)                                           0.261    46.949
n18523.in[0] (.names)                                            1.014    47.963
n18523.out[0] (.names)                                           0.261    48.224
n18524.in[0] (.names)                                            1.014    49.238
n18524.out[0] (.names)                                           0.261    49.499
n18525.in[0] (.names)                                            1.014    50.513
n18525.out[0] (.names)                                           0.261    50.774
n18550.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18550.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 50
Startpoint: n16699.Q[0] (.latch clocked by pclk)
Endpoint  : n17586.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16699.clk[0] (.latch)                                           1.014     1.014
n16699.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18413.in[0] (.names)                                            1.014     2.070
n18413.out[0] (.names)                                           0.261     2.331
n18414.in[1] (.names)                                            1.014     3.344
n18414.out[0] (.names)                                           0.261     3.605
n18336.in[1] (.names)                                            1.014     4.619
n18336.out[0] (.names)                                           0.261     4.880
n18419.in[2] (.names)                                            1.014     5.894
n18419.out[0] (.names)                                           0.261     6.155
n18420.in[0] (.names)                                            1.014     7.169
n18420.out[0] (.names)                                           0.261     7.430
n18416.in[0] (.names)                                            1.014     8.444
n18416.out[0] (.names)                                           0.261     8.705
n18422.in[2] (.names)                                            1.014     9.719
n18422.out[0] (.names)                                           0.261     9.980
n18423.in[1] (.names)                                            1.014    10.993
n18423.out[0] (.names)                                           0.261    11.254
n18424.in[0] (.names)                                            1.014    12.268
n18424.out[0] (.names)                                           0.261    12.529
n18428.in[1] (.names)                                            1.014    13.543
n18428.out[0] (.names)                                           0.261    13.804
n18433.in[0] (.names)                                            1.014    14.818
n18433.out[0] (.names)                                           0.261    15.079
n18426.in[3] (.names)                                            1.014    16.093
n18426.out[0] (.names)                                           0.261    16.354
n18383.in[0] (.names)                                            1.014    17.367
n18383.out[0] (.names)                                           0.261    17.628
n18301.in[0] (.names)                                            1.014    18.642
n18301.out[0] (.names)                                           0.261    18.903
n18443.in[1] (.names)                                            1.014    19.917
n18443.out[0] (.names)                                           0.261    20.178
n17622.in[0] (.names)                                            1.014    21.192
n17622.out[0] (.names)                                           0.261    21.453
n17610.in[1] (.names)                                            1.014    22.467
n17610.out[0] (.names)                                           0.261    22.728
n17611.in[1] (.names)                                            1.014    23.742
n17611.out[0] (.names)                                           0.261    24.003
n17608.in[2] (.names)                                            1.014    25.016
n17608.out[0] (.names)                                           0.261    25.277
n17612.in[0] (.names)                                            1.014    26.291
n17612.out[0] (.names)                                           0.261    26.552
n17615.in[0] (.names)                                            1.014    27.566
n17615.out[0] (.names)                                           0.261    27.827
n17616.in[0] (.names)                                            1.014    28.841
n17616.out[0] (.names)                                           0.261    29.102
n17617.in[0] (.names)                                            1.014    30.116
n17617.out[0] (.names)                                           0.261    30.377
n17619.in[0] (.names)                                            1.014    31.390
n17619.out[0] (.names)                                           0.261    31.651
n17567.in[1] (.names)                                            1.014    32.665
n17567.out[0] (.names)                                           0.261    32.926
n17568.in[1] (.names)                                            1.014    33.940
n17568.out[0] (.names)                                           0.261    34.201
n17571.in[0] (.names)                                            1.014    35.215
n17571.out[0] (.names)                                           0.261    35.476
n17572.in[0] (.names)                                            1.014    36.490
n17572.out[0] (.names)                                           0.261    36.751
n17573.in[0] (.names)                                            1.014    37.765
n17573.out[0] (.names)                                           0.261    38.026
n17575.in[1] (.names)                                            1.014    39.039
n17575.out[0] (.names)                                           0.261    39.300
n17577.in[0] (.names)                                            1.014    40.314
n17577.out[0] (.names)                                           0.261    40.575
n13310.in[1] (.names)                                            1.014    41.589
n13310.out[0] (.names)                                           0.261    41.850
n17565.in[0] (.names)                                            1.014    42.864
n17565.out[0] (.names)                                           0.261    43.125
n17581.in[1] (.names)                                            1.014    44.139
n17581.out[0] (.names)                                           0.261    44.400
n17583.in[2] (.names)                                            1.014    45.413
n17583.out[0] (.names)                                           0.261    45.674
n17582.in[0] (.names)                                            1.014    46.688
n17582.out[0] (.names)                                           0.261    46.949
n17584.in[0] (.names)                                            1.014    47.963
n17584.out[0] (.names)                                           0.261    48.224
n14454.in[1] (.names)                                            1.014    49.238
n14454.out[0] (.names)                                           0.261    49.499
n17585.in[0] (.names)                                            1.014    50.513
n17585.out[0] (.names)                                           0.261    50.774
n17586.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17586.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 51
Startpoint: n14407.Q[0] (.latch clocked by pclk)
Endpoint  : n17749.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14407.clk[0] (.latch)                                           1.014     1.014
n14407.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17538.in[0] (.names)                                            1.014     2.070
n17538.out[0] (.names)                                           0.261     2.331
n17542.in[1] (.names)                                            1.014     3.344
n17542.out[0] (.names)                                           0.261     3.605
n17539.in[0] (.names)                                            1.014     4.619
n17539.out[0] (.names)                                           0.261     4.880
n17541.in[0] (.names)                                            1.014     5.894
n17541.out[0] (.names)                                           0.261     6.155
n17543.in[1] (.names)                                            1.014     7.169
n17543.out[0] (.names)                                           0.261     7.430
n17692.in[1] (.names)                                            1.014     8.444
n17692.out[0] (.names)                                           0.261     8.705
n17765.in[2] (.names)                                            1.014     9.719
n17765.out[0] (.names)                                           0.261     9.980
n17769.in[3] (.names)                                            1.014    10.993
n17769.out[0] (.names)                                           0.261    11.254
n17775.in[1] (.names)                                            1.014    12.268
n17775.out[0] (.names)                                           0.261    12.529
n17770.in[0] (.names)                                            1.014    13.543
n17770.out[0] (.names)                                           0.261    13.804
n17776.in[1] (.names)                                            1.014    14.818
n17776.out[0] (.names)                                           0.261    15.079
n17777.in[0] (.names)                                            1.014    16.093
n17777.out[0] (.names)                                           0.261    16.354
n17716.in[1] (.names)                                            1.014    17.367
n17716.out[0] (.names)                                           0.261    17.628
n17717.in[1] (.names)                                            1.014    18.642
n17717.out[0] (.names)                                           0.261    18.903
n17718.in[1] (.names)                                            1.014    19.917
n17718.out[0] (.names)                                           0.261    20.178
n17719.in[3] (.names)                                            1.014    21.192
n17719.out[0] (.names)                                           0.261    21.453
n17720.in[3] (.names)                                            1.014    22.467
n17720.out[0] (.names)                                           0.261    22.728
n17721.in[2] (.names)                                            1.014    23.742
n17721.out[0] (.names)                                           0.261    24.003
n17722.in[1] (.names)                                            1.014    25.016
n17722.out[0] (.names)                                           0.261    25.277
n17723.in[0] (.names)                                            1.014    26.291
n17723.out[0] (.names)                                           0.261    26.552
n17726.in[0] (.names)                                            1.014    27.566
n17726.out[0] (.names)                                           0.261    27.827
n17727.in[0] (.names)                                            1.014    28.841
n17727.out[0] (.names)                                           0.261    29.102
n17728.in[0] (.names)                                            1.014    30.116
n17728.out[0] (.names)                                           0.261    30.377
n17729.in[2] (.names)                                            1.014    31.390
n17729.out[0] (.names)                                           0.261    31.651
n17730.in[0] (.names)                                            1.014    32.665
n17730.out[0] (.names)                                           0.261    32.926
n17731.in[0] (.names)                                            1.014    33.940
n17731.out[0] (.names)                                           0.261    34.201
n17732.in[0] (.names)                                            1.014    35.215
n17732.out[0] (.names)                                           0.261    35.476
n17733.in[0] (.names)                                            1.014    36.490
n17733.out[0] (.names)                                           0.261    36.751
n17734.in[1] (.names)                                            1.014    37.765
n17734.out[0] (.names)                                           0.261    38.026
n17735.in[0] (.names)                                            1.014    39.039
n17735.out[0] (.names)                                           0.261    39.300
n17737.in[0] (.names)                                            1.014    40.314
n17737.out[0] (.names)                                           0.261    40.575
n17759.in[1] (.names)                                            1.014    41.589
n17759.out[0] (.names)                                           0.261    41.850
n14434.in[1] (.names)                                            1.014    42.864
n14434.out[0] (.names)                                           0.261    43.125
n14390.in[0] (.names)                                            1.014    44.139
n14390.out[0] (.names)                                           0.261    44.400
n17756.in[2] (.names)                                            1.014    45.413
n17756.out[0] (.names)                                           0.261    45.674
n16690.in[2] (.names)                                            1.014    46.688
n16690.out[0] (.names)                                           0.261    46.949
n17739.in[0] (.names)                                            1.014    47.963
n17739.out[0] (.names)                                           0.261    48.224
n17746.in[1] (.names)                                            1.014    49.238
n17746.out[0] (.names)                                           0.261    49.499
n17748.in[0] (.names)                                            1.014    50.513
n17748.out[0] (.names)                                           0.261    50.774
n17749.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17749.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 52
Startpoint: n16875.Q[0] (.latch clocked by pclk)
Endpoint  : n17199.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16875.clk[0] (.latch)                                           1.014     1.014
n16875.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16886.in[0] (.names)                                            1.014     2.070
n16886.out[0] (.names)                                           0.261     2.331
n16890.in[0] (.names)                                            1.014     3.344
n16890.out[0] (.names)                                           0.261     3.605
n16892.in[1] (.names)                                            1.014     4.619
n16892.out[0] (.names)                                           0.261     4.880
n16893.in[0] (.names)                                            1.014     5.894
n16893.out[0] (.names)                                           0.261     6.155
n17142.in[2] (.names)                                            1.014     7.169
n17142.out[0] (.names)                                           0.261     7.430
n17144.in[1] (.names)                                            1.014     8.444
n17144.out[0] (.names)                                           0.261     8.705
n17145.in[1] (.names)                                            1.014     9.719
n17145.out[0] (.names)                                           0.261     9.980
n17147.in[0] (.names)                                            1.014    10.993
n17147.out[0] (.names)                                           0.261    11.254
n17148.in[0] (.names)                                            1.014    12.268
n17148.out[0] (.names)                                           0.261    12.529
n17151.in[1] (.names)                                            1.014    13.543
n17151.out[0] (.names)                                           0.261    13.804
n17016.in[0] (.names)                                            1.014    14.818
n17016.out[0] (.names)                                           0.261    15.079
n17017.in[1] (.names)                                            1.014    16.093
n17017.out[0] (.names)                                           0.261    16.354
n17018.in[1] (.names)                                            1.014    17.367
n17018.out[0] (.names)                                           0.261    17.628
n17021.in[0] (.names)                                            1.014    18.642
n17021.out[0] (.names)                                           0.261    18.903
n17025.in[1] (.names)                                            1.014    19.917
n17025.out[0] (.names)                                           0.261    20.178
n17029.in[1] (.names)                                            1.014    21.192
n17029.out[0] (.names)                                           0.261    21.453
n17053.in[0] (.names)                                            1.014    22.467
n17053.out[0] (.names)                                           0.261    22.728
n17054.in[1] (.names)                                            1.014    23.742
n17054.out[0] (.names)                                           0.261    24.003
n17055.in[0] (.names)                                            1.014    25.016
n17055.out[0] (.names)                                           0.261    25.277
n17057.in[0] (.names)                                            1.014    26.291
n17057.out[0] (.names)                                           0.261    26.552
n17058.in[0] (.names)                                            1.014    27.566
n17058.out[0] (.names)                                           0.261    27.827
n17059.in[0] (.names)                                            1.014    28.841
n17059.out[0] (.names)                                           0.261    29.102
n17078.in[2] (.names)                                            1.014    30.116
n17078.out[0] (.names)                                           0.261    30.377
n17080.in[0] (.names)                                            1.014    31.390
n17080.out[0] (.names)                                           0.261    31.651
n17081.in[0] (.names)                                            1.014    32.665
n17081.out[0] (.names)                                           0.261    32.926
n17082.in[0] (.names)                                            1.014    33.940
n17082.out[0] (.names)                                           0.261    34.201
n17022.in[0] (.names)                                            1.014    35.215
n17022.out[0] (.names)                                           0.261    35.476
n17182.in[1] (.names)                                            1.014    36.490
n17182.out[0] (.names)                                           0.261    36.751
n17184.in[3] (.names)                                            1.014    37.765
n17184.out[0] (.names)                                           0.261    38.026
n17185.in[2] (.names)                                            1.014    39.039
n17185.out[0] (.names)                                           0.261    39.300
n16726.in[1] (.names)                                            1.014    40.314
n16726.out[0] (.names)                                           0.261    40.575
n17186.in[1] (.names)                                            1.014    41.589
n17186.out[0] (.names)                                           0.261    41.850
n17189.in[3] (.names)                                            1.014    42.864
n17189.out[0] (.names)                                           0.261    43.125
n17192.in[1] (.names)                                            1.014    44.139
n17192.out[0] (.names)                                           0.261    44.400
n17194.in[0] (.names)                                            1.014    45.413
n17194.out[0] (.names)                                           0.261    45.674
n17196.in[0] (.names)                                            1.014    46.688
n17196.out[0] (.names)                                           0.261    46.949
n17197.in[1] (.names)                                            1.014    47.963
n17197.out[0] (.names)                                           0.261    48.224
n16706.in[0] (.names)                                            1.014    49.238
n16706.out[0] (.names)                                           0.261    49.499
n17198.in[0] (.names)                                            1.014    50.513
n17198.out[0] (.names)                                           0.261    50.774
n17199.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17199.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 53
Startpoint: n16645.Q[0] (.latch clocked by pclk)
Endpoint  : n14419.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16645.clk[0] (.latch)                                           1.014     1.014
n16645.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18159.in[0] (.names)                                            1.014     2.070
n18159.out[0] (.names)                                           0.261     2.331
n18056.in[1] (.names)                                            1.014     3.344
n18056.out[0] (.names)                                           0.261     3.605
n18057.in[3] (.names)                                            1.014     4.619
n18057.out[0] (.names)                                           0.261     4.880
n18061.in[0] (.names)                                            1.014     5.894
n18061.out[0] (.names)                                           0.261     6.155
n18059.in[0] (.names)                                            1.014     7.169
n18059.out[0] (.names)                                           0.261     7.430
n18049.in[0] (.names)                                            1.014     8.444
n18049.out[0] (.names)                                           0.261     8.705
n18051.in[0] (.names)                                            1.014     9.719
n18051.out[0] (.names)                                           0.261     9.980
n18052.in[0] (.names)                                            1.014    10.993
n18052.out[0] (.names)                                           0.261    11.254
n18155.in[3] (.names)                                            1.014    12.268
n18155.out[0] (.names)                                           0.261    12.529
n18156.in[2] (.names)                                            1.014    13.543
n18156.out[0] (.names)                                           0.261    13.804
n18158.in[1] (.names)                                            1.014    14.818
n18158.out[0] (.names)                                           0.261    15.079
n18122.in[0] (.names)                                            1.014    16.093
n18122.out[0] (.names)                                           0.261    16.354
n18140.in[0] (.names)                                            1.014    17.367
n18140.out[0] (.names)                                           0.261    17.628
n18115.in[0] (.names)                                            1.014    18.642
n18115.out[0] (.names)                                           0.261    18.903
n18108.in[3] (.names)                                            1.014    19.917
n18108.out[0] (.names)                                           0.261    20.178
n18099.in[0] (.names)                                            1.014    21.192
n18099.out[0] (.names)                                           0.261    21.453
n18110.in[1] (.names)                                            1.014    22.467
n18110.out[0] (.names)                                           0.261    22.728
n18111.in[0] (.names)                                            1.014    23.742
n18111.out[0] (.names)                                           0.261    24.003
n18112.in[1] (.names)                                            1.014    25.016
n18112.out[0] (.names)                                           0.261    25.277
n18113.in[1] (.names)                                            1.014    26.291
n18113.out[0] (.names)                                           0.261    26.552
n18093.in[0] (.names)                                            1.014    27.566
n18093.out[0] (.names)                                           0.261    27.827
n18094.in[0] (.names)                                            1.014    28.841
n18094.out[0] (.names)                                           0.261    29.102
n18097.in[2] (.names)                                            1.014    30.116
n18097.out[0] (.names)                                           0.261    30.377
n18098.in[0] (.names)                                            1.014    31.390
n18098.out[0] (.names)                                           0.261    31.651
n18100.in[0] (.names)                                            1.014    32.665
n18100.out[0] (.names)                                           0.261    32.926
n18101.in[1] (.names)                                            1.014    33.940
n18101.out[0] (.names)                                           0.261    34.201
n18103.in[0] (.names)                                            1.014    35.215
n18103.out[0] (.names)                                           0.261    35.476
n18104.in[0] (.names)                                            1.014    36.490
n18104.out[0] (.names)                                           0.261    36.751
n18105.in[0] (.names)                                            1.014    37.765
n18105.out[0] (.names)                                           0.261    38.026
n18077.in[0] (.names)                                            1.014    39.039
n18077.out[0] (.names)                                           0.261    39.300
n18078.in[3] (.names)                                            1.014    40.314
n18078.out[0] (.names)                                           0.261    40.575
n16738.in[2] (.names)                                            1.014    41.589
n16738.out[0] (.names)                                           0.261    41.850
n18081.in[2] (.names)                                            1.014    42.864
n18081.out[0] (.names)                                           0.261    43.125
n18083.in[0] (.names)                                            1.014    44.139
n18083.out[0] (.names)                                           0.261    44.400
n16648.in[1] (.names)                                            1.014    45.413
n16648.out[0] (.names)                                           0.261    45.674
n16666.in[0] (.names)                                            1.014    46.688
n16666.out[0] (.names)                                           0.261    46.949
n18088.in[1] (.names)                                            1.014    47.963
n18088.out[0] (.names)                                           0.261    48.224
n18102.in[0] (.names)                                            1.014    49.238
n18102.out[0] (.names)                                           0.261    49.499
n14418.in[1] (.names)                                            1.014    50.513
n14418.out[0] (.names)                                           0.261    50.774
n14419.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14419.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 54
Startpoint: n12554.Q[0] (.latch clocked by pclk)
Endpoint  : n17534.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12554.clk[0] (.latch)                                           1.014     1.014
n12554.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17807.in[0] (.names)                                            1.014     2.070
n17807.out[0] (.names)                                           0.261     2.331
n17808.in[1] (.names)                                            1.014     3.344
n17808.out[0] (.names)                                           0.261     3.605
n17809.in[0] (.names)                                            1.014     4.619
n17809.out[0] (.names)                                           0.261     4.880
n17810.in[0] (.names)                                            1.014     5.894
n17810.out[0] (.names)                                           0.261     6.155
n17811.in[0] (.names)                                            1.014     7.169
n17811.out[0] (.names)                                           0.261     7.430
n17813.in[1] (.names)                                            1.014     8.444
n17813.out[0] (.names)                                           0.261     8.705
n17814.in[1] (.names)                                            1.014     9.719
n17814.out[0] (.names)                                           0.261     9.980
n17816.in[1] (.names)                                            1.014    10.993
n17816.out[0] (.names)                                           0.261    11.254
n17822.in[1] (.names)                                            1.014    12.268
n17822.out[0] (.names)                                           0.261    12.529
n17820.in[0] (.names)                                            1.014    13.543
n17820.out[0] (.names)                                           0.261    13.804
n17821.in[0] (.names)                                            1.014    14.818
n17821.out[0] (.names)                                           0.261    15.079
n17823.in[0] (.names)                                            1.014    16.093
n17823.out[0] (.names)                                           0.261    16.354
n17824.in[0] (.names)                                            1.014    17.367
n17824.out[0] (.names)                                           0.261    17.628
n17827.in[1] (.names)                                            1.014    18.642
n17827.out[0] (.names)                                           0.261    18.903
n17829.in[1] (.names)                                            1.014    19.917
n17829.out[0] (.names)                                           0.261    20.178
n17825.in[1] (.names)                                            1.014    21.192
n17825.out[0] (.names)                                           0.261    21.453
n17830.in[0] (.names)                                            1.014    22.467
n17830.out[0] (.names)                                           0.261    22.728
n17855.in[1] (.names)                                            1.014    23.742
n17855.out[0] (.names)                                           0.261    24.003
n17863.in[0] (.names)                                            1.014    25.016
n17863.out[0] (.names)                                           0.261    25.277
n17864.in[0] (.names)                                            1.014    26.291
n17864.out[0] (.names)                                           0.261    26.552
n17866.in[0] (.names)                                            1.014    27.566
n17866.out[0] (.names)                                           0.261    27.827
n18377.in[1] (.names)                                            1.014    28.841
n18377.out[0] (.names)                                           0.261    29.102
n18380.in[2] (.names)                                            1.014    30.116
n18380.out[0] (.names)                                           0.261    30.377
n18381.in[0] (.names)                                            1.014    31.390
n18381.out[0] (.names)                                           0.261    31.651
n18382.in[0] (.names)                                            1.014    32.665
n18382.out[0] (.names)                                           0.261    32.926
n18385.in[0] (.names)                                            1.014    33.940
n18385.out[0] (.names)                                           0.261    34.201
n18386.in[0] (.names)                                            1.014    35.215
n18386.out[0] (.names)                                           0.261    35.476
n18387.in[0] (.names)                                            1.014    36.490
n18387.out[0] (.names)                                           0.261    36.751
n18388.in[2] (.names)                                            1.014    37.765
n18388.out[0] (.names)                                           0.261    38.026
n18391.in[0] (.names)                                            1.014    39.039
n18391.out[0] (.names)                                           0.261    39.300
n18393.in[1] (.names)                                            1.014    40.314
n18393.out[0] (.names)                                           0.261    40.575
n18394.in[0] (.names)                                            1.014    41.589
n18394.out[0] (.names)                                           0.261    41.850
n18396.in[0] (.names)                                            1.014    42.864
n18396.out[0] (.names)                                           0.261    43.125
n18397.in[1] (.names)                                            1.014    44.139
n18397.out[0] (.names)                                           0.261    44.400
n18400.in[0] (.names)                                            1.014    45.413
n18400.out[0] (.names)                                           0.261    45.674
n18401.in[2] (.names)                                            1.014    46.688
n18401.out[0] (.names)                                           0.261    46.949
n18402.in[0] (.names)                                            1.014    47.963
n18402.out[0] (.names)                                           0.261    48.224
n14458.in[0] (.names)                                            1.014    49.238
n14458.out[0] (.names)                                           0.261    49.499
n17533.in[0] (.names)                                            1.014    50.513
n17533.out[0] (.names)                                           0.261    50.774
n17534.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17534.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 55
Startpoint: n12783.Q[0] (.latch clocked by pclk)
Endpoint  : n13336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12783.clk[0] (.latch)                                           1.014     1.014
n12783.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14194.in[0] (.names)                                            1.014     2.070
n14194.out[0] (.names)                                           0.261     2.331
n14196.in[1] (.names)                                            1.014     3.344
n14196.out[0] (.names)                                           0.261     3.605
n14197.in[3] (.names)                                            1.014     4.619
n14197.out[0] (.names)                                           0.261     4.880
n14199.in[0] (.names)                                            1.014     5.894
n14199.out[0] (.names)                                           0.261     6.155
n14200.in[2] (.names)                                            1.014     7.169
n14200.out[0] (.names)                                           0.261     7.430
n13553.in[1] (.names)                                            1.014     8.444
n13553.out[0] (.names)                                           0.261     8.705
n13661.in[1] (.names)                                            1.014     9.719
n13661.out[0] (.names)                                           0.261     9.980
n13655.in[0] (.names)                                            1.014    10.993
n13655.out[0] (.names)                                           0.261    11.254
n13652.in[0] (.names)                                            1.014    12.268
n13652.out[0] (.names)                                           0.261    12.529
n13650.in[0] (.names)                                            1.014    13.543
n13650.out[0] (.names)                                           0.261    13.804
n13653.in[0] (.names)                                            1.014    14.818
n13653.out[0] (.names)                                           0.261    15.079
n13795.in[2] (.names)                                            1.014    16.093
n13795.out[0] (.names)                                           0.261    16.354
n13752.in[0] (.names)                                            1.014    17.367
n13752.out[0] (.names)                                           0.261    17.628
n13753.in[3] (.names)                                            1.014    18.642
n13753.out[0] (.names)                                           0.261    18.903
n13755.in[1] (.names)                                            1.014    19.917
n13755.out[0] (.names)                                           0.261    20.178
n13756.in[0] (.names)                                            1.014    21.192
n13756.out[0] (.names)                                           0.261    21.453
n13757.in[0] (.names)                                            1.014    22.467
n13757.out[0] (.names)                                           0.261    22.728
n13759.in[0] (.names)                                            1.014    23.742
n13759.out[0] (.names)                                           0.261    24.003
n13769.in[1] (.names)                                            1.014    25.016
n13769.out[0] (.names)                                           0.261    25.277
n13765.in[0] (.names)                                            1.014    26.291
n13765.out[0] (.names)                                           0.261    26.552
n13771.in[0] (.names)                                            1.014    27.566
n13771.out[0] (.names)                                           0.261    27.827
n13772.in[0] (.names)                                            1.014    28.841
n13772.out[0] (.names)                                           0.261    29.102
n13745.in[0] (.names)                                            1.014    30.116
n13745.out[0] (.names)                                           0.261    30.377
n13746.in[0] (.names)                                            1.014    31.390
n13746.out[0] (.names)                                           0.261    31.651
n13774.in[3] (.names)                                            1.014    32.665
n13774.out[0] (.names)                                           0.261    32.926
n13777.in[0] (.names)                                            1.014    33.940
n13777.out[0] (.names)                                           0.261    34.201
n13778.in[1] (.names)                                            1.014    35.215
n13778.out[0] (.names)                                           0.261    35.476
n13784.in[1] (.names)                                            1.014    36.490
n13784.out[0] (.names)                                           0.261    36.751
n13785.in[0] (.names)                                            1.014    37.765
n13785.out[0] (.names)                                           0.261    38.026
n13775.in[0] (.names)                                            1.014    39.039
n13775.out[0] (.names)                                           0.261    39.300
n13776.in[1] (.names)                                            1.014    40.314
n13776.out[0] (.names)                                           0.261    40.575
n13781.in[1] (.names)                                            1.014    41.589
n13781.out[0] (.names)                                           0.261    41.850
n13782.in[0] (.names)                                            1.014    42.864
n13782.out[0] (.names)                                           0.261    43.125
n13787.in[0] (.names)                                            1.014    44.139
n13787.out[0] (.names)                                           0.261    44.400
n13698.in[1] (.names)                                            1.014    45.413
n13698.out[0] (.names)                                           0.261    45.674
n13790.in[0] (.names)                                            1.014    46.688
n13790.out[0] (.names)                                           0.261    46.949
n13330.in[0] (.names)                                            1.014    47.963
n13330.out[0] (.names)                                           0.261    48.224
n506.in[1] (.names)                                              1.014    49.238
n506.out[0] (.names)                                             0.261    49.499
n13335.in[0] (.names)                                            1.014    50.513
n13335.out[0] (.names)                                           0.261    50.774
n13336.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13336.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 56
Startpoint: n12783.Q[0] (.latch clocked by pclk)
Endpoint  : n14400.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12783.clk[0] (.latch)                                           1.014     1.014
n12783.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14194.in[0] (.names)                                            1.014     2.070
n14194.out[0] (.names)                                           0.261     2.331
n14196.in[1] (.names)                                            1.014     3.344
n14196.out[0] (.names)                                           0.261     3.605
n14197.in[3] (.names)                                            1.014     4.619
n14197.out[0] (.names)                                           0.261     4.880
n14199.in[0] (.names)                                            1.014     5.894
n14199.out[0] (.names)                                           0.261     6.155
n14200.in[2] (.names)                                            1.014     7.169
n14200.out[0] (.names)                                           0.261     7.430
n13553.in[1] (.names)                                            1.014     8.444
n13553.out[0] (.names)                                           0.261     8.705
n14323.in[1] (.names)                                            1.014     9.719
n14323.out[0] (.names)                                           0.261     9.980
n14324.in[2] (.names)                                            1.014    10.993
n14324.out[0] (.names)                                           0.261    11.254
n14325.in[1] (.names)                                            1.014    12.268
n14325.out[0] (.names)                                           0.261    12.529
n14326.in[0] (.names)                                            1.014    13.543
n14326.out[0] (.names)                                           0.261    13.804
n14327.in[0] (.names)                                            1.014    14.818
n14327.out[0] (.names)                                           0.261    15.079
n14328.in[0] (.names)                                            1.014    16.093
n14328.out[0] (.names)                                           0.261    16.354
n14187.in[0] (.names)                                            1.014    17.367
n14187.out[0] (.names)                                           0.261    17.628
n14249.in[0] (.names)                                            1.014    18.642
n14249.out[0] (.names)                                           0.261    18.903
n14248.in[0] (.names)                                            1.014    19.917
n14248.out[0] (.names)                                           0.261    20.178
n14233.in[0] (.names)                                            1.014    21.192
n14233.out[0] (.names)                                           0.261    21.453
n14235.in[0] (.names)                                            1.014    22.467
n14235.out[0] (.names)                                           0.261    22.728
n14241.in[1] (.names)                                            1.014    23.742
n14241.out[0] (.names)                                           0.261    24.003
n14242.in[0] (.names)                                            1.014    25.016
n14242.out[0] (.names)                                           0.261    25.277
n18344.in[2] (.names)                                            1.014    26.291
n18344.out[0] (.names)                                           0.261    26.552
n18345.in[1] (.names)                                            1.014    27.566
n18345.out[0] (.names)                                           0.261    27.827
n18346.in[0] (.names)                                            1.014    28.841
n18346.out[0] (.names)                                           0.261    29.102
n18347.in[0] (.names)                                            1.014    30.116
n18347.out[0] (.names)                                           0.261    30.377
n18348.in[2] (.names)                                            1.014    31.390
n18348.out[0] (.names)                                           0.261    31.651
n18349.in[0] (.names)                                            1.014    32.665
n18349.out[0] (.names)                                           0.261    32.926
n18294.in[0] (.names)                                            1.014    33.940
n18294.out[0] (.names)                                           0.261    34.201
n18295.in[2] (.names)                                            1.014    35.215
n18295.out[0] (.names)                                           0.261    35.476
n18296.in[0] (.names)                                            1.014    36.490
n18296.out[0] (.names)                                           0.261    36.751
n18298.in[1] (.names)                                            1.014    37.765
n18298.out[0] (.names)                                           0.261    38.026
n18300.in[0] (.names)                                            1.014    39.039
n18300.out[0] (.names)                                           0.261    39.300
n14425.in[0] (.names)                                            1.014    40.314
n14425.out[0] (.names)                                           0.261    40.575
n18302.in[3] (.names)                                            1.014    41.589
n18302.out[0] (.names)                                           0.261    41.850
n18305.in[1] (.names)                                            1.014    42.864
n18305.out[0] (.names)                                           0.261    43.125
n18306.in[0] (.names)                                            1.014    44.139
n18306.out[0] (.names)                                           0.261    44.400
n16728.in[0] (.names)                                            1.014    45.413
n16728.out[0] (.names)                                           0.261    45.674
n14449.in[0] (.names)                                            1.014    46.688
n14449.out[0] (.names)                                           0.261    46.949
n18307.in[0] (.names)                                            1.014    47.963
n18307.out[0] (.names)                                           0.261    48.224
n18359.in[1] (.names)                                            1.014    49.238
n18359.out[0] (.names)                                           0.261    49.499
n14399.in[0] (.names)                                            1.014    50.513
n14399.out[0] (.names)                                           0.261    50.774
n14400.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14400.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 57
Startpoint: n12783.Q[0] (.latch clocked by pclk)
Endpoint  : n18374.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12783.clk[0] (.latch)                                           1.014     1.014
n12783.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14194.in[0] (.names)                                            1.014     2.070
n14194.out[0] (.names)                                           0.261     2.331
n14196.in[1] (.names)                                            1.014     3.344
n14196.out[0] (.names)                                           0.261     3.605
n14197.in[3] (.names)                                            1.014     4.619
n14197.out[0] (.names)                                           0.261     4.880
n14199.in[0] (.names)                                            1.014     5.894
n14199.out[0] (.names)                                           0.261     6.155
n14200.in[2] (.names)                                            1.014     7.169
n14200.out[0] (.names)                                           0.261     7.430
n13553.in[1] (.names)                                            1.014     8.444
n13553.out[0] (.names)                                           0.261     8.705
n14323.in[1] (.names)                                            1.014     9.719
n14323.out[0] (.names)                                           0.261     9.980
n14324.in[2] (.names)                                            1.014    10.993
n14324.out[0] (.names)                                           0.261    11.254
n14325.in[1] (.names)                                            1.014    12.268
n14325.out[0] (.names)                                           0.261    12.529
n14326.in[0] (.names)                                            1.014    13.543
n14326.out[0] (.names)                                           0.261    13.804
n14327.in[0] (.names)                                            1.014    14.818
n14327.out[0] (.names)                                           0.261    15.079
n14328.in[0] (.names)                                            1.014    16.093
n14328.out[0] (.names)                                           0.261    16.354
n14187.in[0] (.names)                                            1.014    17.367
n14187.out[0] (.names)                                           0.261    17.628
n14249.in[0] (.names)                                            1.014    18.642
n14249.out[0] (.names)                                           0.261    18.903
n14248.in[0] (.names)                                            1.014    19.917
n14248.out[0] (.names)                                           0.261    20.178
n14233.in[0] (.names)                                            1.014    21.192
n14233.out[0] (.names)                                           0.261    21.453
n14235.in[0] (.names)                                            1.014    22.467
n14235.out[0] (.names)                                           0.261    22.728
n14241.in[1] (.names)                                            1.014    23.742
n14241.out[0] (.names)                                           0.261    24.003
n14242.in[0] (.names)                                            1.014    25.016
n14242.out[0] (.names)                                           0.261    25.277
n18344.in[2] (.names)                                            1.014    26.291
n18344.out[0] (.names)                                           0.261    26.552
n18345.in[1] (.names)                                            1.014    27.566
n18345.out[0] (.names)                                           0.261    27.827
n18346.in[0] (.names)                                            1.014    28.841
n18346.out[0] (.names)                                           0.261    29.102
n18347.in[0] (.names)                                            1.014    30.116
n18347.out[0] (.names)                                           0.261    30.377
n18348.in[2] (.names)                                            1.014    31.390
n18348.out[0] (.names)                                           0.261    31.651
n18349.in[0] (.names)                                            1.014    32.665
n18349.out[0] (.names)                                           0.261    32.926
n18294.in[0] (.names)                                            1.014    33.940
n18294.out[0] (.names)                                           0.261    34.201
n18295.in[2] (.names)                                            1.014    35.215
n18295.out[0] (.names)                                           0.261    35.476
n18296.in[0] (.names)                                            1.014    36.490
n18296.out[0] (.names)                                           0.261    36.751
n18298.in[1] (.names)                                            1.014    37.765
n18298.out[0] (.names)                                           0.261    38.026
n18300.in[0] (.names)                                            1.014    39.039
n18300.out[0] (.names)                                           0.261    39.300
n14425.in[0] (.names)                                            1.014    40.314
n14425.out[0] (.names)                                           0.261    40.575
n18302.in[3] (.names)                                            1.014    41.589
n18302.out[0] (.names)                                           0.261    41.850
n18305.in[1] (.names)                                            1.014    42.864
n18305.out[0] (.names)                                           0.261    43.125
n18306.in[0] (.names)                                            1.014    44.139
n18306.out[0] (.names)                                           0.261    44.400
n16728.in[0] (.names)                                            1.014    45.413
n16728.out[0] (.names)                                           0.261    45.674
n14449.in[0] (.names)                                            1.014    46.688
n14449.out[0] (.names)                                           0.261    46.949
n18307.in[0] (.names)                                            1.014    47.963
n18307.out[0] (.names)                                           0.261    48.224
n18359.in[1] (.names)                                            1.014    49.238
n18359.out[0] (.names)                                           0.261    49.499
n14399.in[0] (.names)                                            1.014    50.513
n14399.out[0] (.names)                                           0.261    50.774
n18374.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18374.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 58
Startpoint: n13517.Q[0] (.latch clocked by pclk)
Endpoint  : n13609.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13517.clk[0] (.latch)                                           1.014     1.014
n13517.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13518.in[0] (.names)                                            1.014     2.070
n13518.out[0] (.names)                                           0.261     2.331
n13516.in[0] (.names)                                            1.014     3.344
n13516.out[0] (.names)                                           0.261     3.605
n13384.in[0] (.names)                                            1.014     4.619
n13384.out[0] (.names)                                           0.261     4.880
n13385.in[2] (.names)                                            1.014     5.894
n13385.out[0] (.names)                                           0.261     6.155
n13387.in[0] (.names)                                            1.014     7.169
n13387.out[0] (.names)                                           0.261     7.430
n13388.in[0] (.names)                                            1.014     8.444
n13388.out[0] (.names)                                           0.261     8.705
n13389.in[0] (.names)                                            1.014     9.719
n13389.out[0] (.names)                                           0.261     9.980
n13449.in[2] (.names)                                            1.014    10.993
n13449.out[0] (.names)                                           0.261    11.254
n13452.in[1] (.names)                                            1.014    12.268
n13452.out[0] (.names)                                           0.261    12.529
n13476.in[1] (.names)                                            1.014    13.543
n13476.out[0] (.names)                                           0.261    13.804
n13402.in[0] (.names)                                            1.014    14.818
n13402.out[0] (.names)                                           0.261    15.079
n13403.in[1] (.names)                                            1.014    16.093
n13403.out[0] (.names)                                           0.261    16.354
n13404.in[1] (.names)                                            1.014    17.367
n13404.out[0] (.names)                                           0.261    17.628
n13405.in[1] (.names)                                            1.014    18.642
n13405.out[0] (.names)                                           0.261    18.903
n13406.in[0] (.names)                                            1.014    19.917
n13406.out[0] (.names)                                           0.261    20.178
n13407.in[0] (.names)                                            1.014    21.192
n13407.out[0] (.names)                                           0.261    21.453
n13978.in[1] (.names)                                            1.014    22.467
n13978.out[0] (.names)                                           0.261    22.728
n13979.in[0] (.names)                                            1.014    23.742
n13979.out[0] (.names)                                           0.261    24.003
n13976.in[0] (.names)                                            1.014    25.016
n13976.out[0] (.names)                                           0.261    25.277
n13974.in[0] (.names)                                            1.014    26.291
n13974.out[0] (.names)                                           0.261    26.552
n13914.in[0] (.names)                                            1.014    27.566
n13914.out[0] (.names)                                           0.261    27.827
n13915.in[2] (.names)                                            1.014    28.841
n13915.out[0] (.names)                                           0.261    29.102
n13926.in[1] (.names)                                            1.014    30.116
n13926.out[0] (.names)                                           0.261    30.377
n13927.in[0] (.names)                                            1.014    31.390
n13927.out[0] (.names)                                           0.261    31.651
n13929.in[1] (.names)                                            1.014    32.665
n13929.out[0] (.names)                                           0.261    32.926
n13930.in[0] (.names)                                            1.014    33.940
n13930.out[0] (.names)                                           0.261    34.201
n13931.in[0] (.names)                                            1.014    35.215
n13931.out[0] (.names)                                           0.261    35.476
n13932.in[0] (.names)                                            1.014    36.490
n13932.out[0] (.names)                                           0.261    36.751
n13934.in[0] (.names)                                            1.014    37.765
n13934.out[0] (.names)                                           0.261    38.026
n13935.in[1] (.names)                                            1.014    39.039
n13935.out[0] (.names)                                           0.261    39.300
n13937.in[0] (.names)                                            1.014    40.314
n13937.out[0] (.names)                                           0.261    40.575
n13938.in[0] (.names)                                            1.014    41.589
n13938.out[0] (.names)                                           0.261    41.850
n13939.in[0] (.names)                                            1.014    42.864
n13939.out[0] (.names)                                           0.261    43.125
n13940.in[0] (.names)                                            1.014    44.139
n13940.out[0] (.names)                                           0.261    44.400
n13941.in[1] (.names)                                            1.014    45.413
n13941.out[0] (.names)                                           0.261    45.674
n13942.in[0] (.names)                                            1.014    46.688
n13942.out[0] (.names)                                           0.261    46.949
n13616.in[1] (.names)                                            1.014    47.963
n13616.out[0] (.names)                                           0.261    48.224
n13617.in[2] (.names)                                            1.014    49.238
n13617.out[0] (.names)                                           0.261    49.499
n13628.in[1] (.names)                                            1.014    50.513
n13628.out[0] (.names)                                           0.261    50.774
n13609.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13609.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 59
Startpoint: n13517.Q[0] (.latch clocked by pclk)
Endpoint  : n9326.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13517.clk[0] (.latch)                                           1.014     1.014
n13517.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13518.in[0] (.names)                                            1.014     2.070
n13518.out[0] (.names)                                           0.261     2.331
n13516.in[0] (.names)                                            1.014     3.344
n13516.out[0] (.names)                                           0.261     3.605
n13384.in[0] (.names)                                            1.014     4.619
n13384.out[0] (.names)                                           0.261     4.880
n13385.in[2] (.names)                                            1.014     5.894
n13385.out[0] (.names)                                           0.261     6.155
n13387.in[0] (.names)                                            1.014     7.169
n13387.out[0] (.names)                                           0.261     7.430
n13388.in[0] (.names)                                            1.014     8.444
n13388.out[0] (.names)                                           0.261     8.705
n13389.in[0] (.names)                                            1.014     9.719
n13389.out[0] (.names)                                           0.261     9.980
n13449.in[2] (.names)                                            1.014    10.993
n13449.out[0] (.names)                                           0.261    11.254
n13452.in[1] (.names)                                            1.014    12.268
n13452.out[0] (.names)                                           0.261    12.529
n13476.in[1] (.names)                                            1.014    13.543
n13476.out[0] (.names)                                           0.261    13.804
n13402.in[0] (.names)                                            1.014    14.818
n13402.out[0] (.names)                                           0.261    15.079
n13403.in[1] (.names)                                            1.014    16.093
n13403.out[0] (.names)                                           0.261    16.354
n13404.in[1] (.names)                                            1.014    17.367
n13404.out[0] (.names)                                           0.261    17.628
n13405.in[1] (.names)                                            1.014    18.642
n13405.out[0] (.names)                                           0.261    18.903
n13406.in[0] (.names)                                            1.014    19.917
n13406.out[0] (.names)                                           0.261    20.178
n13407.in[0] (.names)                                            1.014    21.192
n13407.out[0] (.names)                                           0.261    21.453
n13978.in[1] (.names)                                            1.014    22.467
n13978.out[0] (.names)                                           0.261    22.728
n13979.in[0] (.names)                                            1.014    23.742
n13979.out[0] (.names)                                           0.261    24.003
n13976.in[0] (.names)                                            1.014    25.016
n13976.out[0] (.names)                                           0.261    25.277
n13974.in[0] (.names)                                            1.014    26.291
n13974.out[0] (.names)                                           0.261    26.552
n13914.in[0] (.names)                                            1.014    27.566
n13914.out[0] (.names)                                           0.261    27.827
n13915.in[2] (.names)                                            1.014    28.841
n13915.out[0] (.names)                                           0.261    29.102
n13926.in[1] (.names)                                            1.014    30.116
n13926.out[0] (.names)                                           0.261    30.377
n13927.in[0] (.names)                                            1.014    31.390
n13927.out[0] (.names)                                           0.261    31.651
n13929.in[1] (.names)                                            1.014    32.665
n13929.out[0] (.names)                                           0.261    32.926
n13930.in[0] (.names)                                            1.014    33.940
n13930.out[0] (.names)                                           0.261    34.201
n13931.in[0] (.names)                                            1.014    35.215
n13931.out[0] (.names)                                           0.261    35.476
n13932.in[0] (.names)                                            1.014    36.490
n13932.out[0] (.names)                                           0.261    36.751
n13934.in[0] (.names)                                            1.014    37.765
n13934.out[0] (.names)                                           0.261    38.026
n13935.in[1] (.names)                                            1.014    39.039
n13935.out[0] (.names)                                           0.261    39.300
n13937.in[0] (.names)                                            1.014    40.314
n13937.out[0] (.names)                                           0.261    40.575
n13938.in[0] (.names)                                            1.014    41.589
n13938.out[0] (.names)                                           0.261    41.850
n13939.in[0] (.names)                                            1.014    42.864
n13939.out[0] (.names)                                           0.261    43.125
n13940.in[0] (.names)                                            1.014    44.139
n13940.out[0] (.names)                                           0.261    44.400
n13941.in[1] (.names)                                            1.014    45.413
n13941.out[0] (.names)                                           0.261    45.674
n13942.in[0] (.names)                                            1.014    46.688
n13942.out[0] (.names)                                           0.261    46.949
n13616.in[1] (.names)                                            1.014    47.963
n13616.out[0] (.names)                                           0.261    48.224
n13306.in[0] (.names)                                            1.014    49.238
n13306.out[0] (.names)                                           0.261    49.499
n9325.in[0] (.names)                                             1.014    50.513
n9325.out[0] (.names)                                            0.261    50.774
n9326.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9326.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 60
Startpoint: n13517.Q[0] (.latch clocked by pclk)
Endpoint  : n13656.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13517.clk[0] (.latch)                                           1.014     1.014
n13517.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13518.in[0] (.names)                                            1.014     2.070
n13518.out[0] (.names)                                           0.261     2.331
n13516.in[0] (.names)                                            1.014     3.344
n13516.out[0] (.names)                                           0.261     3.605
n13384.in[0] (.names)                                            1.014     4.619
n13384.out[0] (.names)                                           0.261     4.880
n13385.in[2] (.names)                                            1.014     5.894
n13385.out[0] (.names)                                           0.261     6.155
n13387.in[0] (.names)                                            1.014     7.169
n13387.out[0] (.names)                                           0.261     7.430
n13388.in[0] (.names)                                            1.014     8.444
n13388.out[0] (.names)                                           0.261     8.705
n13389.in[0] (.names)                                            1.014     9.719
n13389.out[0] (.names)                                           0.261     9.980
n13449.in[2] (.names)                                            1.014    10.993
n13449.out[0] (.names)                                           0.261    11.254
n13452.in[1] (.names)                                            1.014    12.268
n13452.out[0] (.names)                                           0.261    12.529
n13476.in[1] (.names)                                            1.014    13.543
n13476.out[0] (.names)                                           0.261    13.804
n13402.in[0] (.names)                                            1.014    14.818
n13402.out[0] (.names)                                           0.261    15.079
n13403.in[1] (.names)                                            1.014    16.093
n13403.out[0] (.names)                                           0.261    16.354
n13404.in[1] (.names)                                            1.014    17.367
n13404.out[0] (.names)                                           0.261    17.628
n13405.in[1] (.names)                                            1.014    18.642
n13405.out[0] (.names)                                           0.261    18.903
n13406.in[0] (.names)                                            1.014    19.917
n13406.out[0] (.names)                                           0.261    20.178
n13407.in[0] (.names)                                            1.014    21.192
n13407.out[0] (.names)                                           0.261    21.453
n14047.in[2] (.names)                                            1.014    22.467
n14047.out[0] (.names)                                           0.261    22.728
n14054.in[0] (.names)                                            1.014    23.742
n14054.out[0] (.names)                                           0.261    24.003
n14060.in[1] (.names)                                            1.014    25.016
n14060.out[0] (.names)                                           0.261    25.277
n14071.in[0] (.names)                                            1.014    26.291
n14071.out[0] (.names)                                           0.261    26.552
n14072.in[0] (.names)                                            1.014    27.566
n14072.out[0] (.names)                                           0.261    27.827
n14073.in[0] (.names)                                            1.014    28.841
n14073.out[0] (.names)                                           0.261    29.102
n14074.in[0] (.names)                                            1.014    30.116
n14074.out[0] (.names)                                           0.261    30.377
n14082.in[0] (.names)                                            1.014    31.390
n14082.out[0] (.names)                                           0.261    31.651
n14083.in[1] (.names)                                            1.014    32.665
n14083.out[0] (.names)                                           0.261    32.926
n14001.in[0] (.names)                                            1.014    33.940
n14001.out[0] (.names)                                           0.261    34.201
n14075.in[0] (.names)                                            1.014    35.215
n14075.out[0] (.names)                                           0.261    35.476
n14077.in[3] (.names)                                            1.014    36.490
n14077.out[0] (.names)                                           0.261    36.751
n14079.in[3] (.names)                                            1.014    37.765
n14079.out[0] (.names)                                           0.261    38.026
n13658.in[2] (.names)                                            1.014    39.039
n13658.out[0] (.names)                                           0.261    39.300
n14050.in[0] (.names)                                            1.014    40.314
n14050.out[0] (.names)                                           0.261    40.575
n14058.in[1] (.names)                                            1.014    41.589
n14058.out[0] (.names)                                           0.261    41.850
n14059.in[0] (.names)                                            1.014    42.864
n14059.out[0] (.names)                                           0.261    43.125
n14062.in[0] (.names)                                            1.014    44.139
n14062.out[0] (.names)                                           0.261    44.400
n13659.in[1] (.names)                                            1.014    45.413
n13659.out[0] (.names)                                           0.261    45.674
n13660.in[2] (.names)                                            1.014    46.688
n13660.out[0] (.names)                                           0.261    46.949
n13662.in[0] (.names)                                            1.014    47.963
n13662.out[0] (.names)                                           0.261    48.224
n13664.in[0] (.names)                                            1.014    49.238
n13664.out[0] (.names)                                           0.261    49.499
n13665.in[0] (.names)                                            1.014    50.513
n13665.out[0] (.names)                                           0.261    50.774
n13656.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13656.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 61
Startpoint: n13517.Q[0] (.latch clocked by pclk)
Endpoint  : n13309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13517.clk[0] (.latch)                                           1.014     1.014
n13517.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13518.in[0] (.names)                                            1.014     2.070
n13518.out[0] (.names)                                           0.261     2.331
n13516.in[0] (.names)                                            1.014     3.344
n13516.out[0] (.names)                                           0.261     3.605
n13384.in[0] (.names)                                            1.014     4.619
n13384.out[0] (.names)                                           0.261     4.880
n13385.in[2] (.names)                                            1.014     5.894
n13385.out[0] (.names)                                           0.261     6.155
n13387.in[0] (.names)                                            1.014     7.169
n13387.out[0] (.names)                                           0.261     7.430
n13388.in[0] (.names)                                            1.014     8.444
n13388.out[0] (.names)                                           0.261     8.705
n13389.in[0] (.names)                                            1.014     9.719
n13389.out[0] (.names)                                           0.261     9.980
n13449.in[2] (.names)                                            1.014    10.993
n13449.out[0] (.names)                                           0.261    11.254
n13452.in[1] (.names)                                            1.014    12.268
n13452.out[0] (.names)                                           0.261    12.529
n13476.in[1] (.names)                                            1.014    13.543
n13476.out[0] (.names)                                           0.261    13.804
n13402.in[0] (.names)                                            1.014    14.818
n13402.out[0] (.names)                                           0.261    15.079
n13403.in[1] (.names)                                            1.014    16.093
n13403.out[0] (.names)                                           0.261    16.354
n13404.in[1] (.names)                                            1.014    17.367
n13404.out[0] (.names)                                           0.261    17.628
n13405.in[1] (.names)                                            1.014    18.642
n13405.out[0] (.names)                                           0.261    18.903
n13406.in[0] (.names)                                            1.014    19.917
n13406.out[0] (.names)                                           0.261    20.178
n13407.in[0] (.names)                                            1.014    21.192
n13407.out[0] (.names)                                           0.261    21.453
n14047.in[2] (.names)                                            1.014    22.467
n14047.out[0] (.names)                                           0.261    22.728
n14054.in[0] (.names)                                            1.014    23.742
n14054.out[0] (.names)                                           0.261    24.003
n14060.in[1] (.names)                                            1.014    25.016
n14060.out[0] (.names)                                           0.261    25.277
n14071.in[0] (.names)                                            1.014    26.291
n14071.out[0] (.names)                                           0.261    26.552
n14072.in[0] (.names)                                            1.014    27.566
n14072.out[0] (.names)                                           0.261    27.827
n14073.in[0] (.names)                                            1.014    28.841
n14073.out[0] (.names)                                           0.261    29.102
n14074.in[0] (.names)                                            1.014    30.116
n14074.out[0] (.names)                                           0.261    30.377
n14082.in[0] (.names)                                            1.014    31.390
n14082.out[0] (.names)                                           0.261    31.651
n14083.in[1] (.names)                                            1.014    32.665
n14083.out[0] (.names)                                           0.261    32.926
n14001.in[0] (.names)                                            1.014    33.940
n14001.out[0] (.names)                                           0.261    34.201
n14075.in[0] (.names)                                            1.014    35.215
n14075.out[0] (.names)                                           0.261    35.476
n14077.in[3] (.names)                                            1.014    36.490
n14077.out[0] (.names)                                           0.261    36.751
n14079.in[3] (.names)                                            1.014    37.765
n14079.out[0] (.names)                                           0.261    38.026
n13658.in[2] (.names)                                            1.014    39.039
n13658.out[0] (.names)                                           0.261    39.300
n13630.in[0] (.names)                                            1.014    40.314
n13630.out[0] (.names)                                           0.261    40.575
n13631.in[0] (.names)                                            1.014    41.589
n13631.out[0] (.names)                                           0.261    41.850
n13635.in[0] (.names)                                            1.014    42.864
n13635.out[0] (.names)                                           0.261    43.125
n13636.in[0] (.names)                                            1.014    44.139
n13636.out[0] (.names)                                           0.261    44.400
n13637.in[0] (.names)                                            1.014    45.413
n13637.out[0] (.names)                                           0.261    45.674
n13640.in[1] (.names)                                            1.014    46.688
n13640.out[0] (.names)                                           0.261    46.949
n13633.in[0] (.names)                                            1.014    47.963
n13633.out[0] (.names)                                           0.261    48.224
n13641.in[0] (.names)                                            1.014    49.238
n13641.out[0] (.names)                                           0.261    49.499
n13308.in[0] (.names)                                            1.014    50.513
n13308.out[0] (.names)                                           0.261    50.774
n13309.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13309.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 62
Startpoint: n13517.Q[0] (.latch clocked by pclk)
Endpoint  : n13558.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13517.clk[0] (.latch)                                           1.014     1.014
n13517.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13518.in[0] (.names)                                            1.014     2.070
n13518.out[0] (.names)                                           0.261     2.331
n13516.in[0] (.names)                                            1.014     3.344
n13516.out[0] (.names)                                           0.261     3.605
n13384.in[0] (.names)                                            1.014     4.619
n13384.out[0] (.names)                                           0.261     4.880
n13385.in[2] (.names)                                            1.014     5.894
n13385.out[0] (.names)                                           0.261     6.155
n13387.in[0] (.names)                                            1.014     7.169
n13387.out[0] (.names)                                           0.261     7.430
n13388.in[0] (.names)                                            1.014     8.444
n13388.out[0] (.names)                                           0.261     8.705
n13389.in[0] (.names)                                            1.014     9.719
n13389.out[0] (.names)                                           0.261     9.980
n13449.in[2] (.names)                                            1.014    10.993
n13449.out[0] (.names)                                           0.261    11.254
n13452.in[1] (.names)                                            1.014    12.268
n13452.out[0] (.names)                                           0.261    12.529
n13476.in[1] (.names)                                            1.014    13.543
n13476.out[0] (.names)                                           0.261    13.804
n13402.in[0] (.names)                                            1.014    14.818
n13402.out[0] (.names)                                           0.261    15.079
n13403.in[1] (.names)                                            1.014    16.093
n13403.out[0] (.names)                                           0.261    16.354
n13404.in[1] (.names)                                            1.014    17.367
n13404.out[0] (.names)                                           0.261    17.628
n13405.in[1] (.names)                                            1.014    18.642
n13405.out[0] (.names)                                           0.261    18.903
n13406.in[0] (.names)                                            1.014    19.917
n13406.out[0] (.names)                                           0.261    20.178
n13407.in[0] (.names)                                            1.014    21.192
n13407.out[0] (.names)                                           0.261    21.453
n14047.in[2] (.names)                                            1.014    22.467
n14047.out[0] (.names)                                           0.261    22.728
n14054.in[0] (.names)                                            1.014    23.742
n14054.out[0] (.names)                                           0.261    24.003
n14060.in[1] (.names)                                            1.014    25.016
n14060.out[0] (.names)                                           0.261    25.277
n14071.in[0] (.names)                                            1.014    26.291
n14071.out[0] (.names)                                           0.261    26.552
n14072.in[0] (.names)                                            1.014    27.566
n14072.out[0] (.names)                                           0.261    27.827
n14073.in[0] (.names)                                            1.014    28.841
n14073.out[0] (.names)                                           0.261    29.102
n14074.in[0] (.names)                                            1.014    30.116
n14074.out[0] (.names)                                           0.261    30.377
n14082.in[0] (.names)                                            1.014    31.390
n14082.out[0] (.names)                                           0.261    31.651
n14083.in[1] (.names)                                            1.014    32.665
n14083.out[0] (.names)                                           0.261    32.926
n14001.in[0] (.names)                                            1.014    33.940
n14001.out[0] (.names)                                           0.261    34.201
n14075.in[0] (.names)                                            1.014    35.215
n14075.out[0] (.names)                                           0.261    35.476
n14077.in[3] (.names)                                            1.014    36.490
n14077.out[0] (.names)                                           0.261    36.751
n14079.in[3] (.names)                                            1.014    37.765
n14079.out[0] (.names)                                           0.261    38.026
n13658.in[2] (.names)                                            1.014    39.039
n13658.out[0] (.names)                                           0.261    39.300
n13630.in[0] (.names)                                            1.014    40.314
n13630.out[0] (.names)                                           0.261    40.575
n13631.in[0] (.names)                                            1.014    41.589
n13631.out[0] (.names)                                           0.261    41.850
n13635.in[0] (.names)                                            1.014    42.864
n13635.out[0] (.names)                                           0.261    43.125
n13636.in[0] (.names)                                            1.014    44.139
n13636.out[0] (.names)                                           0.261    44.400
n13637.in[0] (.names)                                            1.014    45.413
n13637.out[0] (.names)                                           0.261    45.674
n13640.in[1] (.names)                                            1.014    46.688
n13640.out[0] (.names)                                           0.261    46.949
n13633.in[0] (.names)                                            1.014    47.963
n13633.out[0] (.names)                                           0.261    48.224
n13641.in[0] (.names)                                            1.014    49.238
n13641.out[0] (.names)                                           0.261    49.499
n13646.in[1] (.names)                                            1.014    50.513
n13646.out[0] (.names)                                           0.261    50.774
n13558.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13558.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 63
Startpoint: n13517.Q[0] (.latch clocked by pclk)
Endpoint  : n9285.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13517.clk[0] (.latch)                                           1.014     1.014
n13517.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13518.in[0] (.names)                                            1.014     2.070
n13518.out[0] (.names)                                           0.261     2.331
n13516.in[0] (.names)                                            1.014     3.344
n13516.out[0] (.names)                                           0.261     3.605
n13384.in[0] (.names)                                            1.014     4.619
n13384.out[0] (.names)                                           0.261     4.880
n13385.in[2] (.names)                                            1.014     5.894
n13385.out[0] (.names)                                           0.261     6.155
n13387.in[0] (.names)                                            1.014     7.169
n13387.out[0] (.names)                                           0.261     7.430
n13388.in[0] (.names)                                            1.014     8.444
n13388.out[0] (.names)                                           0.261     8.705
n13389.in[0] (.names)                                            1.014     9.719
n13389.out[0] (.names)                                           0.261     9.980
n13449.in[2] (.names)                                            1.014    10.993
n13449.out[0] (.names)                                           0.261    11.254
n13452.in[1] (.names)                                            1.014    12.268
n13452.out[0] (.names)                                           0.261    12.529
n13476.in[1] (.names)                                            1.014    13.543
n13476.out[0] (.names)                                           0.261    13.804
n13402.in[0] (.names)                                            1.014    14.818
n13402.out[0] (.names)                                           0.261    15.079
n13480.in[0] (.names)                                            1.014    16.093
n13480.out[0] (.names)                                           0.261    16.354
n13481.in[3] (.names)                                            1.014    17.367
n13481.out[0] (.names)                                           0.261    17.628
n13482.in[0] (.names)                                            1.014    18.642
n13482.out[0] (.names)                                           0.261    18.903
n13492.in[3] (.names)                                            1.014    19.917
n13492.out[0] (.names)                                           0.261    20.178
n13490.in[1] (.names)                                            1.014    21.192
n13490.out[0] (.names)                                           0.261    21.453
n13491.in[1] (.names)                                            1.014    22.467
n13491.out[0] (.names)                                           0.261    22.728
n13493.in[2] (.names)                                            1.014    23.742
n13493.out[0] (.names)                                           0.261    24.003
n13496.in[2] (.names)                                            1.014    25.016
n13496.out[0] (.names)                                           0.261    25.277
n13497.in[0] (.names)                                            1.014    26.291
n13497.out[0] (.names)                                           0.261    26.552
n13498.in[0] (.names)                                            1.014    27.566
n13498.out[0] (.names)                                           0.261    27.827
n13499.in[0] (.names)                                            1.014    28.841
n13499.out[0] (.names)                                           0.261    29.102
n13433.in[0] (.names)                                            1.014    30.116
n13433.out[0] (.names)                                           0.261    30.377
n13982.in[1] (.names)                                            1.014    31.390
n13982.out[0] (.names)                                           0.261    31.651
n13983.in[1] (.names)                                            1.014    32.665
n13983.out[0] (.names)                                           0.261    32.926
n13984.in[0] (.names)                                            1.014    33.940
n13984.out[0] (.names)                                           0.261    34.201
n13936.in[0] (.names)                                            1.014    35.215
n13936.out[0] (.names)                                           0.261    35.476
n13986.in[0] (.names)                                            1.014    36.490
n13986.out[0] (.names)                                           0.261    36.751
n13998.in[3] (.names)                                            1.014    37.765
n13998.out[0] (.names)                                           0.261    38.026
n14003.in[3] (.names)                                            1.014    39.039
n14003.out[0] (.names)                                           0.261    39.300
n14009.in[0] (.names)                                            1.014    40.314
n14009.out[0] (.names)                                           0.261    40.575
n14007.in[0] (.names)                                            1.014    41.589
n14007.out[0] (.names)                                           0.261    41.850
n14012.in[0] (.names)                                            1.014    42.864
n14012.out[0] (.names)                                           0.261    43.125
n13901.in[0] (.names)                                            1.014    44.139
n13901.out[0] (.names)                                           0.261    44.400
n13902.in[1] (.names)                                            1.014    45.413
n13902.out[0] (.names)                                           0.261    45.674
n5149.in[2] (.names)                                             1.014    46.688
n5149.out[0] (.names)                                            0.261    46.949
n13909.in[1] (.names)                                            1.014    47.963
n13909.out[0] (.names)                                           0.261    48.224
n13910.in[0] (.names)                                            1.014    49.238
n13910.out[0] (.names)                                           0.261    49.499
n9284.in[0] (.names)                                             1.014    50.513
n9284.out[0] (.names)                                            0.261    50.774
n9285.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9285.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 64
Startpoint: n14494.Q[0] (.latch clocked by pclk)
Endpoint  : n13288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14494.clk[0] (.latch)                                           1.014     1.014
n14494.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n19953.in[0] (.names)                                            1.014     2.070
n19953.out[0] (.names)                                           0.261     2.331
n19954.in[0] (.names)                                            1.014     3.344
n19954.out[0] (.names)                                           0.261     3.605
n19955.in[0] (.names)                                            1.014     4.619
n19955.out[0] (.names)                                           0.261     4.880
n19956.in[0] (.names)                                            1.014     5.894
n19956.out[0] (.names)                                           0.261     6.155
n20119.in[3] (.names)                                            1.014     7.169
n20119.out[0] (.names)                                           0.261     7.430
n20120.in[2] (.names)                                            1.014     8.444
n20120.out[0] (.names)                                           0.261     8.705
n20121.in[1] (.names)                                            1.014     9.719
n20121.out[0] (.names)                                           0.261     9.980
n20122.in[0] (.names)                                            1.014    10.993
n20122.out[0] (.names)                                           0.261    11.254
n20148.in[0] (.names)                                            1.014    12.268
n20148.out[0] (.names)                                           0.261    12.529
n20133.in[0] (.names)                                            1.014    13.543
n20133.out[0] (.names)                                           0.261    13.804
n20132.in[0] (.names)                                            1.014    14.818
n20132.out[0] (.names)                                           0.261    15.079
n20134.in[0] (.names)                                            1.014    16.093
n20134.out[0] (.names)                                           0.261    16.354
n20137.in[3] (.names)                                            1.014    17.367
n20137.out[0] (.names)                                           0.261    17.628
n20145.in[1] (.names)                                            1.014    18.642
n20145.out[0] (.names)                                           0.261    18.903
n20146.in[0] (.names)                                            1.014    19.917
n20146.out[0] (.names)                                           0.261    20.178
n20175.in[2] (.names)                                            1.014    21.192
n20175.out[0] (.names)                                           0.261    21.453
n20197.in[0] (.names)                                            1.014    22.467
n20197.out[0] (.names)                                           0.261    22.728
n20198.in[0] (.names)                                            1.014    23.742
n20198.out[0] (.names)                                           0.261    24.003
n19962.in[0] (.names)                                            1.014    25.016
n19962.out[0] (.names)                                           0.261    25.277
n20153.in[1] (.names)                                            1.014    26.291
n20153.out[0] (.names)                                           0.261    26.552
n20154.in[1] (.names)                                            1.014    27.566
n20154.out[0] (.names)                                           0.261    27.827
n20160.in[2] (.names)                                            1.014    28.841
n20160.out[0] (.names)                                           0.261    29.102
n20162.in[1] (.names)                                            1.014    30.116
n20162.out[0] (.names)                                           0.261    30.377
n20163.in[0] (.names)                                            1.014    31.390
n20163.out[0] (.names)                                           0.261    31.651
n20164.in[0] (.names)                                            1.014    32.665
n20164.out[0] (.names)                                           0.261    32.926
n20166.in[1] (.names)                                            1.014    33.940
n20166.out[0] (.names)                                           0.261    34.201
n20156.in[0] (.names)                                            1.014    35.215
n20156.out[0] (.names)                                           0.261    35.476
n20157.in[1] (.names)                                            1.014    36.490
n20157.out[0] (.names)                                           0.261    36.751
n20158.in[0] (.names)                                            1.014    37.765
n20158.out[0] (.names)                                           0.261    38.026
n20159.in[0] (.names)                                            1.014    39.039
n20159.out[0] (.names)                                           0.261    39.300
n20167.in[0] (.names)                                            1.014    40.314
n20167.out[0] (.names)                                           0.261    40.575
n20178.in[1] (.names)                                            1.014    41.589
n20178.out[0] (.names)                                           0.261    41.850
n20179.in[0] (.names)                                            1.014    42.864
n20179.out[0] (.names)                                           0.261    43.125
n20180.in[0] (.names)                                            1.014    44.139
n20180.out[0] (.names)                                           0.261    44.400
n20169.in[0] (.names)                                            1.014    45.413
n20169.out[0] (.names)                                           0.261    45.674
n20171.in[1] (.names)                                            1.014    46.688
n20171.out[0] (.names)                                           0.261    46.949
n20172.in[2] (.names)                                            1.014    47.963
n20172.out[0] (.names)                                           0.261    48.224
n13304.in[0] (.names)                                            1.014    49.238
n13304.out[0] (.names)                                           0.261    49.499
n13287.in[0] (.names)                                            1.014    50.513
n13287.out[0] (.names)                                           0.261    50.774
n13288.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13288.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 65
Startpoint: n14506.Q[0] (.latch clocked by pclk)
Endpoint  : n14527.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14506.clk[0] (.latch)                                           1.014     1.014
n14506.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16239.in[0] (.names)                                            1.014     2.070
n16239.out[0] (.names)                                           0.261     2.331
n16242.in[1] (.names)                                            1.014     3.344
n16242.out[0] (.names)                                           0.261     3.605
n16243.in[0] (.names)                                            1.014     4.619
n16243.out[0] (.names)                                           0.261     4.880
n16245.in[0] (.names)                                            1.014     5.894
n16245.out[0] (.names)                                           0.261     6.155
n16246.in[0] (.names)                                            1.014     7.169
n16246.out[0] (.names)                                           0.261     7.430
n16284.in[2] (.names)                                            1.014     8.444
n16284.out[0] (.names)                                           0.261     8.705
n16311.in[1] (.names)                                            1.014     9.719
n16311.out[0] (.names)                                           0.261     9.980
n16320.in[0] (.names)                                            1.014    10.993
n16320.out[0] (.names)                                           0.261    11.254
n16262.in[2] (.names)                                            1.014    12.268
n16262.out[0] (.names)                                           0.261    12.529
n16321.in[0] (.names)                                            1.014    13.543
n16321.out[0] (.names)                                           0.261    13.804
n16293.in[0] (.names)                                            1.014    14.818
n16293.out[0] (.names)                                           0.261    15.079
n16124.in[0] (.names)                                            1.014    16.093
n16124.out[0] (.names)                                           0.261    16.354
n16125.in[3] (.names)                                            1.014    17.367
n16125.out[0] (.names)                                           0.261    17.628
n16129.in[2] (.names)                                            1.014    18.642
n16129.out[0] (.names)                                           0.261    18.903
n16130.in[1] (.names)                                            1.014    19.917
n16130.out[0] (.names)                                           0.261    20.178
n16119.in[0] (.names)                                            1.014    21.192
n16119.out[0] (.names)                                           0.261    21.453
n16133.in[1] (.names)                                            1.014    22.467
n16133.out[0] (.names)                                           0.261    22.728
n16134.in[1] (.names)                                            1.014    23.742
n16134.out[0] (.names)                                           0.261    24.003
n16135.in[0] (.names)                                            1.014    25.016
n16135.out[0] (.names)                                           0.261    25.277
n16137.in[1] (.names)                                            1.014    26.291
n16137.out[0] (.names)                                           0.261    26.552
n16169.in[0] (.names)                                            1.014    27.566
n16169.out[0] (.names)                                           0.261    27.827
n16162.in[0] (.names)                                            1.014    28.841
n16162.out[0] (.names)                                           0.261    29.102
n16171.in[0] (.names)                                            1.014    30.116
n16171.out[0] (.names)                                           0.261    30.377
n16172.in[0] (.names)                                            1.014    31.390
n16172.out[0] (.names)                                           0.261    31.651
n16179.in[0] (.names)                                            1.014    32.665
n16179.out[0] (.names)                                           0.261    32.926
n16180.in[0] (.names)                                            1.014    33.940
n16180.out[0] (.names)                                           0.261    34.201
n16182.in[0] (.names)                                            1.014    35.215
n16182.out[0] (.names)                                           0.261    35.476
n16183.in[0] (.names)                                            1.014    36.490
n16183.out[0] (.names)                                           0.261    36.751
n16184.in[0] (.names)                                            1.014    37.765
n16184.out[0] (.names)                                           0.261    38.026
n16185.in[0] (.names)                                            1.014    39.039
n16185.out[0] (.names)                                           0.261    39.300
n16156.in[0] (.names)                                            1.014    40.314
n16156.out[0] (.names)                                           0.261    40.575
n16186.in[0] (.names)                                            1.014    41.589
n16186.out[0] (.names)                                           0.261    41.850
n16187.in[0] (.names)                                            1.014    42.864
n16187.out[0] (.names)                                           0.261    43.125
n16188.in[0] (.names)                                            1.014    44.139
n16188.out[0] (.names)                                           0.261    44.400
n16189.in[1] (.names)                                            1.014    45.413
n16189.out[0] (.names)                                           0.261    45.674
n16190.in[0] (.names)                                            1.014    46.688
n16190.out[0] (.names)                                           0.261    46.949
n15004.in[0] (.names)                                            1.014    47.963
n15004.out[0] (.names)                                           0.261    48.224
n16193.in[0] (.names)                                            1.014    49.238
n16193.out[0] (.names)                                           0.261    49.499
n14526.in[0] (.names)                                            1.014    50.513
n14526.out[0] (.names)                                           0.261    50.774
n14527.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14527.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 66
Startpoint: n14558.Q[0] (.latch clocked by pclk)
Endpoint  : n14514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14558.clk[0] (.latch)                                           1.014     1.014
n14558.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14625.in[0] (.names)                                            1.014     2.070
n14625.out[0] (.names)                                           0.261     2.331
n14736.in[2] (.names)                                            1.014     3.344
n14736.out[0] (.names)                                           0.261     3.605
n14751.in[2] (.names)                                            1.014     4.619
n14751.out[0] (.names)                                           0.261     4.880
n14752.in[0] (.names)                                            1.014     5.894
n14752.out[0] (.names)                                           0.261     6.155
n14746.in[0] (.names)                                            1.014     7.169
n14746.out[0] (.names)                                           0.261     7.430
n14747.in[0] (.names)                                            1.014     8.444
n14747.out[0] (.names)                                           0.261     8.705
n14568.in[0] (.names)                                            1.014     9.719
n14568.out[0] (.names)                                           0.261     9.980
n14639.in[3] (.names)                                            1.014    10.993
n14639.out[0] (.names)                                           0.261    11.254
n14635.in[1] (.names)                                            1.014    12.268
n14635.out[0] (.names)                                           0.261    12.529
n14636.in[0] (.names)                                            1.014    13.543
n14636.out[0] (.names)                                           0.261    13.804
n14637.in[1] (.names)                                            1.014    14.818
n14637.out[0] (.names)                                           0.261    15.079
n14641.in[1] (.names)                                            1.014    16.093
n14641.out[0] (.names)                                           0.261    16.354
n14642.in[0] (.names)                                            1.014    17.367
n14642.out[0] (.names)                                           0.261    17.628
n14633.in[0] (.names)                                            1.014    18.642
n14633.out[0] (.names)                                           0.261    18.903
n14692.in[2] (.names)                                            1.014    19.917
n14692.out[0] (.names)                                           0.261    20.178
n14694.in[2] (.names)                                            1.014    21.192
n14694.out[0] (.names)                                           0.261    21.453
n14695.in[0] (.names)                                            1.014    22.467
n14695.out[0] (.names)                                           0.261    22.728
n14696.in[1] (.names)                                            1.014    23.742
n14696.out[0] (.names)                                           0.261    24.003
n14697.in[0] (.names)                                            1.014    25.016
n14697.out[0] (.names)                                           0.261    25.277
n14698.in[0] (.names)                                            1.014    26.291
n14698.out[0] (.names)                                           0.261    26.552
n14700.in[0] (.names)                                            1.014    27.566
n14700.out[0] (.names)                                           0.261    27.827
n14701.in[3] (.names)                                            1.014    28.841
n14701.out[0] (.names)                                           0.261    29.102
n14702.in[2] (.names)                                            1.014    30.116
n14702.out[0] (.names)                                           0.261    30.377
n14703.in[0] (.names)                                            1.014    31.390
n14703.out[0] (.names)                                           0.261    31.651
n14706.in[1] (.names)                                            1.014    32.665
n14706.out[0] (.names)                                           0.261    32.926
n14705.in[0] (.names)                                            1.014    33.940
n14705.out[0] (.names)                                           0.261    34.201
n14665.in[0] (.names)                                            1.014    35.215
n14665.out[0] (.names)                                           0.261    35.476
n14712.in[1] (.names)                                            1.014    36.490
n14712.out[0] (.names)                                           0.261    36.751
n14713.in[1] (.names)                                            1.014    37.765
n14713.out[0] (.names)                                           0.261    38.026
n14714.in[2] (.names)                                            1.014    39.039
n14714.out[0] (.names)                                           0.261    39.300
n14715.in[1] (.names)                                            1.014    40.314
n14715.out[0] (.names)                                           0.261    40.575
n14483.in[0] (.names)                                            1.014    41.589
n14483.out[0] (.names)                                           0.261    41.850
n14716.in[1] (.names)                                            1.014    42.864
n14716.out[0] (.names)                                           0.261    43.125
n14717.in[0] (.names)                                            1.014    44.139
n14717.out[0] (.names)                                           0.261    44.400
n14718.in[0] (.names)                                            1.014    45.413
n14718.out[0] (.names)                                           0.261    45.674
n14707.in[1] (.names)                                            1.014    46.688
n14707.out[0] (.names)                                           0.261    46.949
n14709.in[0] (.names)                                            1.014    47.963
n14709.out[0] (.names)                                           0.261    48.224
n14710.in[1] (.names)                                            1.014    49.238
n14710.out[0] (.names)                                           0.261    49.499
n14513.in[1] (.names)                                            1.014    50.513
n14513.out[0] (.names)                                           0.261    50.774
n14514.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14514.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 67
Startpoint: n16645.Q[0] (.latch clocked by pclk)
Endpoint  : n18092.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16645.clk[0] (.latch)                                           1.014     1.014
n16645.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18159.in[0] (.names)                                            1.014     2.070
n18159.out[0] (.names)                                           0.261     2.331
n18056.in[1] (.names)                                            1.014     3.344
n18056.out[0] (.names)                                           0.261     3.605
n18057.in[3] (.names)                                            1.014     4.619
n18057.out[0] (.names)                                           0.261     4.880
n18061.in[0] (.names)                                            1.014     5.894
n18061.out[0] (.names)                                           0.261     6.155
n18059.in[0] (.names)                                            1.014     7.169
n18059.out[0] (.names)                                           0.261     7.430
n18049.in[0] (.names)                                            1.014     8.444
n18049.out[0] (.names)                                           0.261     8.705
n18051.in[0] (.names)                                            1.014     9.719
n18051.out[0] (.names)                                           0.261     9.980
n18052.in[0] (.names)                                            1.014    10.993
n18052.out[0] (.names)                                           0.261    11.254
n18155.in[3] (.names)                                            1.014    12.268
n18155.out[0] (.names)                                           0.261    12.529
n18156.in[2] (.names)                                            1.014    13.543
n18156.out[0] (.names)                                           0.261    13.804
n18158.in[1] (.names)                                            1.014    14.818
n18158.out[0] (.names)                                           0.261    15.079
n18122.in[0] (.names)                                            1.014    16.093
n18122.out[0] (.names)                                           0.261    16.354
n18140.in[0] (.names)                                            1.014    17.367
n18140.out[0] (.names)                                           0.261    17.628
n18115.in[0] (.names)                                            1.014    18.642
n18115.out[0] (.names)                                           0.261    18.903
n18108.in[3] (.names)                                            1.014    19.917
n18108.out[0] (.names)                                           0.261    20.178
n18099.in[0] (.names)                                            1.014    21.192
n18099.out[0] (.names)                                           0.261    21.453
n18110.in[1] (.names)                                            1.014    22.467
n18110.out[0] (.names)                                           0.261    22.728
n18111.in[0] (.names)                                            1.014    23.742
n18111.out[0] (.names)                                           0.261    24.003
n18112.in[1] (.names)                                            1.014    25.016
n18112.out[0] (.names)                                           0.261    25.277
n18113.in[1] (.names)                                            1.014    26.291
n18113.out[0] (.names)                                           0.261    26.552
n18093.in[0] (.names)                                            1.014    27.566
n18093.out[0] (.names)                                           0.261    27.827
n18094.in[0] (.names)                                            1.014    28.841
n18094.out[0] (.names)                                           0.261    29.102
n18097.in[2] (.names)                                            1.014    30.116
n18097.out[0] (.names)                                           0.261    30.377
n18098.in[0] (.names)                                            1.014    31.390
n18098.out[0] (.names)                                           0.261    31.651
n18100.in[0] (.names)                                            1.014    32.665
n18100.out[0] (.names)                                           0.261    32.926
n18101.in[1] (.names)                                            1.014    33.940
n18101.out[0] (.names)                                           0.261    34.201
n18103.in[0] (.names)                                            1.014    35.215
n18103.out[0] (.names)                                           0.261    35.476
n18104.in[0] (.names)                                            1.014    36.490
n18104.out[0] (.names)                                           0.261    36.751
n18105.in[0] (.names)                                            1.014    37.765
n18105.out[0] (.names)                                           0.261    38.026
n18077.in[0] (.names)                                            1.014    39.039
n18077.out[0] (.names)                                           0.261    39.300
n18078.in[3] (.names)                                            1.014    40.314
n18078.out[0] (.names)                                           0.261    40.575
n16738.in[2] (.names)                                            1.014    41.589
n16738.out[0] (.names)                                           0.261    41.850
n18081.in[2] (.names)                                            1.014    42.864
n18081.out[0] (.names)                                           0.261    43.125
n18083.in[0] (.names)                                            1.014    44.139
n18083.out[0] (.names)                                           0.261    44.400
n16648.in[1] (.names)                                            1.014    45.413
n16648.out[0] (.names)                                           0.261    45.674
n16666.in[0] (.names)                                            1.014    46.688
n16666.out[0] (.names)                                           0.261    46.949
n18088.in[1] (.names)                                            1.014    47.963
n18088.out[0] (.names)                                           0.261    48.224
n18102.in[0] (.names)                                            1.014    49.238
n18102.out[0] (.names)                                           0.261    49.499
n18091.in[0] (.names)                                            1.014    50.513
n18091.out[0] (.names)                                           0.261    50.774
n18092.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18092.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 68
Startpoint: n7698.Q[0] (.latch clocked by pclk)
Endpoint  : out:n434.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7698.clk[0] (.latch)                                            1.014     1.014
n7698.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7686.in[0] (.names)                                             1.014     2.070
n7686.out[0] (.names)                                            0.261     2.331
n7683.in[0] (.names)                                             1.014     3.344
n7683.out[0] (.names)                                            0.261     3.605
n7619.in[1] (.names)                                             1.014     4.619
n7619.out[0] (.names)                                            0.261     4.880
n7715.in[2] (.names)                                             1.014     5.894
n7715.out[0] (.names)                                            0.261     6.155
n7717.in[0] (.names)                                             1.014     7.169
n7717.out[0] (.names)                                            0.261     7.430
n7716.in[0] (.names)                                             1.014     8.444
n7716.out[0] (.names)                                            0.261     8.705
n7607.in[0] (.names)                                             1.014     9.719
n7607.out[0] (.names)                                            0.261     9.980
n7713.in[1] (.names)                                             1.014    10.993
n7713.out[0] (.names)                                            0.261    11.254
n7714.in[0] (.names)                                             1.014    12.268
n7714.out[0] (.names)                                            0.261    12.529
n7721.in[1] (.names)                                             1.014    13.543
n7721.out[0] (.names)                                            0.261    13.804
n7722.in[0] (.names)                                             1.014    14.818
n7722.out[0] (.names)                                            0.261    15.079
n7731.in[0] (.names)                                             1.014    16.093
n7731.out[0] (.names)                                            0.261    16.354
n7732.in[1] (.names)                                             1.014    17.367
n7732.out[0] (.names)                                            0.261    17.628
n7733.in[0] (.names)                                             1.014    18.642
n7733.out[0] (.names)                                            0.261    18.903
n7735.in[0] (.names)                                             1.014    19.917
n7735.out[0] (.names)                                            0.261    20.178
n7711.in[0] (.names)                                             1.014    21.192
n7711.out[0] (.names)                                            0.261    21.453
n7644.in[2] (.names)                                             1.014    22.467
n7644.out[0] (.names)                                            0.261    22.728
n7700.in[0] (.names)                                             1.014    23.742
n7700.out[0] (.names)                                            0.261    24.003
n7681.in[0] (.names)                                             1.014    25.016
n7681.out[0] (.names)                                            0.261    25.277
n7645.in[1] (.names)                                             1.014    26.291
n7645.out[0] (.names)                                            0.261    26.552
n8160.in[2] (.names)                                             1.014    27.566
n8160.out[0] (.names)                                            0.261    27.827
n8161.in[1] (.names)                                             1.014    28.841
n8161.out[0] (.names)                                            0.261    29.102
n8163.in[0] (.names)                                             1.014    30.116
n8163.out[0] (.names)                                            0.261    30.377
n8164.in[2] (.names)                                             1.014    31.390
n8164.out[0] (.names)                                            0.261    31.651
n8165.in[0] (.names)                                             1.014    32.665
n8165.out[0] (.names)                                            0.261    32.926
n8106.in[0] (.names)                                             1.014    33.940
n8106.out[0] (.names)                                            0.261    34.201
n8169.in[0] (.names)                                             1.014    35.215
n8169.out[0] (.names)                                            0.261    35.476
n8171.in[0] (.names)                                             1.014    36.490
n8171.out[0] (.names)                                            0.261    36.751
n6458.in[0] (.names)                                             1.014    37.765
n6458.out[0] (.names)                                            0.261    38.026
n8172.in[0] (.names)                                             1.014    39.039
n8172.out[0] (.names)                                            0.261    39.300
n8173.in[1] (.names)                                             1.014    40.314
n8173.out[0] (.names)                                            0.261    40.575
n8174.in[1] (.names)                                             1.014    41.589
n8174.out[0] (.names)                                            0.261    41.850
n331.in[0] (.names)                                              1.014    42.864
n331.out[0] (.names)                                             0.261    43.125
n8175.in[0] (.names)                                             1.014    44.139
n8175.out[0] (.names)                                            0.261    44.400
n7271.in[0] (.names)                                             1.014    45.413
n7271.out[0] (.names)                                            0.261    45.674
n8176.in[0] (.names)                                             1.014    46.688
n8176.out[0] (.names)                                            0.261    46.949
n8177.in[0] (.names)                                             1.014    47.963
n8177.out[0] (.names)                                            0.261    48.224
n434.in[0] (.names)                                              1.014    49.238
n434.out[0] (.names)                                             0.261    49.499
out:n434.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 69
Startpoint: n5701.Q[0] (.latch clocked by pclk)
Endpoint  : out:n451.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5701.clk[0] (.latch)                                            1.014     1.014
n5701.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5703.in[0] (.names)                                             1.014     2.070
n5703.out[0] (.names)                                            0.261     2.331
n5655.in[0] (.names)                                             1.014     3.344
n5655.out[0] (.names)                                            0.261     3.605
n5700.in[0] (.names)                                             1.014     4.619
n5700.out[0] (.names)                                            0.261     4.880
n5705.in[1] (.names)                                             1.014     5.894
n5705.out[0] (.names)                                            0.261     6.155
n5706.in[0] (.names)                                             1.014     7.169
n5706.out[0] (.names)                                            0.261     7.430
n5707.in[1] (.names)                                             1.014     8.444
n5707.out[0] (.names)                                            0.261     8.705
n5648.in[0] (.names)                                             1.014     9.719
n5648.out[0] (.names)                                            0.261     9.980
n5649.in[2] (.names)                                             1.014    10.993
n5649.out[0] (.names)                                            0.261    11.254
n5656.in[1] (.names)                                             1.014    12.268
n5656.out[0] (.names)                                            0.261    12.529
n5657.in[0] (.names)                                             1.014    13.543
n5657.out[0] (.names)                                            0.261    13.804
n5658.in[0] (.names)                                             1.014    14.818
n5658.out[0] (.names)                                            0.261    15.079
n5665.in[0] (.names)                                             1.014    16.093
n5665.out[0] (.names)                                            0.261    16.354
n5711.in[3] (.names)                                             1.014    17.367
n5711.out[0] (.names)                                            0.261    17.628
n5713.in[0] (.names)                                             1.014    18.642
n5713.out[0] (.names)                                            0.261    18.903
n5714.in[1] (.names)                                             1.014    19.917
n5714.out[0] (.names)                                            0.261    20.178
n5715.in[0] (.names)                                             1.014    21.192
n5715.out[0] (.names)                                            0.261    21.453
n5716.in[0] (.names)                                             1.014    22.467
n5716.out[0] (.names)                                            0.261    22.728
n5610.in[2] (.names)                                             1.014    23.742
n5610.out[0] (.names)                                            0.261    24.003
n5668.in[3] (.names)                                             1.014    25.016
n5668.out[0] (.names)                                            0.261    25.277
n5677.in[0] (.names)                                             1.014    26.291
n5677.out[0] (.names)                                            0.261    26.552
n5678.in[0] (.names)                                             1.014    27.566
n5678.out[0] (.names)                                            0.261    27.827
n5679.in[0] (.names)                                             1.014    28.841
n5679.out[0] (.names)                                            0.261    29.102
n5681.in[1] (.names)                                             1.014    30.116
n5681.out[0] (.names)                                            0.261    30.377
n5682.in[1] (.names)                                             1.014    31.390
n5682.out[0] (.names)                                            0.261    31.651
n5685.in[0] (.names)                                             1.014    32.665
n5685.out[0] (.names)                                            0.261    32.926
n5688.in[1] (.names)                                             1.014    33.940
n5688.out[0] (.names)                                            0.261    34.201
n5689.in[0] (.names)                                             1.014    35.215
n5689.out[0] (.names)                                            0.261    35.476
n5692.in[1] (.names)                                             1.014    36.490
n5692.out[0] (.names)                                            0.261    36.751
n5697.in[1] (.names)                                             1.014    37.765
n5697.out[0] (.names)                                            0.261    38.026
n5698.in[0] (.names)                                             1.014    39.039
n5698.out[0] (.names)                                            0.261    39.300
n5699.in[0] (.names)                                             1.014    40.314
n5699.out[0] (.names)                                            0.261    40.575
n6000.in[0] (.names)                                             1.014    41.589
n6000.out[0] (.names)                                            0.261    41.850
n6003.in[0] (.names)                                             1.014    42.864
n6003.out[0] (.names)                                            0.261    43.125
n6004.in[1] (.names)                                             1.014    44.139
n6004.out[0] (.names)                                            0.261    44.400
n6005.in[2] (.names)                                             1.014    45.413
n6005.out[0] (.names)                                            0.261    45.674
n5260.in[0] (.names)                                             1.014    46.688
n5260.out[0] (.names)                                            0.261    46.949
n5220.in[0] (.names)                                             1.014    47.963
n5220.out[0] (.names)                                            0.261    48.224
n451.in[0] (.names)                                              1.014    49.238
n451.out[0] (.names)                                             0.261    49.499
out:n451.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 70
Startpoint: n3974.Q[0] (.latch clocked by pclk)
Endpoint  : out:n420.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3974.clk[0] (.latch)                                            1.014     1.014
n3974.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4113.in[1] (.names)                                             1.014     2.070
n4113.out[0] (.names)                                            0.261     2.331
n4114.in[0] (.names)                                             1.014     3.344
n4114.out[0] (.names)                                            0.261     3.605
n4098.in[0] (.names)                                             1.014     4.619
n4098.out[0] (.names)                                            0.261     4.880
n4099.in[0] (.names)                                             1.014     5.894
n4099.out[0] (.names)                                            0.261     6.155
n4089.in[1] (.names)                                             1.014     7.169
n4089.out[0] (.names)                                            0.261     7.430
n4100.in[0] (.names)                                             1.014     8.444
n4100.out[0] (.names)                                            0.261     8.705
n4101.in[0] (.names)                                             1.014     9.719
n4101.out[0] (.names)                                            0.261     9.980
n4070.in[0] (.names)                                             1.014    10.993
n4070.out[0] (.names)                                            0.261    11.254
n4032.in[2] (.names)                                             1.014    12.268
n4032.out[0] (.names)                                            0.261    12.529
n4029.in[0] (.names)                                             1.014    13.543
n4029.out[0] (.names)                                            0.261    13.804
n4031.in[0] (.names)                                             1.014    14.818
n4031.out[0] (.names)                                            0.261    15.079
n4116.in[2] (.names)                                             1.014    16.093
n4116.out[0] (.names)                                            0.261    16.354
n4076.in[3] (.names)                                             1.014    17.367
n4076.out[0] (.names)                                            0.261    17.628
n4255.in[0] (.names)                                             1.014    18.642
n4255.out[0] (.names)                                            0.261    18.903
n4256.in[0] (.names)                                             1.014    19.917
n4256.out[0] (.names)                                            0.261    20.178
n4257.in[2] (.names)                                             1.014    21.192
n4257.out[0] (.names)                                            0.261    21.453
n4258.in[1] (.names)                                             1.014    22.467
n4258.out[0] (.names)                                            0.261    22.728
n4247.in[0] (.names)                                             1.014    23.742
n4247.out[0] (.names)                                            0.261    24.003
n4248.in[1] (.names)                                             1.014    25.016
n4248.out[0] (.names)                                            0.261    25.277
n4250.in[1] (.names)                                             1.014    26.291
n4250.out[0] (.names)                                            0.261    26.552
n4308.in[3] (.names)                                             1.014    27.566
n4308.out[0] (.names)                                            0.261    27.827
n4314.in[0] (.names)                                             1.014    28.841
n4314.out[0] (.names)                                            0.261    29.102
n4320.in[1] (.names)                                             1.014    30.116
n4320.out[0] (.names)                                            0.261    30.377
n4321.in[0] (.names)                                             1.014    31.390
n4321.out[0] (.names)                                            0.261    31.651
n4322.in[0] (.names)                                             1.014    32.665
n4322.out[0] (.names)                                            0.261    32.926
n4315.in[1] (.names)                                             1.014    33.940
n4315.out[0] (.names)                                            0.261    34.201
n4282.in[0] (.names)                                             1.014    35.215
n4282.out[0] (.names)                                            0.261    35.476
n4324.in[0] (.names)                                             1.014    36.490
n4324.out[0] (.names)                                            0.261    36.751
n4325.in[0] (.names)                                             1.014    37.765
n4325.out[0] (.names)                                            0.261    38.026
n4707.in[1] (.names)                                             1.014    39.039
n4707.out[0] (.names)                                            0.261    39.300
n4708.in[0] (.names)                                             1.014    40.314
n4708.out[0] (.names)                                            0.261    40.575
n4709.in[0] (.names)                                             1.014    41.589
n4709.out[0] (.names)                                            0.261    41.850
n4700.in[0] (.names)                                             1.014    42.864
n4700.out[0] (.names)                                            0.261    43.125
n4701.in[3] (.names)                                             1.014    44.139
n4701.out[0] (.names)                                            0.261    44.400
n4702.in[0] (.names)                                             1.014    45.413
n4702.out[0] (.names)                                            0.261    45.674
n4705.in[1] (.names)                                             1.014    46.688
n4705.out[0] (.names)                                            0.261    46.949
n4706.in[0] (.names)                                             1.014    47.963
n4706.out[0] (.names)                                            0.261    48.224
n420.in[1] (.names)                                              1.014    49.238
n420.out[0] (.names)                                             0.261    49.499
out:n420.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 71
Startpoint: n142.inpad[0] (.input clocked by pclk)
Endpoint  : n9367.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n142.inpad[0] (.input)                                           0.000     0.000
n9833.in[0] (.names)                                             1.014     1.014
n9833.out[0] (.names)                                            0.261     1.275
n9834.in[0] (.names)                                             1.014     2.289
n9834.out[0] (.names)                                            0.261     2.550
n9836.in[2] (.names)                                             1.014     3.563
n9836.out[0] (.names)                                            0.261     3.824
n9837.in[1] (.names)                                             1.014     4.838
n9837.out[0] (.names)                                            0.261     5.099
n9838.in[2] (.names)                                             1.014     6.113
n9838.out[0] (.names)                                            0.261     6.374
n9840.in[1] (.names)                                             1.014     7.388
n9840.out[0] (.names)                                            0.261     7.649
n9823.in[1] (.names)                                             1.014     8.663
n9823.out[0] (.names)                                            0.261     8.924
n9869.in[0] (.names)                                             1.014     9.938
n9869.out[0] (.names)                                            0.261    10.199
n9870.in[1] (.names)                                             1.014    11.212
n9870.out[0] (.names)                                            0.261    11.473
n9733.in[0] (.names)                                             1.014    12.487
n9733.out[0] (.names)                                            0.261    12.748
n10122.in[1] (.names)                                            1.014    13.762
n10122.out[0] (.names)                                           0.261    14.023
n10124.in[0] (.names)                                            1.014    15.037
n10124.out[0] (.names)                                           0.261    15.298
n10125.in[0] (.names)                                            1.014    16.312
n10125.out[0] (.names)                                           0.261    16.573
n10132.in[0] (.names)                                            1.014    17.586
n10132.out[0] (.names)                                           0.261    17.847
n10133.in[0] (.names)                                            1.014    18.861
n10133.out[0] (.names)                                           0.261    19.122
n10134.in[0] (.names)                                            1.014    20.136
n10134.out[0] (.names)                                           0.261    20.397
n10142.in[0] (.names)                                            1.014    21.411
n10142.out[0] (.names)                                           0.261    21.672
n10143.in[1] (.names)                                            1.014    22.686
n10143.out[0] (.names)                                           0.261    22.947
n10144.in[0] (.names)                                            1.014    23.961
n10144.out[0] (.names)                                           0.261    24.222
n10137.in[0] (.names)                                            1.014    25.235
n10137.out[0] (.names)                                           0.261    25.496
n10148.in[2] (.names)                                            1.014    26.510
n10148.out[0] (.names)                                           0.261    26.771
n10150.in[0] (.names)                                            1.014    27.785
n10150.out[0] (.names)                                           0.261    28.046
n10151.in[0] (.names)                                            1.014    29.060
n10151.out[0] (.names)                                           0.261    29.321
n10152.in[0] (.names)                                            1.014    30.335
n10152.out[0] (.names)                                           0.261    30.596
n10161.in[3] (.names)                                            1.014    31.609
n10161.out[0] (.names)                                           0.261    31.870
n10138.in[1] (.names)                                            1.014    32.884
n10138.out[0] (.names)                                           0.261    33.145
n10139.in[1] (.names)                                            1.014    34.159
n10139.out[0] (.names)                                           0.261    34.420
n10149.in[1] (.names)                                            1.014    35.434
n10149.out[0] (.names)                                           0.261    35.695
n10153.in[2] (.names)                                            1.014    36.709
n10153.out[0] (.names)                                           0.261    36.970
n10154.in[1] (.names)                                            1.014    37.984
n10154.out[0] (.names)                                           0.261    38.245
n10155.in[0] (.names)                                            1.014    39.258
n10155.out[0] (.names)                                           0.261    39.519
n10156.in[0] (.names)                                            1.014    40.533
n10156.out[0] (.names)                                           0.261    40.794
n9716.in[0] (.names)                                             1.014    41.808
n9716.out[0] (.names)                                            0.261    42.069
n10165.in[0] (.names)                                            1.014    43.083
n10165.out[0] (.names)                                           0.261    43.344
n10166.in[0] (.names)                                            1.014    44.358
n10166.out[0] (.names)                                           0.261    44.619
n10167.in[0] (.names)                                            1.014    45.632
n10167.out[0] (.names)                                           0.261    45.893
n10169.in[1] (.names)                                            1.014    46.907
n10169.out[0] (.names)                                           0.261    47.168
n9321.in[0] (.names)                                             1.014    48.182
n9321.out[0] (.names)                                            0.261    48.443
n9366.in[1] (.names)                                             1.014    49.457
n9366.out[0] (.names)                                            0.261    49.718
n9367.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9367.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 72
Startpoint: n142.inpad[0] (.input clocked by pclk)
Endpoint  : n9419.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n142.inpad[0] (.input)                                           0.000     0.000
n9833.in[0] (.names)                                             1.014     1.014
n9833.out[0] (.names)                                            0.261     1.275
n9834.in[0] (.names)                                             1.014     2.289
n9834.out[0] (.names)                                            0.261     2.550
n9836.in[2] (.names)                                             1.014     3.563
n9836.out[0] (.names)                                            0.261     3.824
n9837.in[1] (.names)                                             1.014     4.838
n9837.out[0] (.names)                                            0.261     5.099
n9838.in[2] (.names)                                             1.014     6.113
n9838.out[0] (.names)                                            0.261     6.374
n9840.in[1] (.names)                                             1.014     7.388
n9840.out[0] (.names)                                            0.261     7.649
n9823.in[1] (.names)                                             1.014     8.663
n9823.out[0] (.names)                                            0.261     8.924
n9842.in[0] (.names)                                             1.014     9.938
n9842.out[0] (.names)                                            0.261    10.199
n9728.in[0] (.names)                                             1.014    11.212
n9728.out[0] (.names)                                            0.261    11.473
n9729.in[2] (.names)                                             1.014    12.487
n9729.out[0] (.names)                                            0.261    12.748
n9731.in[1] (.names)                                             1.014    13.762
n9731.out[0] (.names)                                            0.261    14.023
n9734.in[2] (.names)                                             1.014    15.037
n9734.out[0] (.names)                                            0.261    15.298
n9744.in[1] (.names)                                             1.014    16.312
n9744.out[0] (.names)                                            0.261    16.573
n9747.in[0] (.names)                                             1.014    17.586
n9747.out[0] (.names)                                            0.261    17.847
n9748.in[0] (.names)                                             1.014    18.861
n9748.out[0] (.names)                                            0.261    19.122
n9749.in[1] (.names)                                             1.014    20.136
n9749.out[0] (.names)                                            0.261    20.397
n10205.in[1] (.names)                                            1.014    21.411
n10205.out[0] (.names)                                           0.261    21.672
n10206.in[1] (.names)                                            1.014    22.686
n10206.out[0] (.names)                                           0.261    22.947
n10207.in[0] (.names)                                            1.014    23.961
n10207.out[0] (.names)                                           0.261    24.222
n10208.in[0] (.names)                                            1.014    25.235
n10208.out[0] (.names)                                           0.261    25.496
n9926.in[1] (.names)                                             1.014    26.510
n9926.out[0] (.names)                                            0.261    26.771
n10211.in[1] (.names)                                            1.014    27.785
n10211.out[0] (.names)                                           0.261    28.046
n10213.in[1] (.names)                                            1.014    29.060
n10213.out[0] (.names)                                           0.261    29.321
n9927.in[0] (.names)                                             1.014    30.335
n9927.out[0] (.names)                                            0.261    30.596
n9947.in[0] (.names)                                             1.014    31.609
n9947.out[0] (.names)                                            0.261    31.870
n9948.in[3] (.names)                                             1.014    32.884
n9948.out[0] (.names)                                            0.261    33.145
n9950.in[2] (.names)                                             1.014    34.159
n9950.out[0] (.names)                                            0.261    34.420
n9951.in[1] (.names)                                             1.014    35.434
n9951.out[0] (.names)                                            0.261    35.695
n9952.in[1] (.names)                                             1.014    36.709
n9952.out[0] (.names)                                            0.261    36.970
n9953.in[0] (.names)                                             1.014    37.984
n9953.out[0] (.names)                                            0.261    38.245
n9954.in[1] (.names)                                             1.014    39.258
n9954.out[0] (.names)                                            0.261    39.519
n9955.in[0] (.names)                                             1.014    40.533
n9955.out[0] (.names)                                            0.261    40.794
n9956.in[0] (.names)                                             1.014    41.808
n9956.out[0] (.names)                                            0.261    42.069
n9958.in[1] (.names)                                             1.014    43.083
n9958.out[0] (.names)                                            0.261    43.344
n9368.in[0] (.names)                                             1.014    44.358
n9368.out[0] (.names)                                            0.261    44.619
n9971.in[3] (.names)                                             1.014    45.632
n9971.out[0] (.names)                                            0.261    45.893
n9986.in[2] (.names)                                             1.014    46.907
n9986.out[0] (.names)                                            0.261    47.168
n9987.in[0] (.names)                                             1.014    48.182
n9987.out[0] (.names)                                            0.261    48.443
n9418.in[1] (.names)                                             1.014    49.457
n9418.out[0] (.names)                                            0.261    49.718
n9419.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9419.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 73
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n4018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4573.in[2] (.names)                                             1.014    10.993
n4573.out[0] (.names)                                            0.261    11.254
n4498.in[0] (.names)                                             1.014    12.268
n4498.out[0] (.names)                                            0.261    12.529
n4556.in[0] (.names)                                             1.014    13.543
n4556.out[0] (.names)                                            0.261    13.804
n4224.in[1] (.names)                                             1.014    14.818
n4224.out[0] (.names)                                            0.261    15.079
n4225.in[1] (.names)                                             1.014    16.093
n4225.out[0] (.names)                                            0.261    16.354
n4227.in[0] (.names)                                             1.014    17.367
n4227.out[0] (.names)                                            0.261    17.628
n4228.in[1] (.names)                                             1.014    18.642
n4228.out[0] (.names)                                            0.261    18.903
n4229.in[0] (.names)                                             1.014    19.917
n4229.out[0] (.names)                                            0.261    20.178
n4230.in[0] (.names)                                             1.014    21.192
n4230.out[0] (.names)                                            0.261    21.453
n4270.in[0] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4271.in[0] (.names)                                             1.014    23.742
n4271.out[0] (.names)                                            0.261    24.003
n4272.in[0] (.names)                                             1.014    25.016
n4272.out[0] (.names)                                            0.261    25.277
n4274.in[0] (.names)                                             1.014    26.291
n4274.out[0] (.names)                                            0.261    26.552
n4275.in[0] (.names)                                             1.014    27.566
n4275.out[0] (.names)                                            0.261    27.827
n4278.in[0] (.names)                                             1.014    28.841
n4278.out[0] (.names)                                            0.261    29.102
n4262.in[1] (.names)                                             1.014    30.116
n4262.out[0] (.names)                                            0.261    30.377
n4263.in[1] (.names)                                             1.014    31.390
n4263.out[0] (.names)                                            0.261    31.651
n4264.in[0] (.names)                                             1.014    32.665
n4264.out[0] (.names)                                            0.261    32.926
n4265.in[1] (.names)                                             1.014    33.940
n4265.out[0] (.names)                                            0.261    34.201
n4266.in[0] (.names)                                             1.014    35.215
n4266.out[0] (.names)                                            0.261    35.476
n4285.in[2] (.names)                                             1.014    36.490
n4285.out[0] (.names)                                            0.261    36.751
n4286.in[0] (.names)                                             1.014    37.765
n4286.out[0] (.names)                                            0.261    38.026
n4281.in[1] (.names)                                             1.014    39.039
n4281.out[0] (.names)                                            0.261    39.300
n4288.in[0] (.names)                                             1.014    40.314
n4288.out[0] (.names)                                            0.261    40.575
n4289.in[0] (.names)                                             1.014    41.589
n4289.out[0] (.names)                                            0.261    41.850
n4290.in[0] (.names)                                             1.014    42.864
n4290.out[0] (.names)                                            0.261    43.125
n4291.in[0] (.names)                                             1.014    44.139
n4291.out[0] (.names)                                            0.261    44.400
n4292.in[0] (.names)                                             1.014    45.413
n4292.out[0] (.names)                                            0.261    45.674
n4027.in[0] (.names)                                             1.014    46.688
n4027.out[0] (.names)                                            0.261    46.949
n4293.in[2] (.names)                                             1.014    47.963
n4293.out[0] (.names)                                            0.261    48.224
n4017.in[1] (.names)                                             1.014    49.238
n4017.out[0] (.names)                                            0.261    49.499
n4018.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4018.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n6416.Q[0] (.latch clocked by pclk)
Endpoint  : n6446.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6416.clk[0] (.latch)                                            1.014     1.014
n6416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6478.in[0] (.names)                                             1.014     2.070
n6478.out[0] (.names)                                            0.261     2.331
n6479.in[0] (.names)                                             1.014     3.344
n6479.out[0] (.names)                                            0.261     3.605
n6992.in[0] (.names)                                             1.014     4.619
n6992.out[0] (.names)                                            0.261     4.880
n6995.in[2] (.names)                                             1.014     5.894
n6995.out[0] (.names)                                            0.261     6.155
n6996.in[2] (.names)                                             1.014     7.169
n6996.out[0] (.names)                                            0.261     7.430
n6976.in[0] (.names)                                             1.014     8.444
n6976.out[0] (.names)                                            0.261     8.705
n6671.in[1] (.names)                                             1.014     9.719
n6671.out[0] (.names)                                            0.261     9.980
n6998.in[1] (.names)                                             1.014    10.993
n6998.out[0] (.names)                                            0.261    11.254
n7002.in[0] (.names)                                             1.014    12.268
n7002.out[0] (.names)                                            0.261    12.529
n7003.in[0] (.names)                                             1.014    13.543
n7003.out[0] (.names)                                            0.261    13.804
n7004.in[0] (.names)                                             1.014    14.818
n7004.out[0] (.names)                                            0.261    15.079
n7038.in[1] (.names)                                             1.014    16.093
n7038.out[0] (.names)                                            0.261    16.354
n7012.in[0] (.names)                                             1.014    17.367
n7012.out[0] (.names)                                            0.261    17.628
n7039.in[0] (.names)                                             1.014    18.642
n7039.out[0] (.names)                                            0.261    18.903
n7040.in[0] (.names)                                             1.014    19.917
n7040.out[0] (.names)                                            0.261    20.178
n6953.in[0] (.names)                                             1.014    21.192
n6953.out[0] (.names)                                            0.261    21.453
n7034.in[0] (.names)                                             1.014    22.467
n7034.out[0] (.names)                                            0.261    22.728
n7041.in[0] (.names)                                             1.014    23.742
n7041.out[0] (.names)                                            0.261    24.003
n7007.in[0] (.names)                                             1.014    25.016
n7007.out[0] (.names)                                            0.261    25.277
n6999.in[1] (.names)                                             1.014    26.291
n6999.out[0] (.names)                                            0.261    26.552
n7008.in[0] (.names)                                             1.014    27.566
n7008.out[0] (.names)                                            0.261    27.827
n7010.in[0] (.names)                                             1.014    28.841
n7010.out[0] (.names)                                            0.261    29.102
n6586.in[0] (.names)                                             1.014    30.116
n6586.out[0] (.names)                                            0.261    30.377
n6587.in[2] (.names)                                             1.014    31.390
n6587.out[0] (.names)                                            0.261    31.651
n6589.in[2] (.names)                                             1.014    32.665
n6589.out[0] (.names)                                            0.261    32.926
n6591.in[1] (.names)                                             1.014    33.940
n6591.out[0] (.names)                                            0.261    34.201
n6595.in[1] (.names)                                             1.014    35.215
n6595.out[0] (.names)                                            0.261    35.476
n6596.in[0] (.names)                                             1.014    36.490
n6596.out[0] (.names)                                            0.261    36.751
n6597.in[2] (.names)                                             1.014    37.765
n6597.out[0] (.names)                                            0.261    38.026
n6598.in[0] (.names)                                             1.014    39.039
n6598.out[0] (.names)                                            0.261    39.300
n6551.in[0] (.names)                                             1.014    40.314
n6551.out[0] (.names)                                            0.261    40.575
n6636.in[0] (.names)                                             1.014    41.589
n6636.out[0] (.names)                                            0.261    41.850
n6637.in[0] (.names)                                             1.014    42.864
n6637.out[0] (.names)                                            0.261    43.125
n6640.in[1] (.names)                                             1.014    44.139
n6640.out[0] (.names)                                            0.261    44.400
n6641.in[1] (.names)                                             1.014    45.413
n6641.out[0] (.names)                                            0.261    45.674
n5121.in[0] (.names)                                             1.014    46.688
n5121.out[0] (.names)                                            0.261    46.949
n6642.in[1] (.names)                                             1.014    47.963
n6642.out[0] (.names)                                            0.261    48.224
n6445.in[1] (.names)                                             1.014    49.238
n6445.out[0] (.names)                                            0.261    49.499
n6446.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6446.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n6416.Q[0] (.latch clocked by pclk)
Endpoint  : n5163.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6416.clk[0] (.latch)                                            1.014     1.014
n6416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6478.in[0] (.names)                                             1.014     2.070
n6478.out[0] (.names)                                            0.261     2.331
n6479.in[0] (.names)                                             1.014     3.344
n6479.out[0] (.names)                                            0.261     3.605
n6992.in[0] (.names)                                             1.014     4.619
n6992.out[0] (.names)                                            0.261     4.880
n6995.in[2] (.names)                                             1.014     5.894
n6995.out[0] (.names)                                            0.261     6.155
n6996.in[2] (.names)                                             1.014     7.169
n6996.out[0] (.names)                                            0.261     7.430
n6976.in[0] (.names)                                             1.014     8.444
n6976.out[0] (.names)                                            0.261     8.705
n6671.in[1] (.names)                                             1.014     9.719
n6671.out[0] (.names)                                            0.261     9.980
n6998.in[1] (.names)                                             1.014    10.993
n6998.out[0] (.names)                                            0.261    11.254
n7002.in[0] (.names)                                             1.014    12.268
n7002.out[0] (.names)                                            0.261    12.529
n7003.in[0] (.names)                                             1.014    13.543
n7003.out[0] (.names)                                            0.261    13.804
n7004.in[0] (.names)                                             1.014    14.818
n7004.out[0] (.names)                                            0.261    15.079
n7038.in[1] (.names)                                             1.014    16.093
n7038.out[0] (.names)                                            0.261    16.354
n7012.in[0] (.names)                                             1.014    17.367
n7012.out[0] (.names)                                            0.261    17.628
n7039.in[0] (.names)                                             1.014    18.642
n7039.out[0] (.names)                                            0.261    18.903
n7040.in[0] (.names)                                             1.014    19.917
n7040.out[0] (.names)                                            0.261    20.178
n6953.in[0] (.names)                                             1.014    21.192
n6953.out[0] (.names)                                            0.261    21.453
n7034.in[0] (.names)                                             1.014    22.467
n7034.out[0] (.names)                                            0.261    22.728
n7041.in[0] (.names)                                             1.014    23.742
n7041.out[0] (.names)                                            0.261    24.003
n7007.in[0] (.names)                                             1.014    25.016
n7007.out[0] (.names)                                            0.261    25.277
n6999.in[1] (.names)                                             1.014    26.291
n6999.out[0] (.names)                                            0.261    26.552
n7008.in[0] (.names)                                             1.014    27.566
n7008.out[0] (.names)                                            0.261    27.827
n7010.in[0] (.names)                                             1.014    28.841
n7010.out[0] (.names)                                            0.261    29.102
n6586.in[0] (.names)                                             1.014    30.116
n6586.out[0] (.names)                                            0.261    30.377
n6587.in[2] (.names)                                             1.014    31.390
n6587.out[0] (.names)                                            0.261    31.651
n6589.in[2] (.names)                                             1.014    32.665
n6589.out[0] (.names)                                            0.261    32.926
n6591.in[1] (.names)                                             1.014    33.940
n6591.out[0] (.names)                                            0.261    34.201
n6595.in[1] (.names)                                             1.014    35.215
n6595.out[0] (.names)                                            0.261    35.476
n6596.in[0] (.names)                                             1.014    36.490
n6596.out[0] (.names)                                            0.261    36.751
n6597.in[2] (.names)                                             1.014    37.765
n6597.out[0] (.names)                                            0.261    38.026
n6598.in[0] (.names)                                             1.014    39.039
n6598.out[0] (.names)                                            0.261    39.300
n7018.in[1] (.names)                                             1.014    40.314
n7018.out[0] (.names)                                            0.261    40.575
n7020.in[2] (.names)                                             1.014    41.589
n7020.out[0] (.names)                                            0.261    41.850
n7022.in[0] (.names)                                             1.014    42.864
n7022.out[0] (.names)                                            0.261    43.125
n6481.in[0] (.names)                                             1.014    44.139
n6481.out[0] (.names)                                            0.261    44.400
n6471.in[1] (.names)                                             1.014    45.413
n6471.out[0] (.names)                                            0.261    45.674
n6490.in[0] (.names)                                             1.014    46.688
n6490.out[0] (.names)                                            0.261    46.949
n6491.in[2] (.names)                                             1.014    47.963
n6491.out[0] (.names)                                            0.261    48.224
n5162.in[1] (.names)                                             1.014    49.238
n5162.out[0] (.names)                                            0.261    49.499
n5163.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5163.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n6416.Q[0] (.latch clocked by pclk)
Endpoint  : n466.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6416.clk[0] (.latch)                                            1.014     1.014
n6416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6478.in[0] (.names)                                             1.014     2.070
n6478.out[0] (.names)                                            0.261     2.331
n6479.in[0] (.names)                                             1.014     3.344
n6479.out[0] (.names)                                            0.261     3.605
n6992.in[0] (.names)                                             1.014     4.619
n6992.out[0] (.names)                                            0.261     4.880
n6995.in[2] (.names)                                             1.014     5.894
n6995.out[0] (.names)                                            0.261     6.155
n6996.in[2] (.names)                                             1.014     7.169
n6996.out[0] (.names)                                            0.261     7.430
n6976.in[0] (.names)                                             1.014     8.444
n6976.out[0] (.names)                                            0.261     8.705
n6671.in[1] (.names)                                             1.014     9.719
n6671.out[0] (.names)                                            0.261     9.980
n6998.in[1] (.names)                                             1.014    10.993
n6998.out[0] (.names)                                            0.261    11.254
n7002.in[0] (.names)                                             1.014    12.268
n7002.out[0] (.names)                                            0.261    12.529
n7003.in[0] (.names)                                             1.014    13.543
n7003.out[0] (.names)                                            0.261    13.804
n7004.in[0] (.names)                                             1.014    14.818
n7004.out[0] (.names)                                            0.261    15.079
n7038.in[1] (.names)                                             1.014    16.093
n7038.out[0] (.names)                                            0.261    16.354
n7012.in[0] (.names)                                             1.014    17.367
n7012.out[0] (.names)                                            0.261    17.628
n7039.in[0] (.names)                                             1.014    18.642
n7039.out[0] (.names)                                            0.261    18.903
n7040.in[0] (.names)                                             1.014    19.917
n7040.out[0] (.names)                                            0.261    20.178
n6953.in[0] (.names)                                             1.014    21.192
n6953.out[0] (.names)                                            0.261    21.453
n7034.in[0] (.names)                                             1.014    22.467
n7034.out[0] (.names)                                            0.261    22.728
n7041.in[0] (.names)                                             1.014    23.742
n7041.out[0] (.names)                                            0.261    24.003
n7007.in[0] (.names)                                             1.014    25.016
n7007.out[0] (.names)                                            0.261    25.277
n6999.in[1] (.names)                                             1.014    26.291
n6999.out[0] (.names)                                            0.261    26.552
n7008.in[0] (.names)                                             1.014    27.566
n7008.out[0] (.names)                                            0.261    27.827
n7010.in[0] (.names)                                             1.014    28.841
n7010.out[0] (.names)                                            0.261    29.102
n6586.in[0] (.names)                                             1.014    30.116
n6586.out[0] (.names)                                            0.261    30.377
n6587.in[2] (.names)                                             1.014    31.390
n6587.out[0] (.names)                                            0.261    31.651
n6589.in[2] (.names)                                             1.014    32.665
n6589.out[0] (.names)                                            0.261    32.926
n6591.in[1] (.names)                                             1.014    33.940
n6591.out[0] (.names)                                            0.261    34.201
n6595.in[1] (.names)                                             1.014    35.215
n6595.out[0] (.names)                                            0.261    35.476
n6596.in[0] (.names)                                             1.014    36.490
n6596.out[0] (.names)                                            0.261    36.751
n6597.in[2] (.names)                                             1.014    37.765
n6597.out[0] (.names)                                            0.261    38.026
n6598.in[0] (.names)                                             1.014    39.039
n6598.out[0] (.names)                                            0.261    39.300
n7018.in[1] (.names)                                             1.014    40.314
n7018.out[0] (.names)                                            0.261    40.575
n7020.in[2] (.names)                                             1.014    41.589
n7020.out[0] (.names)                                            0.261    41.850
n7022.in[0] (.names)                                             1.014    42.864
n7022.out[0] (.names)                                            0.261    43.125
n6481.in[0] (.names)                                             1.014    44.139
n6481.out[0] (.names)                                            0.261    44.400
n6471.in[1] (.names)                                             1.014    45.413
n6471.out[0] (.names)                                            0.261    45.674
n6490.in[0] (.names)                                             1.014    46.688
n6490.out[0] (.names)                                            0.261    46.949
n7025.in[2] (.names)                                             1.014    47.963
n7025.out[0] (.names)                                            0.261    48.224
n5198.in[1] (.names)                                             1.014    49.238
n5198.out[0] (.names)                                            0.261    49.499
n466.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n466.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n7396.Q[0] (.latch clocked by pclk)
Endpoint  : n7314.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7396.clk[0] (.latch)                                            1.014     1.014
n7396.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8014.in[0] (.names)                                             1.014     2.070
n8014.out[0] (.names)                                            0.261     2.331
n8028.in[0] (.names)                                             1.014     3.344
n8028.out[0] (.names)                                            0.261     3.605
n8013.in[1] (.names)                                             1.014     4.619
n8013.out[0] (.names)                                            0.261     4.880
n7994.in[0] (.names)                                             1.014     5.894
n7994.out[0] (.names)                                            0.261     6.155
n8121.in[1] (.names)                                             1.014     7.169
n8121.out[0] (.names)                                            0.261     7.430
n8122.in[0] (.names)                                             1.014     8.444
n8122.out[0] (.names)                                            0.261     8.705
n8123.in[1] (.names)                                             1.014     9.719
n8123.out[0] (.names)                                            0.261     9.980
n8124.in[1] (.names)                                             1.014    10.993
n8124.out[0] (.names)                                            0.261    11.254
n8125.in[0] (.names)                                             1.014    12.268
n8125.out[0] (.names)                                            0.261    12.529
n8126.in[1] (.names)                                             1.014    13.543
n8126.out[0] (.names)                                            0.261    13.804
n8127.in[0] (.names)                                             1.014    14.818
n8127.out[0] (.names)                                            0.261    15.079
n8043.in[0] (.names)                                             1.014    16.093
n8043.out[0] (.names)                                            0.261    16.354
n8044.in[2] (.names)                                             1.014    17.367
n8044.out[0] (.names)                                            0.261    17.628
n8045.in[1] (.names)                                             1.014    18.642
n8045.out[0] (.names)                                            0.261    18.903
n8046.in[2] (.names)                                             1.014    19.917
n8046.out[0] (.names)                                            0.261    20.178
n8050.in[1] (.names)                                             1.014    21.192
n8050.out[0] (.names)                                            0.261    21.453
n8051.in[1] (.names)                                             1.014    22.467
n8051.out[0] (.names)                                            0.261    22.728
n8052.in[0] (.names)                                             1.014    23.742
n8052.out[0] (.names)                                            0.261    24.003
n8053.in[0] (.names)                                             1.014    25.016
n8053.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8057.in[2] (.names)                                             1.014    27.566
n8057.out[0] (.names)                                            0.261    27.827
n8058.in[1] (.names)                                             1.014    28.841
n8058.out[0] (.names)                                            0.261    29.102
n8059.in[1] (.names)                                             1.014    30.116
n8059.out[0] (.names)                                            0.261    30.377
n8060.in[0] (.names)                                             1.014    31.390
n8060.out[0] (.names)                                            0.261    31.651
n8061.in[2] (.names)                                             1.014    32.665
n8061.out[0] (.names)                                            0.261    32.926
n8062.in[1] (.names)                                             1.014    33.940
n8062.out[0] (.names)                                            0.261    34.201
n8063.in[2] (.names)                                             1.014    35.215
n8063.out[0] (.names)                                            0.261    35.476
n8065.in[1] (.names)                                             1.014    36.490
n8065.out[0] (.names)                                            0.261    36.751
n8073.in[0] (.names)                                             1.014    37.765
n8073.out[0] (.names)                                            0.261    38.026
n8066.in[1] (.names)                                             1.014    39.039
n8066.out[0] (.names)                                            0.261    39.300
n8077.in[0] (.names)                                             1.014    40.314
n8077.out[0] (.names)                                            0.261    40.575
n8067.in[0] (.names)                                             1.014    41.589
n8067.out[0] (.names)                                            0.261    41.850
n8079.in[0] (.names)                                             1.014    42.864
n8079.out[0] (.names)                                            0.261    43.125
n8081.in[1] (.names)                                             1.014    44.139
n8081.out[0] (.names)                                            0.261    44.400
n8070.in[1] (.names)                                             1.014    45.413
n8070.out[0] (.names)                                            0.261    45.674
n8071.in[2] (.names)                                             1.014    46.688
n8071.out[0] (.names)                                            0.261    46.949
n8072.in[0] (.names)                                             1.014    47.963
n8072.out[0] (.names)                                            0.261    48.224
n7313.in[0] (.names)                                             1.014    49.238
n7313.out[0] (.names)                                            0.261    49.499
n7314.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7314.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n7396.Q[0] (.latch clocked by pclk)
Endpoint  : n8076.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7396.clk[0] (.latch)                                            1.014     1.014
n7396.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8014.in[0] (.names)                                             1.014     2.070
n8014.out[0] (.names)                                            0.261     2.331
n8028.in[0] (.names)                                             1.014     3.344
n8028.out[0] (.names)                                            0.261     3.605
n8013.in[1] (.names)                                             1.014     4.619
n8013.out[0] (.names)                                            0.261     4.880
n7994.in[0] (.names)                                             1.014     5.894
n7994.out[0] (.names)                                            0.261     6.155
n8121.in[1] (.names)                                             1.014     7.169
n8121.out[0] (.names)                                            0.261     7.430
n8122.in[0] (.names)                                             1.014     8.444
n8122.out[0] (.names)                                            0.261     8.705
n8123.in[1] (.names)                                             1.014     9.719
n8123.out[0] (.names)                                            0.261     9.980
n8124.in[1] (.names)                                             1.014    10.993
n8124.out[0] (.names)                                            0.261    11.254
n8125.in[0] (.names)                                             1.014    12.268
n8125.out[0] (.names)                                            0.261    12.529
n8126.in[1] (.names)                                             1.014    13.543
n8126.out[0] (.names)                                            0.261    13.804
n8127.in[0] (.names)                                             1.014    14.818
n8127.out[0] (.names)                                            0.261    15.079
n8043.in[0] (.names)                                             1.014    16.093
n8043.out[0] (.names)                                            0.261    16.354
n8044.in[2] (.names)                                             1.014    17.367
n8044.out[0] (.names)                                            0.261    17.628
n8045.in[1] (.names)                                             1.014    18.642
n8045.out[0] (.names)                                            0.261    18.903
n8046.in[2] (.names)                                             1.014    19.917
n8046.out[0] (.names)                                            0.261    20.178
n8050.in[1] (.names)                                             1.014    21.192
n8050.out[0] (.names)                                            0.261    21.453
n8051.in[1] (.names)                                             1.014    22.467
n8051.out[0] (.names)                                            0.261    22.728
n8052.in[0] (.names)                                             1.014    23.742
n8052.out[0] (.names)                                            0.261    24.003
n8053.in[0] (.names)                                             1.014    25.016
n8053.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8057.in[2] (.names)                                             1.014    27.566
n8057.out[0] (.names)                                            0.261    27.827
n8058.in[1] (.names)                                             1.014    28.841
n8058.out[0] (.names)                                            0.261    29.102
n8059.in[1] (.names)                                             1.014    30.116
n8059.out[0] (.names)                                            0.261    30.377
n8060.in[0] (.names)                                             1.014    31.390
n8060.out[0] (.names)                                            0.261    31.651
n8061.in[2] (.names)                                             1.014    32.665
n8061.out[0] (.names)                                            0.261    32.926
n8062.in[1] (.names)                                             1.014    33.940
n8062.out[0] (.names)                                            0.261    34.201
n8063.in[2] (.names)                                             1.014    35.215
n8063.out[0] (.names)                                            0.261    35.476
n8065.in[1] (.names)                                             1.014    36.490
n8065.out[0] (.names)                                            0.261    36.751
n8073.in[0] (.names)                                             1.014    37.765
n8073.out[0] (.names)                                            0.261    38.026
n8066.in[1] (.names)                                             1.014    39.039
n8066.out[0] (.names)                                            0.261    39.300
n8077.in[0] (.names)                                             1.014    40.314
n8077.out[0] (.names)                                            0.261    40.575
n8067.in[0] (.names)                                             1.014    41.589
n8067.out[0] (.names)                                            0.261    41.850
n8079.in[0] (.names)                                             1.014    42.864
n8079.out[0] (.names)                                            0.261    43.125
n8081.in[1] (.names)                                             1.014    44.139
n8081.out[0] (.names)                                            0.261    44.400
n8070.in[1] (.names)                                             1.014    45.413
n8070.out[0] (.names)                                            0.261    45.674
n8071.in[2] (.names)                                             1.014    46.688
n8071.out[0] (.names)                                            0.261    46.949
n8072.in[0] (.names)                                             1.014    47.963
n8072.out[0] (.names)                                            0.261    48.224
n8075.in[0] (.names)                                             1.014    49.238
n8075.out[0] (.names)                                            0.261    49.499
n8076.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8076.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n7578.Q[0] (.latch clocked by pclk)
Endpoint  : n7992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7578.clk[0] (.latch)                                            1.014     1.014
n7578.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7579.in[1] (.names)                                             1.014     2.070
n7579.out[0] (.names)                                            0.261     2.331
n7567.in[0] (.names)                                             1.014     3.344
n7567.out[0] (.names)                                            0.261     3.605
n7568.in[1] (.names)                                             1.014     4.619
n7568.out[0] (.names)                                            0.261     4.880
n7569.in[0] (.names)                                             1.014     5.894
n7569.out[0] (.names)                                            0.261     6.155
n7549.in[0] (.names)                                             1.014     7.169
n7549.out[0] (.names)                                            0.261     7.430
n7526.in[0] (.names)                                             1.014     8.444
n7526.out[0] (.names)                                            0.261     8.705
n7527.in[0] (.names)                                             1.014     9.719
n7527.out[0] (.names)                                            0.261     9.980
n7528.in[1] (.names)                                             1.014    10.993
n7528.out[0] (.names)                                            0.261    11.254
n7585.in[1] (.names)                                             1.014    12.268
n7585.out[0] (.names)                                            0.261    12.529
n7529.in[0] (.names)                                             1.014    13.543
n7529.out[0] (.names)                                            0.261    13.804
n7530.in[1] (.names)                                             1.014    14.818
n7530.out[0] (.names)                                            0.261    15.079
n7541.in[0] (.names)                                             1.014    16.093
n7541.out[0] (.names)                                            0.261    16.354
n7536.in[0] (.names)                                             1.014    17.367
n7536.out[0] (.names)                                            0.261    17.628
n7546.in[1] (.names)                                             1.014    18.642
n7546.out[0] (.names)                                            0.261    18.903
n7542.in[0] (.names)                                             1.014    19.917
n7542.out[0] (.names)                                            0.261    20.178
n7553.in[0] (.names)                                             1.014    21.192
n7553.out[0] (.names)                                            0.261    21.453
n7554.in[0] (.names)                                             1.014    22.467
n7554.out[0] (.names)                                            0.261    22.728
n7556.in[0] (.names)                                             1.014    23.742
n7556.out[0] (.names)                                            0.261    24.003
n7557.in[0] (.names)                                             1.014    25.016
n7557.out[0] (.names)                                            0.261    25.277
n7558.in[0] (.names)                                             1.014    26.291
n7558.out[0] (.names)                                            0.261    26.552
n7983.in[1] (.names)                                             1.014    27.566
n7983.out[0] (.names)                                            0.261    27.827
n7984.in[1] (.names)                                             1.014    28.841
n7984.out[0] (.names)                                            0.261    29.102
n7985.in[1] (.names)                                             1.014    30.116
n7985.out[0] (.names)                                            0.261    30.377
n7986.in[0] (.names)                                             1.014    31.390
n7986.out[0] (.names)                                            0.261    31.651
n8008.in[2] (.names)                                             1.014    32.665
n8008.out[0] (.names)                                            0.261    32.926
n7980.in[0] (.names)                                             1.014    33.940
n7980.out[0] (.names)                                            0.261    34.201
n7981.in[1] (.names)                                             1.014    35.215
n7981.out[0] (.names)                                            0.261    35.476
n7988.in[1] (.names)                                             1.014    36.490
n7988.out[0] (.names)                                            0.261    36.751
n7997.in[0] (.names)                                             1.014    37.765
n7997.out[0] (.names)                                            0.261    38.026
n7379.in[0] (.names)                                             1.014    39.039
n7379.out[0] (.names)                                            0.261    39.300
n7974.in[1] (.names)                                             1.014    40.314
n7974.out[0] (.names)                                            0.261    40.575
n6460.in[0] (.names)                                             1.014    41.589
n6460.out[0] (.names)                                            0.261    41.850
n8002.in[0] (.names)                                             1.014    42.864
n8002.out[0] (.names)                                            0.261    43.125
n7365.in[1] (.names)                                             1.014    44.139
n7365.out[0] (.names)                                            0.261    44.400
n8004.in[1] (.names)                                             1.014    45.413
n8004.out[0] (.names)                                            0.261    45.674
n8005.in[0] (.names)                                             1.014    46.688
n8005.out[0] (.names)                                            0.261    46.949
n7989.in[0] (.names)                                             1.014    47.963
n7989.out[0] (.names)                                            0.261    48.224
n7991.in[1] (.names)                                             1.014    49.238
n7991.out[0] (.names)                                            0.261    49.499
n7992.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n7578.Q[0] (.latch clocked by pclk)
Endpoint  : n7330.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7578.clk[0] (.latch)                                            1.014     1.014
n7578.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7579.in[1] (.names)                                             1.014     2.070
n7579.out[0] (.names)                                            0.261     2.331
n7567.in[0] (.names)                                             1.014     3.344
n7567.out[0] (.names)                                            0.261     3.605
n7568.in[1] (.names)                                             1.014     4.619
n7568.out[0] (.names)                                            0.261     4.880
n7569.in[0] (.names)                                             1.014     5.894
n7569.out[0] (.names)                                            0.261     6.155
n7549.in[0] (.names)                                             1.014     7.169
n7549.out[0] (.names)                                            0.261     7.430
n7526.in[0] (.names)                                             1.014     8.444
n7526.out[0] (.names)                                            0.261     8.705
n7527.in[0] (.names)                                             1.014     9.719
n7527.out[0] (.names)                                            0.261     9.980
n7528.in[1] (.names)                                             1.014    10.993
n7528.out[0] (.names)                                            0.261    11.254
n7585.in[1] (.names)                                             1.014    12.268
n7585.out[0] (.names)                                            0.261    12.529
n7529.in[0] (.names)                                             1.014    13.543
n7529.out[0] (.names)                                            0.261    13.804
n7530.in[1] (.names)                                             1.014    14.818
n7530.out[0] (.names)                                            0.261    15.079
n7541.in[0] (.names)                                             1.014    16.093
n7541.out[0] (.names)                                            0.261    16.354
n7536.in[0] (.names)                                             1.014    17.367
n7536.out[0] (.names)                                            0.261    17.628
n7546.in[1] (.names)                                             1.014    18.642
n7546.out[0] (.names)                                            0.261    18.903
n7542.in[0] (.names)                                             1.014    19.917
n7542.out[0] (.names)                                            0.261    20.178
n7553.in[0] (.names)                                             1.014    21.192
n7553.out[0] (.names)                                            0.261    21.453
n7554.in[0] (.names)                                             1.014    22.467
n7554.out[0] (.names)                                            0.261    22.728
n7556.in[0] (.names)                                             1.014    23.742
n7556.out[0] (.names)                                            0.261    24.003
n7557.in[0] (.names)                                             1.014    25.016
n7557.out[0] (.names)                                            0.261    25.277
n7558.in[0] (.names)                                             1.014    26.291
n7558.out[0] (.names)                                            0.261    26.552
n7983.in[1] (.names)                                             1.014    27.566
n7983.out[0] (.names)                                            0.261    27.827
n7984.in[1] (.names)                                             1.014    28.841
n7984.out[0] (.names)                                            0.261    29.102
n7985.in[1] (.names)                                             1.014    30.116
n7985.out[0] (.names)                                            0.261    30.377
n7986.in[0] (.names)                                             1.014    31.390
n7986.out[0] (.names)                                            0.261    31.651
n8008.in[2] (.names)                                             1.014    32.665
n8008.out[0] (.names)                                            0.261    32.926
n7980.in[0] (.names)                                             1.014    33.940
n7980.out[0] (.names)                                            0.261    34.201
n7981.in[1] (.names)                                             1.014    35.215
n7981.out[0] (.names)                                            0.261    35.476
n7988.in[1] (.names)                                             1.014    36.490
n7988.out[0] (.names)                                            0.261    36.751
n7997.in[0] (.names)                                             1.014    37.765
n7997.out[0] (.names)                                            0.261    38.026
n7379.in[0] (.names)                                             1.014    39.039
n7379.out[0] (.names)                                            0.261    39.300
n7974.in[1] (.names)                                             1.014    40.314
n7974.out[0] (.names)                                            0.261    40.575
n6460.in[0] (.names)                                             1.014    41.589
n6460.out[0] (.names)                                            0.261    41.850
n8002.in[0] (.names)                                             1.014    42.864
n8002.out[0] (.names)                                            0.261    43.125
n7365.in[1] (.names)                                             1.014    44.139
n7365.out[0] (.names)                                            0.261    44.400
n8004.in[1] (.names)                                             1.014    45.413
n8004.out[0] (.names)                                            0.261    45.674
n8005.in[0] (.names)                                             1.014    46.688
n8005.out[0] (.names)                                            0.261    46.949
n7989.in[0] (.names)                                             1.014    47.963
n7989.out[0] (.names)                                            0.261    48.224
n7329.in[0] (.names)                                             1.014    49.238
n7329.out[0] (.names)                                            0.261    49.499
n7330.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7330.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n7578.Q[0] (.latch clocked by pclk)
Endpoint  : n7976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7578.clk[0] (.latch)                                            1.014     1.014
n7578.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7579.in[1] (.names)                                             1.014     2.070
n7579.out[0] (.names)                                            0.261     2.331
n7567.in[0] (.names)                                             1.014     3.344
n7567.out[0] (.names)                                            0.261     3.605
n7568.in[1] (.names)                                             1.014     4.619
n7568.out[0] (.names)                                            0.261     4.880
n7569.in[0] (.names)                                             1.014     5.894
n7569.out[0] (.names)                                            0.261     6.155
n7549.in[0] (.names)                                             1.014     7.169
n7549.out[0] (.names)                                            0.261     7.430
n7526.in[0] (.names)                                             1.014     8.444
n7526.out[0] (.names)                                            0.261     8.705
n7527.in[0] (.names)                                             1.014     9.719
n7527.out[0] (.names)                                            0.261     9.980
n7528.in[1] (.names)                                             1.014    10.993
n7528.out[0] (.names)                                            0.261    11.254
n7585.in[1] (.names)                                             1.014    12.268
n7585.out[0] (.names)                                            0.261    12.529
n7529.in[0] (.names)                                             1.014    13.543
n7529.out[0] (.names)                                            0.261    13.804
n7530.in[1] (.names)                                             1.014    14.818
n7530.out[0] (.names)                                            0.261    15.079
n7541.in[0] (.names)                                             1.014    16.093
n7541.out[0] (.names)                                            0.261    16.354
n7536.in[0] (.names)                                             1.014    17.367
n7536.out[0] (.names)                                            0.261    17.628
n7546.in[1] (.names)                                             1.014    18.642
n7546.out[0] (.names)                                            0.261    18.903
n7542.in[0] (.names)                                             1.014    19.917
n7542.out[0] (.names)                                            0.261    20.178
n7553.in[0] (.names)                                             1.014    21.192
n7553.out[0] (.names)                                            0.261    21.453
n7554.in[0] (.names)                                             1.014    22.467
n7554.out[0] (.names)                                            0.261    22.728
n7556.in[0] (.names)                                             1.014    23.742
n7556.out[0] (.names)                                            0.261    24.003
n7557.in[0] (.names)                                             1.014    25.016
n7557.out[0] (.names)                                            0.261    25.277
n7558.in[0] (.names)                                             1.014    26.291
n7558.out[0] (.names)                                            0.261    26.552
n7983.in[1] (.names)                                             1.014    27.566
n7983.out[0] (.names)                                            0.261    27.827
n7984.in[1] (.names)                                             1.014    28.841
n7984.out[0] (.names)                                            0.261    29.102
n7985.in[1] (.names)                                             1.014    30.116
n7985.out[0] (.names)                                            0.261    30.377
n7986.in[0] (.names)                                             1.014    31.390
n7986.out[0] (.names)                                            0.261    31.651
n8008.in[2] (.names)                                             1.014    32.665
n8008.out[0] (.names)                                            0.261    32.926
n7980.in[0] (.names)                                             1.014    33.940
n7980.out[0] (.names)                                            0.261    34.201
n7981.in[1] (.names)                                             1.014    35.215
n7981.out[0] (.names)                                            0.261    35.476
n7988.in[1] (.names)                                             1.014    36.490
n7988.out[0] (.names)                                            0.261    36.751
n7997.in[0] (.names)                                             1.014    37.765
n7997.out[0] (.names)                                            0.261    38.026
n7379.in[0] (.names)                                             1.014    39.039
n7379.out[0] (.names)                                            0.261    39.300
n7974.in[1] (.names)                                             1.014    40.314
n7974.out[0] (.names)                                            0.261    40.575
n6460.in[0] (.names)                                             1.014    41.589
n6460.out[0] (.names)                                            0.261    41.850
n8002.in[0] (.names)                                             1.014    42.864
n8002.out[0] (.names)                                            0.261    43.125
n7365.in[1] (.names)                                             1.014    44.139
n7365.out[0] (.names)                                            0.261    44.400
n8004.in[1] (.names)                                             1.014    45.413
n8004.out[0] (.names)                                            0.261    45.674
n8005.in[0] (.names)                                             1.014    46.688
n8005.out[0] (.names)                                            0.261    46.949
n7989.in[0] (.names)                                             1.014    47.963
n7989.out[0] (.names)                                            0.261    48.224
n7329.in[0] (.names)                                             1.014    49.238
n7329.out[0] (.names)                                            0.261    49.499
n7976.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7976.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n7578.Q[0] (.latch clocked by pclk)
Endpoint  : n7322.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7578.clk[0] (.latch)                                            1.014     1.014
n7578.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7579.in[1] (.names)                                             1.014     2.070
n7579.out[0] (.names)                                            0.261     2.331
n7567.in[0] (.names)                                             1.014     3.344
n7567.out[0] (.names)                                            0.261     3.605
n7568.in[1] (.names)                                             1.014     4.619
n7568.out[0] (.names)                                            0.261     4.880
n7569.in[0] (.names)                                             1.014     5.894
n7569.out[0] (.names)                                            0.261     6.155
n7549.in[0] (.names)                                             1.014     7.169
n7549.out[0] (.names)                                            0.261     7.430
n7526.in[0] (.names)                                             1.014     8.444
n7526.out[0] (.names)                                            0.261     8.705
n7527.in[0] (.names)                                             1.014     9.719
n7527.out[0] (.names)                                            0.261     9.980
n7528.in[1] (.names)                                             1.014    10.993
n7528.out[0] (.names)                                            0.261    11.254
n7585.in[1] (.names)                                             1.014    12.268
n7585.out[0] (.names)                                            0.261    12.529
n7529.in[0] (.names)                                             1.014    13.543
n7529.out[0] (.names)                                            0.261    13.804
n7530.in[1] (.names)                                             1.014    14.818
n7530.out[0] (.names)                                            0.261    15.079
n7541.in[0] (.names)                                             1.014    16.093
n7541.out[0] (.names)                                            0.261    16.354
n7536.in[0] (.names)                                             1.014    17.367
n7536.out[0] (.names)                                            0.261    17.628
n7546.in[1] (.names)                                             1.014    18.642
n7546.out[0] (.names)                                            0.261    18.903
n7570.in[1] (.names)                                             1.014    19.917
n7570.out[0] (.names)                                            0.261    20.178
n7571.in[2] (.names)                                             1.014    21.192
n7571.out[0] (.names)                                            0.261    21.453
n7572.in[0] (.names)                                             1.014    22.467
n7572.out[0] (.names)                                            0.261    22.728
n7577.in[2] (.names)                                             1.014    23.742
n7577.out[0] (.names)                                            0.261    24.003
n7573.in[0] (.names)                                             1.014    25.016
n7573.out[0] (.names)                                            0.261    25.277
n7574.in[1] (.names)                                             1.014    26.291
n7574.out[0] (.names)                                            0.261    26.552
n7580.in[1] (.names)                                             1.014    27.566
n7580.out[0] (.names)                                            0.261    27.827
n7281.in[0] (.names)                                             1.014    28.841
n7281.out[0] (.names)                                            0.261    29.102
n6452.in[3] (.names)                                             1.014    30.116
n6452.out[0] (.names)                                            0.261    30.377
n7602.in[3] (.names)                                             1.014    31.390
n7602.out[0] (.names)                                            0.261    31.651
n7603.in[3] (.names)                                             1.014    32.665
n7603.out[0] (.names)                                            0.261    32.926
n7434.in[0] (.names)                                             1.014    33.940
n7434.out[0] (.names)                                            0.261    34.201
n7435.in[2] (.names)                                             1.014    35.215
n7435.out[0] (.names)                                            0.261    35.476
n7437.in[3] (.names)                                             1.014    36.490
n7437.out[0] (.names)                                            0.261    36.751
n7421.in[0] (.names)                                             1.014    37.765
n7421.out[0] (.names)                                            0.261    38.026
n7440.in[1] (.names)                                             1.014    39.039
n7440.out[0] (.names)                                            0.261    39.300
n7414.in[0] (.names)                                             1.014    40.314
n7414.out[0] (.names)                                            0.261    40.575
n7441.in[0] (.names)                                             1.014    41.589
n7441.out[0] (.names)                                            0.261    41.850
n7309.in[0] (.names)                                             1.014    42.864
n7309.out[0] (.names)                                            0.261    43.125
n7415.in[0] (.names)                                             1.014    44.139
n7415.out[0] (.names)                                            0.261    44.400
n7416.in[2] (.names)                                             1.014    45.413
n7416.out[0] (.names)                                            0.261    45.674
n7423.in[0] (.names)                                             1.014    46.688
n7423.out[0] (.names)                                            0.261    46.949
n7427.in[0] (.names)                                             1.014    47.963
n7427.out[0] (.names)                                            0.261    48.224
n7321.in[1] (.names)                                             1.014    49.238
n7321.out[0] (.names)                                            0.261    49.499
n7322.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7322.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n7578.Q[0] (.latch clocked by pclk)
Endpoint  : n7509.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7578.clk[0] (.latch)                                            1.014     1.014
n7578.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7579.in[1] (.names)                                             1.014     2.070
n7579.out[0] (.names)                                            0.261     2.331
n7567.in[0] (.names)                                             1.014     3.344
n7567.out[0] (.names)                                            0.261     3.605
n7568.in[1] (.names)                                             1.014     4.619
n7568.out[0] (.names)                                            0.261     4.880
n7569.in[0] (.names)                                             1.014     5.894
n7569.out[0] (.names)                                            0.261     6.155
n7549.in[0] (.names)                                             1.014     7.169
n7549.out[0] (.names)                                            0.261     7.430
n7526.in[0] (.names)                                             1.014     8.444
n7526.out[0] (.names)                                            0.261     8.705
n7527.in[0] (.names)                                             1.014     9.719
n7527.out[0] (.names)                                            0.261     9.980
n7528.in[1] (.names)                                             1.014    10.993
n7528.out[0] (.names)                                            0.261    11.254
n7585.in[1] (.names)                                             1.014    12.268
n7585.out[0] (.names)                                            0.261    12.529
n7529.in[0] (.names)                                             1.014    13.543
n7529.out[0] (.names)                                            0.261    13.804
n7530.in[1] (.names)                                             1.014    14.818
n7530.out[0] (.names)                                            0.261    15.079
n7541.in[0] (.names)                                             1.014    16.093
n7541.out[0] (.names)                                            0.261    16.354
n7536.in[0] (.names)                                             1.014    17.367
n7536.out[0] (.names)                                            0.261    17.628
n7546.in[1] (.names)                                             1.014    18.642
n7546.out[0] (.names)                                            0.261    18.903
n7570.in[1] (.names)                                             1.014    19.917
n7570.out[0] (.names)                                            0.261    20.178
n7571.in[2] (.names)                                             1.014    21.192
n7571.out[0] (.names)                                            0.261    21.453
n7572.in[0] (.names)                                             1.014    22.467
n7572.out[0] (.names)                                            0.261    22.728
n7577.in[2] (.names)                                             1.014    23.742
n7577.out[0] (.names)                                            0.261    24.003
n7573.in[0] (.names)                                             1.014    25.016
n7573.out[0] (.names)                                            0.261    25.277
n7574.in[1] (.names)                                             1.014    26.291
n7574.out[0] (.names)                                            0.261    26.552
n7580.in[1] (.names)                                             1.014    27.566
n7580.out[0] (.names)                                            0.261    27.827
n7281.in[0] (.names)                                             1.014    28.841
n7281.out[0] (.names)                                            0.261    29.102
n6452.in[3] (.names)                                             1.014    30.116
n6452.out[0] (.names)                                            0.261    30.377
n7602.in[3] (.names)                                             1.014    31.390
n7602.out[0] (.names)                                            0.261    31.651
n7603.in[3] (.names)                                             1.014    32.665
n7603.out[0] (.names)                                            0.261    32.926
n7434.in[0] (.names)                                             1.014    33.940
n7434.out[0] (.names)                                            0.261    34.201
n7435.in[2] (.names)                                             1.014    35.215
n7435.out[0] (.names)                                            0.261    35.476
n7437.in[3] (.names)                                             1.014    36.490
n7437.out[0] (.names)                                            0.261    36.751
n7421.in[0] (.names)                                             1.014    37.765
n7421.out[0] (.names)                                            0.261    38.026
n7440.in[1] (.names)                                             1.014    39.039
n7440.out[0] (.names)                                            0.261    39.300
n7414.in[0] (.names)                                             1.014    40.314
n7414.out[0] (.names)                                            0.261    40.575
n7441.in[0] (.names)                                             1.014    41.589
n7441.out[0] (.names)                                            0.261    41.850
n7309.in[0] (.names)                                             1.014    42.864
n7309.out[0] (.names)                                            0.261    43.125
n7415.in[0] (.names)                                             1.014    44.139
n7415.out[0] (.names)                                            0.261    44.400
n7416.in[2] (.names)                                             1.014    45.413
n7416.out[0] (.names)                                            0.261    45.674
n7423.in[0] (.names)                                             1.014    46.688
n7423.out[0] (.names)                                            0.261    46.949
n7427.in[0] (.names)                                             1.014    47.963
n7427.out[0] (.names)                                            0.261    48.224
n7321.in[1] (.names)                                             1.014    49.238
n7321.out[0] (.names)                                            0.261    49.499
n7509.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7509.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n10952.Q[0] (.latch clocked by pclk)
Endpoint  : n10998.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10952.clk[0] (.latch)                                           1.014     1.014
n10952.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11462.in[0] (.names)                                            1.014     2.070
n11462.out[0] (.names)                                           0.261     2.331
n11463.in[1] (.names)                                            1.014     3.344
n11463.out[0] (.names)                                           0.261     3.605
n11465.in[2] (.names)                                            1.014     4.619
n11465.out[0] (.names)                                           0.261     4.880
n11411.in[0] (.names)                                            1.014     5.894
n11411.out[0] (.names)                                           0.261     6.155
n11466.in[0] (.names)                                            1.014     7.169
n11466.out[0] (.names)                                           0.261     7.430
n11207.in[3] (.names)                                            1.014     8.444
n11207.out[0] (.names)                                           0.261     8.705
n11335.in[2] (.names)                                            1.014     9.719
n11335.out[0] (.names)                                           0.261     9.980
n11337.in[1] (.names)                                            1.014    10.993
n11337.out[0] (.names)                                           0.261    11.254
n11350.in[1] (.names)                                            1.014    12.268
n11350.out[0] (.names)                                           0.261    12.529
n11351.in[1] (.names)                                            1.014    13.543
n11351.out[0] (.names)                                           0.261    13.804
n11352.in[0] (.names)                                            1.014    14.818
n11352.out[0] (.names)                                           0.261    15.079
n11355.in[0] (.names)                                            1.014    16.093
n11355.out[0] (.names)                                           0.261    16.354
n11361.in[0] (.names)                                            1.014    17.367
n11361.out[0] (.names)                                           0.261    17.628
n11363.in[0] (.names)                                            1.014    18.642
n11363.out[0] (.names)                                           0.261    18.903
n11357.in[0] (.names)                                            1.014    19.917
n11357.out[0] (.names)                                           0.261    20.178
n11331.in[0] (.names)                                            1.014    21.192
n11331.out[0] (.names)                                           0.261    21.453
n11365.in[0] (.names)                                            1.014    22.467
n11365.out[0] (.names)                                           0.261    22.728
n11366.in[0] (.names)                                            1.014    23.742
n11366.out[0] (.names)                                           0.261    24.003
n11369.in[2] (.names)                                            1.014    25.016
n11369.out[0] (.names)                                           0.261    25.277
n11236.in[1] (.names)                                            1.014    26.291
n11236.out[0] (.names)                                           0.261    26.552
n11237.in[1] (.names)                                            1.014    27.566
n11237.out[0] (.names)                                           0.261    27.827
n11238.in[1] (.names)                                            1.014    28.841
n11238.out[0] (.names)                                           0.261    29.102
n11240.in[0] (.names)                                            1.014    30.116
n11240.out[0] (.names)                                           0.261    30.377
n11241.in[1] (.names)                                            1.014    31.390
n11241.out[0] (.names)                                           0.261    31.651
n11242.in[0] (.names)                                            1.014    32.665
n11242.out[0] (.names)                                           0.261    32.926
n11244.in[2] (.names)                                            1.014    33.940
n11244.out[0] (.names)                                           0.261    34.201
n11245.in[1] (.names)                                            1.014    35.215
n11245.out[0] (.names)                                           0.261    35.476
n11247.in[0] (.names)                                            1.014    36.490
n11247.out[0] (.names)                                           0.261    36.751
n11248.in[0] (.names)                                            1.014    37.765
n11248.out[0] (.names)                                           0.261    38.026
n11249.in[0] (.names)                                            1.014    39.039
n11249.out[0] (.names)                                           0.261    39.300
n11315.in[0] (.names)                                            1.014    40.314
n11315.out[0] (.names)                                           0.261    40.575
n11316.in[0] (.names)                                            1.014    41.589
n11316.out[0] (.names)                                           0.261    41.850
n11317.in[1] (.names)                                            1.014    42.864
n11317.out[0] (.names)                                           0.261    43.125
n11272.in[0] (.names)                                            1.014    44.139
n11272.out[0] (.names)                                           0.261    44.400
n11273.in[3] (.names)                                            1.014    45.413
n11273.out[0] (.names)                                           0.261    45.674
n11275.in[2] (.names)                                            1.014    46.688
n11275.out[0] (.names)                                           0.261    46.949
n11276.in[0] (.names)                                            1.014    47.963
n11276.out[0] (.names)                                           0.261    48.224
n10997.in[0] (.names)                                            1.014    49.238
n10997.out[0] (.names)                                           0.261    49.499
n10998.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10998.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n9583.Q[0] (.latch clocked by pclk)
Endpoint  : n9434.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9583.clk[0] (.latch)                                            1.014     1.014
n9583.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9584.in[0] (.names)                                             1.014     2.070
n9584.out[0] (.names)                                            0.261     2.331
n9585.in[0] (.names)                                             1.014     3.344
n9585.out[0] (.names)                                            0.261     3.605
n9485.in[0] (.names)                                             1.014     4.619
n9485.out[0] (.names)                                            0.261     4.880
n9459.in[2] (.names)                                             1.014     5.894
n9459.out[0] (.names)                                            0.261     6.155
n9465.in[1] (.names)                                             1.014     7.169
n9465.out[0] (.names)                                            0.261     7.430
n9479.in[1] (.names)                                             1.014     8.444
n9479.out[0] (.names)                                            0.261     8.705
n9480.in[1] (.names)                                             1.014     9.719
n9480.out[0] (.names)                                            0.261     9.980
n9468.in[3] (.names)                                             1.014    10.993
n9468.out[0] (.names)                                            0.261    11.254
n9475.in[0] (.names)                                             1.014    12.268
n9475.out[0] (.names)                                            0.261    12.529
n9476.in[0] (.names)                                             1.014    13.543
n9476.out[0] (.names)                                            0.261    13.804
n9462.in[0] (.names)                                             1.014    14.818
n9462.out[0] (.names)                                            0.261    15.079
n9464.in[0] (.names)                                             1.014    16.093
n9464.out[0] (.names)                                            0.261    16.354
n9466.in[0] (.names)                                             1.014    17.367
n9466.out[0] (.names)                                            0.261    17.628
n9467.in[1] (.names)                                             1.014    18.642
n9467.out[0] (.names)                                            0.261    18.903
n9469.in[0] (.names)                                             1.014    19.917
n9469.out[0] (.names)                                            0.261    20.178
n9470.in[0] (.names)                                             1.014    21.192
n9470.out[0] (.names)                                            0.261    21.453
n9472.in[1] (.names)                                             1.014    22.467
n9472.out[0] (.names)                                            0.261    22.728
n9500.in[3] (.names)                                             1.014    23.742
n9500.out[0] (.names)                                            0.261    24.003
n9501.in[0] (.names)                                             1.014    25.016
n9501.out[0] (.names)                                            0.261    25.277
n9505.in[0] (.names)                                             1.014    26.291
n9505.out[0] (.names)                                            0.261    26.552
n9547.in[0] (.names)                                             1.014    27.566
n9547.out[0] (.names)                                            0.261    27.827
n9549.in[0] (.names)                                             1.014    28.841
n9549.out[0] (.names)                                            0.261    29.102
n9553.in[1] (.names)                                             1.014    30.116
n9553.out[0] (.names)                                            0.261    30.377
n9550.in[1] (.names)                                             1.014    31.390
n9550.out[0] (.names)                                            0.261    31.651
n9551.in[0] (.names)                                             1.014    32.665
n9551.out[0] (.names)                                            0.261    32.926
n9556.in[0] (.names)                                             1.014    33.940
n9556.out[0] (.names)                                            0.261    34.201
n9557.in[0] (.names)                                             1.014    35.215
n9557.out[0] (.names)                                            0.261    35.476
n9564.in[2] (.names)                                             1.014    36.490
n9564.out[0] (.names)                                            0.261    36.751
n9560.in[0] (.names)                                             1.014    37.765
n9560.out[0] (.names)                                            0.261    38.026
n9440.in[1] (.names)                                             1.014    39.039
n9440.out[0] (.names)                                            0.261    39.300
n9569.in[1] (.names)                                             1.014    40.314
n9569.out[0] (.names)                                            0.261    40.575
n9572.in[1] (.names)                                             1.014    41.589
n9572.out[0] (.names)                                            0.261    41.850
n9580.in[0] (.names)                                             1.014    42.864
n9580.out[0] (.names)                                            0.261    43.125
n9561.in[0] (.names)                                             1.014    44.139
n9561.out[0] (.names)                                            0.261    44.400
n9423.in[0] (.names)                                             1.014    45.413
n9423.out[0] (.names)                                            0.261    45.674
n9573.in[0] (.names)                                             1.014    46.688
n9573.out[0] (.names)                                            0.261    46.949
n9574.in[1] (.names)                                             1.014    47.963
n9574.out[0] (.names)                                            0.261    48.224
n9433.in[0] (.names)                                             1.014    49.238
n9433.out[0] (.names)                                            0.261    49.499
n9434.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9434.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n7698.Q[0] (.latch clocked by pclk)
Endpoint  : n8148.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7698.clk[0] (.latch)                                            1.014     1.014
n7698.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7686.in[0] (.names)                                             1.014     2.070
n7686.out[0] (.names)                                            0.261     2.331
n7683.in[0] (.names)                                             1.014     3.344
n7683.out[0] (.names)                                            0.261     3.605
n7619.in[1] (.names)                                             1.014     4.619
n7619.out[0] (.names)                                            0.261     4.880
n7715.in[2] (.names)                                             1.014     5.894
n7715.out[0] (.names)                                            0.261     6.155
n7717.in[0] (.names)                                             1.014     7.169
n7717.out[0] (.names)                                            0.261     7.430
n7716.in[0] (.names)                                             1.014     8.444
n7716.out[0] (.names)                                            0.261     8.705
n7607.in[0] (.names)                                             1.014     9.719
n7607.out[0] (.names)                                            0.261     9.980
n7713.in[1] (.names)                                             1.014    10.993
n7713.out[0] (.names)                                            0.261    11.254
n7714.in[0] (.names)                                             1.014    12.268
n7714.out[0] (.names)                                            0.261    12.529
n7721.in[1] (.names)                                             1.014    13.543
n7721.out[0] (.names)                                            0.261    13.804
n7722.in[0] (.names)                                             1.014    14.818
n7722.out[0] (.names)                                            0.261    15.079
n7731.in[0] (.names)                                             1.014    16.093
n7731.out[0] (.names)                                            0.261    16.354
n7732.in[1] (.names)                                             1.014    17.367
n7732.out[0] (.names)                                            0.261    17.628
n7733.in[0] (.names)                                             1.014    18.642
n7733.out[0] (.names)                                            0.261    18.903
n7735.in[0] (.names)                                             1.014    19.917
n7735.out[0] (.names)                                            0.261    20.178
n7711.in[0] (.names)                                             1.014    21.192
n7711.out[0] (.names)                                            0.261    21.453
n7644.in[2] (.names)                                             1.014    22.467
n7644.out[0] (.names)                                            0.261    22.728
n7700.in[0] (.names)                                             1.014    23.742
n7700.out[0] (.names)                                            0.261    24.003
n7681.in[0] (.names)                                             1.014    25.016
n7681.out[0] (.names)                                            0.261    25.277
n7645.in[1] (.names)                                             1.014    26.291
n7645.out[0] (.names)                                            0.261    26.552
n8160.in[2] (.names)                                             1.014    27.566
n8160.out[0] (.names)                                            0.261    27.827
n8161.in[1] (.names)                                             1.014    28.841
n8161.out[0] (.names)                                            0.261    29.102
n8163.in[0] (.names)                                             1.014    30.116
n8163.out[0] (.names)                                            0.261    30.377
n8164.in[2] (.names)                                             1.014    31.390
n8164.out[0] (.names)                                            0.261    31.651
n8165.in[0] (.names)                                             1.014    32.665
n8165.out[0] (.names)                                            0.261    32.926
n8106.in[0] (.names)                                             1.014    33.940
n8106.out[0] (.names)                                            0.261    34.201
n8169.in[0] (.names)                                             1.014    35.215
n8169.out[0] (.names)                                            0.261    35.476
n8171.in[0] (.names)                                             1.014    36.490
n8171.out[0] (.names)                                            0.261    36.751
n6458.in[0] (.names)                                             1.014    37.765
n6458.out[0] (.names)                                            0.261    38.026
n8172.in[0] (.names)                                             1.014    39.039
n8172.out[0] (.names)                                            0.261    39.300
n8173.in[1] (.names)                                             1.014    40.314
n8173.out[0] (.names)                                            0.261    40.575
n8174.in[1] (.names)                                             1.014    41.589
n8174.out[0] (.names)                                            0.261    41.850
n331.in[0] (.names)                                              1.014    42.864
n331.out[0] (.names)                                             0.261    43.125
n8175.in[0] (.names)                                             1.014    44.139
n8175.out[0] (.names)                                            0.261    44.400
n7271.in[0] (.names)                                             1.014    45.413
n7271.out[0] (.names)                                            0.261    45.674
n8176.in[0] (.names)                                             1.014    46.688
n8176.out[0] (.names)                                            0.261    46.949
n8177.in[0] (.names)                                             1.014    47.963
n8177.out[0] (.names)                                            0.261    48.224
n434.in[0] (.names)                                              1.014    49.238
n434.out[0] (.names)                                             0.261    49.499
n8148.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8148.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n6464.Q[0] (.latch clocked by pclk)
Endpoint  : n7698.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6464.clk[0] (.latch)                                            1.014     1.014
n6464.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7780.in[0] (.names)                                             1.014     2.070
n7780.out[0] (.names)                                            0.261     2.331
n7781.in[0] (.names)                                             1.014     3.344
n7781.out[0] (.names)                                            0.261     3.605
n7782.in[0] (.names)                                             1.014     4.619
n7782.out[0] (.names)                                            0.261     4.880
n7777.in[0] (.names)                                             1.014     5.894
n7777.out[0] (.names)                                            0.261     6.155
n7787.in[1] (.names)                                             1.014     7.169
n7787.out[0] (.names)                                            0.261     7.430
n7791.in[0] (.names)                                             1.014     8.444
n7791.out[0] (.names)                                            0.261     8.705
n7608.in[0] (.names)                                             1.014     9.719
n7608.out[0] (.names)                                            0.261     9.980
n7617.in[0] (.names)                                             1.014    10.993
n7617.out[0] (.names)                                            0.261    11.254
n7618.in[0] (.names)                                             1.014    12.268
n7618.out[0] (.names)                                            0.261    12.529
n7621.in[0] (.names)                                             1.014    13.543
n7621.out[0] (.names)                                            0.261    13.804
n7623.in[0] (.names)                                             1.014    14.818
n7623.out[0] (.names)                                            0.261    15.079
n7624.in[0] (.names)                                             1.014    16.093
n7624.out[0] (.names)                                            0.261    16.354
n7631.in[2] (.names)                                             1.014    17.367
n7631.out[0] (.names)                                            0.261    17.628
n7632.in[2] (.names)                                             1.014    18.642
n7632.out[0] (.names)                                            0.261    18.903
n7633.in[1] (.names)                                             1.014    19.917
n7633.out[0] (.names)                                            0.261    20.178
n7634.in[1] (.names)                                             1.014    21.192
n7634.out[0] (.names)                                            0.261    21.453
n7635.in[0] (.names)                                             1.014    22.467
n7635.out[0] (.names)                                            0.261    22.728
n7636.in[0] (.names)                                             1.014    23.742
n7636.out[0] (.names)                                            0.261    24.003
n7626.in[0] (.names)                                             1.014    25.016
n7626.out[0] (.names)                                            0.261    25.277
n7627.in[0] (.names)                                             1.014    26.291
n7627.out[0] (.names)                                            0.261    26.552
n7628.in[0] (.names)                                             1.014    27.566
n7628.out[0] (.names)                                            0.261    27.827
n7629.in[0] (.names)                                             1.014    28.841
n7629.out[0] (.names)                                            0.261    29.102
n7630.in[0] (.names)                                             1.014    30.116
n7630.out[0] (.names)                                            0.261    30.377
n7665.in[1] (.names)                                             1.014    31.390
n7665.out[0] (.names)                                            0.261    31.651
n7666.in[1] (.names)                                             1.014    32.665
n7666.out[0] (.names)                                            0.261    32.926
n7614.in[1] (.names)                                             1.014    33.940
n7614.out[0] (.names)                                            0.261    34.201
n7639.in[0] (.names)                                             1.014    35.215
n7639.out[0] (.names)                                            0.261    35.476
n7689.in[3] (.names)                                             1.014    36.490
n7689.out[0] (.names)                                            0.261    36.751
n7687.in[1] (.names)                                             1.014    37.765
n7687.out[0] (.names)                                            0.261    38.026
n7315.in[0] (.names)                                             1.014    39.039
n7315.out[0] (.names)                                            0.261    39.300
n6409.in[1] (.names)                                             1.014    40.314
n6409.out[0] (.names)                                            0.261    40.575
n7701.in[1] (.names)                                             1.014    41.589
n7701.out[0] (.names)                                            0.261    41.850
n7702.in[2] (.names)                                             1.014    42.864
n7702.out[0] (.names)                                            0.261    43.125
n7703.in[1] (.names)                                             1.014    44.139
n7703.out[0] (.names)                                            0.261    44.400
n7684.in[3] (.names)                                             1.014    45.413
n7684.out[0] (.names)                                            0.261    45.674
n7685.in[3] (.names)                                             1.014    46.688
n7685.out[0] (.names)                                            0.261    46.949
n7690.in[1] (.names)                                             1.014    47.963
n7690.out[0] (.names)                                            0.261    48.224
n7697.in[2] (.names)                                             1.014    49.238
n7697.out[0] (.names)                                            0.261    49.499
n7698.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7698.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 88
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n4014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4573.in[2] (.names)                                             1.014    10.993
n4573.out[0] (.names)                                            0.261    11.254
n4498.in[0] (.names)                                             1.014    12.268
n4498.out[0] (.names)                                            0.261    12.529
n4556.in[0] (.names)                                             1.014    13.543
n4556.out[0] (.names)                                            0.261    13.804
n4224.in[1] (.names)                                             1.014    14.818
n4224.out[0] (.names)                                            0.261    15.079
n4225.in[1] (.names)                                             1.014    16.093
n4225.out[0] (.names)                                            0.261    16.354
n4227.in[0] (.names)                                             1.014    17.367
n4227.out[0] (.names)                                            0.261    17.628
n4228.in[1] (.names)                                             1.014    18.642
n4228.out[0] (.names)                                            0.261    18.903
n4229.in[0] (.names)                                             1.014    19.917
n4229.out[0] (.names)                                            0.261    20.178
n4230.in[0] (.names)                                             1.014    21.192
n4230.out[0] (.names)                                            0.261    21.453
n4270.in[0] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4271.in[0] (.names)                                             1.014    23.742
n4271.out[0] (.names)                                            0.261    24.003
n4272.in[0] (.names)                                             1.014    25.016
n4272.out[0] (.names)                                            0.261    25.277
n4274.in[0] (.names)                                             1.014    26.291
n4274.out[0] (.names)                                            0.261    26.552
n4275.in[0] (.names)                                             1.014    27.566
n4275.out[0] (.names)                                            0.261    27.827
n4278.in[0] (.names)                                             1.014    28.841
n4278.out[0] (.names)                                            0.261    29.102
n4262.in[1] (.names)                                             1.014    30.116
n4262.out[0] (.names)                                            0.261    30.377
n4263.in[1] (.names)                                             1.014    31.390
n4263.out[0] (.names)                                            0.261    31.651
n4264.in[0] (.names)                                             1.014    32.665
n4264.out[0] (.names)                                            0.261    32.926
n4265.in[1] (.names)                                             1.014    33.940
n4265.out[0] (.names)                                            0.261    34.201
n4266.in[0] (.names)                                             1.014    35.215
n4266.out[0] (.names)                                            0.261    35.476
n4267.in[0] (.names)                                             1.014    36.490
n4267.out[0] (.names)                                            0.261    36.751
n4294.in[0] (.names)                                             1.014    37.765
n4294.out[0] (.names)                                            0.261    38.026
n4329.in[2] (.names)                                             1.014    39.039
n4329.out[0] (.names)                                            0.261    39.300
n4377.in[1] (.names)                                             1.014    40.314
n4377.out[0] (.names)                                            0.261    40.575
n4378.in[1] (.names)                                             1.014    41.589
n4378.out[0] (.names)                                            0.261    41.850
n4025.in[3] (.names)                                             1.014    42.864
n4025.out[0] (.names)                                            0.261    43.125
n4379.in[0] (.names)                                             1.014    44.139
n4379.out[0] (.names)                                            0.261    44.400
n4021.in[0] (.names)                                             1.014    45.413
n4021.out[0] (.names)                                            0.261    45.674
n4380.in[0] (.names)                                             1.014    46.688
n4380.out[0] (.names)                                            0.261    46.949
n4382.in[3] (.names)                                             1.014    47.963
n4382.out[0] (.names)                                            0.261    48.224
n4013.in[1] (.names)                                             1.014    49.238
n4013.out[0] (.names)                                            0.261    49.499
n4014.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4014.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 89
Startpoint: n1357.Q[0] (.latch clocked by pclk)
Endpoint  : n5702.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1357.clk[0] (.latch)                                            1.014     1.014
n1357.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9900.in[0] (.names)                                             1.014     2.070
n9900.out[0] (.names)                                            0.261     2.331
n9905.in[0] (.names)                                             1.014     3.344
n9905.out[0] (.names)                                            0.261     3.605
n9902.in[0] (.names)                                             1.014     4.619
n9902.out[0] (.names)                                            0.261     4.880
n9903.in[1] (.names)                                             1.014     5.894
n9903.out[0] (.names)                                            0.261     6.155
n9906.in[1] (.names)                                             1.014     7.169
n9906.out[0] (.names)                                            0.261     7.430
n9907.in[1] (.names)                                             1.014     8.444
n9907.out[0] (.names)                                            0.261     8.705
n10189.in[0] (.names)                                            1.014     9.719
n10189.out[0] (.names)                                           0.261     9.980
n10190.in[1] (.names)                                            1.014    10.993
n10190.out[0] (.names)                                           0.261    11.254
n10198.in[0] (.names)                                            1.014    12.268
n10198.out[0] (.names)                                           0.261    12.529
n10199.in[0] (.names)                                            1.014    13.543
n10199.out[0] (.names)                                           0.261    13.804
n10202.in[0] (.names)                                            1.014    14.818
n10202.out[0] (.names)                                           0.261    15.079
n10200.in[0] (.names)                                            1.014    16.093
n10200.out[0] (.names)                                           0.261    16.354
n10201.in[1] (.names)                                            1.014    17.367
n10201.out[0] (.names)                                           0.261    17.628
n10034.in[0] (.names)                                            1.014    18.642
n10034.out[0] (.names)                                           0.261    18.903
n10035.in[1] (.names)                                            1.014    19.917
n10035.out[0] (.names)                                           0.261    20.178
n10058.in[1] (.names)                                            1.014    21.192
n10058.out[0] (.names)                                           0.261    21.453
n10047.in[0] (.names)                                            1.014    22.467
n10047.out[0] (.names)                                           0.261    22.728
n10060.in[1] (.names)                                            1.014    23.742
n10060.out[0] (.names)                                           0.261    24.003
n10064.in[2] (.names)                                            1.014    25.016
n10064.out[0] (.names)                                           0.261    25.277
n10065.in[0] (.names)                                            1.014    26.291
n10065.out[0] (.names)                                           0.261    26.552
n10037.in[1] (.names)                                            1.014    27.566
n10037.out[0] (.names)                                           0.261    27.827
n9976.in[0] (.names)                                             1.014    28.841
n9976.out[0] (.names)                                            0.261    29.102
n10038.in[0] (.names)                                            1.014    30.116
n10038.out[0] (.names)                                           0.261    30.377
n10039.in[0] (.names)                                            1.014    31.390
n10039.out[0] (.names)                                           0.261    31.651
n10040.in[0] (.names)                                            1.014    32.665
n10040.out[0] (.names)                                           0.261    32.926
n10041.in[0] (.names)                                            1.014    33.940
n10041.out[0] (.names)                                           0.261    34.201
n10042.in[1] (.names)                                            1.014    35.215
n10042.out[0] (.names)                                           0.261    35.476
n10043.in[1] (.names)                                            1.014    36.490
n10043.out[0] (.names)                                           0.261    36.751
n10044.in[1] (.names)                                            1.014    37.765
n10044.out[0] (.names)                                           0.261    38.026
n10045.in[1] (.names)                                            1.014    39.039
n10045.out[0] (.names)                                           0.261    39.300
n10046.in[1] (.names)                                            1.014    40.314
n10046.out[0] (.names)                                           0.261    40.575
n10048.in[2] (.names)                                            1.014    41.589
n10048.out[0] (.names)                                           0.261    41.850
n10049.in[1] (.names)                                            1.014    42.864
n10049.out[0] (.names)                                           0.261    43.125
n10050.in[0] (.names)                                            1.014    44.139
n10050.out[0] (.names)                                           0.261    44.400
n10051.in[0] (.names)                                            1.014    45.413
n10051.out[0] (.names)                                           0.261    45.674
n9382.in[0] (.names)                                             1.014    46.688
n9382.out[0] (.names)                                            0.261    46.949
n9712.in[0] (.names)                                             1.014    47.963
n9712.out[0] (.names)                                            0.261    48.224
n9435.in[0] (.names)                                             1.014    49.238
n9435.out[0] (.names)                                            0.261    49.499
n5702.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5702.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 90
Startpoint: n3974.Q[0] (.latch clocked by pclk)
Endpoint  : n4698.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3974.clk[0] (.latch)                                            1.014     1.014
n3974.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4113.in[1] (.names)                                             1.014     2.070
n4113.out[0] (.names)                                            0.261     2.331
n4114.in[0] (.names)                                             1.014     3.344
n4114.out[0] (.names)                                            0.261     3.605
n4098.in[0] (.names)                                             1.014     4.619
n4098.out[0] (.names)                                            0.261     4.880
n4099.in[0] (.names)                                             1.014     5.894
n4099.out[0] (.names)                                            0.261     6.155
n4089.in[1] (.names)                                             1.014     7.169
n4089.out[0] (.names)                                            0.261     7.430
n4100.in[0] (.names)                                             1.014     8.444
n4100.out[0] (.names)                                            0.261     8.705
n4101.in[0] (.names)                                             1.014     9.719
n4101.out[0] (.names)                                            0.261     9.980
n4070.in[0] (.names)                                             1.014    10.993
n4070.out[0] (.names)                                            0.261    11.254
n4032.in[2] (.names)                                             1.014    12.268
n4032.out[0] (.names)                                            0.261    12.529
n4029.in[0] (.names)                                             1.014    13.543
n4029.out[0] (.names)                                            0.261    13.804
n4031.in[0] (.names)                                             1.014    14.818
n4031.out[0] (.names)                                            0.261    15.079
n4116.in[2] (.names)                                             1.014    16.093
n4116.out[0] (.names)                                            0.261    16.354
n4076.in[3] (.names)                                             1.014    17.367
n4076.out[0] (.names)                                            0.261    17.628
n4255.in[0] (.names)                                             1.014    18.642
n4255.out[0] (.names)                                            0.261    18.903
n4256.in[0] (.names)                                             1.014    19.917
n4256.out[0] (.names)                                            0.261    20.178
n4257.in[2] (.names)                                             1.014    21.192
n4257.out[0] (.names)                                            0.261    21.453
n4258.in[1] (.names)                                             1.014    22.467
n4258.out[0] (.names)                                            0.261    22.728
n4247.in[0] (.names)                                             1.014    23.742
n4247.out[0] (.names)                                            0.261    24.003
n4248.in[1] (.names)                                             1.014    25.016
n4248.out[0] (.names)                                            0.261    25.277
n4250.in[1] (.names)                                             1.014    26.291
n4250.out[0] (.names)                                            0.261    26.552
n4308.in[3] (.names)                                             1.014    27.566
n4308.out[0] (.names)                                            0.261    27.827
n4314.in[0] (.names)                                             1.014    28.841
n4314.out[0] (.names)                                            0.261    29.102
n4320.in[1] (.names)                                             1.014    30.116
n4320.out[0] (.names)                                            0.261    30.377
n4321.in[0] (.names)                                             1.014    31.390
n4321.out[0] (.names)                                            0.261    31.651
n4322.in[0] (.names)                                             1.014    32.665
n4322.out[0] (.names)                                            0.261    32.926
n4315.in[1] (.names)                                             1.014    33.940
n4315.out[0] (.names)                                            0.261    34.201
n4282.in[0] (.names)                                             1.014    35.215
n4282.out[0] (.names)                                            0.261    35.476
n4324.in[0] (.names)                                             1.014    36.490
n4324.out[0] (.names)                                            0.261    36.751
n4325.in[0] (.names)                                             1.014    37.765
n4325.out[0] (.names)                                            0.261    38.026
n4707.in[1] (.names)                                             1.014    39.039
n4707.out[0] (.names)                                            0.261    39.300
n4708.in[0] (.names)                                             1.014    40.314
n4708.out[0] (.names)                                            0.261    40.575
n4709.in[0] (.names)                                             1.014    41.589
n4709.out[0] (.names)                                            0.261    41.850
n4700.in[0] (.names)                                             1.014    42.864
n4700.out[0] (.names)                                            0.261    43.125
n4701.in[3] (.names)                                             1.014    44.139
n4701.out[0] (.names)                                            0.261    44.400
n4702.in[0] (.names)                                             1.014    45.413
n4702.out[0] (.names)                                            0.261    45.674
n4705.in[1] (.names)                                             1.014    46.688
n4705.out[0] (.names)                                            0.261    46.949
n4706.in[0] (.names)                                             1.014    47.963
n4706.out[0] (.names)                                            0.261    48.224
n420.in[1] (.names)                                              1.014    49.238
n420.out[0] (.names)                                             0.261    49.499
n4698.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4698.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 91
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n3981.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4631.in[1] (.names)                                             1.014    10.993
n4631.out[0] (.names)                                            0.261    11.254
n4633.in[1] (.names)                                             1.014    12.268
n4633.out[0] (.names)                                            0.261    12.529
n4628.in[1] (.names)                                             1.014    13.543
n4628.out[0] (.names)                                            0.261    13.804
n4629.in[0] (.names)                                             1.014    14.818
n4629.out[0] (.names)                                            0.261    15.079
n4599.in[0] (.names)                                             1.014    16.093
n4599.out[0] (.names)                                            0.261    16.354
n4600.in[2] (.names)                                             1.014    17.367
n4600.out[0] (.names)                                            0.261    17.628
n4602.in[2] (.names)                                             1.014    18.642
n4602.out[0] (.names)                                            0.261    18.903
n4603.in[0] (.names)                                             1.014    19.917
n4603.out[0] (.names)                                            0.261    20.178
n4605.in[2] (.names)                                             1.014    21.192
n4605.out[0] (.names)                                            0.261    21.453
n4611.in[2] (.names)                                             1.014    22.467
n4611.out[0] (.names)                                            0.261    22.728
n4616.in[2] (.names)                                             1.014    23.742
n4616.out[0] (.names)                                            0.261    24.003
n4617.in[0] (.names)                                             1.014    25.016
n4617.out[0] (.names)                                            0.261    25.277
n4618.in[0] (.names)                                             1.014    26.291
n4618.out[0] (.names)                                            0.261    26.552
n4619.in[0] (.names)                                             1.014    27.566
n4619.out[0] (.names)                                            0.261    27.827
n4620.in[1] (.names)                                             1.014    28.841
n4620.out[0] (.names)                                            0.261    29.102
n4622.in[2] (.names)                                             1.014    30.116
n4622.out[0] (.names)                                            0.261    30.377
n4623.in[3] (.names)                                             1.014    31.390
n4623.out[0] (.names)                                            0.261    31.651
n4624.in[0] (.names)                                             1.014    32.665
n4624.out[0] (.names)                                            0.261    32.926
n4626.in[0] (.names)                                             1.014    33.940
n4626.out[0] (.names)                                            0.261    34.201
n4635.in[1] (.names)                                             1.014    35.215
n4635.out[0] (.names)                                            0.261    35.476
n4517.in[0] (.names)                                             1.014    36.490
n4517.out[0] (.names)                                            0.261    36.751
n4873.in[2] (.names)                                             1.014    37.765
n4873.out[0] (.names)                                            0.261    38.026
n4926.in[0] (.names)                                             1.014    39.039
n4926.out[0] (.names)                                            0.261    39.300
n4927.in[0] (.names)                                             1.014    40.314
n4927.out[0] (.names)                                            0.261    40.575
n4928.in[0] (.names)                                             1.014    41.589
n4928.out[0] (.names)                                            0.261    41.850
n4922.in[0] (.names)                                             1.014    42.864
n4922.out[0] (.names)                                            0.261    43.125
n4923.in[0] (.names)                                             1.014    44.139
n4923.out[0] (.names)                                            0.261    44.400
n4929.in[1] (.names)                                             1.014    45.413
n4929.out[0] (.names)                                            0.261    45.674
n4930.in[1] (.names)                                             1.014    46.688
n4930.out[0] (.names)                                            0.261    46.949
n3939.in[0] (.names)                                             1.014    47.963
n3939.out[0] (.names)                                            0.261    48.224
n3980.in[0] (.names)                                             1.014    49.238
n3980.out[0] (.names)                                            0.261    49.499
n3981.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3981.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 92
Startpoint: n340.Q[0] (.latch clocked by pclk)
Endpoint  : n3943.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
n340.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4491.in[0] (.names)                                             1.014     2.070
n4491.out[0] (.names)                                            0.261     2.331
n4557.in[1] (.names)                                             1.014     3.344
n4557.out[0] (.names)                                            0.261     3.605
n4559.in[0] (.names)                                             1.014     4.619
n4559.out[0] (.names)                                            0.261     4.880
n4560.in[1] (.names)                                             1.014     5.894
n4560.out[0] (.names)                                            0.261     6.155
n4553.in[2] (.names)                                             1.014     7.169
n4553.out[0] (.names)                                            0.261     7.430
n4492.in[0] (.names)                                             1.014     8.444
n4492.out[0] (.names)                                            0.261     8.705
n4554.in[0] (.names)                                             1.014     9.719
n4554.out[0] (.names)                                            0.261     9.980
n4631.in[1] (.names)                                             1.014    10.993
n4631.out[0] (.names)                                            0.261    11.254
n4633.in[1] (.names)                                             1.014    12.268
n4633.out[0] (.names)                                            0.261    12.529
n4628.in[1] (.names)                                             1.014    13.543
n4628.out[0] (.names)                                            0.261    13.804
n4629.in[0] (.names)                                             1.014    14.818
n4629.out[0] (.names)                                            0.261    15.079
n4599.in[0] (.names)                                             1.014    16.093
n4599.out[0] (.names)                                            0.261    16.354
n4600.in[2] (.names)                                             1.014    17.367
n4600.out[0] (.names)                                            0.261    17.628
n4602.in[2] (.names)                                             1.014    18.642
n4602.out[0] (.names)                                            0.261    18.903
n4603.in[0] (.names)                                             1.014    19.917
n4603.out[0] (.names)                                            0.261    20.178
n4605.in[2] (.names)                                             1.014    21.192
n4605.out[0] (.names)                                            0.261    21.453
n4611.in[2] (.names)                                             1.014    22.467
n4611.out[0] (.names)                                            0.261    22.728
n4616.in[2] (.names)                                             1.014    23.742
n4616.out[0] (.names)                                            0.261    24.003
n4617.in[0] (.names)                                             1.014    25.016
n4617.out[0] (.names)                                            0.261    25.277
n4618.in[0] (.names)                                             1.014    26.291
n4618.out[0] (.names)                                            0.261    26.552
n4619.in[0] (.names)                                             1.014    27.566
n4619.out[0] (.names)                                            0.261    27.827
n4514.in[1] (.names)                                             1.014    28.841
n4514.out[0] (.names)                                            0.261    29.102
n4545.in[2] (.names)                                             1.014    30.116
n4545.out[0] (.names)                                            0.261    30.377
n4811.in[2] (.names)                                             1.014    31.390
n4811.out[0] (.names)                                            0.261    31.651
n4815.in[2] (.names)                                             1.014    32.665
n4815.out[0] (.names)                                            0.261    32.926
n4725.in[0] (.names)                                             1.014    33.940
n4725.out[0] (.names)                                            0.261    34.201
n4727.in[0] (.names)                                             1.014    35.215
n4727.out[0] (.names)                                            0.261    35.476
n4734.in[0] (.names)                                             1.014    36.490
n4734.out[0] (.names)                                            0.261    36.751
n4735.in[2] (.names)                                             1.014    37.765
n4735.out[0] (.names)                                            0.261    38.026
n4736.in[0] (.names)                                             1.014    39.039
n4736.out[0] (.names)                                            0.261    39.300
n4685.in[0] (.names)                                             1.014    40.314
n4685.out[0] (.names)                                            0.261    40.575
n3941.in[0] (.names)                                             1.014    41.589
n3941.out[0] (.names)                                            0.261    41.850
n4737.in[0] (.names)                                             1.014    42.864
n4737.out[0] (.names)                                            0.261    43.125
n4738.in[2] (.names)                                             1.014    44.139
n4738.out[0] (.names)                                            0.261    44.400
n4740.in[1] (.names)                                             1.014    45.413
n4740.out[0] (.names)                                            0.261    45.674
n4012.in[0] (.names)                                             1.014    46.688
n4012.out[0] (.names)                                            0.261    46.949
n4728.in[0] (.names)                                             1.014    47.963
n4728.out[0] (.names)                                            0.261    48.224
n3942.in[0] (.names)                                             1.014    49.238
n3942.out[0] (.names)                                            0.261    49.499
n3943.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3943.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 93
Startpoint: n9319.Q[0] (.latch clocked by pclk)
Endpoint  : n9723.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9319.clk[0] (.latch)                                            1.014     1.014
n9319.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10698.in[1] (.names)                                            1.014     2.070
n10698.out[0] (.names)                                           0.261     2.331
n10699.in[2] (.names)                                            1.014     3.344
n10699.out[0] (.names)                                           0.261     3.605
n10663.in[1] (.names)                                            1.014     4.619
n10663.out[0] (.names)                                           0.261     4.880
n10705.in[1] (.names)                                            1.014     5.894
n10705.out[0] (.names)                                           0.261     6.155
n10707.in[1] (.names)                                            1.014     7.169
n10707.out[0] (.names)                                           0.261     7.430
n10767.in[0] (.names)                                            1.014     8.444
n10767.out[0] (.names)                                           0.261     8.705
n10769.in[1] (.names)                                            1.014     9.719
n10769.out[0] (.names)                                           0.261     9.980
n10770.in[0] (.names)                                            1.014    10.993
n10770.out[0] (.names)                                           0.261    11.254
n10771.in[1] (.names)                                            1.014    12.268
n10771.out[0] (.names)                                           0.261    12.529
n10773.in[1] (.names)                                            1.014    13.543
n10773.out[0] (.names)                                           0.261    13.804
n10775.in[0] (.names)                                            1.014    14.818
n10775.out[0] (.names)                                           0.261    15.079
n10776.in[0] (.names)                                            1.014    16.093
n10776.out[0] (.names)                                           0.261    16.354
n10687.in[2] (.names)                                            1.014    17.367
n10687.out[0] (.names)                                           0.261    17.628
n10911.in[1] (.names)                                            1.014    18.642
n10911.out[0] (.names)                                           0.261    18.903
n10912.in[0] (.names)                                            1.014    19.917
n10912.out[0] (.names)                                           0.261    20.178
n10886.in[0] (.names)                                            1.014    21.192
n10886.out[0] (.names)                                           0.261    21.453
n10887.in[1] (.names)                                            1.014    22.467
n10887.out[0] (.names)                                           0.261    22.728
n10891.in[0] (.names)                                            1.014    23.742
n10891.out[0] (.names)                                           0.261    24.003
n10874.in[1] (.names)                                            1.014    25.016
n10874.out[0] (.names)                                           0.261    25.277
n10895.in[0] (.names)                                            1.014    26.291
n10895.out[0] (.names)                                           0.261    26.552
n10897.in[0] (.names)                                            1.014    27.566
n10897.out[0] (.names)                                           0.261    27.827
n10898.in[0] (.names)                                            1.014    28.841
n10898.out[0] (.names)                                           0.261    29.102
n10899.in[1] (.names)                                            1.014    30.116
n10899.out[0] (.names)                                           0.261    30.377
n10870.in[0] (.names)                                            1.014    31.390
n10870.out[0] (.names)                                           0.261    31.651
n10871.in[1] (.names)                                            1.014    32.665
n10871.out[0] (.names)                                           0.261    32.926
n10876.in[1] (.names)                                            1.014    33.940
n10876.out[0] (.names)                                           0.261    34.201
n10877.in[1] (.names)                                            1.014    35.215
n10877.out[0] (.names)                                           0.261    35.476
n10880.in[0] (.names)                                            1.014    36.490
n10880.out[0] (.names)                                           0.261    36.751
n10878.in[0] (.names)                                            1.014    37.765
n10878.out[0] (.names)                                           0.261    38.026
n10881.in[0] (.names)                                            1.014    39.039
n10881.out[0] (.names)                                           0.261    39.300
n10875.in[0] (.names)                                            1.014    40.314
n10875.out[0] (.names)                                           0.261    40.575
n10849.in[0] (.names)                                            1.014    41.589
n10849.out[0] (.names)                                           0.261    41.850
n10850.in[0] (.names)                                            1.014    42.864
n10850.out[0] (.names)                                           0.261    43.125
n10853.in[1] (.names)                                            1.014    44.139
n10853.out[0] (.names)                                           0.261    44.400
n10854.in[3] (.names)                                            1.014    45.413
n10854.out[0] (.names)                                           0.261    45.674
n10855.in[1] (.names)                                            1.014    46.688
n10855.out[0] (.names)                                           0.261    46.949
n10856.in[1] (.names)                                            1.014    47.963
n10856.out[0] (.names)                                           0.261    48.224
n9722.in[1] (.names)                                             1.014    49.238
n9722.out[0] (.names)                                            0.261    49.499
n9723.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9723.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 94
Startpoint: n9319.Q[0] (.latch clocked by pclk)
Endpoint  : n9693.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9319.clk[0] (.latch)                                            1.014     1.014
n9319.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10698.in[1] (.names)                                            1.014     2.070
n10698.out[0] (.names)                                           0.261     2.331
n10699.in[2] (.names)                                            1.014     3.344
n10699.out[0] (.names)                                           0.261     3.605
n10663.in[1] (.names)                                            1.014     4.619
n10663.out[0] (.names)                                           0.261     4.880
n10705.in[1] (.names)                                            1.014     5.894
n10705.out[0] (.names)                                           0.261     6.155
n10707.in[1] (.names)                                            1.014     7.169
n10707.out[0] (.names)                                           0.261     7.430
n10767.in[0] (.names)                                            1.014     8.444
n10767.out[0] (.names)                                           0.261     8.705
n10769.in[1] (.names)                                            1.014     9.719
n10769.out[0] (.names)                                           0.261     9.980
n10770.in[0] (.names)                                            1.014    10.993
n10770.out[0] (.names)                                           0.261    11.254
n10771.in[1] (.names)                                            1.014    12.268
n10771.out[0] (.names)                                           0.261    12.529
n10773.in[1] (.names)                                            1.014    13.543
n10773.out[0] (.names)                                           0.261    13.804
n10775.in[0] (.names)                                            1.014    14.818
n10775.out[0] (.names)                                           0.261    15.079
n10776.in[0] (.names)                                            1.014    16.093
n10776.out[0] (.names)                                           0.261    16.354
n10687.in[2] (.names)                                            1.014    17.367
n10687.out[0] (.names)                                           0.261    17.628
n10763.in[1] (.names)                                            1.014    18.642
n10763.out[0] (.names)                                           0.261    18.903
n10794.in[0] (.names)                                            1.014    19.917
n10794.out[0] (.names)                                           0.261    20.178
n10818.in[0] (.names)                                            1.014    21.192
n10818.out[0] (.names)                                           0.261    21.453
n10819.in[0] (.names)                                            1.014    22.467
n10819.out[0] (.names)                                           0.261    22.728
n10820.in[2] (.names)                                            1.014    23.742
n10820.out[0] (.names)                                           0.261    24.003
n10821.in[1] (.names)                                            1.014    25.016
n10821.out[0] (.names)                                           0.261    25.277
n10823.in[1] (.names)                                            1.014    26.291
n10823.out[0] (.names)                                           0.261    26.552
n10824.in[1] (.names)                                            1.014    27.566
n10824.out[0] (.names)                                           0.261    27.827
n9696.in[2] (.names)                                             1.014    28.841
n9696.out[0] (.names)                                            0.261    29.102
n10827.in[0] (.names)                                            1.014    30.116
n10827.out[0] (.names)                                           0.261    30.377
n10828.in[1] (.names)                                            1.014    31.390
n10828.out[0] (.names)                                           0.261    31.651
n10798.in[0] (.names)                                            1.014    32.665
n10798.out[0] (.names)                                           0.261    32.926
n10799.in[0] (.names)                                            1.014    33.940
n10799.out[0] (.names)                                           0.261    34.201
n10800.in[0] (.names)                                            1.014    35.215
n10800.out[0] (.names)                                           0.261    35.476
n10801.in[0] (.names)                                            1.014    36.490
n10801.out[0] (.names)                                           0.261    36.751
n10802.in[0] (.names)                                            1.014    37.765
n10802.out[0] (.names)                                           0.261    38.026
n10803.in[0] (.names)                                            1.014    39.039
n10803.out[0] (.names)                                           0.261    39.300
n10807.in[2] (.names)                                            1.014    40.314
n10807.out[0] (.names)                                           0.261    40.575
n10809.in[3] (.names)                                            1.014    41.589
n10809.out[0] (.names)                                           0.261    41.850
n10814.in[1] (.names)                                            1.014    42.864
n10814.out[0] (.names)                                           0.261    43.125
n10815.in[0] (.names)                                            1.014    44.139
n10815.out[0] (.names)                                           0.261    44.400
n10816.in[0] (.names)                                            1.014    45.413
n10816.out[0] (.names)                                           0.261    45.674
n10817.in[2] (.names)                                            1.014    46.688
n10817.out[0] (.names)                                           0.261    46.949
n9690.in[0] (.names)                                             1.014    47.963
n9690.out[0] (.names)                                            0.261    48.224
n9692.in[0] (.names)                                             1.014    49.238
n9692.out[0] (.names)                                            0.261    49.499
n9693.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9693.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 95
Startpoint: n7520.Q[0] (.latch clocked by pclk)
Endpoint  : n7264.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7520.clk[0] (.latch)                                            1.014     1.014
n7520.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7521.in[0] (.names)                                             1.014     2.070
n7521.out[0] (.names)                                            0.261     2.331
n7522.in[0] (.names)                                             1.014     3.344
n7522.out[0] (.names)                                            0.261     3.605
n7518.in[0] (.names)                                             1.014     4.619
n7518.out[0] (.names)                                            0.261     4.880
n7465.in[0] (.names)                                             1.014     5.894
n7465.out[0] (.names)                                            0.261     6.155
n7466.in[1] (.names)                                             1.014     7.169
n7466.out[0] (.names)                                            0.261     7.430
n7468.in[1] (.names)                                             1.014     8.444
n7468.out[0] (.names)                                            0.261     8.705
n7469.in[1] (.names)                                             1.014     9.719
n7469.out[0] (.names)                                            0.261     9.980
n7470.in[0] (.names)                                             1.014    10.993
n7470.out[0] (.names)                                            0.261    11.254
n7473.in[1] (.names)                                             1.014    12.268
n7473.out[0] (.names)                                            0.261    12.529
n7474.in[0] (.names)                                             1.014    13.543
n7474.out[0] (.names)                                            0.261    13.804
n7481.in[3] (.names)                                             1.014    14.818
n7481.out[0] (.names)                                            0.261    15.079
n7456.in[1] (.names)                                             1.014    16.093
n7456.out[0] (.names)                                            0.261    16.354
n7452.in[1] (.names)                                             1.014    17.367
n7452.out[0] (.names)                                            0.261    17.628
n7450.in[1] (.names)                                             1.014    18.642
n7450.out[0] (.names)                                            0.261    18.903
n7446.in[0] (.names)                                             1.014    19.917
n7446.out[0] (.names)                                            0.261    20.178
n7449.in[0] (.names)                                             1.014    21.192
n7449.out[0] (.names)                                            0.261    21.453
n7453.in[0] (.names)                                             1.014    22.467
n7453.out[0] (.names)                                            0.261    22.728
n7454.in[0] (.names)                                             1.014    23.742
n7454.out[0] (.names)                                            0.261    24.003
n7433.in[0] (.names)                                             1.014    25.016
n7433.out[0] (.names)                                            0.261    25.277
n7462.in[0] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7463.in[0] (.names)                                             1.014    27.566
n7463.out[0] (.names)                                            0.261    27.827
n7408.in[0] (.names)                                             1.014    28.841
n7408.out[0] (.names)                                            0.261    29.102
n8630.in[0] (.names)                                             1.014    30.116
n8630.out[0] (.names)                                            0.261    30.377
n8631.in[0] (.names)                                             1.014    31.390
n8631.out[0] (.names)                                            0.261    31.651
n8633.in[0] (.names)                                             1.014    32.665
n8633.out[0] (.names)                                            0.261    32.926
n8634.in[0] (.names)                                             1.014    33.940
n8634.out[0] (.names)                                            0.261    34.201
n8638.in[2] (.names)                                             1.014    35.215
n8638.out[0] (.names)                                            0.261    35.476
n8639.in[0] (.names)                                             1.014    36.490
n8639.out[0] (.names)                                            0.261    36.751
n8635.in[1] (.names)                                             1.014    37.765
n8635.out[0] (.names)                                            0.261    38.026
n8636.in[0] (.names)                                             1.014    39.039
n8636.out[0] (.names)                                            0.261    39.300
n8654.in[2] (.names)                                             1.014    40.314
n8654.out[0] (.names)                                            0.261    40.575
n8657.in[1] (.names)                                             1.014    41.589
n8657.out[0] (.names)                                            0.261    41.850
n8659.in[1] (.names)                                             1.014    42.864
n8659.out[0] (.names)                                            0.261    43.125
n8660.in[0] (.names)                                             1.014    44.139
n8660.out[0] (.names)                                            0.261    44.400
n7341.in[0] (.names)                                             1.014    45.413
n7341.out[0] (.names)                                            0.261    45.674
n7290.in[0] (.names)                                             1.014    46.688
n7290.out[0] (.names)                                            0.261    46.949
n7367.in[0] (.names)                                             1.014    47.963
n7367.out[0] (.names)                                            0.261    48.224
n7263.in[0] (.names)                                             1.014    49.238
n7263.out[0] (.names)                                            0.261    49.499
n7264.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7264.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 96
Startpoint: n4577.Q[0] (.latch clocked by pclk)
Endpoint  : n430.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4577.clk[0] (.latch)                                            1.014     1.014
n4577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4578.in[1] (.names)                                             1.014     2.070
n4578.out[0] (.names)                                            0.261     2.331
n4580.in[0] (.names)                                             1.014     3.344
n4580.out[0] (.names)                                            0.261     3.605
n4581.in[2] (.names)                                             1.014     4.619
n4581.out[0] (.names)                                            0.261     4.880
n4575.in[0] (.names)                                             1.014     5.894
n4575.out[0] (.names)                                            0.261     6.155
n4583.in[0] (.names)                                             1.014     7.169
n4583.out[0] (.names)                                            0.261     7.430
n4587.in[3] (.names)                                             1.014     8.444
n4587.out[0] (.names)                                            0.261     8.705
n4574.in[0] (.names)                                             1.014     9.719
n4574.out[0] (.names)                                            0.261     9.980
n4590.in[1] (.names)                                             1.014    10.993
n4590.out[0] (.names)                                            0.261    11.254
n4592.in[1] (.names)                                             1.014    12.268
n4592.out[0] (.names)                                            0.261    12.529
n4593.in[0] (.names)                                             1.014    13.543
n4593.out[0] (.names)                                            0.261    13.804
n4595.in[0] (.names)                                             1.014    14.818
n4595.out[0] (.names)                                            0.261    15.079
n4447.in[0] (.names)                                             1.014    16.093
n4447.out[0] (.names)                                            0.261    16.354
n4434.in[0] (.names)                                             1.014    17.367
n4434.out[0] (.names)                                            0.261    17.628
n4435.in[0] (.names)                                             1.014    18.642
n4435.out[0] (.names)                                            0.261    18.903
n4399.in[1] (.names)                                             1.014    19.917
n4399.out[0] (.names)                                            0.261    20.178
n4432.in[0] (.names)                                             1.014    21.192
n4432.out[0] (.names)                                            0.261    21.453
n4436.in[1] (.names)                                             1.014    22.467
n4436.out[0] (.names)                                            0.261    22.728
n4437.in[0] (.names)                                             1.014    23.742
n4437.out[0] (.names)                                            0.261    24.003
n4439.in[0] (.names)                                             1.014    25.016
n4439.out[0] (.names)                                            0.261    25.277
n4440.in[0] (.names)                                             1.014    26.291
n4440.out[0] (.names)                                            0.261    26.552
n4441.in[1] (.names)                                             1.014    27.566
n4441.out[0] (.names)                                            0.261    27.827
n4442.in[1] (.names)                                             1.014    28.841
n4442.out[0] (.names)                                            0.261    29.102
n4457.in[1] (.names)                                             1.014    30.116
n4457.out[0] (.names)                                            0.261    30.377
n4458.in[0] (.names)                                             1.014    31.390
n4458.out[0] (.names)                                            0.261    31.651
n4452.in[0] (.names)                                             1.014    32.665
n4452.out[0] (.names)                                            0.261    32.926
n4455.in[1] (.names)                                             1.014    33.940
n4455.out[0] (.names)                                            0.261    34.201
n4462.in[1] (.names)                                             1.014    35.215
n4462.out[0] (.names)                                            0.261    35.476
n4464.in[1] (.names)                                             1.014    36.490
n4464.out[0] (.names)                                            0.261    36.751
n4465.in[1] (.names)                                             1.014    37.765
n4465.out[0] (.names)                                            0.261    38.026
n4463.in[0] (.names)                                             1.014    39.039
n4463.out[0] (.names)                                            0.261    39.300
n4466.in[0] (.names)                                             1.014    40.314
n4466.out[0] (.names)                                            0.261    40.575
n4467.in[0] (.names)                                             1.014    41.589
n4467.out[0] (.names)                                            0.261    41.850
n4468.in[1] (.names)                                             1.014    42.864
n4468.out[0] (.names)                                            0.261    43.125
n4485.in[0] (.names)                                             1.014    44.139
n4485.out[0] (.names)                                            0.261    44.400
n4486.in[2] (.names)                                             1.014    45.413
n4486.out[0] (.names)                                            0.261    45.674
n4487.in[0] (.names)                                             1.014    46.688
n4487.out[0] (.names)                                            0.261    46.949
n4023.in[0] (.names)                                             1.014    47.963
n4023.out[0] (.names)                                            0.261    48.224
n3979.in[0] (.names)                                             1.014    49.238
n3979.out[0] (.names)                                            0.261    49.499
n430.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n430.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 97
Startpoint: n4577.Q[0] (.latch clocked by pclk)
Endpoint  : n3960.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4577.clk[0] (.latch)                                            1.014     1.014
n4577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4578.in[1] (.names)                                             1.014     2.070
n4578.out[0] (.names)                                            0.261     2.331
n4580.in[0] (.names)                                             1.014     3.344
n4580.out[0] (.names)                                            0.261     3.605
n4581.in[2] (.names)                                             1.014     4.619
n4581.out[0] (.names)                                            0.261     4.880
n4575.in[0] (.names)                                             1.014     5.894
n4575.out[0] (.names)                                            0.261     6.155
n4583.in[0] (.names)                                             1.014     7.169
n4583.out[0] (.names)                                            0.261     7.430
n4587.in[3] (.names)                                             1.014     8.444
n4587.out[0] (.names)                                            0.261     8.705
n4574.in[0] (.names)                                             1.014     9.719
n4574.out[0] (.names)                                            0.261     9.980
n4590.in[1] (.names)                                             1.014    10.993
n4590.out[0] (.names)                                            0.261    11.254
n4592.in[1] (.names)                                             1.014    12.268
n4592.out[0] (.names)                                            0.261    12.529
n4593.in[0] (.names)                                             1.014    13.543
n4593.out[0] (.names)                                            0.261    13.804
n4595.in[0] (.names)                                             1.014    14.818
n4595.out[0] (.names)                                            0.261    15.079
n4447.in[0] (.names)                                             1.014    16.093
n4447.out[0] (.names)                                            0.261    16.354
n4434.in[0] (.names)                                             1.014    17.367
n4434.out[0] (.names)                                            0.261    17.628
n4435.in[0] (.names)                                             1.014    18.642
n4435.out[0] (.names)                                            0.261    18.903
n4399.in[1] (.names)                                             1.014    19.917
n4399.out[0] (.names)                                            0.261    20.178
n4432.in[0] (.names)                                             1.014    21.192
n4432.out[0] (.names)                                            0.261    21.453
n4436.in[1] (.names)                                             1.014    22.467
n4436.out[0] (.names)                                            0.261    22.728
n4437.in[0] (.names)                                             1.014    23.742
n4437.out[0] (.names)                                            0.261    24.003
n4439.in[0] (.names)                                             1.014    25.016
n4439.out[0] (.names)                                            0.261    25.277
n4440.in[0] (.names)                                             1.014    26.291
n4440.out[0] (.names)                                            0.261    26.552
n4441.in[1] (.names)                                             1.014    27.566
n4441.out[0] (.names)                                            0.261    27.827
n4442.in[1] (.names)                                             1.014    28.841
n4442.out[0] (.names)                                            0.261    29.102
n4457.in[1] (.names)                                             1.014    30.116
n4457.out[0] (.names)                                            0.261    30.377
n4458.in[0] (.names)                                             1.014    31.390
n4458.out[0] (.names)                                            0.261    31.651
n4452.in[0] (.names)                                             1.014    32.665
n4452.out[0] (.names)                                            0.261    32.926
n4455.in[1] (.names)                                             1.014    33.940
n4455.out[0] (.names)                                            0.261    34.201
n4488.in[2] (.names)                                             1.014    35.215
n4488.out[0] (.names)                                            0.261    35.476
n4490.in[1] (.names)                                             1.014    36.490
n4490.out[0] (.names)                                            0.261    36.751
n4136.in[0] (.names)                                             1.014    37.765
n4136.out[0] (.names)                                            0.261    38.026
n4137.in[2] (.names)                                             1.014    39.039
n4137.out[0] (.names)                                            0.261    39.300
n4000.in[0] (.names)                                             1.014    40.314
n4000.out[0] (.names)                                            0.261    40.575
n450.in[0] (.names)                                              1.014    41.589
n450.out[0] (.names)                                             0.261    41.850
n4108.in[1] (.names)                                             1.014    42.864
n4108.out[0] (.names)                                            0.261    43.125
n4109.in[0] (.names)                                             1.014    44.139
n4109.out[0] (.names)                                            0.261    44.400
n4004.in[0] (.names)                                             1.014    45.413
n4004.out[0] (.names)                                            0.261    45.674
n4111.in[0] (.names)                                             1.014    46.688
n4111.out[0] (.names)                                            0.261    46.949
n4112.in[0] (.names)                                             1.014    47.963
n4112.out[0] (.names)                                            0.261    48.224
n3959.in[0] (.names)                                             1.014    49.238
n3959.out[0] (.names)                                            0.261    49.499
n3960.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3960.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 98
Startpoint: n4577.Q[0] (.latch clocked by pclk)
Endpoint  : n386.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4577.clk[0] (.latch)                                            1.014     1.014
n4577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4578.in[1] (.names)                                             1.014     2.070
n4578.out[0] (.names)                                            0.261     2.331
n4580.in[0] (.names)                                             1.014     3.344
n4580.out[0] (.names)                                            0.261     3.605
n4581.in[2] (.names)                                             1.014     4.619
n4581.out[0] (.names)                                            0.261     4.880
n4575.in[0] (.names)                                             1.014     5.894
n4575.out[0] (.names)                                            0.261     6.155
n4583.in[0] (.names)                                             1.014     7.169
n4583.out[0] (.names)                                            0.261     7.430
n4587.in[3] (.names)                                             1.014     8.444
n4587.out[0] (.names)                                            0.261     8.705
n4574.in[0] (.names)                                             1.014     9.719
n4574.out[0] (.names)                                            0.261     9.980
n4590.in[1] (.names)                                             1.014    10.993
n4590.out[0] (.names)                                            0.261    11.254
n4592.in[1] (.names)                                             1.014    12.268
n4592.out[0] (.names)                                            0.261    12.529
n4593.in[0] (.names)                                             1.014    13.543
n4593.out[0] (.names)                                            0.261    13.804
n4595.in[0] (.names)                                             1.014    14.818
n4595.out[0] (.names)                                            0.261    15.079
n4447.in[0] (.names)                                             1.014    16.093
n4447.out[0] (.names)                                            0.261    16.354
n4434.in[0] (.names)                                             1.014    17.367
n4434.out[0] (.names)                                            0.261    17.628
n4435.in[0] (.names)                                             1.014    18.642
n4435.out[0] (.names)                                            0.261    18.903
n4399.in[1] (.names)                                             1.014    19.917
n4399.out[0] (.names)                                            0.261    20.178
n4432.in[0] (.names)                                             1.014    21.192
n4432.out[0] (.names)                                            0.261    21.453
n4436.in[1] (.names)                                             1.014    22.467
n4436.out[0] (.names)                                            0.261    22.728
n4437.in[0] (.names)                                             1.014    23.742
n4437.out[0] (.names)                                            0.261    24.003
n4439.in[0] (.names)                                             1.014    25.016
n4439.out[0] (.names)                                            0.261    25.277
n4440.in[0] (.names)                                             1.014    26.291
n4440.out[0] (.names)                                            0.261    26.552
n4441.in[1] (.names)                                             1.014    27.566
n4441.out[0] (.names)                                            0.261    27.827
n4442.in[1] (.names)                                             1.014    28.841
n4442.out[0] (.names)                                            0.261    29.102
n4457.in[1] (.names)                                             1.014    30.116
n4457.out[0] (.names)                                            0.261    30.377
n4458.in[0] (.names)                                             1.014    31.390
n4458.out[0] (.names)                                            0.261    31.651
n4452.in[0] (.names)                                             1.014    32.665
n4452.out[0] (.names)                                            0.261    32.926
n4455.in[1] (.names)                                             1.014    33.940
n4455.out[0] (.names)                                            0.261    34.201
n4488.in[2] (.names)                                             1.014    35.215
n4488.out[0] (.names)                                            0.261    35.476
n4490.in[1] (.names)                                             1.014    36.490
n4490.out[0] (.names)                                            0.261    36.751
n4136.in[0] (.names)                                             1.014    37.765
n4136.out[0] (.names)                                            0.261    38.026
n4137.in[2] (.names)                                             1.014    39.039
n4137.out[0] (.names)                                            0.261    39.300
n4000.in[0] (.names)                                             1.014    40.314
n4000.out[0] (.names)                                            0.261    40.575
n450.in[0] (.names)                                              1.014    41.589
n450.out[0] (.names)                                             0.261    41.850
n4108.in[1] (.names)                                             1.014    42.864
n4108.out[0] (.names)                                            0.261    43.125
n4109.in[0] (.names)                                             1.014    44.139
n4109.out[0] (.names)                                            0.261    44.400
n4004.in[0] (.names)                                             1.014    45.413
n4004.out[0] (.names)                                            0.261    45.674
n4111.in[0] (.names)                                             1.014    46.688
n4111.out[0] (.names)                                            0.261    46.949
n4112.in[0] (.names)                                             1.014    47.963
n4112.out[0] (.names)                                            0.261    48.224
n3938.in[0] (.names)                                             1.014    49.238
n3938.out[0] (.names)                                            0.261    49.499
n386.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n386.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 99
Startpoint: n4577.Q[0] (.latch clocked by pclk)
Endpoint  : n4853.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4577.clk[0] (.latch)                                            1.014     1.014
n4577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4578.in[1] (.names)                                             1.014     2.070
n4578.out[0] (.names)                                            0.261     2.331
n4580.in[0] (.names)                                             1.014     3.344
n4580.out[0] (.names)                                            0.261     3.605
n4581.in[2] (.names)                                             1.014     4.619
n4581.out[0] (.names)                                            0.261     4.880
n4575.in[0] (.names)                                             1.014     5.894
n4575.out[0] (.names)                                            0.261     6.155
n4583.in[0] (.names)                                             1.014     7.169
n4583.out[0] (.names)                                            0.261     7.430
n4587.in[3] (.names)                                             1.014     8.444
n4587.out[0] (.names)                                            0.261     8.705
n4574.in[0] (.names)                                             1.014     9.719
n4574.out[0] (.names)                                            0.261     9.980
n4590.in[1] (.names)                                             1.014    10.993
n4590.out[0] (.names)                                            0.261    11.254
n4592.in[1] (.names)                                             1.014    12.268
n4592.out[0] (.names)                                            0.261    12.529
n4593.in[0] (.names)                                             1.014    13.543
n4593.out[0] (.names)                                            0.261    13.804
n4595.in[0] (.names)                                             1.014    14.818
n4595.out[0] (.names)                                            0.261    15.079
n4447.in[0] (.names)                                             1.014    16.093
n4447.out[0] (.names)                                            0.261    16.354
n4434.in[0] (.names)                                             1.014    17.367
n4434.out[0] (.names)                                            0.261    17.628
n4435.in[0] (.names)                                             1.014    18.642
n4435.out[0] (.names)                                            0.261    18.903
n4399.in[1] (.names)                                             1.014    19.917
n4399.out[0] (.names)                                            0.261    20.178
n4432.in[0] (.names)                                             1.014    21.192
n4432.out[0] (.names)                                            0.261    21.453
n4436.in[1] (.names)                                             1.014    22.467
n4436.out[0] (.names)                                            0.261    22.728
n4437.in[0] (.names)                                             1.014    23.742
n4437.out[0] (.names)                                            0.261    24.003
n4439.in[0] (.names)                                             1.014    25.016
n4439.out[0] (.names)                                            0.261    25.277
n4440.in[0] (.names)                                             1.014    26.291
n4440.out[0] (.names)                                            0.261    26.552
n4441.in[1] (.names)                                             1.014    27.566
n4441.out[0] (.names)                                            0.261    27.827
n4442.in[1] (.names)                                             1.014    28.841
n4442.out[0] (.names)                                            0.261    29.102
n4457.in[1] (.names)                                             1.014    30.116
n4457.out[0] (.names)                                            0.261    30.377
n4458.in[0] (.names)                                             1.014    31.390
n4458.out[0] (.names)                                            0.261    31.651
n4452.in[0] (.names)                                             1.014    32.665
n4452.out[0] (.names)                                            0.261    32.926
n4455.in[1] (.names)                                             1.014    33.940
n4455.out[0] (.names)                                            0.261    34.201
n4670.in[0] (.names)                                             1.014    35.215
n4670.out[0] (.names)                                            0.261    35.476
n4673.in[0] (.names)                                             1.014    36.490
n4673.out[0] (.names)                                            0.261    36.751
n4674.in[0] (.names)                                             1.014    37.765
n4674.out[0] (.names)                                            0.261    38.026
n4675.in[0] (.names)                                             1.014    39.039
n4675.out[0] (.names)                                            0.261    39.300
n4677.in[1] (.names)                                             1.014    40.314
n4677.out[0] (.names)                                            0.261    40.575
n4676.in[0] (.names)                                             1.014    41.589
n4676.out[0] (.names)                                            0.261    41.850
n4678.in[0] (.names)                                             1.014    42.864
n4678.out[0] (.names)                                            0.261    43.125
n4680.in[2] (.names)                                             1.014    44.139
n4680.out[0] (.names)                                            0.261    44.400
n4681.in[0] (.names)                                             1.014    45.413
n4681.out[0] (.names)                                            0.261    45.674
n4010.in[2] (.names)                                             1.014    46.688
n4010.out[0] (.names)                                            0.261    46.949
n4019.in[0] (.names)                                             1.014    47.963
n4019.out[0] (.names)                                            0.261    48.224
n4682.in[0] (.names)                                             1.014    49.238
n4682.out[0] (.names)                                            0.261    49.499
n4853.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4853.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 100
Startpoint: n1357.Q[0] (.latch clocked by pclk)
Endpoint  : n10250.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1357.clk[0] (.latch)                                            1.014     1.014
n1357.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9900.in[0] (.names)                                             1.014     2.070
n9900.out[0] (.names)                                            0.261     2.331
n9905.in[0] (.names)                                             1.014     3.344
n9905.out[0] (.names)                                            0.261     3.605
n9902.in[0] (.names)                                             1.014     4.619
n9902.out[0] (.names)                                            0.261     4.880
n9903.in[1] (.names)                                             1.014     5.894
n9903.out[0] (.names)                                            0.261     6.155
n9906.in[1] (.names)                                             1.014     7.169
n9906.out[0] (.names)                                            0.261     7.430
n9907.in[1] (.names)                                             1.014     8.444
n9907.out[0] (.names)                                            0.261     8.705
n10189.in[0] (.names)                                            1.014     9.719
n10189.out[0] (.names)                                           0.261     9.980
n10190.in[1] (.names)                                            1.014    10.993
n10190.out[0] (.names)                                           0.261    11.254
n10198.in[0] (.names)                                            1.014    12.268
n10198.out[0] (.names)                                           0.261    12.529
n10199.in[0] (.names)                                            1.014    13.543
n10199.out[0] (.names)                                           0.261    13.804
n10202.in[0] (.names)                                            1.014    14.818
n10202.out[0] (.names)                                           0.261    15.079
n10200.in[0] (.names)                                            1.014    16.093
n10200.out[0] (.names)                                           0.261    16.354
n10201.in[1] (.names)                                            1.014    17.367
n10201.out[0] (.names)                                           0.261    17.628
n10034.in[0] (.names)                                            1.014    18.642
n10034.out[0] (.names)                                           0.261    18.903
n10464.in[0] (.names)                                            1.014    19.917
n10464.out[0] (.names)                                           0.261    20.178
n10467.in[0] (.names)                                            1.014    21.192
n10467.out[0] (.names)                                           0.261    21.453
n10466.in[0] (.names)                                            1.014    22.467
n10466.out[0] (.names)                                           0.261    22.728
n10465.in[0] (.names)                                            1.014    23.742
n10465.out[0] (.names)                                           0.261    24.003
n10371.in[1] (.names)                                            1.014    25.016
n10371.out[0] (.names)                                           0.261    25.277
n10372.in[1] (.names)                                            1.014    26.291
n10372.out[0] (.names)                                           0.261    26.552
n10383.in[0] (.names)                                            1.014    27.566
n10383.out[0] (.names)                                           0.261    27.827
n10227.in[0] (.names)                                            1.014    28.841
n10227.out[0] (.names)                                           0.261    29.102
n10228.in[1] (.names)                                            1.014    30.116
n10228.out[0] (.names)                                           0.261    30.377
n10229.in[0] (.names)                                            1.014    31.390
n10229.out[0] (.names)                                           0.261    31.651
n10230.in[1] (.names)                                            1.014    32.665
n10230.out[0] (.names)                                           0.261    32.926
n10231.in[0] (.names)                                            1.014    33.940
n10231.out[0] (.names)                                           0.261    34.201
n10236.in[1] (.names)                                            1.014    35.215
n10236.out[0] (.names)                                           0.261    35.476
n10238.in[1] (.names)                                            1.014    36.490
n10238.out[0] (.names)                                           0.261    36.751
n10232.in[0] (.names)                                            1.014    37.765
n10232.out[0] (.names)                                           0.261    38.026
n10233.in[0] (.names)                                            1.014    39.039
n10233.out[0] (.names)                                           0.261    39.300
n10244.in[0] (.names)                                            1.014    40.314
n10244.out[0] (.names)                                           0.261    40.575
n10245.in[1] (.names)                                            1.014    41.589
n10245.out[0] (.names)                                           0.261    41.850
n10246.in[0] (.names)                                            1.014    42.864
n10246.out[0] (.names)                                           0.261    43.125
n10241.in[0] (.names)                                            1.014    44.139
n10241.out[0] (.names)                                           0.261    44.400
n9710.in[0] (.names)                                             1.014    45.413
n9710.out[0] (.names)                                            0.261    45.674
n9422.in[0] (.names)                                             1.014    46.688
n9422.out[0] (.names)                                            0.261    46.949
n10247.in[0] (.names)                                            1.014    47.963
n10247.out[0] (.names)                                           0.261    48.224
n10249.in[0] (.names)                                            1.014    49.238
n10249.out[0] (.names)                                           0.261    49.499
n10250.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10250.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#End of timing report
