

================================================================
== Vitis HLS Report for 'conv3_Pipeline_CLEARW3'
================================================================
* Date:           Sat Nov  4 18:42:57 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.002 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- CLEARW  |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 4 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln72_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %add_ln72_1"   --->   Operation 7 'read' 'add_ln72_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.2.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w_1 = load i8 %w" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 10 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%icmp_ln74 = icmp_eq  i8 %w_1, i8 255" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 12 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.76ns)   --->   "%add_ln74 = add i8 %w_1, i8 1" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 13 'add' 'add_ln74' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.body8.2.i.i.split, void %for.inc13.2.i.i.exitStub" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 14 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i8 %w_1" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 15 'trunc' 'empty' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 17 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %add_ln72_1_read, i7 %empty" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 18 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i10 %tmp_86" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 19 'zext' 'zext_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_423 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln76" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 20 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_423' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_424 = getelementptr i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln76" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 21 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_424' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_1, i32 7" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp, void %arrayidx1225.2.i.i.case.0, void %arrayidx1225.2.i.i.case.1" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 23 'br' 'br_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_423" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 24 'store' 'store_ln76' <Predicate = (!icmp_ln74 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1225.2.i.i.exit" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 25 'br' 'br_ln76' <Predicate = (!icmp_ln74 & !tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_424" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 26 'store' 'store_ln76' <Predicate = (!icmp_ln74 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1225.2.i.i.exit" [src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 27 'br' 'br_ln76' <Predicate = (!icmp_ln74 & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln74 = store i8 %add_ln74, i8 %w" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 28 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8.2.i.i" [src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 29 'br' 'br_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.002ns
The critical path consists of the following:
	'alloca' operation ('w') [4]  (0.000 ns)
	'load' operation ('w', src/conv3.cpp:74->src/conv3.cpp:152->src/conv3.cpp:65) on local variable 'w' [11]  (0.000 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_423', src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65) [22]  (0.000 ns)
	'store' operation ('store_ln76', src/conv3.cpp:76->src/conv3.cpp:152->src/conv3.cpp:65) of constant 0 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [27]  (1.237 ns)
	blocking operation 0.765 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
