# Compile of Jericalla.v failed with 1 errors.
# Compile of JericallaTB.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of Jericalla.v failed with 2 errors.
# Compile of JericallaTB.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of Jericalla.v failed with 1 errors.
# Compile of JericallaTB.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of Jericalla.v failed with 1 errors.
# Compile of JericallaTB.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of Jericalla.v was successful with warnings.
# Compile of JericallaTB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.RAM
# vsim work.RAM 
# Start time: 10:13:22 on Mar 12,2025
# Loading work.RAM
# Compile of Jericalla.v was successful with warnings.
# Compile of JericallaTB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.JericTB
# End time: 10:15:17 on Mar 12,2025, Elapsed time: 0:01:55
# Errors: 0, Warnings: 9
# vsim work.JericTB 
# Start time: 10:15:17 on Mar 12,2025
# Loading work.JericTB
# ** Error: (vsim-3037) Missing instance name in instantiation of 'Jericalla'.
#    Time: 0 ps  Iteration: 0  Instance: /JericTB File: C:/Users/usuario/Documents/Djce/JericallaTB.v Line: 8
# Error loading design
# End time: 10:15:17 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of JericallaTB.v was successful.
vsim work.JericTB
# vsim work.JericTB 
# Start time: 10:15:46 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Error: (vsim-3063) Port 'data1Out4' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/romu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'WEn'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
# Error loading design
# End time: 10:15:46 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of Jericalla.v was successful.
vsim work.JericTB
# vsim work.JericTB 
# Start time: 10:18:54 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Error: (vsim-3063) Port 'data1Out4' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/romu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'WEn'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
# Error loading design
# End time: 10:18:54 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of Jericalla.v was successful.
vsim work.JericTB
# vsim work.JericTB 
# Start time: 10:19:20 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'WEn'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/ZFtb
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 5 of file "data". (Max is 4.)    : C:/Users/usuario/Documents/Djce/Jericalla.v(22)
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/romu
# Compile of Jericalla.v was successful.
# Compile of JericallaTB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.JericTB
# End time: 10:23:25 on Mar 12,2025, Elapsed time: 0:04:05
# Errors: 0, Warnings: 7
# vsim work.JericTB 
# Start time: 10:23:25 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'WEn'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/ZFtb
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 1 of file "data". (Max is 4.)    : C:/Users/usuario/Documents/Djce/Jericalla.v(22)
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/romu
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:24:45 on Mar 12,2025, Elapsed time: 0:01:20
# Errors: 0, Warnings: 6
# vsim work.JericTB 
# Start time: 10:24:45 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'WEn'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
vsim work.JericTB
# End time: 10:25:35 on Mar 12,2025, Elapsed time: 0:00:50
# Errors: 0, Warnings: 4
# vsim work.JericTB 
# Start time: 10:25:35 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'WEn'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:25:58 on Mar 12,2025, Elapsed time: 0:00:23
# Errors: 0, Warnings: 5
# vsim work.JericTB 
# Start time: 10:25:58 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'WEn'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:27:10 on Mar 12,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 5
# vsim work.JericTB 
# Start time: 10:27:10 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/ZFtb
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 1 of file "data". (Max is 4.)    : C:/Users/usuario/Documents/Djce/Jericalla.v(22)
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/romu
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:28:34 on Mar 12,2025, Elapsed time: 0:01:24
# Errors: 0, Warnings: 5
# vsim work.JericTB 
# Start time: 10:28:34 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(56).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/usuario/Documents/Djce/Jericalla.v(57).
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/ZFtb
run
run
run
run
run -all
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:30:44 on Mar 12,2025, Elapsed time: 0:02:10
# Errors: 0, Warnings: 4
# vsim work.JericTB 
# Start time: 10:30:44 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/ZFtb
run -all
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:33:08 on Mar 12,2025, Elapsed time: 0:02:24
# Errors: 0, Warnings: 2
# vsim work.JericTB 
# Start time: 10:33:08 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dataOut'.
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
# Error loading design
# End time: 10:33:09 on Mar 12,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of JericallaTB.v was successful.
vsim work.JericTB
# vsim work.JericTB 
# Start time: 10:34:41 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'JericTB'.  Expected 3, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB File: C:/Users/usuario/Documents/Djce/JericallaTB.v Line: 8
# ** Warning: (vsim-3722) C:/Users/usuario/Documents/Djce/JericallaTB.v(8): [TFMPC] - Missing connection for port 'DS'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dataOut'.
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
# Error loading design
# End time: 10:34:42 on Mar 12,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
# Compile of JericallaTB.v failed with 1 errors.
# Compile of JericallaTB.v was successful.
vsim work.JericTB
# vsim work.JericTB 
# Start time: 10:36:25 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dataOut'.
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
# Error loading design
# End time: 10:36:25 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of JericallaTB.v was successful.
# Compile of Jericalla.v was successful.
vsim work.JericTB
# vsim work.JericTB 
# Start time: 10:37:44 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Zero_Flag'.
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/alx File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 11
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dataOut'.
#    Time: 0 ns  Iteration: 0  Instance: /JericTB/JericTB/ramu File: C:/Users/usuario/Documents/Djce/Jericalla.v Line: 12
# Error loading design
# End time: 10:37:44 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# Compile of Jericalla.v was successful.
vsim work.JericTB
# vsim work.JericTB 
# Start time: 10:40:24 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/ZFtb
run -all
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:41:45 on Mar 12,2025, Elapsed time: 0:01:21
# Errors: 0, Warnings: 3
# vsim work.JericTB 
# Start time: 10:41:45 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/ZFtb
run -all
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:45:05 on Mar 12,2025, Elapsed time: 0:03:20
# Errors: 0, Warnings: 2
# vsim work.JericTB 
# Start time: 10:45:05 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/ZFtb
run -all
run
# Compile of Jericalla.v was successful.
# Compile of Jericalla.v was successful.
# Compile of JericallaTB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.JericTB
# End time: 10:46:54 on Mar 12,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 4
# vsim work.JericTB 
# Start time: 10:46:54 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/ZFtb
run -all
run
# Compile of Jericalla.v was successful.
vsim work.JericTB
# End time: 10:50:40 on Mar 12,2025, Elapsed time: 0:03:46
# Errors: 0, Warnings: 2
# vsim work.JericTB 
# Start time: 10:50:40 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/ZFtb
run -all
# Compile of JericallaTB.v was successful.
vsim work.JericTB
# End time: 10:52:58 on Mar 12,2025, Elapsed time: 0:02:18
# Errors: 0, Warnings: 2
# vsim work.JericTB 
# Start time: 10:52:58 on Mar 12,2025
# Loading work.JericTB
# Loading work.Jericalla
# Loading work.ROM
# Loading work.ALU
# Loading work.RAM
add wave -position end  sim:/JericTB/resOutput
add wave -position end  sim:/JericTB/TBin
add wave -position end  sim:/JericTB/ZFtb
run -all
# End time: 10:54:02 on Mar 12,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
