"] %x %x%s%s%s"	,	L_5
drm_get_connector_status_name	,	F_271
"PP_DIR_BASE: 0x%08x\n"	,	L_284
GEN9_PGCTL_SSA_EU19_ACK	,	V_896
need_stable_symbols	,	V_787
count_vmas	,	F_53
RING_CONTEXT_STATUS_BUF_HI	,	F_204
seq_puts	,	F_29
connector_list	,	V_838
I915_BIT_6_SWIZZLE_9	,	V_459
max_gpu_freq	,	V_406
__user	,	T_6
intel_pipe_crc	,	V_745
"\tuKernel status = 0x%x\n"	,	L_315
seq_putc	,	F_32
i915_max_freq_set	,	F_407
" pipe %c"	,	L_347
size	,	V_33
"%04x: %*ph\n"	,	L_503
"pch: %d\n"	,	L_2
GEN8_DE_MISC_IIR	,	V_178
"RC6 \"Locked to RPn\" residency since boot: %u\n"	,	L_208
IS_845G	,	F_283
pri_wm_latency_show	,	F_378
max_freq	,	V_236
object	,	V_833
A	,	V_84
B	,	V_85
i915_cache_sharing_set	,	F_413
ssize_t	,	T_5
"RC6 residency since boot: %u\n"	,	L_209
" (ringbuffer, space: %d, head: %u, tail: %u, last head: %d)"	,	L_238
kernel_context	,	V_438
s_reg	,	V_892
max_dotclk_freq	,	V_294
PIDTYPE_PID	,	V_131
"Interrupt mask:      %08x\n"	,	L_93
"DDC2 = 0x%08x\n"	,	L_268
n_words	,	V_828
"DRRS_State: DRRS_HIGH_RR\n"	,	L_450
test_irq_rings	,	V_855
S_IRUSR	,	V_912
"\n\n"	,	L_445
i915_drop_caches_get	,	F_400
"DPLL%i: %s, id: %i\n"	,	L_415
drrs_status_per_crtc	,	F_305
intel_set_rps	,	F_409
a	,	V_86
b	,	V_88
"Pipe %c stat:         %08x\n"	,	L_94
"unknown\n"	,	L_184
i	,	V_160
j	,	V_104
INTEL_OUTPUT_HDMI	,	V_637
rpmodectl1	,	V_340
m	,	V_16
"FB tracking flip bits: 0x%08x\n"	,	L_216
o	,	V_830
"\tDoorbell id %d, offset: 0x%x, cookie 0x%x\n"	,	L_320
s	,	V_62
t	,	V_63
x	,	T_1
y	,	V_642
MEMMODE_FSTART_MASK	,	V_322
"    %x @ %d: %s [%d]\n"	,	L_55
cursor_base	,	V_682
b_fail	,	V_538
num_fence_regs	,	V_196
" fp1:     0x%08x\n"	,	L_421
DSPFW3	,	V_397
force_thru	,	V_817
dither	,	V_680
"Render p-state limit: %d\n"	,	L_126
hsw_enable_ips	,	F_358
i915_ggtt	,	V_72
i915_power_domains	,	V_583
compliance_test_active	,	V_841
GEN6_CAGF_SHIFT	,	V_286
"unsupported on this chipset\n"	,	L_233
"\tVBT: DRRS_type: FIXME: Unrecognized Value"	,	L_444
dpll_md	,	V_703
GEN9_CAGF_MASK	,	V_281
CURSOR_ENABLE	,	V_640
list	,	V_13
i915_hangcheck_info	,	F_137
"Pipe %c stat:\t%08x\n"	,	L_64
RING_PP_DIR_BASE_READ	,	F_221
HAS_IPS	,	F_165
MEMMODE_FMAX_MASK	,	V_324
GEN8_DE_MISC_IER	,	V_179
drm_modeset_lock	,	F_307
"Display Engine misc interrupt enable:\t%08x\n"	,	L_83
PIPE_CRC_SOURCE_PF_IVB	,	V_824
GEN6_PCODE_READ_RC6VIDS	,	V_360
DROP_ALL	,	V_856
"%8u %8x %8x %8x %8x %8x\n"	,	L_458
pipe_src_h	,	V_679
attached_connector	,	V_732
rcs_state	,	V_437
offp	,	V_834
"gen: %d\n"	,	L_1
root	,	V_766
"FLIPX "	,	L_393
SEAMLESS_DRRS_SUPPORT	,	V_727
header_size	,	V_513
spin_unlock	,	F_58
spin_unlock_bh	,	F_208
CHV_SS_PG_ENABLE	,	V_881
BIT	,	F_260
hangcheck_work	,	V_302
dev_private	,	V_89
GEN6_GT_GFX_RC6pp	,	V_374
INTEL_PIPE_CRC_SOURCE_PIPE	,	V_775
get_global_flag	,	F_17
"Idle freq: %d MHz\n"	,	L_147
"self-refresh: %s\n"	,	L_226
pdp	,	V_484
"Gated voltage change: %s\n"	,	L_170
"PSR not supported\n"	,	L_338
"%u [%u] objects, %llu [%llu] bytes in gtt\n"	,	L_30
IS_I915GM	,	F_171
scaler_state	,	V_670
INACTIVE_LIST	,	V_80
tmp	,	V_504
BUILD_BUG_ON	,	F_325
event_lock	,	V_140
DRRS_HIGH_RR	,	V_734
gt_core_status	,	V_354
HAS_CORE_RING_FREQ	,	F_178
"Interrupt enable:    %08x\n"	,	L_91
DRM_ROTATE_0	,	V_652
i915_guc_load_status_info	,	F_232
i915_dpcd_fops	,	V_930
mode_config	,	V_429
drm_add_fake_info_node	,	F_1
guc	,	V_503
"Display Engine port interrupt mask:\t%08x\n"	,	L_78
plane_type	,	F_288
GEN6_PMIIR	,	V_185
MEMMODE_HWIDLE_EN	,	V_319
pipe_src_w	,	V_678
describe_obj	,	F_23
pri_wm_latency_write	,	F_386
I915_BIT_6_SWIZZLE_9_10_11	,	V_462
O_NONBLOCK	,	V_759
display_crc_ctl_parse_object	,	F_361
I915_BIT_6_SWIZZLE_9_10_17	,	V_464
to_intel_crtc_state	,	F_294
"eDRAM"	,	L_302
i915_gem_obj_ggtt_size	,	F_54
tot	,	V_527
"RP CUR DOWN EI: %d (%dus)\n"	,	L_137
PIPE_CRC_SOURCE_PIPE_I9XX	,	V_799
ACTIVE_LIST	,	V_78
"\tRead pointer: 0x%08X, write pointer 0x%08X\n"	,	L_251
"GPU busy? %d\n"	,	L_292
pipe_crc_source_name	,	F_324
cnt	,	V_203
"Total %d objects, %llu bytes, %llu GTT size\n"	,	L_26
"0x%08llx (0x%02llx) "	,	L_410
has_eu_pg	,	V_911
frontbuffer_bits	,	V_64
"Up"	,	L_190
to_intel_crtc	,	F_332
sr_enabled	,	V_390
execbuf_client	,	V_543
"  Last signal:"	,	L_409
BXT_CSR_DC3_DC5_COUNT	,	V_599
"Hangcheck disabled\n"	,	L_154
read_domains	,	V_46
cpu_transcoder	,	V_818
num_levels	,	V_845
power_well	,	V_587
"90 "	,	L_390
minor	,	V_2
GEN6_PMIER	,	V_184
cherryview_sseu_device_status	,	F_414
"%pK: %c%c%c%c%c %8zdKiB %02x %02x [ "	,	L_3
i9xx_pipe_crc_auto_source	,	F_330
pid	,	V_130
PLANE_CURSOR	,	V_721
bit_6_swizzle_y	,	V_467
bit_6_swizzle_x	,	V_466
intel_dig_port	,	V_739
GEN6_RC_CTL_RC6_ENABLE	,	V_362
"Display Engine port interrupt enable:\t%08x\n"	,	L_80
GEN6_RCn_MASK	,	V_365
spin_lock_irq	,	F_68
pipe	,	V_136
"DPINVGTT:\t%08x\n"	,	L_67
GEN9_PGCTL_SSA_EU08_ACK	,	V_895
"\tencoder %d: type: %s, connectors:\n"	,	L_371
pipe_name	,	F_66
ringbuf	,	V_432
GEN8_DE_MISC_IMR	,	V_177
"South Display Interrupt mask:		%08x\n"	,	L_100
rpdeclimit	,	V_245
"--------------\n"	,	L_407
i915_min_freq_get	,	F_410
IS_CRESTLINE	,	F_167
list_for_each_entry	,	F_21
MEMMODE_RCLK_GATE	,	V_321
i915_gem_object_get_pages	,	F_192
"CRTC info\n"	,	L_401
"plane-&gt;state is NULL!\n"	,	L_395
latency	,	V_846
rp_state_limits	,	V_240
units	,	V_577
cache_level	,	V_51
DROP_BOUND	,	V_860
timer	,	V_303
"South Display Interrupt identity:	%08x\n"	,	L_99
"Deep RC6 Enabled: %s\n"	,	L_199
crc	,	V_572
"unused"	,	L_107
busy	,	V_494
"Requested VID: %d\n"	,	L_111
write_domain	,	V_47
VLV_GT_RENDER_RC6	,	V_352
IS_BROADWELL	,	F_129
i915_gem_pageflip_info	,	F_64
port_name	,	F_311
pll	,	V_695
"RC1e Enabled: %s\n"	,	L_198
IS_ERR	,	F_344
read_pointer	,	V_446
INTEL_PIPE_CRC_SOURCE_PF	,	V_821
"i915_forcewake_user"	,	L_501
csr	,	V_593
"Re-enable work scheduled: %s\n"	,	L_344
spin_lock_init	,	F_429
latencies	,	V_847
"GuC action failure count: %u\n"	,	L_328
guc_fw_minor_found	,	V_511
"Use count"	,	L_359
pipe_crc	,	V_746
len	,	V_832
stats	,	V_92
file_priv	,	V_100
state	,	V_440
"Nominal (RP1) frequency: %dMHz\n"	,	L_142
status_pointer	,	V_445
delayed_resume_work	,	V_222
"version: %d.%d\n"	,	L_364
"  Enabled Subslice Per Slice: %u\n"	,	L_498
", type: %u"	,	L_16
ctx	,	V_66
"fbcon size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_236
min_freq	,	V_237
IS_I945GM	,	F_170
loff_t	,	T_8
drm_get_format_name	,	F_292
GEN9_SLICE_PGCTL_ACK	,	F_417
"Starting frequency: P%d\n"	,	L_171
vlv_drpc_info	,	F_147
"Sink_Support: %s\n"	,	L_339
debugfs_entry	,	V_929
i915_cache_level_str	,	F_28
drm_fb	,	V_420
IS_CHERRYVIEW	,	F_85
MEMMODE_FMIN_MASK	,	V_326
"Busy frontbuffer bits: 0x%03x\n"	,	L_343
rgvstat	,	V_225
"\tuCode: offset is %d; size = %d\n"	,	L_311
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_42
pos	,	V_211
"user size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_237
"%-25s %s\n"	,	L_357
"Current scanout address 0x%08x\n"	,	L_49
i915_pipe_crc_create	,	F_322
I915_HI_DISPBASE	,	F_72
intel_opregion	,	V_411
i915_gem_obj_ggtt_offset	,	F_191
"Active: %s\n"	,	L_342
i915_sr_status	,	F_166
ring_mask	,	V_687
"\tVBT: DRRS_type: Static"	,	L_441
GEN6_RC_CONTROL	,	V_344
"path: %s\n"	,	L_363
i915_displayport_test_data_open	,	F_373
i915_debugfs_create	,	F_427
"Manually setting min freq to %llu\n"	,	L_484
"id %d:\"%s\" freq %d clock %d hdisp %d hss %d hse %d htot %d vdisp %d vss %d vse %d vtot %d type 0x%x flags 0x%x\n"	,	L_370
GEN6_PMISR	,	V_287
"\nGuC execbuf client @ %p:\n"	,	L_336
drm_dp_mst_dump_topology	,	F_312
GEN6_MBCUNIT_SNPCR	,	V_868
"%d prepares\n"	,	L_48
rc6vids	,	V_355
for_each_connector_on_encoder	,	F_270
count_objects	,	F_52
I915_SHRINK_BOUND	,	V_862
source	,	V_756
intel_crtc_state	,	V_667
cdclk_freq	,	V_292
GS_MIA_SHIFT	,	V_524
"Current freq: %d MHz\n"	,	L_145
INTEL_PIPE_CRC_SOURCE_TV	,	V_780
"Current RC state: "	,	L_201
intel_plane_info	,	F_290
SDEIMR	,	V_195
GEN6_PMINTRMSK	,	V_288
intel_uncore_edram_size	,	F_231
priv	,	V_83
drm_dp_dpcd_read	,	F_437
"\tscore = %d\n"	,	L_161
PIPE_C_SCRAMBLE_RESET	,	V_798
i915_min_freq_set	,	F_411
unlock	,	V_858
"Currently: disabled\n"	,	L_225
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_234
enc_to_intel_dp	,	F_249
GEN6_RC0	,	V_366
i915_rps_boost_info	,	F_227
GEN6_RC3	,	V_368
GEN6_RC6	,	V_369
GEN6_RC7	,	V_370
i915_opregion	,	F_179
last_read_req	,	V_48
GEN9_PGCTL_SSB_EU08_ACK	,	V_899
FORCEWAKE_ALL	,	V_265
PIPE_CRC_SOURCE_TV_PRE	,	V_800
IS_I865G	,	F_284
"current GPU freq: %d MHz\n"	,	L_117
"\t[0x%08lx] 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_246
"Usage count: %d\n"	,	L_354
"  Last wait:  "	,	L_411
page	,	V_441
GEN6_PMIMR	,	V_186
rgvmodectl	,	V_310
reg_state	,	V_442
"South Display Interrupt enable:		%08x\n"	,	L_98
"  %-23s %d\n"	,	L_361
"holds a forcewake reference \n"	,	L_196
GT_PM_INTERVAL_TO_US	,	F_134
gen6_drpc_info	,	F_149
psr	,	V_555
"  Available EU Per Subslice: %u\n"	,	L_491
"\tTotal: %llu\n"	,	L_326
kzalloc	,	F_106
"Current CD clock frequency: %d kHz\n"	,	L_151
E2BIG	,	V_836
INTEL_PIPE_CRC_ENTRIES_NR	,	V_750
rpinclimit	,	V_244
pin_mapped_purgeable_size	,	V_114
vdisplay	,	V_610
rotation	,	V_651
start	,	V_58
ptr	,	V_90
idle_freq	,	V_238
print_batch_pool_stats	,	F_47
GS_UKERNEL_SHIFT	,	V_522
IPS_ENABLE	,	V_389
BUILD_BUG_ON_NOT_POWER_OF_2	,	F_320
intel_crtc	,	V_134
flip_queued_req	,	V_145
mappable_count	,	V_107
link_standby	,	V_564
"  context %d:\n"	,	L_281
total_obj_size	,	V_74
list_empty	,	F_40
GEN8_PCU_IIR	,	V_170
i915_error_state_buf_release	,	F_115
i915_pipe_crc_release	,	F_314
freq_sts	,	V_231
next_seqno	,	V_146
"RC1\n"	,	L_179
i915_gem_obj_to_ggtt	,	F_18
ctx_obj	,	V_439
SDEIIR	,	V_194
DRM_DEBUG_DRIVER	,	F_103
i915_drrs_status	,	F_306
pipe_crc_sources	,	V_771
"Graphics Interrupt enable:		%08x\n"	,	L_101
i915_gem_shrink	,	F_405
i915_ring_stop_get	,	F_394
"fw loaded: %s\n"	,	L_362
priority	,	V_528
"RC information inaccurate because somebody "	,	L_195
intel_engine_cs	,	V_40
slice_total	,	V_882
"\tphysical dimensions: %dx%dmm\n"	,	L_381
PRINT_FLAG	,	F_11
"North Display Interrupt enable:		%08x\n"	,	L_95
"\tSubmissions: %llu %s\n"	,	L_325
doorbell_offset	,	V_532
"%s cache[%d]: %d objects\n"	,	L_52
"RPNSWREQ: %dMHz\n"	,	L_131
primary	,	V_621
power_wells	,	V_588
sseu_dev_status	,	V_871
"\tFailed to get pages for context object\n"	,	L_245
intel_get_crtc_for_pipe	,	F_350
wq_offset	,	V_535
I915_BIT_6_SWIZZLE_9_17	,	V_463
tabs	,	V_602
i915_drop_caches_set	,	F_401
ggtt	,	V_73
I915_BIT_6_SWIZZLE_9_11	,	V_461
I915_BIT_6_SWIZZLE_9_10	,	V_460
"PP_DIR_DCLV: 0x%08x\n"	,	L_286
drm_plane_type	,	V_647
"Semaphores are disabled\n"	,	L_408
i915_forcewake_open	,	F_424
i915_cache_sharing_get	,	F_412
CURSOR_X_SHIFT	,	V_643
"Render standby enabled: %s\n"	,	L_176
"htp: 0x%08x\n"	,	L_369
QUIRK_PIN_SWIZZLED_PAGES	,	V_480
tiling_mode	,	V_28
"%s: "	,	L_241
intel_scaler_info	,	F_293
GEN8_PCU_IER	,	V_171
intel_device_info	,	V_21
last_seqno	,	V_549
"eLLC"	,	L_303
forcewake_count	,	V_356
intel_hdmi	,	V_630
"\tuser interrupts = %x [current %x]\n"	,	L_159
"\tnum_scalers=%d, scaler_users=%x scaler_id=%d"	,	L_398
i915_pipe_crc_fops	,	V_769
list_first_entry	,	F_41
rpmodectl	,	V_243
"%s requests: %d\n"	,	L_54
ILK_DPFC_CONTROL	,	V_385
"\nproc: %s\n"	,	L_290
"CAGF: %dMHz\n"	,	L_132
"GT_PERF_STATUS: 0x%08x\n"	,	L_123
"Interrupt identity:  %08x\n"	,	L_92
"RC6 Enabled: %s\n"	,	L_188
SDEIER	,	V_193
hangcheck	,	V_305
num_rings	,	V_686
C1DRB3	,	V_471
HAS_FBC	,	F_159
enable_ips	,	V_387
I915_NUM_ENGINES	,	V_296
min_gpu_freq	,	V_407
PIPE_CRC_ENABLE	,	V_776
"Masking interrupts on rings 0x%08llx\n"	,	L_481
"stopping CRCs for pipe %c\n"	,	L_464
CHV_EU210_PG_ENABLE	,	V_886
pipe_to_crtc_mapping	,	V_813
INTEL_PCH_TYPE	,	F_10
vbt_size	,	V_416
pm_mask	,	V_259
"FBC enabled\n"	,	L_218
htotal	,	V_609
for_each_intel_encoder	,	F_331
GEN8_LSLICESTAT_MASK	,	V_907
MEMMODE_FSTART_SHIFT	,	V_323
"HD boost: %s\n"	,	L_166
vrefresh	,	V_605
display_crc_ctl_parse	,	F_364
BXT_RP_STATE_CAP	,	V_261
temp	,	V_401
ddb	,	V_715
PIPE_CRC_SOURCE_PRIMARY_IVB	,	V_822
WARN_ON	,	F_194
for_each_plane	,	F_303
GS_MIA_MASK	,	V_523
dmc_payload	,	V_594
"Pipe %c IER:\t%08x\n"	,	L_77
"%s\n"	,	L_248
execlist_queue	,	V_455
inode	,	V_208
"Device Power Management (CONFIG_PM) disabled\n"	,	L_355
"bit9/bit10"	,	L_258
EDP_PSR_PERF_CNT_MASK	,	V_566
dev	,	V_20
SUPPORTS_TV	,	F_336
print_file_stats	,	F_50
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_143
"Total"	,	L_335
"FAIL"	,	L_427
ARRAY_SIZE	,	F_49
IS_HASWELL	,	F_128
"GFX power: %ld\n"	,	L_231
active	,	V_26
yesno	,	F_143
"\tcursor visible? %s, position (%d, %d), size %dx%d, addr 0x%08x, active? %s\n"	,	L_404
I915_READ16	,	F_122
"\nScratch registers:\n"	,	L_317
list_first_entry_or_null	,	F_207
for_each_intel_crtc	,	F_65
"%-25s %d\n"	,	L_360
drm_plane	,	V_659
""	,	L_7
PORT_DFT2_G4X	,	V_792
i915_gpu_idle	,	F_403
intel_engine_id	,	V_43
hdisplay	,	V_606
i915_gem_stolen_list_info	,	F_37
"MMIO flip boosts: %d%s\n"	,	L_298
"RC information accurate: %s\n"	,	L_197
DC_BALANCE_RESET	,	V_805
IS_GEN2	,	F_352
DEIMR	,	V_192
DEV_INFO_FOR_EACH_FLAG	,	F_13
GEN6_CURICONT_MASK	,	V_273
cur_freq	,	V_235
IS_GEN7	,	F_132
IS_GEN9	,	F_127
uncore	,	V_337
IS_GEN4	,	F_212
IS_GEN3	,	F_211
IS_GEN6	,	F_131
IS_GEN5	,	F_121
intel_encoder_info	,	F_269
tail	,	V_434
"Display IIR_RW:\t%08x\n"	,	L_62
"Render p-state VID: %d\n"	,	L_125
INTEL_OUTPUT_LVDS	,	V_638
num_shared_dpll	,	V_693
GEN6_RP_CUR_UP_EI	,	V_272
drm_modeset_unlock_all	,	F_251
CSR_SSP_BASE	,	V_600
vsync_end	,	V_612
"  0x%08x "	,	L_414
jiffies	,	V_157
"\t\tVrefresh: %d"	,	L_453
gen6_ppgtt_info	,	F_218
"Max pixel clock frequency: %d kHz\n"	,	L_153
fence_regs	,	V_197
height_mm	,	V_633
intel_plane	,	V_658
intel_display_power_domain	,	V_172
pending_flip_obj	,	V_151
" (name: %d)"	,	L_9
MEMMODE_BOOST_FREQ_MASK	,	V_317
"Source_OK: %s\n"	,	L_340
"unknown pipe %s\n"	,	L_468
input_buffer	,	V_837
plane_name	,	F_67
GUC_STATUS	,	V_518
GEN8_RING_PDP_UDW	,	F_216
intel_display_crc_init	,	F_428
"RPINCLIMIT: 0x%08x\n"	,	L_129
total_gtt_size	,	V_75
INTEL_FLIP_COMPLETE	,	V_144
intel_panel	,	V_624
PIPE_CRC_SOURCE_PRIMARY_ILK	,	V_808
inactive_list	,	V_81
"Flip queued on pipe %c (plane %c)\n"	,	L_41
"FLIPY "	,	L_394
i915_gem_obj_is_pinned	,	F_63
info	,	V_22
IS_SKYLAKE	,	F_135
flip_bits	,	V_377
put_task_struct	,	F_225
"  Available Slice Total: %u\n"	,	L_487
up_threshold	,	V_289
" purgeable"	,	L_8
"\tFailed to queue: %u\n"	,	L_322
count	,	V_76
table_lock	,	V_128
"\tWQ size %d, offset: 0x%x, tail %d\n"	,	L_321
"connector %d: type %s, status: %s\n"	,	L_379
pch_pfit	,	V_816
"Manually setting uncore sharing to %llu\n"	,	L_485
to_intel_connector	,	F_280
i915_ring_missed_irq_get	,	F_396
")"	,	L_17
HAS_RUNTIME_PM	,	F_255
skl_ddb_entry_size	,	F_304
client_lock	,	V_495
swizzle	,	V_457
INTEL_PIPE_CRC_SOURCE_AUTO	,	V_774
wm_latency_show	,	F_376
i915_semaphore_status	,	F_296
DEIIR	,	V_191
semaphore_obj	,	V_688
"  Enabled EU Total: %u\n"	,	L_499
"PM IER=0x%08x IMR=0x%08x ISR=0x%08x IIR=0x%08x, MASK=0x%08x\n"	,	L_122
spr_wm_latency_write	,	F_387
PORT_DFT_I9XX	,	V_804
i915_error_state_file_priv	,	V_205
"max GPU freq: %d MHz\n"	,	L_118
DRM_ROTATE_90	,	V_653
"RC1E\n"	,	L_180
MEMMODE_BOOST_EN	,	V_316
HAS_DDI	,	F_243
pri_wm_latency_open	,	F_381
crstandvid	,	V_312
"FBC disabled: %s\n"	,	L_219
intel_wait_for_vblank	,	F_357
GEN6_RC_CTL_EI_MODE	,	F_148
intel_atomic_get_crtc_state	,	F_343
enable_execlists	,	V_436
ENOMEM	,	V_9
"New framebuffer address 0x%08lx\n"	,	L_50
"%lx"	,	L_475
"Stall check waiting for page flip ioctl, "	,	L_47
RSX_STATUS_MASK	,	V_328
vm_link	,	V_121
ggtt_offset	,	V_443
"expected &lt;%lu bytes into pipe crc control\n"	,	L_470
"Media RC6 residency since boot: %u\n"	,	L_194
madv	,	V_53
downclock_mode	,	V_736
action	,	V_308
lock	,	V_338
s_max	,	V_891
ARB_MODE	,	V_477
i915_gem_object_list_info	,	F_33
", mode:\n"	,	L_373
drm_modeset_unlock	,	F_308
pin_mapped_size	,	V_113
"bit9/bit10/bit11"	,	L_260
cookie	,	V_533
refresh_rate_type	,	V_733
hsw_disable_ips	,	F_354
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_114
encoder	,	V_568
mst_mgr	,	V_742
"bit9/bit17"	,	L_261
PIPE_CRC_BUFFER_LEN	,	V_752
status	,	V_448
i915_hws_info	,	F_101
is_ggtt	,	V_36
DRM_PLANE_TYPE_PRIMARY	,	V_649
hws	,	V_198
DEIER	,	V_190
file	,	V_116
i915_context_status	,	F_188
next_context_status_buffer	,	V_452
GEN6_RC_CTL_RC1e_ENABLE	,	V_361
cursor_addr	,	V_683
kstrtoint	,	F_369
GS_UKERNEL_MASK	,	V_521
"\tPriority %d, GuC ctx index: %u, PD offset 0x%x\n"	,	L_319
max	,	F_415
intel_panel_info	,	F_274
intel_dp	,	V_571
trace_i915_reg_rw	,	F_153
i915_debugfs_init	,	F_431
intel_digital_port	,	V_738
GEN8_DE_PORT_IIR	,	V_175
purgeable_size	,	V_110
guc_fw_major_wanted	,	V_508
i915_displayport_test_active_write	,	F_368
ppgtt	,	V_97
"%-15s%8s%8s%8s\n"	,	L_428
"FBC unsupported on this chipset\n"	,	L_217
vsync_start	,	V_611
dig_port	,	V_778
size_t	,	T_7
"Other encoder (id=%d).\n"	,	L_440
flip_queued_vblank	,	V_148
"\tACTHD = 0x%08llx [current 0x%08llx]\n"	,	L_160
i915_gem_request_completed	,	F_70
"Pipe %c\n"	,	L_432
"0"	,	L_474
PORT_HOTPLUG_EN	,	V_166
guc_fw_load_status	,	V_507
FORCEWAKE_ACK	,	V_358
"\tDPCD rev: %x\n"	,	L_377
"\n\t\t"	,	L_449
display_crc_ctl_parse_source	,	F_363
"DDR freq: %d MHz\n"	,	L_115
"actual GPU freq: %d MHz\n"	,	L_116
PIPE_CRC_SOURCE_DP_C_G4X	,	V_802
intel_pipe_crc_object	,	V_829
"unknown object %s\n"	,	L_467
i915_emon_status	,	F_173
filp	,	V_201
doorbell_id	,	V_531
"CONTEXT: %s %u\n"	,	L_243
entries	,	V_763
task	,	V_126
"Currently: enabled\n"	,	L_224
"1"	,	L_473
ss_cnt	,	V_903
remap_slice	,	V_69
header	,	V_413
ctx_id	,	V_449
action_err	,	V_548
MEMSTAT_ILK	,	V_226
dpcd	,	V_627
context_idr	,	V_491
DRRS_LOW_RR	,	V_735
pin_mapped_count	,	V_111
"Requested P-state: %d\n"	,	L_110
GEN6_RP_UP_THRESHOLD	,	V_269
drm_framebuffer_read_refcount	,	F_185
false_color	,	V_383
"GuC last action status: 0x%x\n"	,	L_330
active_mask	,	V_699
IS_G4X	,	F_168
"%s%s%s%s%s%s(0x%08x)"	,	L_388
i915_gem_object_get_page	,	F_193
"\t%s: %llu\n"	,	L_334
GEN8_DE_PORT_IER	,	V_176
"PM IIR:\t\t%08x\n"	,	L_89
i915_next_seqno_get	,	F_116
container_of	,	F_36
"bit9/bit11"	,	L_259
bytes	,	V_218
drm_file	,	V_115
i915_dump_lrc_obj	,	F_189
spin_lock_bh	,	F_205
drm_atomic_state_alloc	,	F_341
rsa_size	,	V_517
"\tpath: %s\n"	,	L_305
pixel_format	,	V_666
intel_hdmi_info	,	F_276
PIPE_CRC_SOURCE_DP_D_VLV	,	V_791
GEN6_RP_CUR_UP	,	V_274
"Max overclocked frequency: %dMHz\n"	,	L_144
"%d\t\t%d\t\t\t\t%d\n"	,	L_235
height	,	V_425
"CPU waiting? %d\n"	,	L_293
user_handle	,	V_481
snpcr	,	V_867
drm_get_subpixel_order_name	,	F_281
i915_ring_freq_table	,	F_177
"Performance_Counter: %u\n"	,	L_348
"%s.wake_count = %u\n"	,	L_185
to_intel_encoder	,	F_248
enc_to_intel_hdmi	,	F_277
semaphore	,	V_690
i915_gfx_val	,	F_176
uint8_t	,	T_15
num_scalers	,	V_669
LIST_HEAD	,	F_38
shared	,	V_95
INTEL_PIPE_CRC_SOURCE_NONE	,	V_757
min_freq_softlimit	,	V_408
drm_minor	,	V_1
src_h	,	V_665
cea_rev	,	V_635
fixed_mode	,	V_626
skl_hw	,	V_719
global	,	V_98
seq_printf	,	F_9
src_x	,	V_622
src_w	,	V_664
src_y	,	V_623
hsw_trans_edp_pipe_A_crc_wa	,	F_340
intel_execlists_ctx_id	,	F_190
"\tprimary plane disabled\n"	,	L_375
dirty	,	V_52
stat	,	V_554
"RP CUR DOWN: %d (%dus)\n"	,	L_138
i915_pipe_crc_data	,	V_767
IS_VALLEYVIEW	,	F_97
i915_gem_obj_ggtt_bound	,	F_46
"bit9/bit10/bit17"	,	L_262
drm_i915_private	,	V_37
kcalloc	,	F_353
N_WORDS	,	F_365
i915_llc	,	F_228
"Enabled by kernel parameter: %s\n"	,	L_222
"bit9"	,	L_257
" (pinned x %d)"	,	L_10
"OK"	,	L_426
"Render IIR:\t%08x\n"	,	L_86
i915_power_domain_info	,	F_259
GEN6_GT_CORE_STATUS	,	V_359
intel_csr	,	V_592
GAMTARBMODE	,	V_476
"\tfetch: %s\n"	,	L_306
"\tsubpixel order: %s\n"	,	L_382
i915_forcewake_release	,	F_425
VLV_GTLC_PW_RENDER_STATUS_MASK	,	V_350
connector_type	,	V_839
"Got %d for test active\n"	,	L_472
i915_next_seqno_set	,	F_117
"OVL"	,	L_385
work_busy	,	F_242
edram	,	V_500
I915_TILING_NONE	,	V_29
i915_display_info	,	F_295
"%x "	,	L_4
i915_ppgtt_info	,	F_223
drm_atomic_state	,	V_814
fb_lock	,	V_430
intel_uncore_forcewake_get	,	F_126
connector_status_connected	,	V_618
"CRTC %d: pipe: %c, active=%s, (size=%dx%d), dither=%s, bpp=%d\n"	,	L_403
CSR_VERSION	,	F_266
"\tversion wanted: %d.%d\n"	,	L_308
"ssp base: 0x%08x\n"	,	L_368
expires	,	V_304
has_audio	,	V_629
GEN8_RING_PDP_LDW	,	F_217
CHV_POWER_SS0_SIG2	,	V_878
CHV_POWER_SS0_SIG1	,	V_876
f_flags	,	V_758
"   "	,	L_24
"Display IMR:\t%08x\n"	,	L_63
"C1DRB3 = 0x%04x\n"	,	L_270
"pp"	,	L_15
driver_priv	,	V_127
CHV_EU19_PG_ENABLE	,	V_885
describe_ctx_ringbuf	,	F_187
plane_rotation	,	F_289
"RP CUR UP: %d (%dus)\n"	,	L_134
mask	,	V_710
skl_ddb_entry	,	V_716
GEN8_DE_PORT_IMR	,	V_174
skip_spaces	,	F_360
sink_support	,	V_556
dentry	,	V_3
PINEVIEW_SELF_REFRESH_EN	,	V_398
"RS1 VID: %d\n"	,	L_174
intel_connector_info	,	F_279
pin_mapped_purgeable_count	,	V_112
idr_for_each	,	F_57
i915_fbc_status	,	F_158
i915_handle_error	,	F_393
base	,	V_39
FW_BLC_SELF_EN	,	V_394
quirks	,	V_479
"RP PREV UP: %d (%dus)\n"	,	L_135
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_410
page_addr	,	V_200
"HDMI:\n"	,	L_438
mmioflips	,	V_499
rcctl1	,	V_341
i915_execlists	,	F_198
"Render Power Well: %s\n"	,	L_189
guc_fw_fetch_status	,	V_506
execlist_link	,	V_456
GEN6_RP_CUR_DOWN_EI	,	V_277
enable	,	V_812
"\tfixed mode:\n"	,	L_376
drrs_type	,	V_725
dpms	,	V_573
val	,	V_219
dpll	,	V_702
i915	,	V_299
intel_guc_fw_status_repr	,	F_234
work	,	V_139
i915_gem_set_seqno	,	F_118
"WM%d %u (%u.%u usec)\n"	,	L_477
GEN9_SS23_EU_PGCTL_ACK	,	F_419
IS_KABYLAKE	,	F_136
INTEL_PIPE_CRC_SOURCE_PLANE1	,	V_807
INTEL_PIPE_CRC_SOURCE_PLANE2	,	V_809
broadwell_sseu_device_status	,	F_421
" tracked hardware state:\n"	,	L_417
eu_total	,	V_888
GFX_MODE	,	V_485
pipe_crc_info	,	V_744
GEN6_RP_MEDIA_SW_MODE	,	V_348
slice_info	,	V_905
ENODEV	,	V_382
cur_wm_latency_open	,	F_384
private_data	,	V_207
GEN6_MBC_SNPCR_MASK	,	V_869
"Cursor"	,	L_435
I915_READ	,	F_73
vbt	,	V_415
mutex	,	V_730
debugfs_create_file	,	F_323
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_285
POWER_DOMAIN_PIPE	,	F_91
"%s: %lluMB\n"	,	L_301
intel_fbc_is_active	,	F_160
gpu_freq	,	V_404
rpupei	,	V_249
count_irq_waiters	,	F_226
i915_swizzle_info	,	F_210
EAGAIN	,	V_760
CURSOR_POS_MASK	,	V_644
GEN6_CORE_CPD_STATE_MASK	,	V_367
drm_atomic_state_free	,	F_347
"\tCEA rev: %d\n"	,	L_383
DROP_UNBOUND	,	V_863
udelay	,	F_151
"Hangcheck active, fires in %dms\n"	,	L_155
wake_count	,	V_339
CIRC_CNT	,	F_317
I915_BIT_6_SWIZZLE_NONE	,	V_458
tmp_pos	,	V_214
space	,	V_433
power_domain	,	V_173
enc_to_dig_port	,	F_310
intel_context	,	V_65
list_sort	,	F_39
"Trying to capture CRC while pipe is off\n"	,	L_462
i915_debugfs_connector_add	,	F_440
IS_I945G	,	F_169
DRM_REFLECT_X	,	V_656
"C0DRB3 = 0x%04x\n"	,	L_269
DRM_REFLECT_Y	,	V_657
POWER_DOMAIN_NUM	,	V_589
"Inactive:\n"	,	L_23
intel_uncore_forcewake_domain	,	V_335
offset	,	V_689
S_IRUGO	,	V_768
DCC	,	V_468
"GMCH temp: %ld\n"	,	L_229
i915_dump_lrc	,	F_197
eu_cnt	,	V_880
PTR_ERR	,	F_345
rdmsrl	,	F_253
drm_i915_error_state_buf	,	V_212
edp	,	V_926
CURCNTR	,	F_285
STATIC_DRRS_SUPPORT	,	V_726
"\tDRRS Supported: Yes\n"	,	L_446
i915_gem_seqno_info	,	F_81
i915_dpcd_show	,	F_435
"\t%-24s: %10llu, last seqno 0x%08x\n"	,	L_333
"MAD_DIMM_C0 = 0x%08x\n"	,	L_271
intel_guc	,	V_542
pin_display	,	V_27
"Total fences = %d\n"	,	L_105
purgeable_count	,	V_108
DC_BALANCE_RESET_VLV	,	V_793
plane_state	,	V_620
value	,	V_711
instdone	,	V_297
i915_energy_uJ	,	F_252
INTEL_GEN	,	F_229
rcu_read_unlock	,	F_61
"End"	,	L_430
GEN9_PGCTL_SS_ACK	,	F_420
GEN6_GT_GFX_RC6p	,	V_373
i915_gem_fence_regs_info	,	F_100
MCH_SECP_NRG_STTS	,	V_579
stolen	,	V_60
pipe_crc_set_source	,	F_349
wrpll	,	V_706
drm_i915_gem_request	,	V_153
aliasing_ppgtt	,	V_483
get_tiling_flag	,	F_16
"PM IER:\t\t%08x\n"	,	L_88
per_file_ctx	,	F_213
i915_error_state_get	,	F_107
crtc_mask	,	V_698
"Start"	,	L_429
unpin_work	,	V_141
for_each_intel_plane_on_crtc	,	F_291
"\tMIA Core status = 0x%x\n"	,	L_316
score	,	V_307
fbdev	,	V_421
q_fail	,	V_537
last_fenced_req	,	V_50
SKL_CSR_DC3_DC5_COUNT	,	V_597
i915_ring_test_irq_get	,	F_398
DRM_MODE_CONNECTOR_DisplayPort	,	V_840
"\tLast submission result: %d\n"	,	L_324
INTEL_PIPE_CRC_SOURCE_DP_D	,	V_786
"PCU interrupt enable:\t%08x\n"	,	L_73
INTEL_PIPE_CRC_SOURCE_DP_C	,	V_784
INTEL_PIPE_CRC_SOURCE_DP_B	,	V_782
"Flip not associated with any ring\n"	,	L_44
i915_debugfs_cleanup	,	F_433
execlist_lock	,	V_454
"Display Engine misc interrupt mask:\t%08x\n"	,	L_81
drm_plane_state	,	V_619
version	,	V_596
"270 "	,	L_392
filelist_mutex	,	V_124
ctx_index	,	V_529
compliance_test_type	,	V_843
"%u objects, %zu bytes\n"	,	L_29
unused	,	V_220
pci_power_name	,	F_258
head_req	,	V_451
"Video Turbo Mode: %s\n"	,	L_186
CURSOR_POS_SIGN	,	V_645
VLV_GT_MEDIA_RC6	,	V_353
"Max CD clock frequency: %d kHz\n"	,	L_152
"GT Interrupt IIR %d:\t%08x\n"	,	L_69
gt_perf_status	,	V_241
"Workarounds applied: %d\n"	,	L_423
cursor_active	,	F_282
scaler_id	,	V_672
"tokenize failed, a command is %d words\n"	,	L_466
SEP_SEMICOLON	,	F_12
file_operations	,	V_914
wm_latency_write	,	F_385
"RC3\n"	,	L_203
drm_crtc	,	V_615
ucode_size	,	V_515
" dpll_md: 0x%08x\n"	,	L_419
status_page	,	V_199
"Lowest (RPN) frequency: %dMHz\n"	,	L_141
MEMSWCTL	,	V_224
RSX_STATUS_ON	,	V_329
drm_i915_gem_object	,	V_24
RSX_STATUS_RS1	,	V_332
RSX_STATUS_RS2	,	V_333
RSX_STATUS_RS3	,	V_334
ilk_wm_max_level	,	F_377
"DDC = 0x%08x\n"	,	L_267
i915_gem_request_info	,	F_78
"RC6++ voltage: %dmV\n"	,	L_214
GEN9_PGCTL_SSA_EU311_ACK	,	V_898
vma	,	V_35
drm_for_each_fb	,	F_186
lockdep_assert_held	,	F_25
WM1_LP_SR_EN	,	V_392
"no P-state info available\n"	,	L_150
helper	,	V_422
reg	,	V_384
"\tBootrom status = 0x%x\n"	,	L_314
GEN9_PGCTL_SSB_EU210_ACK	,	V_901
req	,	V_154
ret	,	V_77
fw_domain	,	V_336
i915_mch_val	,	F_174
RING_CONTEXT_STATUS_PTR	,	F_201
i915_displayport_test_type_show	,	F_374
"nonexisting DP port %c\n"	,	L_460
POSTING_READ	,	F_356
port	,	V_741
drm_info_list	,	V_921
cursor_position	,	F_286
private	,	V_18
GEN9_SS01_EU_PGCTL_ACK	,	F_418
skl_latency	,	V_848
"Stolen:\n"	,	L_27
VLV_PSRSTAT	,	F_244
last_write_req	,	V_49
"\n\tinstdone accu ="	,	L_165
error_str	,	V_213
engine	,	V_41
intel_seq_print_mode	,	F_268
kmalloc	,	F_2
busy_frontbuffer_bits	,	V_558
flip_ready_vblank	,	V_149
end	,	V_720
"Runtime power management not supported\n"	,	L_351
GEN8_DE_PIPE_IER	,	F_95
pm_ier	,	V_255
TILECTL	,	V_475
GEN6_RPSTAT1	,	V_271
seqno	,	V_156
" dpll:    0x%08x\n"	,	L_418
ent	,	V_4
info_list	,	V_922
GEN6_RP_STATE_LIMITS	,	V_260
chipset	,	V_402
crtc_h	,	V_663
i915_dpcd_open	,	F_439
swizzle_string	,	F_209
crtc_y	,	V_661
"Manually setting wedged to %llu"	,	L_479
IS_PINEVIEW	,	F_172
FW_BLC_SELF_VLV	,	V_399
display_crc_ctl_tokenize	,	F_359
intel_runtime_pm_get	,	F_82
"\tinstdone read ="	,	L_163
"\t%2d: \t0x%x\n"	,	L_318
"Total power: %ld\n"	,	L_232
crtc_w	,	V_662
crtc_x	,	V_660
DRM_DEBUG	,	F_402
per_file_stats	,	F_44
drm_crtc_vblank_count	,	F_71
i915_wedged_set	,	F_391
"GPU idle: %s\n"	,	L_352
domain_use_count	,	V_591
"%c %s\n"	,	L_459
DISP_ARB_CTL	,	V_478
GEN9_PGCTL_SLICE_ACK	,	V_904
EDP_PSR_PERF_CNT	,	V_565
intel_ring_get_active_head	,	F_138
i915_forcewake_fops	,	V_913
spr_wm_latency_show	,	F_379
guc_fw_path	,	V_505
log_obj	,	V_550
mapping	,	V_32
obj_exec_link	,	V_87
gen9_sseu_device_status	,	F_416
emitted_jiffies	,	V_158
GEN7_RC_CTL_TO_MODE	,	V_349
PIPE_CRC_SOURCE_DP_B_VLV	,	V_789
out_unlock	,	V_490
i915_reg_t	,	T_13
pipe_crc_objects	,	V_831
guc_fw_minor_wanted	,	V_509
"unknown source %s\n"	,	L_469
connector	,	V_570
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_465
"GuC total action count: %llu\n"	,	L_327
for_each_engine_id	,	F_26
"Down"	,	L_191
"Semaphore boosts: %d%s\n"	,	L_297
psrperf	,	V_553
"HW whitelist count for %s: %d\n"	,	L_424
copy_to_user	,	F_321
DRRS_NOT_SUPPORTED	,	V_728
"Media Power Well: %s\n"	,	L_192
gen8_ppgtt_info	,	F_215
"  Has Subslice Power Gating: %s\n"	,	L_493
wait_event_interruptible_lock_irq	,	F_319
CSR_VERSION_MAJOR	,	F_264
"RPS enabled? %d\n"	,	L_291
i915_hw_ppgtt	,	V_96
err	,	V_923
rcu_read_lock	,	F_59
"HW Enabled &amp; Active bit: %s"	,	L_346
i915_workarounds	,	V_707
i915_gem_object_info	,	F_51
"TILECTL = 0x%08x\n"	,	L_274
"\theader: offset is %d; size = %d\n"	,	L_310
PIPESTAT	,	F_87
drm_debugfs_create_files	,	F_432
"Dropping caches: 0x%08llx\n"	,	L_482
"  Has Slice Power Gating: %s\n"	,	L_492
"Flip queued on frame %d, (was ready on frame %d), now %d\n"	,	L_45
modifier	,	V_428
flush_delayed_work	,	F_120
GEN6_GT_PERF_STATUS	,	V_264
i915_terminally_wedged	,	F_390
mode	,	V_604
SKL_NUM_SCALERS	,	V_673
"\tNo scalers available on this platform\n"	,	L_400
cagf	,	V_247
"RC6   voltage: %dmV\n"	,	L_212
gtt_offset	,	V_152
"Flip queued on %s at seqno %x, next seqno %x [current breadcrumb %x], completed? %d\n"	,	L_43
"%u unbound objects, %llu bytes\n"	,	L_33
drm_debugfs_remove_files	,	F_434
"(kernel context) "	,	L_240
USES_FULL_PPGTT	,	F_45
IPS_CTL	,	V_388
new	,	V_852
DROP_ACTIVE	,	V_857
read	,	V_712
GEN9_PGCTL_SSB_EU311_ACK	,	V_902
rstdbyctl	,	V_311
domains	,	V_590
uintptr_t	,	T_3
"Fence %d, pin count = %d, object = "	,	L_106
vlv_pipe_crc_ctl_reg	,	F_334
uint16_t	,	T_14
struct_mutex	,	V_45
list_add	,	F_5
ss_max	,	V_872
DRM_MODE_CONNECTOR_eDP	,	V_927
i915_pipe_crc_open	,	F_313
i915_fbc_fc_set	,	F_162
kmap_atomic	,	F_195
i915_get_extra_instdone	,	F_139
FBC_CTL_FALSE_COLOR	,	V_386
"RS2 VID: %d\n"	,	L_175
"RC7\n"	,	L_205
last_retired_head	,	V_435
power_domains	,	V_584
kunmap_atomic	,	F_196
intel_connector	,	V_569
hw_whitelist_count	,	V_709
"PCU interrupt mask:\t%08x\n"	,	L_71
i915_debugfs_list	,	V_919
"enabled"	,	L_227
"i915_dpcd"	,	L_504
INTEL_PIPE_CRC_SOURCE_MAX	,	V_772
"Current sequence (%s): %x\n"	,	L_57
"GT Interrupt IMR %d:\t%08x\n"	,	L_68
VLV_DPFLIPSTAT	,	V_167
"Resetting error state\n"	,	L_109
any	,	V_155
I915_MADV_DONTNEED	,	V_54
rps	,	V_221
"bit6 swizzle for X-tiling = %s\n"	,	L_265
" wrpll:   0x%08x\n"	,	L_422
drm_i915_file_private	,	V_488
pri_latency	,	V_849
"unknown"	,	L_263
PIPE_A_SCRAMBLE_RESET	,	V_794
GEN6_RC_CTL_RC6p_ENABLE	,	V_363
drm_info_node	,	V_6
"%u fault mappable objects, %llu bytes\n"	,	L_36
"  Enabled Slice Total: %u\n"	,	L_496
hw_max	,	V_865
i915_gem_obj_total_ggtt_size	,	F_20
"RP PREV DOWN: %d (%dus)\n"	,	L_139
pm_isr	,	V_257
mbox	,	V_691
"Render RC6 residency since boot: %u\n"	,	L_193
"PCU interrupt identity:\t%08x\n"	,	L_72
rpcurup	,	V_250
C0DRB3	,	V_470
LONG_MAX	,	V_861
pin_count	,	V_42
vlv_punit_read	,	F_123
"Frequency requested %d; min hard:%d, soft:%d; max soft:%d, hard:%d\n"	,	L_294
DRM_ROTATE_270	,	V_655
"Master IER:\t%08x\n"	,	L_84
SOFT_SCRATCH	,	F_235
SKL_CSR_DC5_DC6_COUNT	,	V_598
debug_dump	,	V_482
delayed_work_pending	,	F_140
MSR_RAPL_POWER_UNIT	,	V_578
max_words	,	V_827
list_for_each	,	F_206
HSW_CAGF_SHIFT	,	V_284
GFP_KERNEL	,	V_8
i915_error_state_read	,	F_111
enable_stall_check	,	V_150
"DRRS_State: Unknown(%d)\n"	,	L_452
GEN6_MBC_SNPCR_SHIFT	,	V_870
"Max P-state: P%d\n"	,	L_172
"Boost freq: %d\n"	,	L_167
" (%s)"	,	L_20
source_ok	,	V_557
"RPMODECTL: 0x%08x\n"	,	L_128
"RS1\n"	,	L_181
list_del_init	,	F_43
i_private	,	V_209
mutex_unlock	,	F_6
"Unknown\n"	,	L_206
intel_attached_encoder	,	F_436
task_struct	,	V_125
GEN8_CSB_WRITE_PTR	,	F_202
assert_spin_locked	,	F_316
DSPADDR	,	F_75
typeof	,	F_42
scaler_users	,	V_671
"  %-13s%8u%8u%8u\n"	,	L_434
RSX_STATUS_RC1	,	V_330
seq_file	,	V_15
"Up threshold: %d%%\n"	,	L_136
DSPSURF	,	F_74
"\tStatus buffer %d: 0x%08X, context: %u\n"	,	L_252
"Power well/domain"	,	L_358
GEN6_RP_CUR_DOWN	,	V_279
mutex_lock	,	F_4
rp_state_cap	,	V_242
"ECOCHK: 0x%08x\n"	,	L_289
DROP_RETIRE	,	V_859
sync_seqno	,	V_692
intel_uncore_forcewake_put	,	F_130
i915_ddb_info	,	F_302
cache_list	,	V_106
display_crc_ctl_show	,	F_326
"\tVBT: DRRS_type: None"	,	L_443
sandybridge_pcode_read	,	F_154
CURSOR_Y_SHIFT	,	V_646
"idle GPU freq: %d MHz\n"	,	L_120
obj_rank_by_stolen	,	F_35
i915_shared_dplls_info	,	F_299
"Chipset power: %ld\n"	,	L_230
TRANSCODER_EDP	,	V_819
i915_guc_client	,	V_525
"DP:\n"	,	L_439
GTIER	,	V_181
intel_pipe_crc_source	,	V_770
WARN	,	F_333
i915_power_well	,	V_586
mutex_lock_interruptible	,	F_34
IER	,	V_187
name	,	V_55
" (frontbuffer: 0x%03x)"	,	L_21
for_each_intel_connector	,	F_247
"\taction = %d\n"	,	L_162
aux	,	V_928
rpcurdown	,	V_253
GEN8_GT_SLICE_INFO	,	V_906
i915_vbt	,	F_181
"%llu"	,	L_350
"\tNot bound in GGTT\n"	,	L_244
mappable_end	,	V_123
PIPE_CRC_LINE_LEN	,	V_755
INTEL_OUTPUT_TVOUT	,	V_779
"GT Interrupt IER %d:\t%08x\n"	,	L_70
HAS_GUC_UCODE	,	F_233
"\tload: %s\n"	,	L_307
"program base: 0x%08x\n"	,	L_367
skl_ddb_allocation	,	V_714
"SW control enabled: %s\n"	,	L_169
mappable_size	,	V_109
"min GPU freq: %d MHz\n"	,	L_119
seq_write	,	F_180
intel_crtc_info	,	F_272
pw_status	,	V_342
eu_mask	,	V_894
"\tVBT: DRRS_type: Seamless"	,	L_442
HAS_CSR	,	F_263
GEN6_RP_CONTROL	,	V_268
I915_FENCE_REG_NONE	,	V_57
ggtt_view	,	V_59
"ARB_MODE = 0x%08x\n"	,	L_276
GEN9_PGCTL_SSA_EU210_ACK	,	V_897
get_active_flag	,	F_14
"  %u [%u] active objects, %llu [%llu] bytes\n"	,	L_31
max_cdclk_freq	,	V_293
HAS_PSR	,	F_241
"Render IER:\t%08x\n"	,	L_85
uint64_t	,	T_12
"  Available EU Total: %u\n"	,	L_490
"\tHead request id: %u\n"	,	L_254
drm_device	,	V_19
"RC6+ residency since boot: %u\n"	,	L_210
hw_min	,	V_866
"Enabled: %s\n"	,	L_341
HAS_LLC	,	F_230
rsa_offset	,	V_516
debugfs_list	,	V_14
"PCI device power state: %s [%d]\n"	,	L_356
fbc	,	V_378
object_count	,	V_118
GTIIR	,	V_182
"  default context:\n"	,	L_280
crtc	,	V_135
IIR	,	V_188
"Graphics Interrupt identity:		%08x\n"	,	L_102
" (fence: %d)"	,	L_12
i915_fbc_fc_get	,	F_161
pipe_crc_data_count	,	F_315
I915_DEBUGFS_ENTRIES	,	V_920
PAGE_SIZE	,	V_552
GEN9_FREQ_SCALER	,	V_291
CURPOS	,	F_287
"  Plane%-8d%8u%8u%8u\n"	,	L_433
FW_BLC_SELF	,	V_393
subslice_per_slice	,	V_883
intel_scaler	,	V_674
flags	,	V_614
CSR_HTP_SKL	,	V_601
enabled	,	V_493
GS_BOOTROM_MASK	,	V_519
GEN6_DECODE_RC6_VID	,	F_155
GEN6_RPNSWREQ	,	V_266
rpprevup	,	V_251
drm_atomic_commit	,	F_346
pm_iir	,	V_258
OPREGION_SIZE	,	V_414
num_pipes	,	V_747
i915_guc_log_dump	,	F_239
spin_unlock_irq	,	F_76
GEN6_GT_GFX_RC6	,	V_372
"%hu %hu %hu %hu %hu %hu %hu %hu"	,	L_478
debugfs_root	,	V_917
i915_ring_seqno_info	,	F_79
"Pipe %c IMR:\t%08x\n"	,	L_75
HSW_CAGF_MASK	,	V_283
"Actual freq: %d MHz\n"	,	L_146
"\t%d requests in queue\n"	,	L_253
width	,	V_424
"RS2 (RC6)\n"	,	L_182
max_freq_softlimit	,	V_409
vtotal	,	V_613
"\n"	,	L_25
fault_mappable	,	V_61
GEN6_TURBO_DISABLE	,	V_267
"L-shaped memory detected\n"	,	L_278
CSR_PROGRAM	,	F_267
"Graphics Interrupt mask:		%08x\n"	,	L_103
hweight8	,	F_422
i915_ring_missed_irq_set	,	F_397
gpu_error	,	V_301
"Connector info\n"	,	L_406
"Port hotplug:\t%08x\n"	,	L_65
i915_error_state_write	,	F_102
"PRI"	,	L_386
user_interrupts	,	V_159
GEN9_CAGF_SHIFT	,	V_282
"Kernel boosts: %d\n"	,	L_299
for_each_pipe	,	F_86
i915_debugfs_files	,	V_918
opened	,	V_748
GTIMR	,	V_183
"RC6++ residency since boot: %u\n"	,	L_211
IMR	,	V_189
MEMSTAT_VID_MASK	,	V_227
intel_gpu_freq	,	F_124
VLV_EDP_PSR_ACTIVE_NORFB_UP	,	V_562
MEMMODE_FMAX_SHIFT	,	V_325
"%llu [%llu] gtt total\n"	,	L_38
reqf	,	V_248
FW_CSPWRDWNEN	,	V_400
GEN6_RP_MEDIA_MODE_MASK	,	V_347
MEMMODE_BOOST_FREQ_SHIFT	,	V_318
"\nGuC status 0x%08x:\n"	,	L_313
"MST Source Port %c\n"	,	L_457
pm_imr	,	V_256
drm_connector	,	V_617
GEN6_RP_PREV_UP	,	V_276
intel_framebuffer	,	V_417
ppos	,	V_204
"Down threshold: %d%%\n"	,	L_140
"PM IMR:\t\t%08x\n"	,	L_90
"GAMTARBMODE = 0x%08x\n"	,	L_275
addr	,	V_142
"FB tracking busy bits: 0x%08x\n"	,	L_215
"DRRS_State: DRRS_LOW_RR\n"	,	L_451
user_buf	,	V_751
CHV_EU08_PG_ENABLE	,	V_884
wq_tail	,	V_536
DPINVGTT	,	V_168
INTEL_OUTPUT_DISPLAYPORT	,	V_636
width_mm	,	V_632
i915_gem_context_is_default	,	F_214
GS_BOOTROM_SHIFT	,	V_520
"GuC last action error code: %d\n"	,	L_331
"\taudio support: %s\n"	,	L_378
PIPE_CRC_INCLUDE_BORDER_I8XX	,	V_777
"SSEU Device Info\n"	,	L_486
"Size"	,	L_431
active_crtc_cnt	,	V_737
i915_displayport_test_active_open	,	F_371
plane	,	V_137
"%u pinned mappable objects, %llu bytes\n"	,	L_35
unbound	,	V_103
"\tmodes:\n"	,	L_384
"%02lx"	,	L_476
i915_capabilities	,	F_7
"Display Engine port interrupt identity:\t%08x\n"	,	L_79
i915_gem_retire_requests	,	F_404
"---------\n"	,	L_402
bound_list	,	V_120
i915_wedged_get	,	F_389
PIPE_CRC_SOURCE_DP_B_G4X	,	V_801
"Current VID: %d\n"	,	L_112
i915_displayport_test_type_open	,	F_375
"Current RS state: "	,	L_177
g4x_undo_pipe_scramble_reset	,	F_338
ucode_offset	,	V_514
cpu_fifo_underrun_disabled	,	V_684
"Min freq: %d MHz\n"	,	L_148
GEN6_CURIAVG_MASK	,	V_278
HAS_PCH_SPLIT	,	F_98
MEMSTAT_PSTATE_MASK	,	V_229
EIO	,	V_825
CONFIG_DRM_FBDEV_EMULATION	,	F_183
i915_runtime_pm_status	,	F_254
object_memory	,	V_119
"Stopping rings 0x%08llx\n"	,	L_480
"Context on %s with no gem object\n"	,	L_242
intel_unpin_work	,	V_138
submissions	,	V_540
subpixel_order	,	V_634
"g"	,	L_14
i915_pipe_crc_read	,	F_318
RCS	,	V_309
VLV_EDP_PSR_CURR_STATE_MASK	,	V_561
i915_reset_in_progress	,	F_392
i915_sseu_status	,	F_423
"LLC: %s\n"	,	L_300
display_crc_ctl_parse_pipe	,	F_362
EDP_PSR_ENABLE	,	V_560
EBUSY	,	V_749
"Pipe %c power disabled\n"	,	L_74
intel_ringbuffer	,	V_431
PIPE_CRC_SOURCE_PIPE_ILK	,	V_811
"GuC firmware status:\n"	,	L_304
i915_destroy_error_state	,	F_104
panel	,	V_625
"DSI:\n"	,	L_437
hw_lock	,	V_232
"SSEU Device Status\n"	,	L_495
ia_freq	,	V_405
CHV_POWER_SS1_SIG1	,	V_877
CHV_POWER_SS1_SIG2	,	V_879
get_seqno	,	V_147
"bit6 swizzle for Y-tiling = %s\n"	,	L_266
current_state	,	V_582
words	,	V_826
", active"	,	L_296
CURSOR_MODE	,	V_641
"\tname: %s\n"	,	L_380
"%02x%02x%02x%02x%02x%02x\n"	,	L_349
config	,	V_697
"\t--Plane id %d: type=%s, crtc_pos=%4dx%4d, crtc_size=%4dx%4d, src_pos=%d.%04ux%d.%04u, src_size=%d.%04ux%d.%04u, format=%s, rotation=%s\n"	,	L_396
DRM_DEBUG_KMS	,	F_351
"Display IIR:\t%08x\n"	,	L_61
intel_runtime_pm_put	,	F_83
PUNIT_REG_GPU_FREQ_STS	,	V_233
" crtc_mask: 0x%08x, active: 0x%x, on: %s\n"	,	L_416
GEN8_PCU_IMR	,	V_169
"Currently: unknown\n"	,	L_223
acthd	,	V_295
dp	,	V_731
intel_dp_info	,	F_275
cur_wm_latency_show	,	F_380
"Manually setting max freq to %llu\n"	,	L_483
i915_gem_request_get_engine	,	F_30
" (display)"	,	L_11
ivb_pipe_crc_ctl_reg	,	F_348
intel_shared_dpll	,	V_694
fp1	,	V_705
fbdev_fb	,	V_418
fp0	,	V_704
"Render IMR:\t%08x\n"	,	L_87
action_count	,	V_544
ilk_pipe_crc_ctl_reg	,	F_339
INTEL_OUTPUT_DSI	,	V_724
"  %u [%u] inactive objects, %llu [%llu] bytes\n"	,	L_32
DRM_ERROR	,	F_438
i915_displayport_test_active_show	,	F_370
i915_drrs	,	V_722
boosts	,	V_496
fb	,	V_423
fops	,	V_915
i915_frequency_info	,	F_119
VLV_IMR	,	V_165
frame	,	V_764
cursor	,	V_450
"0 "	,	L_389
"%s:\n"	,	L_157
debugfs_remove	,	F_3
i915_gem_framebuffer_info	,	F_182
"Current P-state: %d\n"	,	L_113
"MAD_DIMM_C1 = 0x%08x\n"	,	L_272
MEMSTAT_PSTATE_SHIFT	,	V_230
GEN9_PGCTL_SSB_EU19_ACK	,	V_900
client	,	V_526
LRC_STATE_PN	,	V_444
drm_modeset_lock_all	,	F_246
"CUR"	,	L_387
last_submitted_seqno	,	V_306
eu_per_subslice	,	V_889
FBC_STATUS2	,	V_380
EDP_PSR_CTL	,	V_559
get_pid_task	,	F_224
"Active:\n"	,	L_22
busy_bits	,	V_376
CHV_EU311_PG_ENABLE	,	V_887
i915_frontbuffer_tracking	,	F_157
"%lu [%lu] pin mapped objects, %llu [%llu] bytes [purgeable]\n"	,	L_37
GEN6_RC_CTL_RC6pp_ENABLE	,	V_364
scalers	,	V_676
"[k]batch pool"	,	L_28
obj	,	V_25
I915_SHRINK_UNBOUND	,	V_864
subslice_7eu	,	V_908
intel_irqs_enabled	,	F_256
PORT_D	,	V_785
PORT_C	,	V_783
PORT_B	,	V_781
bits_per_pixel	,	V_427
dev_priv	,	V_38
"Stall check enabled, "	,	L_46
header_offset	,	V_512
DCC2	,	V_469
inactive	,	V_101
MEMMODECTL	,	V_313
i915_drpc_info	,	F_156
for_each_fw_domain	,	F_145
"\tStatus pointer: 0x%08X\n"	,	L_250
"180 "	,	L_391
id	,	V_44
" dirty"	,	L_6
i915_max_freq_get	,	F_406
VLV_IIR	,	V_163
"disabled"	,	L_228
i915_forcewake_create	,	F_426
i915_error_state_to_str	,	F_113
PIPE_CRC_SOURCE_DP_D_G4X	,	V_803
i8xx_pipe_crc_ctl_reg	,	F_329
display_crc_ctl_write	,	F_366
"Display IER:\t%08x\n"	,	L_60
GEN8_MASTER_IRQ	,	V_161
IS_BROXTON	,	F_125
i915_displayport_test_data_show	,	F_372
"Min P-state: P%d\n"	,	L_173
HAS_GUC_SCHED	,	F_238
i915_error_state_release	,	F_108
FBC_COMPRESSION_MASK	,	V_381
"none"	,	L_256
GEN8_GT_IIR	,	F_89
"\tRSA: offset is %d; size = %d\n"	,	L_312
usage_count	,	V_580
" fp0:     0x%08x\n"	,	L_420
i915_gem_gtt_info	,	F_62
"MMIO update completed? %d\n"	,	L_51
u16	,	T_9
GEN6_RP_MEDIA_TURBO	,	V_345
PIPE_B	,	V_795
"bug"	,	L_264
PIPE_A	,	V_639
PIPE_C	,	V_797
"Master Interrupt Control:\t%08x\n"	,	L_59
"RC6\n"	,	L_204
power_well_count	,	V_585
"\tversion found: %d.%d\n"	,	L_309
PIPE_B_SCRAMBLE_RESET	,	V_796
EFAULT	,	V_765
to_i915	,	F_24
PIPE_CRC_SOURCE_PIPE_VLV	,	V_788
intel_display_power_put	,	F_96
rpstat	,	V_246
"Core Power Down: %s\n"	,	L_207
"Graphics Interrupt mask (%s):	%08x\n"	,	L_104
hsync_end	,	V_608
semaphores	,	V_498
has_drrs	,	V_729
i915_vma	,	V_34
cur_wm_latency_write	,	F_388
pdev	,	V_581
drm_encoder	,	V_616
"\tfb: %d, pos: %dx%d, size: %dx%d\n"	,	L_374
for_each_encoder_on_crtc	,	F_273
"efficient (RPe) frequency: %d MHz\n"	,	L_121
get_pin_mapped_flag	,	F_19
u32	,	T_4
legacy_hw_ctx	,	V_67
"North Display Interrupt mask:		%08x\n"	,	L_97
ret_count	,	V_215
GEN6_RP_STATE_CAP	,	V_263
MAD_DIMM_C2	,	V_474
MAD_DIMM_C1	,	V_473
MAD_DIMM_C0	,	V_472
mm	,	V_117
guc_fw_major_found	,	V_510
level	,	V_844
VLV_IER	,	V_162
GEN6_RP_DOWN_THRESHOLD	,	V_270
WM1_LP_ILK	,	V_391
entry	,	V_717
sig2	,	V_875
sig1	,	V_874
"  Enabled EU Per Subslice: %u\n"	,	L_500
DRM_PLANE_TYPE_CURSOR	,	V_650
PIPE_SCRAMBLE_RESET_MASK	,	V_806
GEN8_GT_IER	,	F_90
I915_NUM_INSTDONE_REG	,	V_298
"not supported\n"	,	L_221
drm_framebuffer	,	V_419
head	,	V_71
total	,	V_93
"MAD_DIMM_C2 = 0x%08x\n"	,	L_273
action_cmd	,	V_546
action_fail	,	V_545
drm_mm_node_allocated	,	F_22
tmpbuf	,	V_835
"0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_337
ok	,	V_713
action_status	,	V_547
on	,	V_700
"\nGuC submissions:\n"	,	L_332
PIPE_CRC_CTL	,	F_355
ubuf	,	V_202
"RPDECLIMIT: 0x%08x\n"	,	L_130
spr_wm_latency_open	,	F_382
get_pin_flag	,	F_15
vlv_undo_pipe_scramble_reset	,	F_337
FW_DOMAIN_ID_RENDER	,	V_357
u64	,	T_2
userbuf	,	V_210
pd	,	V_486
"Idleness DRRS: Disabled"	,	L_447
pg	,	V_551
pages_pin_count	,	V_122
GEN6_RP_PREV_DOWN	,	V_280
"on\n"	,	L_178
"IRQs disabled: %s\n"	,	L_353
VLV_MASTER_IER	,	V_180
GAM_ECOCHK	,	V_487
GEN6_RP_ENABLE	,	V_346
"\tHead request tail: %u\n"	,	L_255
GEN6_CAGF_MASK	,	V_285
I915_TILING_X	,	V_30
batch_pool	,	V_105
"0x%08x\n"	,	L_412
irq_refcount	,	V_492
"  Enabled Subslice Total: %u\n"	,	L_497
guc_id	,	V_541
i915_dpcd_debug	,	V_924
"No active crtc found\n"	,	L_456
I915_WRITE	,	F_163
in_use	,	V_677
i915_guc_client_info	,	F_236
describe_ctx	,	F_31
"  Available Subslice Per Slice: %u\n"	,	L_489
i915_edp_psr_status	,	F_240
HAS_GMCH_DISPLAY	,	F_383
i915_ring_stop_set	,	F_395
I915_TILING_Y	,	V_31
pipe_bpp	,	V_681
BXT_GT_PERF_STATUS	,	V_262
"collecting CRCs for pipe %c, %s\n"	,	L_463
dent	,	V_10
for_each_engine	,	F_48
object_idr	,	V_129
"Main link in standby mode: %s\n"	,	L_345
i915_chipset_val	,	F_175
node	,	V_7
RING_EXECLIST_STATUS_LO	,	F_199
DRM_PLANE_TYPE_OVERLAY	,	V_648
"\tFailed doorbell: %u\n"	,	L_323
efficient_freq	,	V_239
intel_pipe_crc_entry	,	V_762
stop_rings	,	V_853
i915_interrupt_info	,	F_84
rgvswctl	,	V_223
i915_semaphore_is_enabled	,	F_298
CONFIG_PM	,	F_257
GEN6_GT_GFX_RC6_LOCKED	,	V_371
hw_state	,	V_701
INTEL_OUTPUT_EDP	,	V_575
display_info	,	V_631
sc	,	V_675
PIPE_CRC_SOURCE_SPRITE_IVB	,	V_823
can_mst	,	V_740
RSX_STATUS_RC1E	,	V_331
pipe_config	,	V_668
" 0x%08x"	,	L_164
"DISP_ARB_CTL = 0x%08x\n"	,	L_277
key	,	V_5
INTEL_INFO	,	F_8
RING_MODE_GEN7	,	F_219
ss	,	V_873
atomic_read	,	F_69
"Deepest RC6 Enabled: %s\n"	,	L_200
u8	,	T_11
hweight32	,	F_297
uint32_t	,	T_10
"eDP:\n"	,	L_436
"aliasing PPGTT:\n"	,	L_287
global_list	,	V_102
buf	,	V_217
eu_reg	,	V_893
S_IWUSR	,	V_916
i915_mmio_reg_offset	,	F_301
guc_fw	,	V_502
"pd gtt offset: 0x%08x\n"	,	L_288
I915_READ_FW	,	F_152
fb_tracking	,	V_375
has_slice_pg	,	V_909
"N/A"	,	L_397
proc_desc_offset	,	V_530
"\tunderrun reporting: cpu=%s pch=%s \n"	,	L_405
intel_uncore_forcewake_domain_to_str	,	F_146
hsync_start	,	V_607
PIPE_CRC_SOURCE_DP_C_VLV	,	V_790
"RPSTAT1: 0x%08x\n"	,	L_127
RING_PP_DIR_BASE	,	F_220
intel_guc_fw	,	V_501
i915_dmc_info	,	F_262
DP_DPCD_REV	,	V_628
drm_display_mode	,	V_603
i915_error_state_buf_init	,	F_112
" (%sgtt offset: %08llx, size: %08llx"	,	L_13
"DC5 -&gt; DC6 count: %d\n"	,	L_366
n_entries	,	V_753
i9xx_pipe_crc_ctl_reg	,	F_335
RING_EXECLIST_STATUS_HI	,	F_200
vm	,	V_99
" (stolen: %08llx)"	,	L_18
"Logical Ring Contexts are disabled\n"	,	L_247
pid_task	,	F_60
"\nCRTC %d:  "	,	L_455
DRM_ROTATE_180	,	V_654
DRM_MODE_DPMS_ON	,	V_574
GEN8_CSB_ENTRIES	,	V_453
pending	,	V_143
GEN8_GT_IMR	,	F_88
i915_dp_mst_info	,	F_309
connectors_changed	,	V_820
wm	,	V_718
missed_irq_rings	,	V_854
wq	,	V_761
VLV_GTLC_PW_MEDIA_STATUS_MASK	,	V_351
acquire_ctx	,	V_815
simple_read_from_buffer	,	F_114
"  no ppgtt for context %d\n"	,	L_279
fw_path	,	V_595
READ_ONCE	,	F_80
"Hangcheck inactive\n"	,	L_156
enable_hangcheck	,	V_300
intel_encoder	,	V_567
i915_ips_status	,	F_164
error_priv	,	V_206
intel_display_power_domain_str	,	F_261
PIPE_CRC_SOURCE_SPRITE_ILK	,	V_810
", scalers[%d]: use=%s, mode=%x"	,	L_399
jiffies_to_msecs	,	F_141
wq_size	,	V_534
"Max freq: %d MHz\n"	,	L_149
shared_dplls	,	V_696
init_waitqueue_head	,	F_430
"No flip due on pipe %c (plane %c)\n"	,	L_40
write_pointer	,	V_447
RING_PP_DIR_DCLV	,	F_222
comm	,	V_132
"0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_108
intel_dp_sink_crc	,	F_250
RCX_SW_EXIT	,	V_327
single_open	,	F_328
rpprevdown	,	V_254
"\tExeclist status: 0x%08X, context: %u\n"	,	L_249
"RC3 (RC6+)\n"	,	L_183
i915_ring_test_irq_set	,	F_399
"DPFLIPSTAT:\t%08x\n"	,	L_66
fence_reg	,	V_56
"No requests\n"	,	L_56
"North Display Interrupt identity:	%08x\n"	,	L_96
ESRCH	,	V_489
RSTDBYCTL	,	V_314
"RP CUR UP EI: %d (%dus)\n"	,	L_133
kfree	,	F_110
i915_error_state_open	,	F_105
"HW context "	,	L_239
ironlake_drpc_info	,	F_142
"Turbo enabled: %s\n"	,	L_187
"\tDRRS Supported : No"	,	L_454
out	,	V_216
"Display Engine misc interrupt identity:\t%08x\n"	,	L_82
gen	,	V_23
"Current user interrupts (%s): %x\n"	,	L_58
spr_latency	,	V_850
has_subslice_pg	,	V_910
GEN6_CURBSYTAVG_MASK	,	V_275
initialized	,	V_68
GEN8_DE_PIPE_IIR	,	F_94
VLV_EDP_PSR_ACTIVE_SF_UPDATE	,	V_563
power	,	V_576
"Toggling workaround to %i returns %i\n"	,	L_461
CSR_VERSION_MINOR	,	F_265
down_threshold	,	V_290
drrs	,	V_723
i915_gem_batch_pool_info	,	F_77
to_intel_framebuffer	,	F_184
active_list	,	V_79
"GuC last action command: 0x%x\n"	,	L_329
"DC3 -&gt; DC5 count: %d\n"	,	L_365
"0x%X: 0x%08X, mask: 0x%08X, read: 0x%08x, status: %s\n"	,	L_425
drm_modeset_legacy_acquire_ctx	,	F_342
"RC6+  voltage: %dmV\n"	,	L_213
"GFX_MODE: 0x%08x\n"	,	L_283
EINVAL	,	V_82
"Copied %d bytes from user\n"	,	L_471
"Core Power Down\n"	,	L_202
depth	,	V_426
gfx	,	V_403
info_ent	,	V_11
intel_display_power_get_if_enabled	,	F_92
rpdownei	,	V_252
"\tseqno = %x [current %x, last %x]\n"	,	L_158
I915_READ_IMR	,	F_99
VLV_GTLC_PW_STATUS	,	V_343
MEMMODE_SWMODE_EN	,	V_320
retcode	,	V_539
copy_from_user	,	F_367
MEMSTAT_VID_SHIFT	,	V_228
compliance_test_data	,	V_842
mem_freq	,	V_234
data	,	V_17
"\t\tBusy_frontbuffer_bits: 0x%X"	,	L_448
"Compressing: %s\n"	,	L_220
"%u purgeable objects, %llu bytes\n"	,	L_34
i915_wa_registers	,	F_300
GEN8_GT_ISR	,	F_133
"Render p-state ratio: %d\n"	,	L_124
pch_fifo_underrun_disabled	,	V_685
INSTPM_SELF_EN	,	V_396
i915_guc_info	,	F_237
I915_READ_NOTRACE	,	F_150
RING_CONTEXT_STATUS_BUF_LO	,	F_203
"Pipe %c IIR:\t%08x\n"	,	L_76
debugfs_lock	,	V_12
"  Available Subslice Total: %u\n"	,	L_488
opregion	,	V_412
i915_error_state_put	,	F_109
filep	,	V_743
cur_latency	,	V_851
INSTPM	,	V_395
workarounds	,	V_708
link	,	V_497
"total: %d\n"	,	L_53
file_stats	,	V_91
I915_MAX_PIPES	,	V_773
"&lt;unknown&gt;"	,	L_39
intel_lvds_info	,	F_278
GEN8_DE_PIPE_IMR	,	F_93
"%s [%d]: %d boosts%s\n"	,	L_295
" (%s mappable)"	,	L_19
spin_lock	,	F_56
display_crc_ctl_open	,	F_327
dma_buf	,	V_94
dpcd_block	,	V_925
list_head	,	V_70
"HW control enabled: %s\n"	,	L_168
i915_gem_request_get_seqno	,	F_27
"\tPDP%d 0x%016llx\n"	,	L_282
intel_freq_opcode	,	F_408
"dpcd read (%zu bytes at %u) failed (%zd)\n"	,	L_502
"\nSync seqno:\n"	,	L_413
bytes_read	,	V_754
no_fbc_reason	,	V_379
"  Has EU Power Gating: %s\n"	,	L_494
list_for_each_entry_reverse	,	F_55
CRSTANDVID	,	V_315
"\t\tconnector %d: type: %s, status: %s"	,	L_372
PINNED_LIST	,	V_133
"too many words, allowed &lt;= %d\n"	,	L_465
i915_sink_crc	,	F_245
i915_forcewake_domains	,	F_144
subslice_total	,	V_890
VLV_IIR_RW	,	V_164
