# Digital-Clock
Digital clock using systemverilog HDL and implementation on Terasic DE10-Lite FPGA board.

This is a project on Digital Clock using Seven Segment Display on Terasic DE10-lite FPGA board, using systemverilog HDL. 
Open Dig_Clk.sv for the code.
Rest are Quartus Prime files. You can download them and include in your project.

For any issue, email me: shubham.varshney26494@gmail.com
