<stg><name>convolve_2d</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="12" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  %empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V), !map !30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V), !map !36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel), !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @convolve_2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:15  %line_buf = alloca [14 x i32], align 4

]]></Node>
<StgValue><ssdm name="line_buf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i2 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i2 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %.preheader11.preheader, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="2">
<![CDATA[
.preheader13.preheader:0  %tmp_cast = zext i2 %i to i5

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader13.preheader:1  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13.preheader:2  %tmp_9 = sub i5 %tmp_6, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:3  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:0  %window_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:1  %window_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:2  %window_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:3  %window_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:4  %window_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:5  %window_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:6  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader13:0  %j = phi i3 [ %j_1, %1 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:1  %exitcond9 = icmp eq i3 %j, -1

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond9, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="3">
<![CDATA[
:1  %tmp_3_cast = zext i3 %j to i5

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_2 = add i5 %tmp_9, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_11_cast = sext i5 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %line_buf_addr = getelementptr [14 x i32]* %line_buf, i64 0, i64 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 0, i32* %line_buf_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader11:0  %indvar_flatten = phi i6 [ %indvar_flatten_next, %._crit_edge15 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader11:1  %y_assign = phi i3 [ %y_assign_mid2, %._crit_edge15 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader11:2  %x_assign = phi i3 [ %x, %._crit_edge15 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:3  %window_2_1_load = load i32* %window_2_1

]]></Node>
<StgValue><ssdm name="window_2_1_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:4  %window_0_0_load = load i32* %window_0_0

]]></Node>
<StgValue><ssdm name="window_0_0_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:5  %window_0_1_load_1 = load i32* %window_0_1

]]></Node>
<StgValue><ssdm name="window_0_1_load_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:6  %window_2_0_load = load i32* %window_2_0

]]></Node>
<StgValue><ssdm name="window_2_0_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:7  %window_1_0_load = load i32* %window_1_0

]]></Node>
<StgValue><ssdm name="window_1_0_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:8  %window_1_1_load_1 = load i32* %window_1_1

]]></Node>
<StgValue><ssdm name="window_1_1_load_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11:9  %exitcond_flatten = icmp eq i6 %indvar_flatten, -15

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:10  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11:11  %indvar_flatten_next = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:12  store i32 %window_1_1_load_1, i32* %window_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:13  store i32 %window_2_1_load, i32* %window_2_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:14  store i32 %window_0_1_load_1, i32* %window_0_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:15  br i1 %exitcond_flatten, label %3, label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:3  %y = add i3 %y_assign, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:5  %exitcond = icmp eq i3 %x_assign, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader12:6  %x_assign_mid2 = select i1 %exitcond, i3 0, i3 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_mid2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:7  %tmp_1_mid1 = icmp ne i3 %y, 0

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:8  %tmp_s = icmp ne i3 %y_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader12:9  %tmp_1_mid2 = select i1 %exitcond, i1 %tmp_1_mid1, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader12:10  %y_assign_mid2 = select i1 %exitcond, i3 %y, i3 %y_assign

]]></Node>
<StgValue><ssdm name="y_assign_mid2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
.preheader12:15  %tmp_8 = zext i3 %x_assign_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:16  %tmp_8_cast = zext i3 %x_assign_mid2 to i4

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12:17  %line_buf_addr_1 = getelementptr [14 x i32]* %line_buf, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="line_buf_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:18  %tmp_1 = add i4 %tmp_8_cast, 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="4">
<![CDATA[
.preheader12:19  %tmp_10_cast = zext i4 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12:20  %line_buf_addr_2 = getelementptr [14 x i32]* %line_buf, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="line_buf_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
.preheader12:21  %window_0_2 = load i32* %line_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="window_0_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.preheader12:22  %window_1_2 = load i32* %line_buf_addr_2, align 4

]]></Node>
<StgValue><ssdm name="window_1_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:25  %tmp_7 = icmp ne i3 %x_assign_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader12:26  %or_cond = and i1 %tmp_1_mid2, %tmp_7

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:30  br i1 %or_cond, label %2, label %._crit_edge15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
:0  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
:2  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:14  %tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
.preheader12:21  %window_0_2 = load i32* %line_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="window_0_2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.preheader12:22  %window_1_2 = load i32* %line_buf_addr_2, align 4

]]></Node>
<StgValue><ssdm name="window_1_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12:23  store i32 %window_1_2, i32* %line_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12:24  store i32 %tmp, i32* %line_buf_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
:0  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
:2  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
:4  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
:6  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader12:1  %window_0_1_load = load i32* %window_0_1

]]></Node>
<StgValue><ssdm name="window_0_1_load"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:28  store i32 %window_0_2, i32* %window_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_17_0_i = mul nsw i32 %kernel_load, %window_0_0_load

]]></Node>
<StgValue><ssdm name="tmp_17_0_i"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_17_0_1_i = mul nsw i32 %kernel_load_1, %window_0_1_load

]]></Node>
<StgValue><ssdm name="tmp_17_0_1_i"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
:4  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
:6  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
:8  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
:10  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_0_2_i = mul nsw i32 %kernel_load_2, %window_0_2

]]></Node>
<StgValue><ssdm name="tmp_17_0_2_i"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_1_i = mul nsw i32 %kernel_load_3, %window_1_0_load

]]></Node>
<StgValue><ssdm name="tmp_17_1_i"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
:8  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
:10  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="4">
<![CDATA[
:12  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
:14  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp2 = add i32 %tmp_17_0_i, %tmp_17_0_1_i

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
.preheader12:0  %window_2_1_load_1 = load i32* %window_2_1

]]></Node>
<StgValue><ssdm name="window_2_1_load_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader12:2  %window_1_1_load = load i32* %window_1_1

]]></Node>
<StgValue><ssdm name="window_1_1_load"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:27  store i32 %window_1_2, i32* %window_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:29  store i32 %tmp, i32* %window_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17_1_1_i = mul nsw i32 %kernel_load_4, %window_1_1_load

]]></Node>
<StgValue><ssdm name="tmp_17_1_1_i"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_17_1_2_i = mul nsw i32 %kernel_load_5, %window_1_2

]]></Node>
<StgValue><ssdm name="tmp_17_1_2_i"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="4">
<![CDATA[
:12  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
:14  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="4">
<![CDATA[
:16  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp3 = add i32 %tmp_17_0_2_i, %tmp_17_1_i

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15:1  %x = add i3 %x_assign_mid2, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_17_2_i = mul nsw i32 %kernel_load_6, %window_2_0_load

]]></Node>
<StgValue><ssdm name="tmp_17_2_i"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_17_2_1_i = mul nsw i32 %kernel_load_7, %window_2_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_2_1_i"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="4">
<![CDATA[
:16  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_17_2_2_i = mul nsw i32 %kernel_load_8, %tmp

]]></Node>
<StgValue><ssdm name="tmp_17_2_2_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp5 = add i32 %tmp_17_1_1_i, %tmp_17_1_2_i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp7 = add i32 %tmp_17_2_1_i, %tmp_17_2_2_i

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp6 = add i32 %tmp7, %tmp_17_2_i

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp4 = add i32 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:4  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_convolve_2d_label1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:11  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:12  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader12:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp1 = add i32 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %result = add nsw i32 %tmp4, %tmp1

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V, i32 %result)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %._crit_edge15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge15:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str2, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:2  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="189" name="out_stream_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_stream_V"/></StgValue>
</port>
<port id="190" name="in_stream_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="in_stream_V"/></StgValue>
</port>
<port id="191" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="192" from="kernel" to="kernel_addr" fromId="191" toId="14">
</dataflow>
<dataflow id="194" from="StgValue_193" to="kernel_addr" fromId="193" toId="14">
</dataflow>
<dataflow id="195" from="StgValue_193" to="kernel_addr" fromId="193" toId="14">
</dataflow>
<dataflow id="196" from="kernel" to="kernel_addr_1" fromId="191" toId="15">
</dataflow>
<dataflow id="197" from="StgValue_193" to="kernel_addr_1" fromId="193" toId="15">
</dataflow>
<dataflow id="199" from="StgValue_198" to="kernel_addr_1" fromId="198" toId="15">
</dataflow>
<dataflow id="200" from="kernel" to="kernel_addr_2" fromId="191" toId="16">
</dataflow>
<dataflow id="201" from="StgValue_193" to="kernel_addr_2" fromId="193" toId="16">
</dataflow>
<dataflow id="203" from="StgValue_202" to="kernel_addr_2" fromId="202" toId="16">
</dataflow>
<dataflow id="204" from="kernel" to="kernel_addr_3" fromId="191" toId="17">
</dataflow>
<dataflow id="205" from="StgValue_193" to="kernel_addr_3" fromId="193" toId="17">
</dataflow>
<dataflow id="207" from="StgValue_206" to="kernel_addr_3" fromId="206" toId="17">
</dataflow>
<dataflow id="208" from="kernel" to="kernel_addr_4" fromId="191" toId="18">
</dataflow>
<dataflow id="209" from="StgValue_193" to="kernel_addr_4" fromId="193" toId="18">
</dataflow>
<dataflow id="211" from="StgValue_210" to="kernel_addr_4" fromId="210" toId="18">
</dataflow>
<dataflow id="212" from="kernel" to="kernel_addr_5" fromId="191" toId="19">
</dataflow>
<dataflow id="213" from="StgValue_193" to="kernel_addr_5" fromId="193" toId="19">
</dataflow>
<dataflow id="215" from="StgValue_214" to="kernel_addr_5" fromId="214" toId="19">
</dataflow>
<dataflow id="216" from="kernel" to="kernel_addr_6" fromId="191" toId="20">
</dataflow>
<dataflow id="217" from="StgValue_193" to="kernel_addr_6" fromId="193" toId="20">
</dataflow>
<dataflow id="219" from="StgValue_218" to="kernel_addr_6" fromId="218" toId="20">
</dataflow>
<dataflow id="220" from="kernel" to="kernel_addr_7" fromId="191" toId="21">
</dataflow>
<dataflow id="221" from="StgValue_193" to="kernel_addr_7" fromId="193" toId="21">
</dataflow>
<dataflow id="223" from="StgValue_222" to="kernel_addr_7" fromId="222" toId="21">
</dataflow>
<dataflow id="224" from="kernel" to="kernel_addr_8" fromId="191" toId="22">
</dataflow>
<dataflow id="225" from="StgValue_193" to="kernel_addr_8" fromId="193" toId="22">
</dataflow>
<dataflow id="227" from="StgValue_226" to="kernel_addr_8" fromId="226" toId="22">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecInterface" to="empty" fromId="228" toId="23">
</dataflow>
<dataflow id="230" from="in_stream_V" to="empty" fromId="190" toId="23">
</dataflow>
<dataflow id="232" from="ap_fifo_str" to="empty" fromId="231" toId="23">
</dataflow>
<dataflow id="234" from="StgValue_233" to="empty" fromId="233" toId="23">
</dataflow>
<dataflow id="235" from="StgValue_233" to="empty" fromId="233" toId="23">
</dataflow>
<dataflow id="237" from="p_str" to="empty" fromId="236" toId="23">
</dataflow>
<dataflow id="238" from="StgValue_233" to="empty" fromId="233" toId="23">
</dataflow>
<dataflow id="239" from="StgValue_233" to="empty" fromId="233" toId="23">
</dataflow>
<dataflow id="240" from="p_str" to="empty" fromId="236" toId="23">
</dataflow>
<dataflow id="241" from="p_str" to="empty" fromId="236" toId="23">
</dataflow>
<dataflow id="242" from="p_str" to="empty" fromId="236" toId="23">
</dataflow>
<dataflow id="244" from="StgValue_243" to="empty" fromId="243" toId="23">
</dataflow>
<dataflow id="245" from="StgValue_243" to="empty" fromId="243" toId="23">
</dataflow>
<dataflow id="247" from="StgValue_246" to="empty" fromId="246" toId="23">
</dataflow>
<dataflow id="248" from="StgValue_246" to="empty" fromId="246" toId="23">
</dataflow>
<dataflow id="249" from="p_str" to="empty" fromId="236" toId="23">
</dataflow>
<dataflow id="250" from="p_str" to="empty" fromId="236" toId="23">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecInterface" to="empty_4" fromId="228" toId="24">
</dataflow>
<dataflow id="252" from="out_stream_V" to="empty_4" fromId="189" toId="24">
</dataflow>
<dataflow id="253" from="ap_fifo_str" to="empty_4" fromId="231" toId="24">
</dataflow>
<dataflow id="254" from="StgValue_233" to="empty_4" fromId="233" toId="24">
</dataflow>
<dataflow id="255" from="StgValue_233" to="empty_4" fromId="233" toId="24">
</dataflow>
<dataflow id="256" from="p_str" to="empty_4" fromId="236" toId="24">
</dataflow>
<dataflow id="257" from="StgValue_233" to="empty_4" fromId="233" toId="24">
</dataflow>
<dataflow id="258" from="StgValue_233" to="empty_4" fromId="233" toId="24">
</dataflow>
<dataflow id="259" from="p_str" to="empty_4" fromId="236" toId="24">
</dataflow>
<dataflow id="260" from="p_str" to="empty_4" fromId="236" toId="24">
</dataflow>
<dataflow id="261" from="p_str" to="empty_4" fromId="236" toId="24">
</dataflow>
<dataflow id="262" from="StgValue_243" to="empty_4" fromId="243" toId="24">
</dataflow>
<dataflow id="263" from="StgValue_243" to="empty_4" fromId="243" toId="24">
</dataflow>
<dataflow id="264" from="StgValue_246" to="empty_4" fromId="246" toId="24">
</dataflow>
<dataflow id="265" from="StgValue_246" to="empty_4" fromId="246" toId="24">
</dataflow>
<dataflow id="266" from="p_str" to="empty_4" fromId="236" toId="24">
</dataflow>
<dataflow id="267" from="p_str" to="empty_4" fromId="236" toId="24">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecBitsMap" to="StgValue_25" fromId="268" toId="25">
</dataflow>
<dataflow id="270" from="out_stream_V" to="StgValue_25" fromId="189" toId="25">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecBitsMap" to="StgValue_26" fromId="268" toId="26">
</dataflow>
<dataflow id="272" from="in_stream_V" to="StgValue_26" fromId="190" toId="26">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecBitsMap" to="StgValue_27" fromId="268" toId="27">
</dataflow>
<dataflow id="274" from="kernel" to="StgValue_27" fromId="191" toId="27">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecTopModule" to="StgValue_28" fromId="275" toId="28">
</dataflow>
<dataflow id="278" from="convolve_2d_str" to="StgValue_28" fromId="277" toId="28">
</dataflow>
<dataflow id="279" from="StgValue_198" to="line_buf" fromId="198" toId="29">
</dataflow>
<dataflow id="281" from="StgValue_280" to="i" fromId="280" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="StgValue_30" to="i" fromId="30" toId="31">
</dataflow>
<dataflow id="283" from="i_1" to="i" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="284" from="StgValue_59" to="i" fromId="59" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="285" from="i" to="exitcond1" fromId="31" toId="32">
</dataflow>
<dataflow id="287" from="StgValue_286" to="exitcond1" fromId="286" toId="32">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="288" toId="33">
</dataflow>
<dataflow id="290" from="StgValue_202" to="empty_5" fromId="202" toId="33">
</dataflow>
<dataflow id="291" from="StgValue_202" to="empty_5" fromId="202" toId="33">
</dataflow>
<dataflow id="292" from="StgValue_202" to="empty_5" fromId="202" toId="33">
</dataflow>
<dataflow id="293" from="i" to="i_1" fromId="31" toId="34">
</dataflow>
<dataflow id="295" from="StgValue_294" to="i_1" fromId="294" toId="34">
</dataflow>
<dataflow id="296" from="exitcond1" to="StgValue_35" fromId="32" toId="35">
</dataflow>
<dataflow id="297" from="i" to="tmp_cast" fromId="31" toId="36">
</dataflow>
<dataflow id="299" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="tmp_6" fromId="298" toId="37">
</dataflow>
<dataflow id="300" from="i" to="tmp_6" fromId="31" toId="37">
</dataflow>
<dataflow id="302" from="StgValue_301" to="tmp_6" fromId="301" toId="37">
</dataflow>
<dataflow id="303" from="tmp_6" to="tmp_9" fromId="37" toId="38">
</dataflow>
<dataflow id="304" from="tmp_cast" to="tmp_9" fromId="36" toId="38">
</dataflow>
<dataflow id="306" from="StgValue_305" to="window_2_1" fromId="305" toId="40">
</dataflow>
<dataflow id="307" from="StgValue_305" to="window_0_0" fromId="305" toId="41">
</dataflow>
<dataflow id="308" from="StgValue_305" to="window_0_1" fromId="305" toId="42">
</dataflow>
<dataflow id="309" from="StgValue_305" to="window_2_0" fromId="305" toId="43">
</dataflow>
<dataflow id="310" from="StgValue_305" to="window_1_0" fromId="305" toId="44">
</dataflow>
<dataflow id="311" from="StgValue_305" to="window_1_1" fromId="305" toId="45">
</dataflow>
<dataflow id="312" from="j_1" to="j" fromId="50" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="313" from="StgValue_58" to="j" fromId="58" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="314" from="StgValue_301" to="j" fromId="301" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="315" from="StgValue_39" to="j" fromId="39" toId="47">
</dataflow>
<dataflow id="316" from="j" to="exitcond9" fromId="47" toId="48">
</dataflow>
<dataflow id="318" from="StgValue_317" to="exitcond9" fromId="317" toId="48">
</dataflow>
<dataflow id="319" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="288" toId="49">
</dataflow>
<dataflow id="320" from="StgValue_222" to="empty_6" fromId="222" toId="49">
</dataflow>
<dataflow id="321" from="StgValue_222" to="empty_6" fromId="222" toId="49">
</dataflow>
<dataflow id="322" from="StgValue_222" to="empty_6" fromId="222" toId="49">
</dataflow>
<dataflow id="323" from="j" to="j_1" fromId="47" toId="50">
</dataflow>
<dataflow id="325" from="StgValue_324" to="j_1" fromId="324" toId="50">
</dataflow>
<dataflow id="326" from="exitcond9" to="StgValue_51" fromId="48" toId="51">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecLoopName" to="StgValue_52" fromId="327" toId="52">
</dataflow>
<dataflow id="330" from="p_str1" to="StgValue_52" fromId="329" toId="52">
</dataflow>
<dataflow id="331" from="j" to="tmp_3_cast" fromId="47" toId="53">
</dataflow>
<dataflow id="332" from="tmp_9" to="tmp_2" fromId="38" toId="54">
</dataflow>
<dataflow id="333" from="tmp_3_cast" to="tmp_2" fromId="53" toId="54">
</dataflow>
<dataflow id="334" from="tmp_2" to="tmp_11_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="335" from="line_buf" to="line_buf_addr" fromId="29" toId="56">
</dataflow>
<dataflow id="336" from="StgValue_193" to="line_buf_addr" fromId="193" toId="56">
</dataflow>
<dataflow id="337" from="tmp_11_cast" to="line_buf_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="338" from="StgValue_233" to="StgValue_57" fromId="233" toId="57">
</dataflow>
<dataflow id="339" from="line_buf_addr" to="StgValue_57" fromId="56" toId="57">
</dataflow>
<dataflow id="340" from="indvar_flatten_next" to="indvar_flatten" fromId="71" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="StgValue_148" to="indvar_flatten" fromId="148" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="343" from="StgValue_342" to="indvar_flatten" fromId="342" toId="60">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="344" from="StgValue_46" to="indvar_flatten" fromId="46" toId="60">
</dataflow>
<dataflow id="345" from="y_assign_mid2" to="y_assign" fromId="82" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="346" from="StgValue_148" to="y_assign" fromId="148" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="347" from="StgValue_301" to="y_assign" fromId="301" toId="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="348" from="StgValue_46" to="y_assign" fromId="46" toId="61">
</dataflow>
<dataflow id="349" from="x" to="x_assign" fromId="130" toId="62">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="350" from="StgValue_148" to="x_assign" fromId="148" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="351" from="StgValue_301" to="x_assign" fromId="301" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="352" from="StgValue_46" to="x_assign" fromId="46" toId="62">
</dataflow>
<dataflow id="353" from="window_2_1" to="window_2_1_load" fromId="40" toId="63">
</dataflow>
<dataflow id="354" from="window_0_0" to="window_0_0_load" fromId="41" toId="64">
</dataflow>
<dataflow id="355" from="window_0_1" to="window_0_1_load_1" fromId="42" toId="65">
</dataflow>
<dataflow id="356" from="window_2_0" to="window_2_0_load" fromId="43" toId="66">
</dataflow>
<dataflow id="357" from="window_1_0" to="window_1_0_load" fromId="44" toId="67">
</dataflow>
<dataflow id="358" from="window_1_1" to="window_1_1_load_1" fromId="45" toId="68">
</dataflow>
<dataflow id="359" from="indvar_flatten" to="exitcond_flatten" fromId="60" toId="69">
</dataflow>
<dataflow id="361" from="StgValue_360" to="exitcond_flatten" fromId="360" toId="69">
</dataflow>
<dataflow id="362" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="288" toId="70">
</dataflow>
<dataflow id="364" from="StgValue_363" to="empty_7" fromId="363" toId="70">
</dataflow>
<dataflow id="365" from="StgValue_363" to="empty_7" fromId="363" toId="70">
</dataflow>
<dataflow id="366" from="StgValue_363" to="empty_7" fromId="363" toId="70">
</dataflow>
<dataflow id="367" from="indvar_flatten" to="indvar_flatten_next" fromId="60" toId="71">
</dataflow>
<dataflow id="369" from="StgValue_368" to="indvar_flatten_next" fromId="368" toId="71">
</dataflow>
<dataflow id="370" from="window_1_1_load_1" to="StgValue_72" fromId="68" toId="72">
</dataflow>
<dataflow id="371" from="window_1_0" to="StgValue_72" fromId="44" toId="72">
</dataflow>
<dataflow id="372" from="window_2_1_load" to="StgValue_73" fromId="63" toId="73">
</dataflow>
<dataflow id="373" from="window_2_0" to="StgValue_73" fromId="43" toId="73">
</dataflow>
<dataflow id="374" from="window_0_1_load_1" to="StgValue_74" fromId="65" toId="74">
</dataflow>
<dataflow id="375" from="window_0_0" to="StgValue_74" fromId="41" toId="74">
</dataflow>
<dataflow id="376" from="exitcond_flatten" to="StgValue_75" fromId="69" toId="75">
</dataflow>
<dataflow id="377" from="y_assign" to="y" fromId="61" toId="76">
</dataflow>
<dataflow id="378" from="StgValue_324" to="y" fromId="324" toId="76">
</dataflow>
<dataflow id="379" from="x_assign" to="exitcond" fromId="62" toId="77">
</dataflow>
<dataflow id="380" from="StgValue_317" to="exitcond" fromId="317" toId="77">
</dataflow>
<dataflow id="381" from="exitcond" to="x_assign_mid2" fromId="77" toId="78">
</dataflow>
<dataflow id="382" from="StgValue_301" to="x_assign_mid2" fromId="301" toId="78">
</dataflow>
<dataflow id="383" from="x_assign" to="x_assign_mid2" fromId="62" toId="78">
</dataflow>
<dataflow id="384" from="y" to="tmp_1_mid1" fromId="76" toId="79">
</dataflow>
<dataflow id="385" from="StgValue_301" to="tmp_1_mid1" fromId="301" toId="79">
</dataflow>
<dataflow id="386" from="y_assign" to="tmp_s" fromId="61" toId="80">
</dataflow>
<dataflow id="387" from="StgValue_301" to="tmp_s" fromId="301" toId="80">
</dataflow>
<dataflow id="388" from="exitcond" to="tmp_1_mid2" fromId="77" toId="81">
</dataflow>
<dataflow id="389" from="tmp_1_mid1" to="tmp_1_mid2" fromId="79" toId="81">
</dataflow>
<dataflow id="390" from="tmp_s" to="tmp_1_mid2" fromId="80" toId="81">
</dataflow>
<dataflow id="391" from="exitcond" to="y_assign_mid2" fromId="77" toId="82">
</dataflow>
<dataflow id="392" from="y" to="y_assign_mid2" fromId="76" toId="82">
</dataflow>
<dataflow id="393" from="y_assign" to="y_assign_mid2" fromId="61" toId="82">
</dataflow>
<dataflow id="394" from="x_assign_mid2" to="tmp_8" fromId="78" toId="83">
</dataflow>
<dataflow id="395" from="x_assign_mid2" to="tmp_8_cast" fromId="78" toId="84">
</dataflow>
<dataflow id="396" from="line_buf" to="line_buf_addr_1" fromId="29" toId="85">
</dataflow>
<dataflow id="397" from="StgValue_193" to="line_buf_addr_1" fromId="193" toId="85">
</dataflow>
<dataflow id="398" from="tmp_8" to="line_buf_addr_1" fromId="83" toId="85">
</dataflow>
<dataflow id="399" from="tmp_8_cast" to="tmp_1" fromId="84" toId="86">
</dataflow>
<dataflow id="401" from="StgValue_400" to="tmp_1" fromId="400" toId="86">
</dataflow>
<dataflow id="402" from="tmp_1" to="tmp_10_cast" fromId="86" toId="87">
</dataflow>
<dataflow id="403" from="line_buf" to="line_buf_addr_2" fromId="29" toId="88">
</dataflow>
<dataflow id="404" from="StgValue_193" to="line_buf_addr_2" fromId="193" toId="88">
</dataflow>
<dataflow id="405" from="tmp_10_cast" to="line_buf_addr_2" fromId="87" toId="88">
</dataflow>
<dataflow id="406" from="line_buf_addr_1" to="window_0_2" fromId="85" toId="89">
</dataflow>
<dataflow id="407" from="line_buf_addr_2" to="window_1_2" fromId="88" toId="90">
</dataflow>
<dataflow id="408" from="x_assign_mid2" to="tmp_7" fromId="78" toId="91">
</dataflow>
<dataflow id="409" from="StgValue_301" to="tmp_7" fromId="301" toId="91">
</dataflow>
<dataflow id="410" from="tmp_1_mid2" to="or_cond" fromId="81" toId="92">
</dataflow>
<dataflow id="411" from="tmp_7" to="or_cond" fromId="91" toId="92">
</dataflow>
<dataflow id="412" from="or_cond" to="StgValue_93" fromId="92" toId="93">
</dataflow>
<dataflow id="413" from="kernel_addr" to="kernel_load" fromId="14" toId="94">
</dataflow>
<dataflow id="414" from="kernel_addr_1" to="kernel_load_1" fromId="15" toId="95">
</dataflow>
<dataflow id="416" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp" fromId="415" toId="96">
</dataflow>
<dataflow id="417" from="in_stream_V" to="tmp" fromId="190" toId="96">
</dataflow>
<dataflow id="418" from="line_buf_addr_1" to="window_0_2" fromId="85" toId="97">
</dataflow>
<dataflow id="419" from="line_buf_addr_2" to="window_1_2" fromId="88" toId="98">
</dataflow>
<dataflow id="420" from="window_1_2" to="StgValue_99" fromId="98" toId="99">
</dataflow>
<dataflow id="421" from="line_buf_addr_1" to="StgValue_99" fromId="85" toId="99">
</dataflow>
<dataflow id="422" from="tmp" to="StgValue_100" fromId="96" toId="100">
</dataflow>
<dataflow id="423" from="line_buf_addr_2" to="StgValue_100" fromId="88" toId="100">
</dataflow>
<dataflow id="424" from="kernel_addr" to="kernel_load" fromId="14" toId="101">
</dataflow>
<dataflow id="425" from="kernel_addr_1" to="kernel_load_1" fromId="15" toId="102">
</dataflow>
<dataflow id="426" from="kernel_addr_2" to="kernel_load_2" fromId="16" toId="103">
</dataflow>
<dataflow id="427" from="kernel_addr_3" to="kernel_load_3" fromId="17" toId="104">
</dataflow>
<dataflow id="428" from="window_0_1" to="window_0_1_load" fromId="42" toId="105">
</dataflow>
<dataflow id="429" from="window_0_2" to="StgValue_106" fromId="97" toId="106">
</dataflow>
<dataflow id="430" from="window_0_1" to="StgValue_106" fromId="42" toId="106">
</dataflow>
<dataflow id="431" from="kernel_load" to="tmp_17_0_i" fromId="101" toId="107">
</dataflow>
<dataflow id="432" from="window_0_0_load" to="tmp_17_0_i" fromId="64" toId="107">
</dataflow>
<dataflow id="433" from="kernel_load_1" to="tmp_17_0_1_i" fromId="102" toId="108">
</dataflow>
<dataflow id="434" from="window_0_1_load" to="tmp_17_0_1_i" fromId="105" toId="108">
</dataflow>
<dataflow id="435" from="kernel_addr_2" to="kernel_load_2" fromId="16" toId="109">
</dataflow>
<dataflow id="436" from="kernel_addr_3" to="kernel_load_3" fromId="17" toId="110">
</dataflow>
<dataflow id="437" from="kernel_addr_4" to="kernel_load_4" fromId="18" toId="111">
</dataflow>
<dataflow id="438" from="kernel_addr_5" to="kernel_load_5" fromId="19" toId="112">
</dataflow>
<dataflow id="439" from="kernel_load_2" to="tmp_17_0_2_i" fromId="109" toId="113">
</dataflow>
<dataflow id="440" from="window_0_2" to="tmp_17_0_2_i" fromId="97" toId="113">
</dataflow>
<dataflow id="441" from="kernel_load_3" to="tmp_17_1_i" fromId="110" toId="114">
</dataflow>
<dataflow id="442" from="window_1_0_load" to="tmp_17_1_i" fromId="67" toId="114">
</dataflow>
<dataflow id="443" from="kernel_addr_4" to="kernel_load_4" fromId="18" toId="115">
</dataflow>
<dataflow id="444" from="kernel_addr_5" to="kernel_load_5" fromId="19" toId="116">
</dataflow>
<dataflow id="445" from="kernel_addr_6" to="kernel_load_6" fromId="20" toId="117">
</dataflow>
<dataflow id="446" from="kernel_addr_7" to="kernel_load_7" fromId="21" toId="118">
</dataflow>
<dataflow id="447" from="tmp_17_0_i" to="tmp2" fromId="107" toId="119">
</dataflow>
<dataflow id="448" from="tmp_17_0_1_i" to="tmp2" fromId="108" toId="119">
</dataflow>
<dataflow id="449" from="window_2_1" to="window_2_1_load_1" fromId="40" toId="120">
</dataflow>
<dataflow id="450" from="window_1_1" to="window_1_1_load" fromId="45" toId="121">
</dataflow>
<dataflow id="451" from="window_1_2" to="StgValue_122" fromId="98" toId="122">
</dataflow>
<dataflow id="452" from="window_1_1" to="StgValue_122" fromId="45" toId="122">
</dataflow>
<dataflow id="453" from="tmp" to="StgValue_123" fromId="96" toId="123">
</dataflow>
<dataflow id="454" from="window_2_1" to="StgValue_123" fromId="40" toId="123">
</dataflow>
<dataflow id="455" from="kernel_load_4" to="tmp_17_1_1_i" fromId="115" toId="124">
</dataflow>
<dataflow id="456" from="window_1_1_load" to="tmp_17_1_1_i" fromId="121" toId="124">
</dataflow>
<dataflow id="457" from="kernel_load_5" to="tmp_17_1_2_i" fromId="116" toId="125">
</dataflow>
<dataflow id="458" from="window_1_2" to="tmp_17_1_2_i" fromId="98" toId="125">
</dataflow>
<dataflow id="459" from="kernel_addr_6" to="kernel_load_6" fromId="20" toId="126">
</dataflow>
<dataflow id="460" from="kernel_addr_7" to="kernel_load_7" fromId="21" toId="127">
</dataflow>
<dataflow id="461" from="kernel_addr_8" to="kernel_load_8" fromId="22" toId="128">
</dataflow>
<dataflow id="462" from="tmp_17_0_2_i" to="tmp3" fromId="113" toId="129">
</dataflow>
<dataflow id="463" from="tmp_17_1_i" to="tmp3" fromId="114" toId="129">
</dataflow>
<dataflow id="464" from="x_assign_mid2" to="x" fromId="78" toId="130">
</dataflow>
<dataflow id="465" from="StgValue_324" to="x" fromId="324" toId="130">
</dataflow>
<dataflow id="466" from="kernel_load_6" to="tmp_17_2_i" fromId="126" toId="131">
</dataflow>
<dataflow id="467" from="window_2_0_load" to="tmp_17_2_i" fromId="66" toId="131">
</dataflow>
<dataflow id="468" from="kernel_load_7" to="tmp_17_2_1_i" fromId="127" toId="132">
</dataflow>
<dataflow id="469" from="window_2_1_load_1" to="tmp_17_2_1_i" fromId="120" toId="132">
</dataflow>
<dataflow id="470" from="kernel_addr_8" to="kernel_load_8" fromId="22" toId="133">
</dataflow>
<dataflow id="471" from="kernel_load_8" to="tmp_17_2_2_i" fromId="133" toId="134">
</dataflow>
<dataflow id="472" from="tmp" to="tmp_17_2_2_i" fromId="96" toId="134">
</dataflow>
<dataflow id="473" from="tmp_17_1_1_i" to="tmp5" fromId="124" toId="135">
</dataflow>
<dataflow id="474" from="tmp_17_1_2_i" to="tmp5" fromId="125" toId="135">
</dataflow>
<dataflow id="475" from="tmp_17_2_1_i" to="tmp7" fromId="132" toId="136">
</dataflow>
<dataflow id="476" from="tmp_17_2_2_i" to="tmp7" fromId="134" toId="136">
</dataflow>
<dataflow id="477" from="tmp7" to="tmp6" fromId="136" toId="137">
</dataflow>
<dataflow id="478" from="tmp_17_2_i" to="tmp6" fromId="131" toId="137">
</dataflow>
<dataflow id="479" from="tmp6" to="tmp4" fromId="137" toId="138">
</dataflow>
<dataflow id="480" from="tmp5" to="tmp4" fromId="135" toId="138">
</dataflow>
<dataflow id="481" from="_ssdm_op_SpecLoopName" to="StgValue_139" fromId="327" toId="139">
</dataflow>
<dataflow id="483" from="L_convolve_2d_label1" to="StgValue_139" fromId="482" toId="139">
</dataflow>
<dataflow id="484" from="_ssdm_op_SpecLoopName" to="StgValue_140" fromId="327" toId="140">
</dataflow>
<dataflow id="486" from="p_str2" to="StgValue_140" fromId="485" toId="140">
</dataflow>
<dataflow id="488" from="_ssdm_op_SpecRegionBegin" to="tmp_4" fromId="487" toId="141">
</dataflow>
<dataflow id="489" from="p_str2" to="tmp_4" fromId="485" toId="141">
</dataflow>
<dataflow id="491" from="_ssdm_op_SpecPipeline" to="StgValue_142" fromId="490" toId="142">
</dataflow>
<dataflow id="493" from="StgValue_492" to="StgValue_142" fromId="492" toId="142">
</dataflow>
<dataflow id="494" from="StgValue_305" to="StgValue_142" fromId="305" toId="142">
</dataflow>
<dataflow id="495" from="StgValue_305" to="StgValue_142" fromId="305" toId="142">
</dataflow>
<dataflow id="496" from="StgValue_233" to="StgValue_142" fromId="233" toId="142">
</dataflow>
<dataflow id="498" from="p_str3" to="StgValue_142" fromId="497" toId="142">
</dataflow>
<dataflow id="499" from="tmp3" to="tmp1" fromId="129" toId="143">
</dataflow>
<dataflow id="500" from="tmp2" to="tmp1" fromId="119" toId="143">
</dataflow>
<dataflow id="501" from="tmp4" to="result" fromId="138" toId="144">
</dataflow>
<dataflow id="502" from="tmp1" to="result" fromId="143" toId="144">
</dataflow>
<dataflow id="504" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="StgValue_145" fromId="503" toId="145">
</dataflow>
<dataflow id="505" from="out_stream_V" to="StgValue_145" fromId="189" toId="145">
</dataflow>
<dataflow id="506" from="result" to="StgValue_145" fromId="144" toId="145">
</dataflow>
<dataflow id="508" from="_ssdm_op_SpecRegionEnd" to="empty_8" fromId="507" toId="147">
</dataflow>
<dataflow id="509" from="p_str2" to="empty_8" fromId="485" toId="147">
</dataflow>
<dataflow id="510" from="tmp_4" to="empty_8" fromId="141" toId="147">
</dataflow>
<dataflow id="511" from="exitcond1" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="512" from="exitcond9" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="513" from="exitcond_flatten" to="StgValue_4" fromId="69" toId="4">
</dataflow>
<dataflow id="514" from="or_cond" to="StgValue_4" fromId="92" toId="4">
</dataflow>
<dataflow id="515" from="exitcond_flatten" to="StgValue_5" fromId="69" toId="5">
</dataflow>
<dataflow id="516" from="or_cond" to="StgValue_5" fromId="92" toId="5">
</dataflow>
<dataflow id="517" from="exitcond_flatten" to="StgValue_6" fromId="69" toId="6">
</dataflow>
<dataflow id="518" from="or_cond" to="StgValue_6" fromId="92" toId="6">
</dataflow>
<dataflow id="519" from="exitcond_flatten" to="StgValue_7" fromId="69" toId="7">
</dataflow>
<dataflow id="520" from="or_cond" to="StgValue_7" fromId="92" toId="7">
</dataflow>
<dataflow id="521" from="exitcond_flatten" to="StgValue_8" fromId="69" toId="8">
</dataflow>
<dataflow id="522" from="or_cond" to="StgValue_8" fromId="92" toId="8">
</dataflow>
<dataflow id="523" from="or_cond" to="StgValue_9" fromId="92" toId="9">
</dataflow>
<dataflow id="524" from="or_cond" to="StgValue_10" fromId="92" toId="10">
</dataflow>
<dataflow id="525" from="or_cond" to="StgValue_11" fromId="92" toId="11">
</dataflow>
<dataflow id="526" from="exitcond_flatten" to="StgValue_12" fromId="69" toId="12">
</dataflow>
<dataflow id="527" from="or_cond" to="StgValue_12" fromId="92" toId="12">
</dataflow>
<dataflow id="528" from="exitcond1" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="529" from="exitcond1" to="StgValue_5" fromId="32" toId="5">
</dataflow>
<dataflow id="530" from="exitcond1" to="StgValue_6" fromId="32" toId="6">
</dataflow>
<dataflow id="531" from="exitcond1" to="StgValue_7" fromId="32" toId="7">
</dataflow>
<dataflow id="532" from="exitcond1" to="StgValue_8" fromId="32" toId="8">
</dataflow>
<dataflow id="533" from="exitcond1" to="StgValue_9" fromId="32" toId="9">
</dataflow>
<dataflow id="534" from="exitcond1" to="StgValue_10" fromId="32" toId="10">
</dataflow>
<dataflow id="535" from="exitcond1" to="StgValue_11" fromId="32" toId="11">
</dataflow>
<dataflow id="536" from="exitcond1" to="StgValue_12" fromId="32" toId="12">
</dataflow>
</dataflows>


</stg>
