Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu Nov  6 03:33:07 2025


Cell Usage:
GTP_APM_E2                  232 uses
GTP_DFF                      38 uses
GTP_DFF_C                 33746 uses
GTP_DFF_CE                 4909 uses
GTP_DFF_E                   492 uses
GTP_DFF_P                    28 uses
GTP_DFF_PE                  104 uses
GTP_DRM18K_E1                11 uses
GTP_DRM36K_E1                 8 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                      13 uses
GTP_LUT1                     45 uses
GTP_LUT2                    163 uses
GTP_LUT3                     81 uses
GTP_LUT4                    109 uses
GTP_LUT5                    437 uses
GTP_LUT6                   1225 uses
GTP_LUT6CARRY             30684 uses
GTP_LUT6D                 13305 uses
GTP_MUX2LUT7                 13 uses
GTP_RAM32X2DP                85 uses

I/O ports: 42
GTP_INBUF                  30 uses
GTP_OUTBUF                 12 uses

Mapping Summary:
Total LUTs: 46134 of 66600 (69.27%)
	LUTs as dram: 85 of 19900 (0.43%)
	LUTs as logic: 46049
Total Registers: 39317 of 133200 (29.52%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 13.5 of 155 (8.71%)

APMs:
Total APMs = 232.00 of 240 (96.67%)

Total I/O ports = 42 of 300 (14.00%)


Overview of Control Sets:

Number of unique control sets : 177

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 8        | 0                 8
  [2, 4)      | 14       | 1                 13
  [4, 6)      | 9        | 0                 9
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 49       | 0                 49
  [10, 12)    | 26       | 0                 26
  [12, 14)    | 12       | 0                 12
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 58       | 7                 51
--------------------------------------------------------------
  The maximum fanout: 26091
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 38
  NO              NO                YES                33774
  NO              YES               NO                 0
  YES             NO                NO                 492
  YES             NO                YES                5013
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                | LUT       | FF        | Distributed RAM     | APM     | DRM      | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                             | 46134     | 39317     | 85                  | 232     | 13.5     | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 42     | 0         | 0          | 30684         | 0            | 13           | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + PLL                                           | 0         | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + Vpp_measure1                                  | 39        | 59        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + Vpp_measure2                                  | 24        | 48        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + adc_transform1                                | 107       | 134       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 60            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + adc_fifo                                    | 82        | 109       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_fifo_adc_fifo                     | 82        | 109       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_fifo_ctrl                       | 81        | 109       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_sdpram                          | 1         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + adc_transform2                                | 107       | 134       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 60            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + adc_fifo                                    | 82        | 109       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_fifo_adc_fifo                     | 82        | 109       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_fifo_ctrl                       | 81        | 109       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_sdpram                          | 1         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + data2uart1                                    | 85        | 115       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + uart_fifo                                   | 75        | 100       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_fifo_uart_fifo                    | 75        | 100       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_fifo_ctrl                       | 75        | 100       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_sdpram                          | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + data2uart2                                    | 83        | 115       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + uart_fifo                                   | 75        | 100       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_fifo_uart_fifo                    | 75        | 100       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_fifo_ctrl                       | 75        | 100       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_sdpram                          | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + data_judge                                    | 35        | 30        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + encoder                                     | 23        | 26        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + data_select                                   | 65        | 128       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + display_HMI                                   | 1244      | 1653      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 96            | 0            | 7            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_THD1                             | 23        | 42        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_THD2                             | 17        | 34        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_Vmax1                            | 28        | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_Vmax2                            | 22        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_Vmin1                            | 21        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_Vmin2                            | 22        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_cnt1                             | 19        | 42        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_duty1                            | 16        | 34        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_duty2                            | 17        | 34        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_fre1                             | 51        | 99        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_fre2                             | 45        | 90        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_fsc                              | 45        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_phase                            | 22        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_tx_Vpp1_max                      | 34        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_tx_Vpp1_min                      | 28        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_tx_Vpp2_max                      | 27        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_tx_Vpp2_min                      | 28        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_tx_fre1_max                      | 27        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_tx_fre1_min                      | 28        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_tx_fre2_max                      | 27        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + binary2BCD_tx_fre2_min                      | 34        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + fjw1                                        | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_sdpram_wave_ram                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + fjw2                                        | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_sdpram_wave_ram                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + uart_rx                                     | 40        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + uart_tx                                     | 31        | 33        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + esp8266                                       | 347       | 465       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 80            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + fjw1                                        | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_sdpram_wave_ram                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + fjw2                                        | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_sdpram_wave_ram                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + uart_rx                                     | 40        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + uart_tx                                     | 31        | 33        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + fft_transform1                                | 2605      | 2907      | 44                  | 17      | 3.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1729          | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + FFT_calculation                             | 871       | 1114      | 44                  | 5       | 3.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 357           | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + fft                                       | 654       | 1040      | 44                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 174           | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_cfg_ctrl                              | 1         | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_output_ctrl                           | 3         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + use_radix2_burst.u_burst_input_ctrl     | 20        | 16        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + use_radix2_burst.u_radix2_burst_core    | 630       | 1021      | 44                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 163           | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + bfp_en.u_ram0_wdata_overflow_det      | 5         | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + bfp_en.u_ram1_wdata_overflow_det      | 5         | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + r2_dit_bf                             | 303       | 553       | 16                  | 5       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 98            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + bfp_en.u_dynamic_a_comp_round       | 79        | 119       | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_dynamic_im_round                | 43        | 61        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_din_sign_sreg                 | 3         | 3         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + latency_larger_than_2.u_distram_sreg| 3         | 3         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_distributed_shiftregister | 3         | 3         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_sdpram      | 1         | 3         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_rounding_adder                | 13        | 30        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 30        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_dynamic_re_round                | 36        | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_din_sign_sreg                 | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + latency_larger_than_2.u_distram_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_distributed_shiftregister | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_sdpram      | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_rounding_adder                | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + bfp_en.u_dynamic_b_comp_round       | 74        | 116       | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_dynamic_im_round                | 37        | 58        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_din_sign_sreg                 | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_distributed_shiftregister | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_sdpram      | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_rounding_adder                | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_dynamic_re_round                | 37        | 58        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_din_sign_sreg                 | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_distributed_shiftregister | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_sdpram      | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_rounding_adder                | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_im_input_sreg                     | 9         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 9         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 9         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_r2_dit_mult_by_twiddle            | 135       | 294       | 1                   | 3       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 70            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_comp_mult                       | 2         | 88        | 0                   | 3       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + t1.u_comp_mult_t1               | 2         | 88        | 0                   | 3       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_3mult_1                     | 1         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_3mult_2                     | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_3mult_3                     | 1         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_sreg_dly1                   | 0         | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_sreg_dly2                   | 0         | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_fft_comp_round                  | 61        | 132       | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 46            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_im_round                      | 30        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + convegent_rouning.u_din_sign_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + latency_larger_than_2.u_distram_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_shiftregister| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                       + u_distributed_sdpram    | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + convegent_rouning.u_rouning_adder| 23        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + no_use_apm.u_lut_addsub     | 23        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_re_round                      | 31        | 66        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + convegent_rouning.u_din_sign_sreg| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_shiftregister| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                       + u_distributed_sdpram    | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + convegent_rouning.u_rouning_adder| 23        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + no_use_apm.u_lut_addsub     | 23        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_twiddle_gen                     | 51        | 64        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 24            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_re_input_sreg                 | 0         | 21        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_sin_rom                       | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + use_drm.u_sin_drm_rom         | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_r2bf_as_core                      | 0         | 0         | 0                   | 2       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_r2bf_adder                      | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + use_addsub_dual.u_apm_addsub_dual| 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_r2bf_subtractor                 | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + use_addsub_dual.u_apm_addsub_dual| 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_re_input_sreg                     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + r2_dit_ctrl                           | 187       | 227       | 28                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 65            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + bfcnt_last_sreg                     | 5         | 6         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 5         | 6         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 5         | 6         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_bfcnt_sreg                        | 8         | 11        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 8         | 11        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 8         | 11        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 6         | 11        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_output_p4_sreg                    | 8         | 18        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 8         | 18        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 8         | 18        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_output_sreg                       | 7         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 7         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 7         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_raddr_sreg                        | 7         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 7         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 7         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_sof_sreg                          | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_stage_sreg                        | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_sdpram0                             | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + use_drm.u_drm_sdpram                | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + U_drm_sdpram_36k                | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_sdpram1                             | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + use_drm.u_drm_sdpram                | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + U_drm_sdpram_36k                | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + sampler_inst                              | 215       | 74        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 183           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + hamming                                 | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_rom_hamming                   | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_spram                       | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + delay1                                      | 0         | 17        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + phase_measure                               | 1025      | 1030      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1001          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + cordic_arctan                             | 1009      | 1030      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 985           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + square_root                                 | 590       | 648       | 0                   | 10      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 277           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + thd_measure                                 | 59        | 53        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 40            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + fft_transform2                                | 2583      | 2866      | 41                  | 17      | 3.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1730          | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + FFT_calculation                             | 852       | 1104      | 41                  | 5       | 3.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 358           | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + fft                                       | 635       | 1030      | 41                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 175           | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_cfg_ctrl                              | 1         | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_output_ctrl                           | 3         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + use_radix2_burst.u_burst_input_ctrl     | 20        | 16        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + use_radix2_burst.u_radix2_burst_core    | 611       | 1011      | 41                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 164           | 0            | 3            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + bfp_en.u_ram0_wdata_overflow_det      | 5         | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + bfp_en.u_ram1_wdata_overflow_det      | 5         | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + r2_dit_bf                             | 297       | 552       | 16                  | 5       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 99            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + bfp_en.u_dynamic_a_comp_round       | 79        | 118       | 3                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_dynamic_im_round                | 42        | 60        | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_din_sign_sreg                 | 2         | 3         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + latency_larger_than_2.u_distram_sreg| 2         | 3         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_distributed_shiftregister | 2         | 3         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_sdpram      | 2         | 3         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_rounding_adder                | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_dynamic_re_round                | 37        | 58        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_din_sign_sreg                 | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_distributed_shiftregister | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_sdpram      | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_rounding_adder                | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + bfp_en.u_dynamic_b_comp_round       | 73        | 116       | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_dynamic_im_round                | 37        | 58        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_din_sign_sreg                 | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_distributed_shiftregister | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_sdpram      | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_rounding_adder                | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_dynamic_re_round                | 36        | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_din_sign_sreg                 | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + latency_larger_than_2.u_distram_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_distributed_shiftregister | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_sdpram      | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_rounding_adder                | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_im_input_sreg                     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_r2_dit_mult_by_twiddle            | 133       | 294       | 0                   | 3       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 71            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_comp_mult                       | 2         | 88        | 0                   | 3       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + t1.u_comp_mult_t1               | 2         | 88        | 0                   | 3       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_3mult_1                     | 1         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_3mult_2                     | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_3mult_3                     | 1         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_sreg_dly1                   | 0         | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_sreg_dly2                   | 0         | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_fft_comp_round                  | 60        | 132       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 46            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_im_round                      | 30        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + convegent_rouning.u_din_sign_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + latency_larger_than_2.u_distram_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_shiftregister| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                       + u_distributed_sdpram    | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + convegent_rouning.u_rouning_adder| 23        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + no_use_apm.u_lut_addsub     | 23        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_re_round                      | 30        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + convegent_rouning.u_din_sign_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + latency_larger_than_2.u_distram_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_distributed_shiftregister| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                       + u_distributed_sdpram    | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + convegent_rouning.u_rouning_adder| 23        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + no_use_apm.u_lut_addsub     | 23        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_twiddle_gen                     | 50        | 64        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 25            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_re_input_sreg                 | 0         | 21        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_sin_rom                       | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + use_drm.u_sin_drm_rom         | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_r2bf_as_core                      | 0         | 0         | 0                   | 2       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_r2bf_adder                      | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + use_addsub_dual.u_apm_addsub_dual| 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_r2bf_subtractor                 | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + use_addsub_dual.u_apm_addsub_dual| 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_re_input_sreg                     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + r2_dit_ctrl                           | 174       | 218       | 25                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 65            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + bfcnt_last_sreg                     | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_bfcnt_sreg                        | 5         | 11        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 5         | 11        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 5         | 11        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 5         | 11        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_output_p4_sreg                    | 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_output_sreg                       | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_raddr_sreg                        | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_sof_sreg                          | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 0         | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_stage_sreg                        | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + latency_larger_than_2.u_distram_sreg| 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_distributed_shiftregister     | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_distributed_sdpram          | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_sdpram0                             | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + use_drm.u_drm_sdpram                | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + U_drm_sdpram_36k                | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_sdpram1                             | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + use_drm.u_drm_sdpram                | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + U_drm_sdpram_36k                | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + sampler_inst                              | 215       | 74        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 183           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + hamming                                 | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_rom_hamming                   | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_spram                       | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + delay1                                      | 0         | 17        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + phase_measure                               | 1022      | 999       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1001          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + cordic_arctan                             | 1006      | 999       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 985           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + square_root                                 | 590       | 648       | 0                   | 10      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 277           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + thd_measure                                 | 59        | 53        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 40            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + fre_duty_measure1                             | 4003      | 3920      | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3067          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + Divider1                                    | 2162      | 2365      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1487          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 29        | 26        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 77        | 90        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 77        | 89        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 76        | 88        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 76        | 87        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 75        | 86        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 75        | 85        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 74        | 84        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 74        | 83        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 73        | 82        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 73        | 81        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 72        | 80        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 71        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 71        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 70        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 70        | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 70        | 75        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 69        | 74        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 69        | 73        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 68        | 72        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 67        | 71        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 67        | 70        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 67        | 69        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 66        | 68        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 67        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[26].Divider                 | 65        | 65        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[27].Divider                 | 65        | 65        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[28].Divider                 | 64        | 65        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[29].Divider                 | 65        | 65        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[30].Divider                 | 66        | 65        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 31        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 31            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + Divider2                                    | 1739      | 1453      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1516          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 21        | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 53        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 52        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 52        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 52        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 52        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 52        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 54        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 54        | 42        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 55        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 55        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 55        | 45        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 56        | 46        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 56        | 47        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 57        | 48        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 58        | 49        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 58        | 50        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 58        | 51        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 59        | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 60        | 53        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 60        | 54        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[26].Divider                 | 60        | 55        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[27].Divider                 | 61        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[28].Divider                 | 62        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[29].Divider                 | 62        | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[30].Divider                 | 62        | 59        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 38        | 60        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 32            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + fre_duty_measure2                             | 4002      | 3889      | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3067          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + Divider1                                    | 2161      | 2334      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1487          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 29        | 26        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 77        | 89        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 77        | 88        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 76        | 87        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 76        | 86        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 75        | 85        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 75        | 84        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 74        | 83        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 74        | 82        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 73        | 81        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 73        | 80        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 72        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 71        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 71        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 70        | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 70        | 75        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 70        | 74        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 69        | 73        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 69        | 72        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 68        | 71        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 67        | 70        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 67        | 69        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 67        | 68        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 66        | 67        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 65        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[26].Divider                 | 65        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[27].Divider                 | 65        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[28].Divider                 | 64        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[29].Divider                 | 65        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[30].Divider                 | 65        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 31        | 63        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 31            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + Divider2                                    | 1739      | 1453      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1516          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 21        | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 53        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 52        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 52        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 52        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 52        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 52        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 54        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 54        | 42        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 55        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 55        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 55        | 45        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 56        | 46        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 56        | 47        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 57        | 48        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 58        | 49        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 58        | 50        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 58        | 51        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 59        | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 60        | 53        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 60        | 54        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[26].Divider                 | 60        | 55        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[27].Divider                 | 61        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[28].Divider                 | 62        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[29].Divider                 | 62        | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[30].Divider                 | 62        | 59        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 38        | 60        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 32            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + threshold_warning                             | 508       | 8         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 504           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + wave1_judge                                   | 10786     | 10946     | 0                   | 113     | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 6462          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + divider1                                    | 1681      | 2039      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1013          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 30        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 25            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + divider2                                    | 1681      | 2029      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1013          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 30        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 25            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + divider3                                    | 1681      | 2029      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1013          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 30        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 25            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + root1                                       | 1670      | 1550      | 0                   | 36      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 904           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + root2                                       | 1566      | 1450      | 0                   | 36      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 856           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + root3                                       | 1699      | 1575      | 0                   | 36      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 921           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + wave2_judge                                   | 18520     | 10944     | 0                   | 67      | 1.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13204         | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + ROM_sin128                                  | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_rom_ROM_sin128                    | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_spram                           | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + ROM_square128                               | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_rom_ROM_square128                 | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_spram                           | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + ROM_tria128                                 | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_rom_ROM_tria128                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_spram                           | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + divider1                                    | 1681      | 2029      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1013          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 30        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 25            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + divider2                                    | 1681      | 2029      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1013          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 30        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 25            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + divider3                                    | 1681      | 2029      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 1013          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Divider                                   | 30        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 25            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + root1                                       | 3393      | 1550      | 0                   | 28      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 2384          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + root2                                       | 4574      | 1450      | 0                   | 17      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3487          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + root3                                       | 4696      | 1575      | 0                   | 17      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3551          | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + weak_signa2                                   | 458       | 478       | 0                   | 8       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 213           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + square_root                                 | 458       | 478       | 0                   | 6       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 213           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + weak_signal                                   | 457       | 478       | 0                   | 8       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 213           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + square_root                                 | 457       | 478       | 0                   | 6       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 213           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                  
*****************************************************************************************************************
                                                                         Clock   Non-clock                       
 Clock                    Period       Waveform            Type          Loads       Loads  Sources              
-----------------------------------------------------------------------------------------------------------------
 clk                      37.0000      {0.0000 18.5000}    Declared          0           0  {clk}                
 clk_64M                  15.6250      {0.0000 7.8120}     Declared       7961           2  {PLL/u_gpll/CLKOUT0} 
 clk_6M                   166.6660     {0.0000 83.3330}    Declared      30406           0  {PLL/u_gpll/CLKOUT1} 
=================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_64M                    64.0000 MHz    196.3865 MHz        15.6250         5.0920         10.533
 clk_6M                      6.0000 MHz     91.1162 MHz       166.6660        10.9750        155.691
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                     10.533       0.000              0           8276
 clk_6M                 clk_64M                      1.798       0.000              0            342
 clk_6M                 clk_6M                     155.691       0.000              0          42041
 clk_64M                clk_6M                       1.609       0.000              0            166
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                      0.619       0.000              0           8276
 clk_6M                 clk_64M                      0.469       0.000              0            342
 clk_6M                 clk_6M                       0.324       0.000              0          42041
 clk_64M                clk_6M                       0.471       0.000              0            166
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                                             6.852       0.000              0           7961
 clk_6M                                             82.373       0.000              0          30406
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/CLK (GTP_APM_E2)
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[31]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       fre_duty_measure1/N45_m1/CLK (GTP_APM_E2)

                                   tco                   1.610       4.030 r       fre_duty_measure1/N45_m1/P[24] (GTP_APM_E2)
                                   net (fanout=2)        1.372       5.402         fre_duty_measure1/_N0
                                                                                   fre_duty_measure1/N45_a1_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       5.561 f       fre_duty_measure1/N45_a1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.561         fre_duty_measure1/_N125735
                                                                                   fre_duty_measure1/N45_a1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.583 f       fre_duty_measure1/N45_a1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.583         fre_duty_measure1/_N125736
                                                                                   fre_duty_measure1/N45_a1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.605 f       fre_duty_measure1/N45_a1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.605         fre_duty_measure1/_N125737
                                                                                   fre_duty_measure1/N45_a1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.627 f       fre_duty_measure1/N45_a1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.627         fre_duty_measure1/_N125738
                                                                                   fre_duty_measure1/N45_a1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.695 r       fre_duty_measure1/N45_a1_5/Z (GTP_LUT6CARRY)
                                   net (fanout=32)       0.644       6.339         fre_duty_measure1/N139 [28]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       6.498 f       fre_duty_measure1/Divider2/Divider/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.498         fre_duty_measure1/Divider2/Divider/N18.co [1]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.520 f       fre_duty_measure1/Divider2/Divider/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.520         fre_duty_measure1/Divider2/Divider/N18.co [2]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.542 f       fre_duty_measure1/Divider2/Divider/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.542         fre_duty_measure1/Divider2/Divider/N18.co [3]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.564 f       fre_duty_measure1/Divider2/Divider/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.564         fre_duty_measure1/Divider2/Divider/N18.co [4]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.586 f       fre_duty_measure1/Divider2/Divider/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.586         fre_duty_measure1/Divider2/Divider/N18.co [5]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.608 f       fre_duty_measure1/Divider2/Divider/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.608         fre_duty_measure1/Divider2/Divider/N18.co [6]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.630 f       fre_duty_measure1/Divider2/Divider/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.630         fre_duty_measure1/Divider2/Divider/N18.co [7]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.652 f       fre_duty_measure1/Divider2/Divider/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.652         fre_duty_measure1/Divider2/Divider/N18.co [8]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.674 f       fre_duty_measure1/Divider2/Divider/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.674         fre_duty_measure1/Divider2/Divider/N18.co [9]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.696 f       fre_duty_measure1/Divider2/Divider/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.696         fre_duty_measure1/Divider2/Divider/N18.co [10]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.718 f       fre_duty_measure1/Divider2/Divider/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.718         fre_duty_measure1/Divider2/Divider/N18.co [11]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.740 f       fre_duty_measure1/Divider2/Divider/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.740         fre_duty_measure1/Divider2/Divider/N18.co [12]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.762 f       fre_duty_measure1/Divider2/Divider/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.762         fre_duty_measure1/Divider2/Divider/N18.co [13]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.784 f       fre_duty_measure1/Divider2/Divider/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.784         fre_duty_measure1/Divider2/Divider/N18.co [14]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.806 f       fre_duty_measure1/Divider2/Divider/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.806         fre_duty_measure1/Divider2/Divider/N18.co [15]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.828 f       fre_duty_measure1/Divider2/Divider/N18.fsub_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.828         fre_duty_measure1/Divider2/Divider/N18.co [16]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_17/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.850 f       fre_duty_measure1/Divider2/Divider/N18.fsub_17/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.850         fre_duty_measure1/Divider2/Divider/N18.co [17]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_18/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.872 f       fre_duty_measure1/Divider2/Divider/N18.fsub_18/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.872         fre_duty_measure1/Divider2/Divider/N18.co [18]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_19/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.894 f       fre_duty_measure1/Divider2/Divider/N18.fsub_19/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.894         fre_duty_measure1/Divider2/Divider/N18.co [19]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_20/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.916 f       fre_duty_measure1/Divider2/Divider/N18.fsub_20/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.916         fre_duty_measure1/Divider2/Divider/N18.co [20]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_21/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.938 f       fre_duty_measure1/Divider2/Divider/N18.fsub_21/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.938         fre_duty_measure1/Divider2/Divider/N18.co [21]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_22/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.960 f       fre_duty_measure1/Divider2/Divider/N18.fsub_22/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.960         fre_duty_measure1/Divider2/Divider/N18.co [22]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_23/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.982 f       fre_duty_measure1/Divider2/Divider/N18.fsub_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.982         fre_duty_measure1/Divider2/Divider/N18.co [23]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_24/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.004 f       fre_duty_measure1/Divider2/Divider/N18.fsub_24/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.004         fre_duty_measure1/Divider2/Divider/N18.co [24]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_25/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.026 f       fre_duty_measure1/Divider2/Divider/N18.fsub_25/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.026         fre_duty_measure1/Divider2/Divider/N18.co [25]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_26/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.048 f       fre_duty_measure1/Divider2/Divider/N18.fsub_26/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.048         fre_duty_measure1/Divider2/Divider/N18.co [26]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_27/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.070 f       fre_duty_measure1/Divider2/Divider/N18.fsub_27/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.070         fre_duty_measure1/Divider2/Divider/N18.co [27]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_28/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.092 f       fre_duty_measure1/Divider2/Divider/N18.fsub_28/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.092         fre_duty_measure1/Divider2/Divider/N18.co [28]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_29/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.114 f       fre_duty_measure1/Divider2/Divider/N18.fsub_29/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.114         fre_duty_measure1/Divider2/Divider/N18.co [29]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_30/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.136 f       fre_duty_measure1/Divider2/Divider/N18.fsub_30/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.136         fre_duty_measure1/Divider2/Divider/N18.co [30]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_31/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.158 f       fre_duty_measure1/Divider2/Divider/N18.fsub_31/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.158         fre_duty_measure1/Divider2/Divider/N18.co [31]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_32/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.226 r       fre_duty_measure1/Divider2/Divider/N18.fsub_32/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.226         fre_duty_measure1/Divider2/Divider/N51 [31]
                                                                           r       fre_duty_measure1/Divider2/Divider/Mod[31]/D (GTP_DFF_C)

 Data arrival time                                                   7.226         Logic Levels: 10 
                                                                                   Logic: 2.790ns(58.052%), Route: 2.016ns(41.948%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
                                                         0.000      15.625 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420      18.045         adc_clk          
                                                                           r       fre_duty_measure1/Divider2/Divider/Mod[31]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.045                          
 clock uncertainty                                      -0.150      17.895                          

 Setup time                                             -0.136      17.759                          

 Data required time                                                 17.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.759                          
 Data arrival time                                                   7.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.533                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/N45_m1/CLK (GTP_APM_E2)
Endpoint    : fre_duty_measure2/Divider2/Divider/Mod[31]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       fre_duty_measure2/N45_m1/CLK (GTP_APM_E2)

                                   tco                   1.610       4.030 r       fre_duty_measure2/N45_m1/P[24] (GTP_APM_E2)
                                   net (fanout=2)        1.372       5.402         fre_duty_measure2/_N0
                                                                                   fre_duty_measure2/N45_a1_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       5.561 f       fre_duty_measure2/N45_a1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.561         fre_duty_measure2/_N126084
                                                                                   fre_duty_measure2/N45_a1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.583 f       fre_duty_measure2/N45_a1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.583         fre_duty_measure2/_N126085
                                                                                   fre_duty_measure2/N45_a1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.605 f       fre_duty_measure2/N45_a1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.605         fre_duty_measure2/_N126086
                                                                                   fre_duty_measure2/N45_a1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.627 f       fre_duty_measure2/N45_a1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.627         fre_duty_measure2/_N126087
                                                                                   fre_duty_measure2/N45_a1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.695 r       fre_duty_measure2/N45_a1_5/Z (GTP_LUT6CARRY)
                                   net (fanout=32)       0.644       6.339         fre_duty_measure2/N139 [28]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       6.498 f       fre_duty_measure2/Divider2/Divider/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.498         fre_duty_measure2/Divider2/Divider/N18.co [1]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.520 f       fre_duty_measure2/Divider2/Divider/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.520         fre_duty_measure2/Divider2/Divider/N18.co [2]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.542 f       fre_duty_measure2/Divider2/Divider/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.542         fre_duty_measure2/Divider2/Divider/N18.co [3]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.564 f       fre_duty_measure2/Divider2/Divider/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.564         fre_duty_measure2/Divider2/Divider/N18.co [4]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.586 f       fre_duty_measure2/Divider2/Divider/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.586         fre_duty_measure2/Divider2/Divider/N18.co [5]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.608 f       fre_duty_measure2/Divider2/Divider/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.608         fre_duty_measure2/Divider2/Divider/N18.co [6]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.630 f       fre_duty_measure2/Divider2/Divider/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.630         fre_duty_measure2/Divider2/Divider/N18.co [7]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.652 f       fre_duty_measure2/Divider2/Divider/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.652         fre_duty_measure2/Divider2/Divider/N18.co [8]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.674 f       fre_duty_measure2/Divider2/Divider/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.674         fre_duty_measure2/Divider2/Divider/N18.co [9]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.696 f       fre_duty_measure2/Divider2/Divider/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.696         fre_duty_measure2/Divider2/Divider/N18.co [10]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.718 f       fre_duty_measure2/Divider2/Divider/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.718         fre_duty_measure2/Divider2/Divider/N18.co [11]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.740 f       fre_duty_measure2/Divider2/Divider/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.740         fre_duty_measure2/Divider2/Divider/N18.co [12]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.762 f       fre_duty_measure2/Divider2/Divider/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.762         fre_duty_measure2/Divider2/Divider/N18.co [13]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.784 f       fre_duty_measure2/Divider2/Divider/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.784         fre_duty_measure2/Divider2/Divider/N18.co [14]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.806 f       fre_duty_measure2/Divider2/Divider/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.806         fre_duty_measure2/Divider2/Divider/N18.co [15]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.828 f       fre_duty_measure2/Divider2/Divider/N18.fsub_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.828         fre_duty_measure2/Divider2/Divider/N18.co [16]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_17/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.850 f       fre_duty_measure2/Divider2/Divider/N18.fsub_17/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.850         fre_duty_measure2/Divider2/Divider/N18.co [17]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_18/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.872 f       fre_duty_measure2/Divider2/Divider/N18.fsub_18/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.872         fre_duty_measure2/Divider2/Divider/N18.co [18]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_19/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.894 f       fre_duty_measure2/Divider2/Divider/N18.fsub_19/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.894         fre_duty_measure2/Divider2/Divider/N18.co [19]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_20/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.916 f       fre_duty_measure2/Divider2/Divider/N18.fsub_20/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.916         fre_duty_measure2/Divider2/Divider/N18.co [20]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_21/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.938 f       fre_duty_measure2/Divider2/Divider/N18.fsub_21/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.938         fre_duty_measure2/Divider2/Divider/N18.co [21]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_22/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.960 f       fre_duty_measure2/Divider2/Divider/N18.fsub_22/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.960         fre_duty_measure2/Divider2/Divider/N18.co [22]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_23/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.982 f       fre_duty_measure2/Divider2/Divider/N18.fsub_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.982         fre_duty_measure2/Divider2/Divider/N18.co [23]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_24/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.004 f       fre_duty_measure2/Divider2/Divider/N18.fsub_24/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.004         fre_duty_measure2/Divider2/Divider/N18.co [24]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_25/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.026 f       fre_duty_measure2/Divider2/Divider/N18.fsub_25/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.026         fre_duty_measure2/Divider2/Divider/N18.co [25]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_26/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.048 f       fre_duty_measure2/Divider2/Divider/N18.fsub_26/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.048         fre_duty_measure2/Divider2/Divider/N18.co [26]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_27/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.070 f       fre_duty_measure2/Divider2/Divider/N18.fsub_27/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.070         fre_duty_measure2/Divider2/Divider/N18.co [27]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_28/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.092 f       fre_duty_measure2/Divider2/Divider/N18.fsub_28/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.092         fre_duty_measure2/Divider2/Divider/N18.co [28]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_29/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.114 f       fre_duty_measure2/Divider2/Divider/N18.fsub_29/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.114         fre_duty_measure2/Divider2/Divider/N18.co [29]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_30/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.136 f       fre_duty_measure2/Divider2/Divider/N18.fsub_30/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.136         fre_duty_measure2/Divider2/Divider/N18.co [30]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_31/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.158 f       fre_duty_measure2/Divider2/Divider/N18.fsub_31/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.158         fre_duty_measure2/Divider2/Divider/N18.co [31]
                                                                                   fre_duty_measure2/Divider2/Divider/N18.fsub_32/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.226 r       fre_duty_measure2/Divider2/Divider/N18.fsub_32/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.226         fre_duty_measure2/Divider2/Divider/N51 [31]
                                                                           r       fre_duty_measure2/Divider2/Divider/Mod[31]/D (GTP_DFF_C)

 Data arrival time                                                   7.226         Logic Levels: 10 
                                                                                   Logic: 2.790ns(58.052%), Route: 2.016ns(41.948%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
                                                         0.000      15.625 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420      18.045         adc_clk          
                                                                           r       fre_duty_measure2/Divider2/Divider/Mod[31]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.045                          
 clock uncertainty                                      -0.150      17.895                          

 Setup time                                             -0.136      17.759                          

 Data required time                                                 17.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.759                          
 Data arrival time                                                   7.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.533                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/CLK (GTP_APM_E2)
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[30]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       fre_duty_measure1/N45_m1/CLK (GTP_APM_E2)

                                   tco                   1.610       4.030 r       fre_duty_measure1/N45_m1/P[24] (GTP_APM_E2)
                                   net (fanout=2)        1.372       5.402         fre_duty_measure1/_N0
                                                                                   fre_duty_measure1/N45_a1_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       5.561 f       fre_duty_measure1/N45_a1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.561         fre_duty_measure1/_N125735
                                                                                   fre_duty_measure1/N45_a1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.583 f       fre_duty_measure1/N45_a1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.583         fre_duty_measure1/_N125736
                                                                                   fre_duty_measure1/N45_a1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.605 f       fre_duty_measure1/N45_a1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.605         fre_duty_measure1/_N125737
                                                                                   fre_duty_measure1/N45_a1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.627 f       fre_duty_measure1/N45_a1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.627         fre_duty_measure1/_N125738
                                                                                   fre_duty_measure1/N45_a1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.695 r       fre_duty_measure1/N45_a1_5/Z (GTP_LUT6CARRY)
                                   net (fanout=32)       0.644       6.339         fre_duty_measure1/N139 [28]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       6.498 f       fre_duty_measure1/Divider2/Divider/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.498         fre_duty_measure1/Divider2/Divider/N18.co [1]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.520 f       fre_duty_measure1/Divider2/Divider/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.520         fre_duty_measure1/Divider2/Divider/N18.co [2]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.542 f       fre_duty_measure1/Divider2/Divider/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.542         fre_duty_measure1/Divider2/Divider/N18.co [3]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.564 f       fre_duty_measure1/Divider2/Divider/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.564         fre_duty_measure1/Divider2/Divider/N18.co [4]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.586 f       fre_duty_measure1/Divider2/Divider/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.586         fre_duty_measure1/Divider2/Divider/N18.co [5]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.608 f       fre_duty_measure1/Divider2/Divider/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.608         fre_duty_measure1/Divider2/Divider/N18.co [6]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.630 f       fre_duty_measure1/Divider2/Divider/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.630         fre_duty_measure1/Divider2/Divider/N18.co [7]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.652 f       fre_duty_measure1/Divider2/Divider/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.652         fre_duty_measure1/Divider2/Divider/N18.co [8]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.674 f       fre_duty_measure1/Divider2/Divider/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.674         fre_duty_measure1/Divider2/Divider/N18.co [9]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.696 f       fre_duty_measure1/Divider2/Divider/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.696         fre_duty_measure1/Divider2/Divider/N18.co [10]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.718 f       fre_duty_measure1/Divider2/Divider/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.718         fre_duty_measure1/Divider2/Divider/N18.co [11]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.740 f       fre_duty_measure1/Divider2/Divider/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.740         fre_duty_measure1/Divider2/Divider/N18.co [12]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.762 f       fre_duty_measure1/Divider2/Divider/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.762         fre_duty_measure1/Divider2/Divider/N18.co [13]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.784 f       fre_duty_measure1/Divider2/Divider/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.784         fre_duty_measure1/Divider2/Divider/N18.co [14]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.806 f       fre_duty_measure1/Divider2/Divider/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.806         fre_duty_measure1/Divider2/Divider/N18.co [15]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.828 f       fre_duty_measure1/Divider2/Divider/N18.fsub_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.828         fre_duty_measure1/Divider2/Divider/N18.co [16]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_17/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.850 f       fre_duty_measure1/Divider2/Divider/N18.fsub_17/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.850         fre_duty_measure1/Divider2/Divider/N18.co [17]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_18/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.872 f       fre_duty_measure1/Divider2/Divider/N18.fsub_18/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.872         fre_duty_measure1/Divider2/Divider/N18.co [18]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_19/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.894 f       fre_duty_measure1/Divider2/Divider/N18.fsub_19/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.894         fre_duty_measure1/Divider2/Divider/N18.co [19]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_20/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.916 f       fre_duty_measure1/Divider2/Divider/N18.fsub_20/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.916         fre_duty_measure1/Divider2/Divider/N18.co [20]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_21/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.938 f       fre_duty_measure1/Divider2/Divider/N18.fsub_21/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.938         fre_duty_measure1/Divider2/Divider/N18.co [21]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_22/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.960 f       fre_duty_measure1/Divider2/Divider/N18.fsub_22/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.960         fre_duty_measure1/Divider2/Divider/N18.co [22]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_23/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.982 f       fre_duty_measure1/Divider2/Divider/N18.fsub_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.982         fre_duty_measure1/Divider2/Divider/N18.co [23]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_24/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.004 f       fre_duty_measure1/Divider2/Divider/N18.fsub_24/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.004         fre_duty_measure1/Divider2/Divider/N18.co [24]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_25/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.026 f       fre_duty_measure1/Divider2/Divider/N18.fsub_25/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.026         fre_duty_measure1/Divider2/Divider/N18.co [25]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_26/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.048 f       fre_duty_measure1/Divider2/Divider/N18.fsub_26/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.048         fre_duty_measure1/Divider2/Divider/N18.co [26]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_27/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.070 f       fre_duty_measure1/Divider2/Divider/N18.fsub_27/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.070         fre_duty_measure1/Divider2/Divider/N18.co [27]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_28/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.092 f       fre_duty_measure1/Divider2/Divider/N18.fsub_28/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.092         fre_duty_measure1/Divider2/Divider/N18.co [28]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_29/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.114 f       fre_duty_measure1/Divider2/Divider/N18.fsub_29/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.114         fre_duty_measure1/Divider2/Divider/N18.co [29]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_30/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.136 f       fre_duty_measure1/Divider2/Divider/N18.fsub_30/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.136         fre_duty_measure1/Divider2/Divider/N18.co [30]
                                                                                   fre_duty_measure1/Divider2/Divider/N18.fsub_31/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.204 r       fre_duty_measure1/Divider2/Divider/N18.fsub_31/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.204         fre_duty_measure1/Divider2/Divider/N51 [30]
                                                                           r       fre_duty_measure1/Divider2/Divider/Mod[30]/D (GTP_DFF_C)

 Data arrival time                                                   7.204         Logic Levels: 10 
                                                                                   Logic: 2.768ns(57.860%), Route: 2.016ns(42.140%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
                                                         0.000      15.625 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420      18.045         adc_clk          
                                                                           r       fre_duty_measure1/Divider2/Divider/Mod[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.045                          
 clock uncertainty                                      -0.150      17.895                          

 Setup time                                             -0.136      17.759                          

 Data required time                                                 17.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.759                          
 Data arrival time                                                   7.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.555                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr1 [0]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr1 [1]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr1 [2]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure1/min[0]/CLK (GTP_DFF_E)
Endpoint    : fre_duty_measure1/timer1[24]/CE (GTP_DFF_E)
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
                                                         0.000     166.666 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     169.086         uart_clk         
                                                                           r       Vpp_measure1/min[0]/CLK (GTP_DFF_E)

                                   tco                   0.203     169.289 r       Vpp_measure1/min[0]/Q (GTP_DFF_E)
                                   net (fanout=5)        0.505     169.794         Vmin1[0]         
                                                                                   N12_2/I0 (GTP_LUT6CARRY)
                                   td                    0.202     169.996 r       N12_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     169.996         _N118769         
                                                                                   N12_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.018 f       N12_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.018         _N118770         
                                                                                   N12_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.040 f       N12_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.040         _N118771         
                                                                                   N12_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.062 f       N12_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.062         _N118772         
                                                                                   N12_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.084 f       N12_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.084         _N118773         
                                                                                   N12_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.106 f       N12_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.106         _N118774         
                                                                                   N12_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.128 f       N12_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.128         _N118775         
                                                                                   N12_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.150 f       N12_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.150         _N118776         
                                                                                   N12_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.172 f       N12_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.172         _N118777         
                                                                                   N12_11/CIN (GTP_LUT6CARRY)
                                   td                    0.068     170.240 r       N12_11/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385     170.625         N12[10]          
                                                                                   N16.lt_4/I2 (GTP_LUT6CARRY)
                                   td                    0.159     170.784 f       N16.lt_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.784         N16.co [8]       
                                                                                   N16.lt_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.806 f       N16.lt_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=37)       0.655     171.461         N16              
                                                                                   fre_duty_measure1/N125_2/I0 (GTP_LUT6)
                                   td                    0.096     171.557 r       fre_duty_measure1/N125_2/Z (GTP_LUT6)
                                   net (fanout=38)       0.564     172.121         fre_duty_measure1/N125
                                                                           r       fre_duty_measure1/timer1[24]/CE (GTP_DFF_E)

 Data arrival time                                                 172.121         Logic Levels: 5  
                                                                                   Logic: 0.926ns(30.511%), Route: 2.109ns(69.489%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
                                                         0.000     171.875 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     174.295         adc_clk          
                                                                           r       fre_duty_measure1/timer1[24]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     174.295                          
 clock uncertainty                                      -0.150     174.145                          

 Setup time                                             -0.226     173.919                          

 Data required time                                                173.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.919                          
 Data arrival time                                                 172.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.798                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure1/min[0]/CLK (GTP_DFF_E)
Endpoint    : fre_duty_measure1/timer1[25]/CE (GTP_DFF_E)
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
                                                         0.000     166.666 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     169.086         uart_clk         
                                                                           r       Vpp_measure1/min[0]/CLK (GTP_DFF_E)

                                   tco                   0.203     169.289 r       Vpp_measure1/min[0]/Q (GTP_DFF_E)
                                   net (fanout=5)        0.505     169.794         Vmin1[0]         
                                                                                   N12_2/I0 (GTP_LUT6CARRY)
                                   td                    0.202     169.996 r       N12_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     169.996         _N118769         
                                                                                   N12_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.018 f       N12_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.018         _N118770         
                                                                                   N12_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.040 f       N12_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.040         _N118771         
                                                                                   N12_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.062 f       N12_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.062         _N118772         
                                                                                   N12_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.084 f       N12_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.084         _N118773         
                                                                                   N12_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.106 f       N12_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.106         _N118774         
                                                                                   N12_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.128 f       N12_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.128         _N118775         
                                                                                   N12_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.150 f       N12_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.150         _N118776         
                                                                                   N12_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.172 f       N12_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.172         _N118777         
                                                                                   N12_11/CIN (GTP_LUT6CARRY)
                                   td                    0.068     170.240 r       N12_11/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385     170.625         N12[10]          
                                                                                   N16.lt_4/I2 (GTP_LUT6CARRY)
                                   td                    0.159     170.784 f       N16.lt_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.784         N16.co [8]       
                                                                                   N16.lt_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.806 f       N16.lt_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=37)       0.655     171.461         N16              
                                                                                   fre_duty_measure1/N125_2/I0 (GTP_LUT6)
                                   td                    0.096     171.557 r       fre_duty_measure1/N125_2/Z (GTP_LUT6)
                                   net (fanout=38)       0.564     172.121         fre_duty_measure1/N125
                                                                           r       fre_duty_measure1/timer1[25]/CE (GTP_DFF_E)

 Data arrival time                                                 172.121         Logic Levels: 5  
                                                                                   Logic: 0.926ns(30.511%), Route: 2.109ns(69.489%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
                                                         0.000     171.875 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     174.295         adc_clk          
                                                                           r       fre_duty_measure1/timer1[25]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     174.295                          
 clock uncertainty                                      -0.150     174.145                          

 Setup time                                             -0.226     173.919                          

 Data required time                                                173.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.919                          
 Data arrival time                                                 172.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.798                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure1/min[0]/CLK (GTP_DFF_E)
Endpoint    : fre_duty_measure1/timer1[26]/CE (GTP_DFF_E)
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
                                                         0.000     166.666 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     169.086         uart_clk         
                                                                           r       Vpp_measure1/min[0]/CLK (GTP_DFF_E)

                                   tco                   0.203     169.289 r       Vpp_measure1/min[0]/Q (GTP_DFF_E)
                                   net (fanout=5)        0.505     169.794         Vmin1[0]         
                                                                                   N12_2/I0 (GTP_LUT6CARRY)
                                   td                    0.202     169.996 r       N12_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     169.996         _N118769         
                                                                                   N12_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.018 f       N12_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.018         _N118770         
                                                                                   N12_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.040 f       N12_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.040         _N118771         
                                                                                   N12_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.062 f       N12_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.062         _N118772         
                                                                                   N12_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.084 f       N12_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.084         _N118773         
                                                                                   N12_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.106 f       N12_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.106         _N118774         
                                                                                   N12_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.128 f       N12_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.128         _N118775         
                                                                                   N12_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.150 f       N12_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.150         _N118776         
                                                                                   N12_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.172 f       N12_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.172         _N118777         
                                                                                   N12_11/CIN (GTP_LUT6CARRY)
                                   td                    0.068     170.240 r       N12_11/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385     170.625         N12[10]          
                                                                                   N16.lt_4/I2 (GTP_LUT6CARRY)
                                   td                    0.159     170.784 f       N16.lt_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000     170.784         N16.co [8]       
                                                                                   N16.lt_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022     170.806 f       N16.lt_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=37)       0.655     171.461         N16              
                                                                                   fre_duty_measure1/N125_2/I0 (GTP_LUT6)
                                   td                    0.096     171.557 r       fre_duty_measure1/N125_2/Z (GTP_LUT6)
                                   net (fanout=38)       0.564     172.121         fre_duty_measure1/N125
                                                                           r       fre_duty_measure1/timer1[26]/CE (GTP_DFF_E)

 Data arrival time                                                 172.121         Logic Levels: 5  
                                                                                   Logic: 0.926ns(30.511%), Route: 2.109ns(69.489%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
                                                         0.000     171.875 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     174.295         adc_clk          
                                                                           r       fre_duty_measure1/timer1[26]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     174.295                          
 clock uncertainty                                      -0.150     174.145                          

 Setup time                                             -0.226     173.919                          

 Data required time                                                173.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.919                          
 Data arrival time                                                 172.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.798                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rptr [0]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.150       2.570                          

 Hold time                                              -0.049       2.521                          

 Data required time                                                  2.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.521                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rptr [1]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.150       2.570                          

 Hold time                                              -0.049       2.521                          

 Data required time                                                  2.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.521                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rptr [2]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420       2.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.150       2.570                          

 Hold time                                              -0.049       2.521                          

 Data required time                                                  2.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.521                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root1/N455_m1/CLK (GTP_APM_E2)
Endpoint    : wave1_judge/root1/N493_m1/X[13] (GTP_APM_E2)
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       wave1_judge/root1/N455_m1/CLK (GTP_APM_E2)

                                   tco                   1.610       4.030 r       wave1_judge/root1/N455_m1/P[37] (GTP_APM_E2)
                                   net (fanout=2)        1.372       5.402         wave1_judge/root1/_N1775
                                                                                   wave1_judge/root1/N455_a1_1_sum0/I2 (GTP_LUT6D)
                                   td                    0.218       5.620 r       wave1_judge/root1/N455_a1_1_sum0/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.467       6.087         wave1_judge/root1/_N125601
                                                                                   wave1_judge/root1/N1133_2[2]/I3 (GTP_LUT6D)
                                   td                    0.212       6.299 r       wave1_judge/root1/N1133_2[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       7.619         wave1_judge/root1/_N1819
                                                                                   wave1_judge/root1/N455_m3/Z[22] (GTP_APM_E2)
                                   td                    1.435       9.054 r       wave1_judge/root1/N455_m3/P[24] (GTP_APM_E2)
                                   net (fanout=2)        1.372      10.426         wave1_judge/root1/_N1854
                                                                                   wave1_judge/root1/N455_a3_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159      10.585 f       wave1_judge/root1/N455_a3_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.585         wave1_judge/root1/_N122223
                                                                                   wave1_judge/root1/N455_a3_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.607 f       wave1_judge/root1/N455_a3_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.607         wave1_judge/root1/_N122224
                                                                                   wave1_judge/root1/N455_a3_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.629 f       wave1_judge/root1/N455_a3_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.629         wave1_judge/root1/_N122225
                                                                                   wave1_judge/root1/N455_a3_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.651 f       wave1_judge/root1/N455_a3_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.651         wave1_judge/root1/_N122226
                                                                                   wave1_judge/root1/N455_a3_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.673 f       wave1_judge/root1/N455_a3_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.673         wave1_judge/root1/_N122227
                                                                                   wave1_judge/root1/N455_a3_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.695 f       wave1_judge/root1/N455_a3_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.695         wave1_judge/root1/_N122228
                                                                                   wave1_judge/root1/N455_a3_7/CIN (GTP_LUT6CARRY)
                                   td                    0.068      10.763 r       wave1_judge/root1/N455_a3_7/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385      11.148         wave1_judge/root1/N455 [47]
                                                                                   wave1_judge/root1/N456.lt_23/I2 (GTP_LUT6CARRY)
                                   td                    0.159      11.307 f       wave1_judge/root1/N456.lt_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.307         wave1_judge/root1/N456.co [46]
                                                                                   wave1_judge/root1/N456.lt_24/CIN (GTP_LUT6CARRY)
                                   td                    0.068      11.375 r       wave1_judge/root1/N456.lt_24/Z (GTP_LUT6CARRY)
                                   net (fanout=4)        1.424      12.799         wave1_judge/root1/N1133 [13]
                                                                           r       wave1_judge/root1/N493_m1/X[13] (GTP_APM_E2)

 Data arrival time                                                  12.799         Logic Levels: 6  
                                                                                   Logic: 4.039ns(38.915%), Route: 6.340ns(61.085%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
                                                         0.000     166.666 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     169.086         uart_clk         
                                                                           r       wave1_judge/root1/N493_m1/CLK (GTP_APM_E2)
 clock pessimism                                         0.000     169.086                          
 clock uncertainty                                      -0.150     168.936                          

 Setup time                                             -0.446     168.490                          

 Data required time                                                168.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.490                          
 Data arrival time                                                  12.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       155.691                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root1/N455_m1/CLK (GTP_APM_E2)
Endpoint    : wave1_judge/root1/N493_m3/X[13] (GTP_APM_E2)
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       wave1_judge/root1/N455_m1/CLK (GTP_APM_E2)

                                   tco                   1.610       4.030 r       wave1_judge/root1/N455_m1/P[37] (GTP_APM_E2)
                                   net (fanout=2)        1.372       5.402         wave1_judge/root1/_N1775
                                                                                   wave1_judge/root1/N455_a1_1_sum0/I2 (GTP_LUT6D)
                                   td                    0.218       5.620 r       wave1_judge/root1/N455_a1_1_sum0/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.467       6.087         wave1_judge/root1/_N125601
                                                                                   wave1_judge/root1/N1133_2[2]/I3 (GTP_LUT6D)
                                   td                    0.212       6.299 r       wave1_judge/root1/N1133_2[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       7.619         wave1_judge/root1/_N1819
                                                                                   wave1_judge/root1/N455_m3/Z[22] (GTP_APM_E2)
                                   td                    1.435       9.054 r       wave1_judge/root1/N455_m3/P[24] (GTP_APM_E2)
                                   net (fanout=2)        1.372      10.426         wave1_judge/root1/_N1854
                                                                                   wave1_judge/root1/N455_a3_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159      10.585 f       wave1_judge/root1/N455_a3_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.585         wave1_judge/root1/_N122223
                                                                                   wave1_judge/root1/N455_a3_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.607 f       wave1_judge/root1/N455_a3_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.607         wave1_judge/root1/_N122224
                                                                                   wave1_judge/root1/N455_a3_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.629 f       wave1_judge/root1/N455_a3_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.629         wave1_judge/root1/_N122225
                                                                                   wave1_judge/root1/N455_a3_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.651 f       wave1_judge/root1/N455_a3_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.651         wave1_judge/root1/_N122226
                                                                                   wave1_judge/root1/N455_a3_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.673 f       wave1_judge/root1/N455_a3_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.673         wave1_judge/root1/_N122227
                                                                                   wave1_judge/root1/N455_a3_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.695 f       wave1_judge/root1/N455_a3_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.695         wave1_judge/root1/_N122228
                                                                                   wave1_judge/root1/N455_a3_7/CIN (GTP_LUT6CARRY)
                                   td                    0.068      10.763 r       wave1_judge/root1/N455_a3_7/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385      11.148         wave1_judge/root1/N455 [47]
                                                                                   wave1_judge/root1/N456.lt_23/I2 (GTP_LUT6CARRY)
                                   td                    0.159      11.307 f       wave1_judge/root1/N456.lt_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.307         wave1_judge/root1/N456.co [46]
                                                                                   wave1_judge/root1/N456.lt_24/CIN (GTP_LUT6CARRY)
                                   td                    0.068      11.375 r       wave1_judge/root1/N456.lt_24/Z (GTP_LUT6CARRY)
                                   net (fanout=4)        1.424      12.799         wave1_judge/root1/N1133 [13]
                                                                           r       wave1_judge/root1/N493_m3/X[13] (GTP_APM_E2)

 Data arrival time                                                  12.799         Logic Levels: 6  
                                                                                   Logic: 4.039ns(38.915%), Route: 6.340ns(61.085%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
                                                         0.000     166.666 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     169.086         uart_clk         
                                                                           r       wave1_judge/root1/N493_m3/CLK (GTP_APM_E2)
 clock pessimism                                         0.000     169.086                          
 clock uncertainty                                      -0.150     168.936                          

 Setup time                                             -0.446     168.490                          

 Data required time                                                168.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.490                          
 Data arrival time                                                  12.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       155.691                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/N455_m1/CLK (GTP_APM_E2)
Endpoint    : wave1_judge/root2/N493_m1/X[13] (GTP_APM_E2)
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       wave1_judge/root2/N455_m1/CLK (GTP_APM_E2)

                                   tco                   1.610       4.030 r       wave1_judge/root2/N455_m1/P[37] (GTP_APM_E2)
                                   net (fanout=2)        1.372       5.402         wave1_judge/root2/_N1775
                                                                                   wave1_judge/root2/N455_a1_1_sum0/I2 (GTP_LUT6D)
                                   td                    0.218       5.620 r       wave1_judge/root2/N455_a1_1_sum0/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.467       6.087         wave1_judge/root2/_N121739
                                                                                   wave1_judge/root2/N1127_2[3]/I0 (GTP_LUT6D)
                                   td                    0.212       6.299 r       wave1_judge/root2/N1127_2[3]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       7.619         wave1_judge/root2/_N1819
                                                                                   wave1_judge/root2/N455_m3/Z[22] (GTP_APM_E2)
                                   td                    1.435       9.054 r       wave1_judge/root2/N455_m3/P[24] (GTP_APM_E2)
                                   net (fanout=2)        1.372      10.426         wave1_judge/root2/_N1854
                                                                                   wave1_judge/root2/N455_a3_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159      10.585 f       wave1_judge/root2/N455_a3_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.585         wave1_judge/root2/_N121766
                                                                                   wave1_judge/root2/N455_a3_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.607 f       wave1_judge/root2/N455_a3_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.607         wave1_judge/root2/_N121767
                                                                                   wave1_judge/root2/N455_a3_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.629 f       wave1_judge/root2/N455_a3_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.629         wave1_judge/root2/_N121768
                                                                                   wave1_judge/root2/N455_a3_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.651 f       wave1_judge/root2/N455_a3_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.651         wave1_judge/root2/_N121769
                                                                                   wave1_judge/root2/N455_a3_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.673 f       wave1_judge/root2/N455_a3_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.673         wave1_judge/root2/_N121770
                                                                                   wave1_judge/root2/N455_a3_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.695 f       wave1_judge/root2/N455_a3_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.695         wave1_judge/root2/_N121771
                                                                                   wave1_judge/root2/N455_a3_7/CIN (GTP_LUT6CARRY)
                                   td                    0.068      10.763 r       wave1_judge/root2/N455_a3_7/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385      11.148         wave1_judge/root2/N455 [47]
                                                                                   wave1_judge/root2/N456.lt_23/I2 (GTP_LUT6CARRY)
                                   td                    0.159      11.307 f       wave1_judge/root2/N456.lt_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.307         wave1_judge/root2/N456.co [46]
                                                                                   wave1_judge/root2/N456.lt_24/CIN (GTP_LUT6CARRY)
                                   td                    0.068      11.375 r       wave1_judge/root2/N456.lt_24/Z (GTP_LUT6CARRY)
                                   net (fanout=4)        1.424      12.799         wave1_judge/root2/N1127 [13]
                                                                           r       wave1_judge/root2/N493_m1/X[13] (GTP_APM_E2)

 Data arrival time                                                  12.799         Logic Levels: 6  
                                                                                   Logic: 4.039ns(38.915%), Route: 6.340ns(61.085%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
                                                         0.000     166.666 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     169.086         uart_clk         
                                                                           r       wave1_judge/root2/N493_m1/CLK (GTP_APM_E2)
 clock pessimism                                         0.000     169.086                          
 clock uncertainty                                      -0.150     168.936                          

 Setup time                                             -0.446     168.490                          

 Data required time                                                168.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.490                          
 Data arrival time                                                  12.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       155.691                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/CLK (GTP_DFF_C)
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI[0] (GTP_RAM32X2DP)
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       2.623 r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.008         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [0]
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI[0] (GTP_RAM32X2DP)

 Data arrival time                                                   3.008         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK (GTP_RAM32X2DP)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                               0.264       2.684                          

 Data required time                                                  2.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.684                          
 Data arrival time                                                   3.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/CLK (GTP_DFF_C)
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI[1] (GTP_RAM32X2DP)
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       2.623 r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.008         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [1]
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI[1] (GTP_RAM32X2DP)

 Data arrival time                                                   3.008         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK (GTP_RAM32X2DP)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                               0.264       2.684                          

 Data required time                                                  2.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.684                          
 Data arrival time                                                   3.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/CLK (GTP_DFF_C)
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI[0] (GTP_RAM32X2DP)
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/CLK (GTP_DFF_C)

                                   tco                   0.203       2.623 r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.008         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [2]
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI[0] (GTP_RAM32X2DP)

 Data arrival time                                                   3.008         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
                                                         0.000       0.000 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420       2.420         uart_clk         
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK (GTP_RAM32X2DP)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                               0.264       2.684                          

 Data required time                                                  2.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.684                          
 Data arrival time                                                   3.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider2/Div_flow_loop[0].Divider/Quotient[0]/CLK (GTP_DFF_C)
Endpoint    : esp8266/tx_data[0]/D (GTP_DFF_CE)
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
                                                         0.000     828.125 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     830.545         adc_clk          
                                                                           r       fre_duty_measure1/Divider2/Div_flow_loop[0].Divider/Quotient[0]/CLK (GTP_DFF_C)

                                   tco                   0.203     830.748 r       fre_duty_measure1/Divider2/Div_flow_loop[0].Divider/Quotient[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437     831.185         duty1[0]         
                                                                                   esp8266/N2835_or[0]_38/I0 (GTP_LUT5)
                                   td                    0.202     831.387 r       esp8266/N2835_or[0]_38/Z (GTP_LUT5)
                                   net (fanout=1)        0.385     831.772         esp8266/_N183935 
                                                                                   esp8266/N2835_or[0]_41/I5 (GTP_LUT6)
                                   td                    0.074     831.846 r       esp8266/N2835_or[0]_41/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     832.231         esp8266/_N183938 
                                                                                   esp8266/N2835_or[0]_42/I5 (GTP_LUT6)
                                   td                    0.074     832.305 r       esp8266/N2835_or[0]_42/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     832.690         esp8266/_N183939 
                                                                                   esp8266/N2835_or[0]_67/I3 (GTP_LUT6)
                                   td                    0.179     832.869 r       esp8266/N2835_or[0]_67/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     833.254         esp8266/_N183964 
                                                                                   esp8266/N2835_or[0]_70/I3 (GTP_LUT5)
                                   td                    0.108     833.362 r       esp8266/N2835_or[0]_70/Z (GTP_LUT5)
                                   net (fanout=1)        0.385     833.747         esp8266/_N183967 
                                                                                   esp8266/N2835_or[0]_72/I5 (GTP_LUT6)
                                   td                    0.108     833.855 r       esp8266/N2835_or[0]_72/Z (GTP_LUT6)
                                   net (fanout=1)        0.000     833.855         esp8266/N2835 [0]
                                                                           r       esp8266/tx_data[0]/D (GTP_DFF_CE)

 Data arrival time                                                 833.855         Logic Levels: 6  
                                                                                   Logic: 0.948ns(28.640%), Route: 2.362ns(71.360%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
                                                         0.000     833.330 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     835.750         uart_clk         
                                                                           r       esp8266/tx_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     835.750                          
 clock uncertainty                                      -0.150     835.600                          

 Setup time                                             -0.136     835.464                          

 Data required time                                                835.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.464                          
 Data arrival time                                                 833.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.609                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[2]/CLK (GTP_DFF_C)
Endpoint    : esp8266/tx_data[2]/D (GTP_DFF_CE)
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
                                                         0.000     828.125 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     830.545         adc_clk          
                                                                           r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[2]/CLK (GTP_DFF_C)

                                   tco                   0.203     830.748 r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[2]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.467     831.215         fre1[2]          
                                                                                   esp8266/N2835_or[2]_29/I0 (GTP_LUT5)
                                   td                    0.192     831.407 r       esp8266/N2835_or[2]_29/Z (GTP_LUT5)
                                   net (fanout=1)        0.385     831.792         esp8266/_N183362 
                                                                                   esp8266/N2835_or[2]_32/I5 (GTP_LUT6)
                                   td                    0.074     831.866 r       esp8266/N2835_or[2]_32/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     832.251         esp8266/_N183365 
                                                                                   esp8266/N2835_or[2]_33/I5 (GTP_LUT6)
                                   td                    0.074     832.325 r       esp8266/N2835_or[2]_33/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     832.710         esp8266/_N183366 
                                                                                   esp8266/N2835_or[2]_46/I3 (GTP_LUT6)
                                   td                    0.074     832.784 r       esp8266/N2835_or[2]_46/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     833.169         esp8266/_N183379 
                                                                                   esp8266/N2835_or[2]_51/I4 (GTP_LUT6)
                                   td                    0.179     833.348 r       esp8266/N2835_or[2]_51/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     833.733         esp8266/_N183384 
                                                                                   esp8266/N2835_or[2]_53/I5 (GTP_LUT6)
                                   td                    0.108     833.841 r       esp8266/N2835_or[2]_53/Z (GTP_LUT6)
                                   net (fanout=1)        0.000     833.841         esp8266/N2835 [2]
                                                                           r       esp8266/tx_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                 833.841         Logic Levels: 6  
                                                                                   Logic: 0.904ns(27.427%), Route: 2.392ns(72.573%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
                                                         0.000     833.330 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     835.750         uart_clk         
                                                                           r       esp8266/tx_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     835.750                          
 clock uncertainty                                      -0.150     835.600                          

 Setup time                                             -0.136     835.464                          

 Data required time                                                835.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.464                          
 Data arrival time                                                 833.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.623                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider2/Div_flow_loop[0].Divider/Quotient[1]/CLK (GTP_DFF_C)
Endpoint    : esp8266/tx_data[1]/D (GTP_DFF_CE)
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
                                                         0.000     828.125 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     830.545         adc_clk          
                                                                           r       fre_duty_measure1/Divider2/Div_flow_loop[0].Divider/Quotient[1]/CLK (GTP_DFF_C)

                                   tco                   0.203     830.748 r       fre_duty_measure1/Divider2/Div_flow_loop[0].Divider/Quotient[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437     831.185         duty1[1]         
                                                                                   esp8266/N2835_or[1]_35/I0 (GTP_LUT5)
                                   td                    0.202     831.387 r       esp8266/N2835_or[1]_35/Z (GTP_LUT5)
                                   net (fanout=1)        0.385     831.772         esp8266/_N183309 
                                                                                   esp8266/N2835_or[1]_53/I5 (GTP_LUT6)
                                   td                    0.096     831.868 r       esp8266/N2835_or[1]_53/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     832.253         esp8266/_N183327 
                                                                                   esp8266/N2835_or[1]_56/I4 (GTP_LUT6)
                                   td                    0.096     832.349 r       esp8266/N2835_or[1]_56/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     832.734         esp8266/_N183330 
                                                                                   esp8266/N2835_or[1]_63/I5 (GTP_LUT6)
                                   td                    0.108     832.842 r       esp8266/N2835_or[1]_63/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     833.227         esp8266/_N183337 
                                                                                   esp8266/N2835_or[1]_64/I5 (GTP_LUT6)
                                   td                    0.096     833.323 r       esp8266/N2835_or[1]_64/Z (GTP_LUT6)
                                   net (fanout=1)        0.385     833.708         esp8266/_N183338 
                                                                                   esp8266/N2835_or[1]_66/I5 (GTP_LUT6)
                                   td                    0.108     833.816 r       esp8266/N2835_or[1]_66/Z (GTP_LUT6)
                                   net (fanout=1)        0.000     833.816         esp8266/N2835 [1]
                                                                           r       esp8266/tx_data[1]/D (GTP_DFF_CE)

 Data arrival time                                                 833.816         Logic Levels: 6  
                                                                                   Logic: 0.909ns(27.790%), Route: 2.362ns(72.210%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
                                                         0.000     833.330 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     835.750         uart_clk         
                                                                           r       esp8266/tx_data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     835.750                          
 clock uncertainty                                      -0.150     835.600                          

 Setup time                                             -0.136     835.464                          

 Data required time                                                835.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.464                          
 Data arrival time                                                 833.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.648                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
                                                         0.000     500.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     502.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.185     502.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385     502.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wptr [0]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                 502.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
                                                         0.000     499.998 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     502.418         uart_clk         
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     502.418                          
 clock uncertainty                                       0.150     502.568                          

 Hold time                                              -0.049     502.519                          

 Data required time                                                502.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.519                          
 Data arrival time                                                 502.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
                                                         0.000     500.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     502.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.185     502.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385     502.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wptr [1]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                 502.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
                                                         0.000     499.998 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     502.418         uart_clk         
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     502.418                          
 clock uncertainty                                       0.150     502.568                          

 Hold time                                              -0.049     502.519                          

 Data required time                                                502.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.519                          
 Data arrival time                                                 502.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
                                                         0.000     500.000 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     2.420     502.420         adc_clk          
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.185     502.605 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385     502.990         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wptr [2]
                                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 502.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
                                                         0.000     499.998 r       PLL/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=30406)
                                                         2.420     502.418         uart_clk         
                                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     502.418                          
 clock uncertainty                                       0.150     502.568                          

 Hold time                                              -0.049     502.519                          

 Data required time                                                502.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.519                          
 Data arrival time                                                 502.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : clk (port)
Endpoint    : adc1_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_clk           
                                                                                   PLL/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     1.606       3.950         adc_clk          
                                                                                   N0/I0 (GTP_LUT1) 
                                   td                    0.229       4.179 r       N0/Z (GTP_LUT1)  
                                   net (fanout=2)        1.372       5.551         nt_adc2_clk      
                                                                                   adc1_clk_obuf/I (GTP_OUTBUF)
                                   td                    3.553       9.104 r       adc1_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.104         adc1_clk         
 adc1_clk                                                                  r       adc1_clk (port)  

 Data arrival time                                                   9.104         Logic Levels: 4  
                                                                                   Logic: 4.806ns(52.790%), Route: 4.298ns(47.210%)
====================================================================================================

====================================================================================================

Startpoint  : clk (port)
Endpoint    : adc2_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_clk           
                                                                                   PLL/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       PLL/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=7962)     1.606       3.950         adc_clk          
                                                                                   N0/I0 (GTP_LUT1) 
                                   td                    0.229       4.179 r       N0/Z (GTP_LUT1)  
                                   net (fanout=2)        1.372       5.551         nt_adc2_clk      
                                                                                   adc2_clk_obuf/I (GTP_OUTBUF)
                                   td                    3.553       9.104 r       adc2_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.104         adc2_clk         
 adc2_clk                                                                  r       adc2_clk (port)  

 Data arrival time                                                   9.104         Logic Levels: 4  
                                                                                   Logic: 4.806ns(52.790%), Route: 4.298ns(47.210%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t1.u_comp_mult_t1/u_3mult_1/u_gtp_apm_e2_1/RSTM (GTP_APM_E2)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=12)       4.176       5.136         nt_rst           
                                                                                   Vpp_measure1/N0/I0 (GTP_LUT1)
                                   td                    0.229       5.365 r       Vpp_measure1/N0/Z (GTP_LUT1)
                                   net (fanout=498)      2.212       7.577         Vpp_measure1/N0  
                                                                           r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t1.u_comp_mult_t1/u_3mult_1/u_gtp_apm_e2_1/RSTM (GTP_APM_E2)

 Data arrival time                                                   7.577         Logic Levels: 2  
                                                                                   Logic: 1.189ns(15.692%), Route: 6.388ns(84.308%)
====================================================================================================

====================================================================================================

Startpoint  : adc1[0] (port)
Endpoint    : adc_transform1/w_data[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc1[0]                                                 0.000       0.000 f       adc1[0] (port)   
                                   net (fanout=1)        0.000       0.000         adc1[0]          
                                                                                   adc1_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       adc1_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.861         nt_adc1[0]       
                                                                           f       adc_transform1/w_data[0]/D (GTP_DFF_CE)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : adc1[1] (port)
Endpoint    : adc_transform1/w_data[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc1[1]                                                 0.000       0.000 f       adc1[1] (port)   
                                   net (fanout=1)        0.000       0.000         adc1[1]          
                                                                                   adc1_ibuf[1]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       adc1_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.861         nt_adc1[1]       
                                                                           f       adc_transform1/w_data[1]/D (GTP_DFF_CE)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : adc1[2] (port)
Endpoint    : adc_transform1/w_data[2]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc1[2]                                                 0.000       0.000 f       adc1[2] (port)   
                                   net (fanout=1)        0.000       0.000         adc1[2]          
                                                                                   adc1_ibuf[2]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       adc1_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.861         nt_adc1[2]       
                                                                           f       adc_transform1/w_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{clk_64M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.852       7.812           0.960           High Pulse Width                          adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
 6.852       7.812           0.960           High Pulse Width                          adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
 6.853       7.813           0.960           Low Pulse Width                           adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
====================================================================================================

{clk_6M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 82.373      83.333          0.960           High Pulse Width                          adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB
 82.373      83.333          0.960           Low Pulse Width                           adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB
 82.373      83.333          0.960           High Pulse Width                          adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------+
| Type       | File Name                                                                     
+---------------------------------------------------------------------------------------------+
| Input      | C:/Users/27102/Desktop/pds project/project/compile/top_comp.adf               
|            | C:/Users/27102/Desktop/pds project/project/project.fdc                        
| Output     | C:/Users/27102/Desktop/pds project/project/synthesize/top_syn.adf             
|            | C:/Users/27102/Desktop/pds project/project/synthesize/top_syn.vm              
|            | C:/Users/27102/Desktop/pds project/project/synthesize/top_controlsets.txt     
|            | C:/Users/27102/Desktop/pds project/project/synthesize/snr.db                  
|            | C:/Users/27102/Desktop/pds project/project/synthesize/top.snr                 
+---------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 1,941 MB
Total CPU time to synthesize completion : 0h:1m:59s
Process Total CPU time to synthesize completion : 0h:2m:16s
Total real time to synthesize completion : 0h:3m:26s
