There also seems to be an issue where some wires are omitted after a swap gate is drawn.
I will look into this. Could you add an example where this happens? Thanks!
Sure. Here is an addition circuit printed by my in-progress ascii drawer:
And here is the corresponding latex output, with swap gates shown as big boxes and with wires disappearing between swap gates:
Thanks, but could you send me the code rather than the output? :-)
Use
to fetch a branch with the stuff I used to make the example, then run this code:
Great, thanks!
