
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -237.65

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.63

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.63

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.60   18.20   36.16   36.16 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.20    0.02   36.18 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.75    7.24   43.42 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.75    0.01   43.42 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.42   data arrival time
-----------------------------------------------------------------------------
                                 35.02   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.55   28.48   42.04   42.04 v dpath.b_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _292_ (net)
                 28.48    0.09   42.13 v _573_/A (HAxp5_ASAP7_75t_R)
     5    3.85   78.35   69.64  111.76 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 78.35    0.02  111.79 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.52    9.74   33.39  145.18 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.74    0.01  145.18 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.62   14.24   29.38  174.56 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.25    0.14  174.70 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.70   11.39   21.09  195.79 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.40    0.17  195.96 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.53   16.09   20.27  216.23 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.09    0.01  216.24 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.12   24.13  240.37 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.12    0.01  240.39 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.86    9.30   28.23  268.61 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.30    0.02  268.63 ^ resp_msg[13] (out)
                                268.63   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.63   data arrival time
-----------------------------------------------------------------------------
                                -20.63   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.55   28.48   42.04   42.04 v dpath.b_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _292_ (net)
                 28.48    0.09   42.13 v _573_/A (HAxp5_ASAP7_75t_R)
     5    3.85   78.35   69.64  111.76 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 78.35    0.02  111.79 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.52    9.74   33.39  145.18 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.74    0.01  145.18 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.62   14.24   29.38  174.56 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.25    0.14  174.70 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.70   11.39   21.09  195.79 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.40    0.17  195.96 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.53   16.09   20.27  216.23 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.09    0.01  216.24 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.12   24.13  240.37 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.12    0.01  240.39 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.86    9.30   28.23  268.61 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.30    0.02  268.63 ^ resp_msg[13] (out)
                                268.63   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.63   data arrival time
-----------------------------------------------------------------------------
                                -20.63   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
223.65028381347656

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6989

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.28634262084961

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7937

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.38   42.38 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.39  108.77 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.63  146.40 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.78  164.18 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.41  184.59 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.29  204.88 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.26  222.14 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.05  248.19 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.03  274.22 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.71  284.94 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.63  310.57 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  310.57 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         310.57   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.80  299.20   library setup time
         299.20   data required time
---------------------------------------------------------
         299.20   data required time
        -310.57   data arrival time
---------------------------------------------------------
         -11.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.16   36.16 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.26   43.42 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.42 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.42   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.42   data arrival time
---------------------------------------------------------
          35.02   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.6321

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.6321

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.680430

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.24e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
