0.7
2020.2
Apr 18 2022
15:53:03
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/control.sv,1634956572,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/cpu.sv,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/parameters.sv,control,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/cpu.sv,1634956842,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/decode.sv,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/parameters.sv,CPU,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/decode.sv,1669082949,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/execute.sv,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/parameters.sv,decode,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/execute.sv,1669085701,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/fetch.sv,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/parameters.sv,execute,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/fetch.sv,1669082859,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/forward.sv,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/parameters.sv,fetch,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/forward.sv,1634955884,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/mem.sv,,forward,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/mem.sv,1669082129,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/prc.sv,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/parameters.sv,mem,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/parameters.sv,1669083136,verilog,,,,,,,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/prc.sv,1669082770,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/wb.sv,,prc,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/tb_cpu.sv,1634955522,systemVerilog,,,,tb_cpu_p1,,uvm,,,,,,
/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/wb.sv,1669081969,systemVerilog,,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/tb_cpu.sv,/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/parameters.sv,wb,,uvm,,,,,,
