INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/dilithium_pkg.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/Expand_mask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2458] undeclared symbol don5, assumed default net type wire [C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/shake.sv:211]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/swap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wasif Hassan/Desktop/upd_expand_mask/upd_expand_mask.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask_tb
