    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Jaw_Control
Jaw_Control__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Jaw_Control__0__MASK EQU 0x20
Jaw_Control__0__PC EQU CYREG_PRT1_PC5
Jaw_Control__0__PORT EQU 1
Jaw_Control__0__SHIFT EQU 5
Jaw_Control__AG EQU CYREG_PRT1_AG
Jaw_Control__AMUX EQU CYREG_PRT1_AMUX
Jaw_Control__BIE EQU CYREG_PRT1_BIE
Jaw_Control__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Jaw_Control__BYP EQU CYREG_PRT1_BYP
Jaw_Control__CTL EQU CYREG_PRT1_CTL
Jaw_Control__DM0 EQU CYREG_PRT1_DM0
Jaw_Control__DM1 EQU CYREG_PRT1_DM1
Jaw_Control__DM2 EQU CYREG_PRT1_DM2
Jaw_Control__DR EQU CYREG_PRT1_DR
Jaw_Control__INP_DIS EQU CYREG_PRT1_INP_DIS
Jaw_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Jaw_Control__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Jaw_Control__LCD_EN EQU CYREG_PRT1_LCD_EN
Jaw_Control__MASK EQU 0x20
Jaw_Control__PORT EQU 1
Jaw_Control__PRT EQU CYREG_PRT1_PRT
Jaw_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Jaw_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Jaw_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Jaw_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Jaw_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Jaw_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Jaw_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Jaw_Control__PS EQU CYREG_PRT1_PS
Jaw_Control__SHIFT EQU 5
Jaw_Control__SLW EQU CYREG_PRT1_SLW

; Jaw_PWMUDB
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Jaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Jaw_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Jaw_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Jaw_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Jaw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Jaw_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Jaw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Jaw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Jaw_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Jaw_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Jaw_PWMUDB_genblk8_stsreg__0__POS EQU 0
Jaw_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Jaw_PWMUDB_genblk8_stsreg__1__POS EQU 1
Jaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Jaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Jaw_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Jaw_PWMUDB_genblk8_stsreg__2__POS EQU 2
Jaw_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Jaw_PWMUDB_genblk8_stsreg__3__POS EQU 3
Jaw_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Jaw_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Jaw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Jaw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Jaw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Jaw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Jaw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Jaw_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Jaw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Jaw_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Jaw_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Jaw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Jaw_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Jaw_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Jaw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Jaw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Jaw_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Jaw_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Jaw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Jaw_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Jaw_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Jaw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Jaw_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Jaw_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Jaw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Jaw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Jaw_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Jaw_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Jaw_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Jaw_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Lip_PWMUDB
Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Lip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Lip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Lip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Lip_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Lip_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Lip_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Lip_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Lip_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Lip_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Lip_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Lip_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Lip_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Lip_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Lip_PWMUDB_genblk8_stsreg__0__POS EQU 0
Lip_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Lip_PWMUDB_genblk8_stsreg__1__POS EQU 1
Lip_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Lip_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Lip_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Lip_PWMUDB_genblk8_stsreg__2__POS EQU 2
Lip_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Lip_PWMUDB_genblk8_stsreg__3__POS EQU 3
Lip_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Lip_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Lip_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Lip_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Lip_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Lip_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Lip_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Lip_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Lip_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Lip_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Lip_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Lip_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Lip_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Lip_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Lip_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Lip_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Lip_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Lip_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Lip_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Lip_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Lip_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Lip_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Lip_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Lip_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Lip_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Lip_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Lip_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; Neck_PWMUDB
Neck_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Neck_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Neck_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Neck_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Neck_PWMUDB_genblk8_stsreg__0__POS EQU 0
Neck_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Neck_PWMUDB_genblk8_stsreg__1__POS EQU 1
Neck_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Neck_PWMUDB_genblk8_stsreg__2__POS EQU 2
Neck_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Neck_PWMUDB_genblk8_stsreg__3__POS EQU 3
Neck_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Neck_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Neck_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Neck_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Neck_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Neck_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Neck_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Neck_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Neck_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Neck_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Neck_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Neck_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Neck_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Neck_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Neck_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x04
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x10
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x10

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x06
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x40
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x40

; Clock_6
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x07
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x80
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x80

; Clock_7
Clock_7__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_7__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_7__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_7__CFG2_SRC_SEL_MASK EQU 0x07
Clock_7__INDEX EQU 0x01
Clock_7__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_7__PM_ACT_MSK EQU 0x02
Clock_7__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_7__PM_STBY_MSK EQU 0x02

; Clock_8
Clock_8__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_8__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_8__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_8__CFG2_SRC_SEL_MASK EQU 0x07
Clock_8__INDEX EQU 0x05
Clock_8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_8__PM_ACT_MSK EQU 0x20
Clock_8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_8__PM_STBY_MSK EQU 0x20

; Base_Jaw_PWMUDB
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Base_Jaw_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Base_Jaw_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Base_Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Base_Jaw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Base_Jaw_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Base_Jaw_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Base_Jaw_PWMUDB_genblk8_stsreg__0__POS EQU 0
Base_Jaw_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Base_Jaw_PWMUDB_genblk8_stsreg__1__POS EQU 1
Base_Jaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Base_Jaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Base_Jaw_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Base_Jaw_PWMUDB_genblk8_stsreg__2__POS EQU 2
Base_Jaw_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Base_Jaw_PWMUDB_genblk8_stsreg__3__POS EQU 3
Base_Jaw_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Base_Jaw_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Base_Jaw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Base_Jaw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Base_Jaw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Base_Jaw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Base_Jaw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Base_Jaw_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Base_Jaw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Base_Jaw_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Base_Jaw_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Base_Jaw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Base_Jaw_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Base_Jaw_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Base_Jaw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Base_Jaw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Base_Jaw_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Base_Jaw_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Base_Jaw_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Base_Jaw_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Base_Jaw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Base_Jaw_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Base_Jaw_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Base_Jaw_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; Left_Eye_Horizontal
Left_Eye_Horizontal__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Left_Eye_Horizontal__0__MASK EQU 0x20
Left_Eye_Horizontal__0__PC EQU CYREG_PRT0_PC5
Left_Eye_Horizontal__0__PORT EQU 0
Left_Eye_Horizontal__0__SHIFT EQU 5
Left_Eye_Horizontal__AG EQU CYREG_PRT0_AG
Left_Eye_Horizontal__AMUX EQU CYREG_PRT0_AMUX
Left_Eye_Horizontal__BIE EQU CYREG_PRT0_BIE
Left_Eye_Horizontal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Eye_Horizontal__BYP EQU CYREG_PRT0_BYP
Left_Eye_Horizontal__CTL EQU CYREG_PRT0_CTL
Left_Eye_Horizontal__DM0 EQU CYREG_PRT0_DM0
Left_Eye_Horizontal__DM1 EQU CYREG_PRT0_DM1
Left_Eye_Horizontal__DM2 EQU CYREG_PRT0_DM2
Left_Eye_Horizontal__DR EQU CYREG_PRT0_DR
Left_Eye_Horizontal__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Eye_Horizontal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Eye_Horizontal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Eye_Horizontal__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Eye_Horizontal__MASK EQU 0x20
Left_Eye_Horizontal__PORT EQU 0
Left_Eye_Horizontal__PRT EQU CYREG_PRT0_PRT
Left_Eye_Horizontal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Eye_Horizontal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Eye_Horizontal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Eye_Horizontal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Eye_Horizontal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Eye_Horizontal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Eye_Horizontal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Eye_Horizontal__PS EQU CYREG_PRT0_PS
Left_Eye_Horizontal__SHIFT EQU 5
Left_Eye_Horizontal__SLW EQU CYREG_PRT0_SLW

; Left_Eye_PWMUDB
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Left_Eye_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Left_Eye_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Left_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Left_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Left_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Left_Eye_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Left_Eye_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Left_Eye_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Left_Eye_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Left_Eye_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Left_Eye_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Left_Eye_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Left_Eye_PWMUDB_genblk8_stsreg__0__POS EQU 0
Left_Eye_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Left_Eye_PWMUDB_genblk8_stsreg__1__POS EQU 1
Left_Eye_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Left_Eye_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Left_Eye_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Left_Eye_PWMUDB_genblk8_stsreg__2__POS EQU 2
Left_Eye_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Left_Eye_PWMUDB_genblk8_stsreg__3__POS EQU 3
Left_Eye_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Left_Eye_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Left_Eye_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Left_Eye_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Left_Eye_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Left_Eye_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Left_Eye_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Left_Eye_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Left_Eye_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Left_Eye_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Left_Eye_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Left_Eye_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Left_Eye_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Left_Eye_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Left_Eye_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Left_Eye_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Left_Eye_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Left_Eye_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Left_Eye_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Left_Eye_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Left_Eye_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Left_Eye_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Left_Eye_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Left_Eye_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Left_Eye_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Left_Eye_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Left_Eye_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Left_Eye_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Left_Eye_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Left_Eye_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; Left_Eye_Vertical
Left_Eye_Vertical__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Left_Eye_Vertical__0__MASK EQU 0x80
Left_Eye_Vertical__0__PC EQU CYREG_PRT0_PC7
Left_Eye_Vertical__0__PORT EQU 0
Left_Eye_Vertical__0__SHIFT EQU 7
Left_Eye_Vertical__AG EQU CYREG_PRT0_AG
Left_Eye_Vertical__AMUX EQU CYREG_PRT0_AMUX
Left_Eye_Vertical__BIE EQU CYREG_PRT0_BIE
Left_Eye_Vertical__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Eye_Vertical__BYP EQU CYREG_PRT0_BYP
Left_Eye_Vertical__CTL EQU CYREG_PRT0_CTL
Left_Eye_Vertical__DM0 EQU CYREG_PRT0_DM0
Left_Eye_Vertical__DM1 EQU CYREG_PRT0_DM1
Left_Eye_Vertical__DM2 EQU CYREG_PRT0_DM2
Left_Eye_Vertical__DR EQU CYREG_PRT0_DR
Left_Eye_Vertical__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Eye_Vertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Eye_Vertical__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Eye_Vertical__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Eye_Vertical__MASK EQU 0x80
Left_Eye_Vertical__PORT EQU 0
Left_Eye_Vertical__PRT EQU CYREG_PRT0_PRT
Left_Eye_Vertical__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Eye_Vertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Eye_Vertical__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Eye_Vertical__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Eye_Vertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Eye_Vertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Eye_Vertical__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Eye_Vertical__PS EQU CYREG_PRT0_PS
Left_Eye_Vertical__SHIFT EQU 7
Left_Eye_Vertical__SLW EQU CYREG_PRT0_SLW

; Left_Lip
Left_Lip__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Left_Lip__0__MASK EQU 0x80
Left_Lip__0__PC EQU CYREG_PRT1_PC7
Left_Lip__0__PORT EQU 1
Left_Lip__0__SHIFT EQU 7
Left_Lip__AG EQU CYREG_PRT1_AG
Left_Lip__AMUX EQU CYREG_PRT1_AMUX
Left_Lip__BIE EQU CYREG_PRT1_BIE
Left_Lip__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Left_Lip__BYP EQU CYREG_PRT1_BYP
Left_Lip__CTL EQU CYREG_PRT1_CTL
Left_Lip__DM0 EQU CYREG_PRT1_DM0
Left_Lip__DM1 EQU CYREG_PRT1_DM1
Left_Lip__DM2 EQU CYREG_PRT1_DM2
Left_Lip__DR EQU CYREG_PRT1_DR
Left_Lip__INP_DIS EQU CYREG_PRT1_INP_DIS
Left_Lip__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Left_Lip__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Left_Lip__LCD_EN EQU CYREG_PRT1_LCD_EN
Left_Lip__MASK EQU 0x80
Left_Lip__PORT EQU 1
Left_Lip__PRT EQU CYREG_PRT1_PRT
Left_Lip__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Left_Lip__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Left_Lip__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Left_Lip__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Left_Lip__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Left_Lip__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Left_Lip__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Left_Lip__PS EQU CYREG_PRT1_PS
Left_Lip__SHIFT EQU 7
Left_Lip__SLW EQU CYREG_PRT1_SLW

; Left_Neck
Left_Neck__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Left_Neck__0__MASK EQU 0x01
Left_Neck__0__PC EQU CYREG_PRT2_PC0
Left_Neck__0__PORT EQU 2
Left_Neck__0__SHIFT EQU 0
Left_Neck__AG EQU CYREG_PRT2_AG
Left_Neck__AMUX EQU CYREG_PRT2_AMUX
Left_Neck__BIE EQU CYREG_PRT2_BIE
Left_Neck__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Left_Neck__BYP EQU CYREG_PRT2_BYP
Left_Neck__CTL EQU CYREG_PRT2_CTL
Left_Neck__DM0 EQU CYREG_PRT2_DM0
Left_Neck__DM1 EQU CYREG_PRT2_DM1
Left_Neck__DM2 EQU CYREG_PRT2_DM2
Left_Neck__DR EQU CYREG_PRT2_DR
Left_Neck__INP_DIS EQU CYREG_PRT2_INP_DIS
Left_Neck__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Left_Neck__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Left_Neck__LCD_EN EQU CYREG_PRT2_LCD_EN
Left_Neck__MASK EQU 0x01
Left_Neck__PORT EQU 2
Left_Neck__PRT EQU CYREG_PRT2_PRT
Left_Neck__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Left_Neck__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Left_Neck__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Left_Neck__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Left_Neck__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Left_Neck__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Left_Neck__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Left_Neck__PS EQU CYREG_PRT2_PS
Left_Neck__SHIFT EQU 0
Left_Neck__SLW EQU CYREG_PRT2_SLW

; Right_Eye_Horizontal
Right_Eye_Horizontal__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Right_Eye_Horizontal__0__MASK EQU 0x10
Right_Eye_Horizontal__0__PC EQU CYREG_PRT0_PC4
Right_Eye_Horizontal__0__PORT EQU 0
Right_Eye_Horizontal__0__SHIFT EQU 4
Right_Eye_Horizontal__AG EQU CYREG_PRT0_AG
Right_Eye_Horizontal__AMUX EQU CYREG_PRT0_AMUX
Right_Eye_Horizontal__BIE EQU CYREG_PRT0_BIE
Right_Eye_Horizontal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Right_Eye_Horizontal__BYP EQU CYREG_PRT0_BYP
Right_Eye_Horizontal__CTL EQU CYREG_PRT0_CTL
Right_Eye_Horizontal__DM0 EQU CYREG_PRT0_DM0
Right_Eye_Horizontal__DM1 EQU CYREG_PRT0_DM1
Right_Eye_Horizontal__DM2 EQU CYREG_PRT0_DM2
Right_Eye_Horizontal__DR EQU CYREG_PRT0_DR
Right_Eye_Horizontal__INP_DIS EQU CYREG_PRT0_INP_DIS
Right_Eye_Horizontal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Right_Eye_Horizontal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Right_Eye_Horizontal__LCD_EN EQU CYREG_PRT0_LCD_EN
Right_Eye_Horizontal__MASK EQU 0x10
Right_Eye_Horizontal__PORT EQU 0
Right_Eye_Horizontal__PRT EQU CYREG_PRT0_PRT
Right_Eye_Horizontal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Right_Eye_Horizontal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Right_Eye_Horizontal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Right_Eye_Horizontal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Right_Eye_Horizontal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Right_Eye_Horizontal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Right_Eye_Horizontal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Right_Eye_Horizontal__PS EQU CYREG_PRT0_PS
Right_Eye_Horizontal__SHIFT EQU 4
Right_Eye_Horizontal__SLW EQU CYREG_PRT0_SLW

; Right_Eye_PWMUDB
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Right_Eye_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Right_Eye_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Right_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Right_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Right_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Right_Eye_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Right_Eye_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Right_Eye_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Right_Eye_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Right_Eye_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Right_Eye_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Right_Eye_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Right_Eye_PWMUDB_genblk8_stsreg__0__POS EQU 0
Right_Eye_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Right_Eye_PWMUDB_genblk8_stsreg__1__POS EQU 1
Right_Eye_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Right_Eye_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Right_Eye_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Right_Eye_PWMUDB_genblk8_stsreg__2__POS EQU 2
Right_Eye_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Right_Eye_PWMUDB_genblk8_stsreg__3__POS EQU 3
Right_Eye_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Right_Eye_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Right_Eye_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Right_Eye_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Right_Eye_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Right_Eye_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Right_Eye_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Right_Eye_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Right_Eye_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Right_Eye_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Right_Eye_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Right_Eye_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Right_Eye_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Right_Eye_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Right_Eye_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Right_Eye_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Right_Eye_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Right_Eye_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Right_Eye_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Right_Eye_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Right_Eye_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Right_Eye_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Right_Eye_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Right_Eye_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Right_Eye_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Right_Eye_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Right_Eye_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Right_Eye_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Right_Eye_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Right_Eye_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; Right_Eye_Vertical
Right_Eye_Vertical__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Right_Eye_Vertical__0__MASK EQU 0x40
Right_Eye_Vertical__0__PC EQU CYREG_PRT0_PC6
Right_Eye_Vertical__0__PORT EQU 0
Right_Eye_Vertical__0__SHIFT EQU 6
Right_Eye_Vertical__AG EQU CYREG_PRT0_AG
Right_Eye_Vertical__AMUX EQU CYREG_PRT0_AMUX
Right_Eye_Vertical__BIE EQU CYREG_PRT0_BIE
Right_Eye_Vertical__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Right_Eye_Vertical__BYP EQU CYREG_PRT0_BYP
Right_Eye_Vertical__CTL EQU CYREG_PRT0_CTL
Right_Eye_Vertical__DM0 EQU CYREG_PRT0_DM0
Right_Eye_Vertical__DM1 EQU CYREG_PRT0_DM1
Right_Eye_Vertical__DM2 EQU CYREG_PRT0_DM2
Right_Eye_Vertical__DR EQU CYREG_PRT0_DR
Right_Eye_Vertical__INP_DIS EQU CYREG_PRT0_INP_DIS
Right_Eye_Vertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Right_Eye_Vertical__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Right_Eye_Vertical__LCD_EN EQU CYREG_PRT0_LCD_EN
Right_Eye_Vertical__MASK EQU 0x40
Right_Eye_Vertical__PORT EQU 0
Right_Eye_Vertical__PRT EQU CYREG_PRT0_PRT
Right_Eye_Vertical__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Right_Eye_Vertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Right_Eye_Vertical__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Right_Eye_Vertical__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Right_Eye_Vertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Right_Eye_Vertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Right_Eye_Vertical__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Right_Eye_Vertical__PS EQU CYREG_PRT0_PS
Right_Eye_Vertical__SHIFT EQU 6
Right_Eye_Vertical__SLW EQU CYREG_PRT0_SLW

; Right_Lip
Right_Lip__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Right_Lip__0__MASK EQU 0x40
Right_Lip__0__PC EQU CYREG_PRT1_PC6
Right_Lip__0__PORT EQU 1
Right_Lip__0__SHIFT EQU 6
Right_Lip__AG EQU CYREG_PRT1_AG
Right_Lip__AMUX EQU CYREG_PRT1_AMUX
Right_Lip__BIE EQU CYREG_PRT1_BIE
Right_Lip__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Right_Lip__BYP EQU CYREG_PRT1_BYP
Right_Lip__CTL EQU CYREG_PRT1_CTL
Right_Lip__DM0 EQU CYREG_PRT1_DM0
Right_Lip__DM1 EQU CYREG_PRT1_DM1
Right_Lip__DM2 EQU CYREG_PRT1_DM2
Right_Lip__DR EQU CYREG_PRT1_DR
Right_Lip__INP_DIS EQU CYREG_PRT1_INP_DIS
Right_Lip__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Right_Lip__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Right_Lip__LCD_EN EQU CYREG_PRT1_LCD_EN
Right_Lip__MASK EQU 0x40
Right_Lip__PORT EQU 1
Right_Lip__PRT EQU CYREG_PRT1_PRT
Right_Lip__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Right_Lip__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Right_Lip__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Right_Lip__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Right_Lip__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Right_Lip__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Right_Lip__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Right_Lip__PS EQU CYREG_PRT1_PS
Right_Lip__SHIFT EQU 6
Right_Lip__SLW EQU CYREG_PRT1_SLW

; Right_Neck
Right_Neck__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Right_Neck__0__MASK EQU 0x02
Right_Neck__0__PC EQU CYREG_PRT2_PC1
Right_Neck__0__PORT EQU 2
Right_Neck__0__SHIFT EQU 1
Right_Neck__AG EQU CYREG_PRT2_AG
Right_Neck__AMUX EQU CYREG_PRT2_AMUX
Right_Neck__BIE EQU CYREG_PRT2_BIE
Right_Neck__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Right_Neck__BYP EQU CYREG_PRT2_BYP
Right_Neck__CTL EQU CYREG_PRT2_CTL
Right_Neck__DM0 EQU CYREG_PRT2_DM0
Right_Neck__DM1 EQU CYREG_PRT2_DM1
Right_Neck__DM2 EQU CYREG_PRT2_DM2
Right_Neck__DR EQU CYREG_PRT2_DR
Right_Neck__INP_DIS EQU CYREG_PRT2_INP_DIS
Right_Neck__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Right_Neck__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Right_Neck__LCD_EN EQU CYREG_PRT2_LCD_EN
Right_Neck__MASK EQU 0x02
Right_Neck__PORT EQU 2
Right_Neck__PRT EQU CYREG_PRT2_PRT
Right_Neck__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Right_Neck__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Right_Neck__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Right_Neck__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Right_Neck__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Right_Neck__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Right_Neck__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Right_Neck__PS EQU CYREG_PRT2_PS
Right_Neck__SHIFT EQU 1
Right_Neck__SLW EQU CYREG_PRT2_SLW

; Base_Rotate
Base_Rotate__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Base_Rotate__0__MASK EQU 0x04
Base_Rotate__0__PC EQU CYREG_PRT2_PC2
Base_Rotate__0__PORT EQU 2
Base_Rotate__0__SHIFT EQU 2
Base_Rotate__AG EQU CYREG_PRT2_AG
Base_Rotate__AMUX EQU CYREG_PRT2_AMUX
Base_Rotate__BIE EQU CYREG_PRT2_BIE
Base_Rotate__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Base_Rotate__BYP EQU CYREG_PRT2_BYP
Base_Rotate__CTL EQU CYREG_PRT2_CTL
Base_Rotate__DM0 EQU CYREG_PRT2_DM0
Base_Rotate__DM1 EQU CYREG_PRT2_DM1
Base_Rotate__DM2 EQU CYREG_PRT2_DM2
Base_Rotate__DR EQU CYREG_PRT2_DR
Base_Rotate__INP_DIS EQU CYREG_PRT2_INP_DIS
Base_Rotate__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Base_Rotate__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Base_Rotate__LCD_EN EQU CYREG_PRT2_LCD_EN
Base_Rotate__MASK EQU 0x04
Base_Rotate__PORT EQU 2
Base_Rotate__PRT EQU CYREG_PRT2_PRT
Base_Rotate__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Base_Rotate__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Base_Rotate__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Base_Rotate__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Base_Rotate__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Base_Rotate__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Base_Rotate__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Base_Rotate__PS EQU CYREG_PRT2_PS
Base_Rotate__SHIFT EQU 2
Base_Rotate__SLW EQU CYREG_PRT2_SLW

; Left_Eyebrow_Horizontal
Left_Eyebrow_Horizontal__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Left_Eyebrow_Horizontal__0__MASK EQU 0x02
Left_Eyebrow_Horizontal__0__PC EQU CYREG_PRT0_PC1
Left_Eyebrow_Horizontal__0__PORT EQU 0
Left_Eyebrow_Horizontal__0__SHIFT EQU 1
Left_Eyebrow_Horizontal__AG EQU CYREG_PRT0_AG
Left_Eyebrow_Horizontal__AMUX EQU CYREG_PRT0_AMUX
Left_Eyebrow_Horizontal__BIE EQU CYREG_PRT0_BIE
Left_Eyebrow_Horizontal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Eyebrow_Horizontal__BYP EQU CYREG_PRT0_BYP
Left_Eyebrow_Horizontal__CTL EQU CYREG_PRT0_CTL
Left_Eyebrow_Horizontal__DM0 EQU CYREG_PRT0_DM0
Left_Eyebrow_Horizontal__DM1 EQU CYREG_PRT0_DM1
Left_Eyebrow_Horizontal__DM2 EQU CYREG_PRT0_DM2
Left_Eyebrow_Horizontal__DR EQU CYREG_PRT0_DR
Left_Eyebrow_Horizontal__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Eyebrow_Horizontal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Eyebrow_Horizontal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Eyebrow_Horizontal__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Eyebrow_Horizontal__MASK EQU 0x02
Left_Eyebrow_Horizontal__PORT EQU 0
Left_Eyebrow_Horizontal__PRT EQU CYREG_PRT0_PRT
Left_Eyebrow_Horizontal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Eyebrow_Horizontal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Eyebrow_Horizontal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Eyebrow_Horizontal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Eyebrow_Horizontal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Eyebrow_Horizontal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Eyebrow_Horizontal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Eyebrow_Horizontal__PS EQU CYREG_PRT0_PS
Left_Eyebrow_Horizontal__SHIFT EQU 1
Left_Eyebrow_Horizontal__SLW EQU CYREG_PRT0_SLW

; Left_Eyebrow_PWMUDB
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Left_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Left_Eyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
Left_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Left_Eyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Left_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Left_Eyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
Left_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Left_Eyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; Left_Eyebrow_Vertical
Left_Eyebrow_Vertical__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Left_Eyebrow_Vertical__0__MASK EQU 0x01
Left_Eyebrow_Vertical__0__PC EQU CYREG_PRT0_PC0
Left_Eyebrow_Vertical__0__PORT EQU 0
Left_Eyebrow_Vertical__0__SHIFT EQU 0
Left_Eyebrow_Vertical__AG EQU CYREG_PRT0_AG
Left_Eyebrow_Vertical__AMUX EQU CYREG_PRT0_AMUX
Left_Eyebrow_Vertical__BIE EQU CYREG_PRT0_BIE
Left_Eyebrow_Vertical__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Eyebrow_Vertical__BYP EQU CYREG_PRT0_BYP
Left_Eyebrow_Vertical__CTL EQU CYREG_PRT0_CTL
Left_Eyebrow_Vertical__DM0 EQU CYREG_PRT0_DM0
Left_Eyebrow_Vertical__DM1 EQU CYREG_PRT0_DM1
Left_Eyebrow_Vertical__DM2 EQU CYREG_PRT0_DM2
Left_Eyebrow_Vertical__DR EQU CYREG_PRT0_DR
Left_Eyebrow_Vertical__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Eyebrow_Vertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Eyebrow_Vertical__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Eyebrow_Vertical__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Eyebrow_Vertical__MASK EQU 0x01
Left_Eyebrow_Vertical__PORT EQU 0
Left_Eyebrow_Vertical__PRT EQU CYREG_PRT0_PRT
Left_Eyebrow_Vertical__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Eyebrow_Vertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Eyebrow_Vertical__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Eyebrow_Vertical__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Eyebrow_Vertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Eyebrow_Vertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Eyebrow_Vertical__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Eyebrow_Vertical__PS EQU CYREG_PRT0_PS
Left_Eyebrow_Vertical__SHIFT EQU 0
Left_Eyebrow_Vertical__SLW EQU CYREG_PRT0_SLW

; Right_Eyebrow_Horizontal
Right_Eyebrow_Horizontal__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Right_Eyebrow_Horizontal__0__MASK EQU 0x08
Right_Eyebrow_Horizontal__0__PC EQU CYREG_PRT0_PC3
Right_Eyebrow_Horizontal__0__PORT EQU 0
Right_Eyebrow_Horizontal__0__SHIFT EQU 3
Right_Eyebrow_Horizontal__AG EQU CYREG_PRT0_AG
Right_Eyebrow_Horizontal__AMUX EQU CYREG_PRT0_AMUX
Right_Eyebrow_Horizontal__BIE EQU CYREG_PRT0_BIE
Right_Eyebrow_Horizontal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Right_Eyebrow_Horizontal__BYP EQU CYREG_PRT0_BYP
Right_Eyebrow_Horizontal__CTL EQU CYREG_PRT0_CTL
Right_Eyebrow_Horizontal__DM0 EQU CYREG_PRT0_DM0
Right_Eyebrow_Horizontal__DM1 EQU CYREG_PRT0_DM1
Right_Eyebrow_Horizontal__DM2 EQU CYREG_PRT0_DM2
Right_Eyebrow_Horizontal__DR EQU CYREG_PRT0_DR
Right_Eyebrow_Horizontal__INP_DIS EQU CYREG_PRT0_INP_DIS
Right_Eyebrow_Horizontal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Right_Eyebrow_Horizontal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Right_Eyebrow_Horizontal__LCD_EN EQU CYREG_PRT0_LCD_EN
Right_Eyebrow_Horizontal__MASK EQU 0x08
Right_Eyebrow_Horizontal__PORT EQU 0
Right_Eyebrow_Horizontal__PRT EQU CYREG_PRT0_PRT
Right_Eyebrow_Horizontal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Right_Eyebrow_Horizontal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Right_Eyebrow_Horizontal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Right_Eyebrow_Horizontal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Right_Eyebrow_Horizontal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Right_Eyebrow_Horizontal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Right_Eyebrow_Horizontal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Right_Eyebrow_Horizontal__PS EQU CYREG_PRT0_PS
Right_Eyebrow_Horizontal__SHIFT EQU 3
Right_Eyebrow_Horizontal__SLW EQU CYREG_PRT0_SLW

; Right_Eyebrow_PWMUDB
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Right_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Right_Eyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
Right_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Right_Eyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Right_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Right_Eyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
Right_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Right_Eyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; Right_Eyebrow_Vertical
Right_Eyebrow_Vertical__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Right_Eyebrow_Vertical__0__MASK EQU 0x04
Right_Eyebrow_Vertical__0__PC EQU CYREG_PRT0_PC2
Right_Eyebrow_Vertical__0__PORT EQU 0
Right_Eyebrow_Vertical__0__SHIFT EQU 2
Right_Eyebrow_Vertical__AG EQU CYREG_PRT0_AG
Right_Eyebrow_Vertical__AMUX EQU CYREG_PRT0_AMUX
Right_Eyebrow_Vertical__BIE EQU CYREG_PRT0_BIE
Right_Eyebrow_Vertical__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Right_Eyebrow_Vertical__BYP EQU CYREG_PRT0_BYP
Right_Eyebrow_Vertical__CTL EQU CYREG_PRT0_CTL
Right_Eyebrow_Vertical__DM0 EQU CYREG_PRT0_DM0
Right_Eyebrow_Vertical__DM1 EQU CYREG_PRT0_DM1
Right_Eyebrow_Vertical__DM2 EQU CYREG_PRT0_DM2
Right_Eyebrow_Vertical__DR EQU CYREG_PRT0_DR
Right_Eyebrow_Vertical__INP_DIS EQU CYREG_PRT0_INP_DIS
Right_Eyebrow_Vertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Right_Eyebrow_Vertical__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Right_Eyebrow_Vertical__LCD_EN EQU CYREG_PRT0_LCD_EN
Right_Eyebrow_Vertical__MASK EQU 0x04
Right_Eyebrow_Vertical__PORT EQU 0
Right_Eyebrow_Vertical__PRT EQU CYREG_PRT0_PRT
Right_Eyebrow_Vertical__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Right_Eyebrow_Vertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Right_Eyebrow_Vertical__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Right_Eyebrow_Vertical__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Right_Eyebrow_Vertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Right_Eyebrow_Vertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Right_Eyebrow_Vertical__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Right_Eyebrow_Vertical__PS EQU CYREG_PRT0_PS
Right_Eyebrow_Vertical__SHIFT EQU 2
Right_Eyebrow_Vertical__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_ES EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
