{"vcs1":{"timestamp_begin":1684269602.762565938, "rt":1.25, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684269604.108388392, "rt":1.20, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684269605.387115387, "rt":0.44, "ut":0.21, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684269602.107568983}
{"VCS_COMP_START_TIME": 1684269602.107568983}
{"VCS_COMP_END_TIME": 1684269607.298237340}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330384}}
{"stitch_vcselab": {"peak_mem": 211884}}
