$date
	Sat Oct 22 23:52:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#554698
b11000 &
b11000 %
1$
b11000 !
1"
#554699
0"
#554702
b1100 &
b1100 %
#554706
b110 &
b110 %
#554710
b11 &
b11 %
#554714
b1010 &
b1010 %
#554718
b101 &
b101 %
#554722
b10000 &
b10000 %
#554726
b1000 &
b1000 %
#554730
b100 &
b100 %
#554734
b10 &
b10 %
#554738
b1 &
b1 %
1#
#554742
b0 &
0#
b0 %
0$
#1529925
b1110 !
1"
#1529926
b1110 &
b1110 %
1$
#1529927
0"
#1529930
b111 &
b111 %
#1529934
b10110 &
b10110 %
#1529938
b1011 &
b1011 %
#1529942
b100010 &
b100010 %
#1529946
b10001 &
b10001 %
#1529950
b110100 &
b110100 %
#1529954
b11010 &
b11010 %
#1529958
b1101 &
b1101 %
#1529962
b101000 &
b101000 %
#1529966
b10100 &
b10100 %
#1529970
b1010 &
b1010 %
#1529974
b101 &
b101 %
#1529978
b10000 &
b10000 %
#1529982
b1000 &
b1000 %
#1529986
b100 &
b100 %
#1529990
b10 &
b10 %
#1529994
b1 &
b1 %
1#
#1529998
b0 &
0#
b0 %
0$
#2538669
b10000 !
1"
#2538670
b10000 &
b10000 %
1$
#2538671
0"
#2538674
b1000 &
b1000 %
#2538678
b100 &
b100 %
#2538682
b10 &
b10 %
#2538686
b1 &
1#
b1 %
#2538690
b0 &
b0 %
0#
0$
#4500012
