[1] Ameen Akel, Adrian M. Caulfield, Todor I. Mollov, Rajesh K. Gupta, and Steven
Swanson. Onyx: a protoype phase change memory storage array. In HotStorage
’11.
[2] Berkin Akin, Franz Franchetti, and James C. Hoe. 2015. Data Reorganization in
Memory Using 3D-stacked DRAM. In Proceedings of the 42Nd Annual International Symposium on Computer Architecture (ISCA ’15). ACM, New York, NY,
USA, 131–143. https://doi.org/10.1145/2749469.2750397
[3] Oren Avissar, Rajeev Barua, and Dave Stewart. 2002. An Optimal Memory Allocation Scheme for Scratch-pad-based Embedded Systems. ACM Trans. Embed.
Comput. Syst. 1, 1 (Nov. 2002), 6–26. https://doi.org/10.1145/581888.581891
[4] Bryan Black, Murali Annavaram, Ned Brekelbaum, John DeVale, Lei Jiang,
Gabriel H. Loh, Don McCaule, Pat Morrow, Donald W. Nelson, Daniel Pantuso,
Paul Reed, Jeff Rupley, Sadasivan Shankar, John Shen, and Clair Webb. 2006. Die
Stacking (3D) Microarchitecture. In Proceedings of the 39th Annual IEEE/ACM
International Symposium on Microarchitecture (MICRO 39). IEEE Computer
Society, Washington, DC, USA, 469–479. https://doi.org/10.1109/MICRO.2006.
18
[5] Silas Boyd-Wickizer, Haibo Chen, Rong Chen, Yandong Mao, Frans Kaashoek,
Robert Morris, Aleksey Pesterev, Lex Stein, Ming Wu, Yuehua Dai, Yang Zhang,
and Zheng Zhang. 2008. Corey: An Operating System for Many Cores. In
Proceedings of the 8th USENIX Conference on Operating Systems Design and
Implementation (OSDI’08). USENIX Association, Berkeley, CA, USA, 43–57.
http://dl.acm.org/citation.cfm?id=1855741.1855745
[6] Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2014. CAMEO: A
Two-Level Memory Organization with Capacity of Main Memory and Flexibility
of Hardware-Managed Cache. In Proceedings of the 47th Annual IEEE/ACM
International Symposium on Microarchitecture (MICRO-47). IEEE Computer
Society, Washington, DC, USA, 1–12. https://doi.org/10.1109/MICRO.2014.63
[7] Chia-Chen Chou, Aamer Jaleel, and Moinuddin Qureshi. 2015. BATMAN:
Maximizing Bandwidth Utilization for Hybrid Memory Systems. In Technical
Report, TR-CARET-2015-01 (March 9, 2015).
[8] Tae-Sun Chung, Dong-Joo Park, Sangwon Park, Dong-Ho Lee, Sang-Won Lee,
and Ha-Joo Song. 2009. A Survey of Flash Translation Layer. J. Syst. Archit. 55,
5-6 (May 2009), 332–343. https://doi.org/10.1016/j.sysarc.2009.03.005
[9] Jonathan Corbet. 2016. Linux Swap priority. https://lwn.net/Articles/690079.
(2016).
[10] Jonathan Crobett. 2003. Linux object-based reverse-mapping. https://lwn.net/
Articles/23732/. (2003).
[11] Qingyuan Deng, David Meisner, Luiz Ramos, Thomas F. Wenisch, and Ricardo
Bianchini. 2011. MemScale: Active Low-power Modes for Main Memory. In
Proceedings of the Sixteenth International Conference on Architectural Support
for Programming Languages and Operating Systems (ASPLOS XVI). ACM, New
York, NY, USA, 225–238. https://doi.org/10.1145/1950365.1950392
[12] Peter J. Denning. 1968. The Working Set Model for Program Behavior. Commun.
ACM 11, 5 (May 1968), 323–333. https://doi.org/10.1145/363095.363141
[13] Xiangyu Dong, Yuan Xie, Naveen Muralimanohar, and Norman P. Jouppi.
2010. Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support. In Proceedings of the 2010 ACM/IEEE International
Conference for High Performance Computing, Networking, Storage and Analysis (SC ’10). IEEE Computer Society, Washington, DC, USA, 1–11. https:
//doi.org/10.1109/SC.2010.50
[14] Subramanya R. Dulloor, Sanjay Kumar, Anil Keshavamurthy, Philip Lantz,
Dheeraj Reddy, Rajesh Sankaran, and Jeff Jackson. 2014. System Software
for Persistent Memory. In Proceedings of the Ninth European Conference on Computer Systems (EuroSys ’14). ACM, New York, NY, USA, Article 15, 15 pages.
https://doi.org/10.1145/2592798.2592814
[15] Subramanya R. Dulloor, Amitabha Roy, Zheguang Zhao, Narayanan Sundaram,
Nadathur Satish, Rajesh Sankaran, Jeff Jackson, and Karsten Schwan. 2016.
Data Tiering in Heterogeneous Memory Systems. In Proceedings of the Eleventh
European Conference on Computer Systems (EuroSys ’16). ACM, New York, NY,
USA, Article 15, 16 pages. https://doi.org/10.1145/2901318.2901344
[16] Michael Ferdman, Almutaz Adileh, Onur Kocberber, Stavros Volos, Mohammad
Alisafaee, Djordje Jevdjic, Cansu Kaynak, Adrian Daniel Popescu, Anastasia
Ailamaki, and Babak Falsafi. 2012. Clearing the clouds: a study of emerging
scale-out workloads on modern hardware. In Proceedings of the seventeenth
international conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS ’12). ACM, New York, NY, USA, 37–48. https:
//doi.org/10.1145/2150976.2150982
[17] Tal Garfinkel and Mendel Rosenblum. 2005. When Virtual is Harder Than
Real: Security Challenges in Virtual Machine Based Computing Environments.
In Proceedings of the 10th Conference on Hot Topics in Operating Systems
- Volume 10 (HOTOS’05). USENIX Association, Berkeley, CA, USA, 20–20.
http://dl.acm.org/citation.cfm?id=1251123.1251143
[18] Sanjay Ghemawat and Jeff Dean. 2011. Google LevelDB . http://tinyurl.com/
osqd7c8. (2011).
[19] Ali Ghodsi, Matei Zaharia, Benjamin Hindman, Andy Konwinski, Scott Shenker,
and Ion Stoica. 2011. Dominant Resource Fairness: Fair Allocation of Multiple
Resource Types. In Proceedings of the 8th USENIX Conference on Networked
Systems Design and Implementation (NSDI’11). USENIX Association, Berkeley,
CA, USA, 323–336. http://dl.acm.org/citation.cfm?id=1972457.1972490
[20] Jerome Glisse. 2016. Linux heterogeneous memory management. https://lwn.net/
Articles/679300/. (2016).
[21] Maya Gokhale, Scott Lloyd, and Chris Macaraeg. 2015. Hybrid Memory Cube
Performance Characterization on Data-centric Workloads. In Proceedings of the
5th Workshop on Irregular Applications: Architectures and Algorithms (IA3 ’15).
ACM, New York, NY, USA, Article 7, 8 pages. https://doi.org/10.1145/2833179.
2833184
[22] Mel Gorman. 2004. Understanding the Linux Virtual Memory Manager. Prentice
Hall PTR, Upper Saddle River, NJ, USA.
[23] Mel Gorman. 2012. Foundation for automatic NUMA balancing. https://lwn.net/
Articles/523065. (2012).
[24] Vishal Gupta, Min Lee, and Karsten Schwan. 2015. HeteroVisor: Exploiting
Resource Heterogeneity to Enhance the Elasticity of Cloud Platforms. In Proceedings of the 11th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments (VEE ’15). ACM, New York, NY, USA, 79–92.
https://doi.org/10.1145/2731186.2731191
[25] Anthony Gutierrez, Michael Cieslak, Bharan Giridhar, Ronald G. Dreslinski,
Luis Ceze, and Trevor Mudge. 2014. Integrated 3D-stacked Server Designs for
Increasing Physical Density of Key-value Stores. In Proceedings of the 19th
International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS ’14). ACM, New York, NY, USA, 485–498.
https://doi.org/10.1145/2541940.2541951
[26] Heather Hanson and Karthick Rajamani. 2012. What Computer Architects Need
to Know About Memory Throttling. In Proceedings of the 2010 International Conference on Computer Architecture (ISCA’10). Springer-Verlag, Berlin, Heidelberg,
233–242. https://doi.org/10.1007/978-3-642-24322-6_20
[27] Jingtong Hu, Qingfeng Zhuge, Chun Jason Xue, Wei-Che Tseng, and Edwin H.-M.
Sha. 2013. Software Enabled Wear-leveling for Hybrid PCM Main Memory on
Embedded Systems. In Proceedings of the Conference on Design, Automation
and Test in Europe (DATE ’13). EDA Consortium, San Jose, CA, USA, 599–602.
http://dl.acm.org/citation.cfm?id=2485288.2485434
[28] Sysoev Igor. 2004. NGinx Webserver. http://nginx.org. (2004).

[29] Xiaowei Jiang, N. Madan, Li Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell,
D. Solihin, and R. Balasubramonian. 2010. CHOP: Adaptive filter-based DRAM
caching for CMP server platforms. In High Performance Computer Architecture
(HPCA), 2010 IEEE 16th International Symposium on. 1–12. https://doi.org/10.
1109/HPCA.2010.5416642
[30] Crobett Jonathan. 2012. Linux Swapping. https://lwn.net/Articles/495543.
(2012).
[31] Yongsoo Joo, Dimin Niu, Xiangyu Dong, Guangyu Sun, Naehyuck Chang, and
Yuan Xie. 2010. Energy- and Endurance-aware Design of Phase Change Memory
Caches. In Proceedings of the Conference on Design, Automation and Test in
Europe (DATE ’10). European Design and Automation Association, 3001 Leuven,
Belgium, Belgium, 136–141. http://dl.acm.org/citation.cfm?id=1870926.1870961
[32] Sudarsun Kannan, Ada Gavrilovska, and Karsten Schwan. 2016. pVM: Persistent
Virtual Memory for Efficient Capacity Scaling and Object Storage. In Proceedings
of the Eleventh European Conference on Computer Systems (EuroSys ’16). ACM,
New York, NY, USA, Article 13, 16 pages. https://doi.org/10.1145/2901318.
2901325
[33] Michael Kerrisk. 2007. Linux NUMA policies. http://man7.org/linux/man-pages/
man3/numa.3.html. (2007).
[34] Aapo Kyrola, Guy Blelloch, and Carlos Guestrin. 2012. GraphChi: Large-scale
Graph Computation on Just a PC. In Proceedings of the 10th USENIX Conference
on Operating Systems Design and Implementation (OSDI’12). USENIX Association, Berkeley, CA, USA, 31–46. http://dl.acm.org/citation.cfm?id=2387880.
2387884
[35] Benjamin C. Lee, Engin Ipek, Onur Mutlu, and others. Architecting phase change
memory as a scalable dram alternative. In ISCA ’09.
[36] Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting
phase change memory as a scalable dram alternative. In ISCA. ACM.
[37] Felix Xiaozhu Lin and Xu Liu. 2016. Memif: Towards Programming Heterogeneous Memory Asynchronously. In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS ’16). ACM, New York, NY, USA, 369–383.
https://doi.org/10.1145/2872362.2872401
[38] Duo Liu, Tianzheng Wang, Yi Wang, Zhiwei Qin, and Zili Shao. 2011. PCM-FTL:
A Write-Activity-Aware NAND Flash Memory Management Scheme for PCMBased Embedded Systems. In Proceedings of the 2011 IEEE 32Nd Real-Time
Systems Symposium (RTSS ’11). IEEE Computer Society, Washington, DC, USA,
357–366. https://doi.org/10.1109/RTSS.2011.40
[39] Duo Liu, Tianzheng Wang, Yi Wang, Zhiwei Qin, and Zili Shao. 2012. A Blocklevel Flash Memory Management Scheme for Reducing Write Activities in PCMbased Embedded Systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE ’12). EDA Consortium, San Jose, CA, USA,
1447–1450. http://dl.acm.org/citation.cfm?id=2492708.2493062
[40] Ren-Shuo Liu, De-Yu Shen, Chia-Lin Yang, Shun-Chih Yu, and ChengYuan Michael Wang. 2014. NVM Duet: Unified Working Memory and Persistent
Store Architecture. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS
’14). ACM, New York, NY, USA, 455–470. https://doi.org/10.1145/2541940.
2541957
[41] Gabriel Loh and Mark D. Hill. 2012. Supporting Very Large DRAM Caches with
Compound-Access Scheduling and MissMap. IEEE Micro 32, 3 (May 2012),
70–78. https://doi.org/10.1109/MM.2012.25
[42] Sally A. McKee. 2004. Reflections on the Memory Wall. In Proceedings of the
1st Conference on Computing Frontiers (CF ’04). ACM, New York, NY, USA,
162–. https://doi.org/10.1145/977091.977115
[43] M.R. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski, and G.H. Loh.
2015. Heterogeneous memory architectures: A HW/SW approach for mixing diestacked and off-package memories. In High Performance Computer Architecture
(HPCA), 2015 IEEE 21st International Symposium on. 126–136. https://doi.org/
10.1109/HPCA.2015.7056027
[44] Rick Nelson. 2014. NGinx memory usage. https://www.nginx.com/blog/
nginx-websockets-performance/. (2014).
[45] Mark Oskin and Gabriel H. Loh. 2015. A Software-Managed Approach to DieStacked DRAM. In Proceedings of the 2015 International Conference on Parallel
Architecture and Compilation (PACT) (PACT ’15). IEEE Computer Society, Washington, DC, USA, 188–200. https://doi.org/10.1109/PACT.2015.30
[46] Sujay Phadke and S. Narayanasamy. 2011. MLP aware heterogeneous memory
system. In Design, Automation Test in Europe Conference Exhibition (DATE),
2011. 1–6. https://doi.org/10.1109/DATE.2011.5763155
[47] Moinuddin K. Qureshi, John Karidis, Michele Franceschini, Vijayalakshmi Srinivasan, Luis Lastras, and Bulent Abali. 2009. Enhancing Lifetime and Security
of PCM-based Main Memory with Start-gap Wear Leveling. In Proceedings of
the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 42). ACM, New York, NY, USA, 14–23. https://doi.org/10.1145/1669112.
1669117
[48] Moinuddin K. Qureshi and Gabe H. Loh. 2012. Fundamental Latency Trade-off
in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a
Simple and Practical Design. In Proceedings of the 2012 45th Annual IEEE/ACM
International Symposium on Microarchitecture (MICRO-45). IEEE Computer
Society, Washington, DC, USA, 235–246. https://doi.org/10.1109/MICRO.2012.
30
[49] Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009.
Scalable High Performance Main Memory System Using Phase-change Memory
Technology. SIGARCH Comput. Archit. News 37, 3 (June 2009), 24–33. https:
//doi.org/10.1145/1555815.1555760
[50] Milan Radulovic, Darko Zivanovic, Daniel Ruiz, Bronis R. de Supinski, Sally A.
McKee, Petar Radojković, and Eduard Ayguadé. 2015. Another Trip to the Wall:
How Much Will Stacked DRAM Benefit HPC?. In Proceedings of the 2015
International Symposium on Memory Systems (MEMSYS ’15). ACM, New York,
NY, USA, 31–36. https://doi.org/10.1145/2818950.2818955
[51] L. Ramos and R. Bianchini. 2012. Exploiting Phase-Change Memory in
Cooperative Caches. In Computer Architecture and High Performance Computing (SBAC-PAD), 2012 IEEE 24th International Symposium on. 227–234.
https://doi.org/10.1109/SBAC-PAD.2012.11
[52] Luiz E. Ramos, Eugene Gorbatov, and Ricardo Bianchini. 2011. Page Placement
in Hybrid Memory Systems. In Proceedings of the International Conference on
Supercomputing (ICS ’11). ACM, New York, NY, USA, 85–95. https://doi.org/
10.1145/1995896.1995911
[53] C. Ranger, R. Raghuraman, A. Penmetsa, G. Bradski, and C. Kozyrakis. 2007.
Evaluating MapReduce for Multi-core and Multiprocessor Systems. In High
Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International
Symposium on. 13–24.
[54] David Rientjes. 2007. Linux Fake NUMA Patch. https://www.kernel.org/doc/
Documentation/x86/x86_64/fake-numa-for-cpusets. (2007).
[55] D.A. Roberts. 2016. Reliable wear-leveling for non-volatile memory and method
therefor. (May 26 2016). http://www.google.ch/patents/US20160147467 US
Patent App. 14/554,972.
[56] Amitabha Roy, Ivo Mihailovic, and Willy Zwaenepoel. 2013. X-Stream: Edgecentric Graph Processing Using Streaming Partitions. In Proceedings of the
Twenty-Fourth ACM Symposium on Operating Systems Principles (SOSP ’13).
ACM, New York, NY, USA, 472–488. https://doi.org/10.1145/2517349.2522740
[57] Salvatore Sanfilippo. 2009. Redis. http://redis.io/. (2009).
[58] Avinash Sodani. 2015. Knights landing (KNL): 2nd Generation Intel Xeon
Phi processor. In 2015 IEEE Hot Chips 27 Symposium (HCS). 1–24. https:
//doi.org/10.1109/HOTCHIPS.2015.7477467
[59] Billy Tallis. 2017. Intel-Micron Memory 3D XPoint. goo.gl/wT4rQ6. (2017).
[60] Drepper Ulrich. 2007. "What every programmer should know about memory,".
[61] www.akkadia.org/drepper/cpumemory.pdf. (2007).
[62] Shivaram Venkataraman, Niraj Tolia, Parthasarathy Ranganathan, and Roy H.
Campbell. 2011. Consistent and Durable Data Structures for Non-volatile Byteaddressable Memory. In Proceedings of the 9th USENIX Conference on File and
Stroage Technologies (FAST’11). USENIX Association, Berkeley, CA, USA, 5–5.
http://dl.acm.org/citation.cfm?id=1960475.1960480
[63] Carl A. Waldspurger. 2002. Memory Resource Management in VMware ESX
Server. SIGOPS Oper. Syst. Rev. 36, SI (Dec. 2002), 181–194. https://doi.org/10.
1145/844128.844146
[64] Wm. A. Wulf and Sally A. McKee. 1995. Hitting the Memory Wall: Implications
of the Obvious. SIGARCH Comput. Archit. News 23, 1 (March 1995), 20–24.
https://doi.org/10.1145/216585.216588
[65] Fengzhe Zhang, Jin Chen, Haibo Chen, and Binyu Zang. 2011. CloudVisor:
Retrofitting Protection of Virtual Machines in Multi-tenant Cloud with Nested
Virtualization. In Proceedings of the Twenty-Third ACM Symposium on Operating
Systems Principles (SOSP ’11). ACM, New York, NY, USA, 203–216. https:
//doi.org/10.1145/2043556.2043576
[66] Jishen Zhao, Sheng Li, Doe Hyun Yoon, Yuan Xie, and Norman P. Jouppi. 2013.
Kiln: Closing the Performance Gap Between Systems with and Without Persistence Support. In Proceedings of the 46th Annual IEEE/ACM International
Symposium on Microarchitecture (MICRO-46). ACM, New York, NY, USA, 421–
432. https://doi.org/10.1145/2540708.2540744
[67] Li Zhao, R. Iyer, R. Illikkal, and D. Newell. 2007. Exploring DRAM cache
architectures for CMP server platforms. In Computer Design, 2007. ICCD 2007.
25th International Conference on. 55–62. https://doi.org/10.1109/ICCD.2007.
4601880