// Seed: 4054520293
module module_0 #(
    parameter id_13 = 32'd42,
    parameter id_14 = 32'd87,
    parameter id_6  = 32'd6,
    parameter id_7  = 32'd1
) (
    output tri id_0
);
  logic [7:0] id_2;
  assign id_2 = id_2;
  logic id_3;
  ;
  id_4(
      -1, 1
  );
  wire [-1 : -1 'b0] id_5, _id_6, _id_7, id_8;
  logic id_9;
  ;
  logic id_10;
  ;
  assign id_5 = id_4;
  wire [id_6 : -1 'b0 -  -1] id_11, id_12, _id_13;
  logic _id_14;
  ;
  wire [id_7  *  id_13 : id_14] id_15, id_16;
endmodule
module module_1 #(
    parameter id_6 = 32'd99
) (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wand id_4
);
  specify
    (posedge _id_6 => (id_7 -: id_1)) = (id_1 >> 1, -1 == -1);
  endspecify
  wire ["" : id_6] id_8, id_9;
  wire id_10;
  module_0 modCall_1 (id_2);
endmodule
