Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/FPGA-Spartan6/fm_transmitter/top_isim_beh.exe -prj D:/FPGA-Spartan6/fm_transmitter/top_beh.prj work.top 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/FPGA-Spartan6/fm_transmitter/ipcore_dir/clock.vhd" into library work
Parsing VHDL file "D:/FPGA-Spartan6/fm_transmitter/displayer.vhd" into library work
Parsing VHDL file "D:/FPGA-Spartan6/fm_transmitter/adc.vhd" into library work
Parsing VHDL file "D:/FPGA-Spartan6/fm_transmitter/top.vhd" into library work
Parsing VHDL file "D:/FPGA-Spartan6/fm_transmitter/FQFW.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity displayer [displayer_default]
Compiling architecture behavioral of entity adc [adc_default]
Compiling package std_logic_signed
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture pll_base_v of entity PLL_BASE [\PLL_BASE("OPTIMIZED",15,0.0,20....]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity clock [clock_default]
Compiling architecture behavioral of entity top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable D:/FPGA-Spartan6/fm_transmitter/top_isim_beh.exe
Fuse Memory Usage: 63484 KB
Fuse CPU Usage: 1077 ms
