module top_module(
    output reg out  // Declare the output as a register
);

initial begin
    out = 1'b0; // Assign 0 (logic low) to the output
end

endmodule
