// Seed: 3327502078
module module_0 (
    output wor id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.id_11 = 0;
  assign module_1.id_2   = 0;
  logic id_6;
  ;
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1,
    output tri  id_2
);
  wire [1 : 1] id_4, id_5, id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0
  );
  wire id_10;
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4,
    output uwire id_5
    , id_17,
    output tri1 id_6,
    input wire id_7,
    output wor id_8,
    input wire id_9,
    output wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    input uwire id_13,
    output supply0 id_14,
    input wand id_15
);
  logic id_18;
  ;
endmodule
