

================================================================
== Vitis HLS Report for 'decision_function_124'
================================================================
* Date:           Tue Mar 11 16:21:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read55, i18 312" [firmware/BDT.h:86]   --->   Operation 14 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln86_1458 = icmp_slt  i18 %p_read33, i18 933" [firmware/BDT.h:86]   --->   Operation 15 'icmp' 'icmp_ln86_1458' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln86_1459 = icmp_slt  i18 %p_read22, i18 261792" [firmware/BDT.h:86]   --->   Operation 16 'icmp' 'icmp_ln86_1459' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln86_1460 = icmp_slt  i18 %p_read22, i18 261723" [firmware/BDT.h:86]   --->   Operation 17 'icmp' 'icmp_ln86_1460' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86_1461 = icmp_slt  i18 %p_read55, i18 261700" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86_1461' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_1462 = icmp_slt  i18 %p_read55, i18 973" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_1462' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_1463 = icmp_slt  i18 %p_read55, i18 1682" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1463' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1464 = icmp_slt  i18 %p_read44, i18 422" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1464' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1465 = icmp_slt  i18 %p_read55, i18 261370" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1465' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1466 = icmp_slt  i18 %p_read11, i18 261702" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1466' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1467 = icmp_slt  i18 %p_read22, i18 261430" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1467' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1468 = icmp_slt  i18 %p_read22, i18 261544" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1468' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1469 = icmp_slt  i18 %p_read11, i18 1264" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1469' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1470 = icmp_slt  i18 %p_read11, i18 1541" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1470' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1471 = icmp_slt  i18 %p_read55, i18 261275" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1471' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1472 = icmp_slt  i18 %p_read22, i18 261444" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1472' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1473 = icmp_slt  i18 %p_read44, i18 261901" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1473' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1474 = icmp_slt  i18 %p_read11, i18 805" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1474' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1475 = icmp_slt  i18 %p_read55, i18 261181" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1475' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1476 = icmp_slt  i18 %p_read44, i18 260839" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1476' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1477 = icmp_slt  i18 %p_read55, i18 262031" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1477' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1478 = icmp_slt  i18 %p_read44, i18 262060" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1478' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1479 = icmp_slt  i18 %p_read33, i18 1041" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1479' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1480 = icmp_slt  i18 %p_read11, i18 261920" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1480' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1481 = icmp_slt  i18 %p_read55, i18 1304" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1481' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1482 = icmp_slt  i18 %p_read55, i18 1540" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1482' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1483 = icmp_slt  i18 %p_read44, i18 2169" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1483' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1484 = icmp_slt  i18 %p_read11, i18 981" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1484' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1485 = icmp_slt  i18 %p_read44, i18 2190" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1485' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1458, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 43 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_692 = xor i1 %icmp_ln86_1458, i1 1" [firmware/BDT.h:104]   --->   Operation 44 'xor' 'xor_ln104_692' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_692" [firmware/BDT.h:104]   --->   Operation 45 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln102_1587 = and i1 %icmp_ln86_1460, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102_1587' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_267)   --->   "%xor_ln104_694 = xor i1 %icmp_ln86_1460, i1 1" [firmware/BDT.h:104]   --->   Operation 47 'xor' 'xor_ln104_694' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_267 = and i1 %and_ln102, i1 %xor_ln104_694" [firmware/BDT.h:104]   --->   Operation 48 'and' 'and_ln104_267' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%xor_ln104_695 = xor i1 %icmp_ln86_1461, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104_695' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_1591 = and i1 %icmp_ln86_1461, i1 %and_ln102_1587" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_1591' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102_1592 = and i1 %icmp_ln86_1464, i1 %and_ln104_267" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_1592' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln102_1599 = and i1 %icmp_ln86_1471, i1 %and_ln102_1591" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_1599' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%xor_ln117 = xor i1 %and_ln102_1599, i1 1" [firmware/BDT.h:117]   --->   Operation 53 'xor' 'xor_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 54 'zext' 'zext_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %and_ln102_1591, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 55 'select' 'select_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 56 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_1588 = and i1 %icmp_ln86_1461, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1588' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln104_268 = and i1 %and_ln104, i1 %xor_ln104_695" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_268' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1421)   --->   "%xor_ln104_698 = xor i1 %icmp_ln86_1464, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_698' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_1593 = and i1 %icmp_ln86_1465, i1 %and_ln102_1588" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1593' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1417)   --->   "%and_ln102_1600 = and i1 %icmp_ln86_1472, i1 %xor_ln104_695" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1600' <Predicate = (and_ln102_1587 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1417)   --->   "%and_ln102_1601 = and i1 %and_ln102_1600, i1 %and_ln102_1587" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1601' <Predicate = (and_ln102_1587 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1419)   --->   "%and_ln102_1602 = and i1 %icmp_ln86_1473, i1 %and_ln102_1592" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1602' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1421)   --->   "%and_ln102_1603 = and i1 %icmp_ln86_1474, i1 %xor_ln104_698" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1603' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1421)   --->   "%and_ln102_1604 = and i1 %and_ln102_1603, i1 %and_ln104_267" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1604' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1417)   --->   "%or_ln117 = or i1 %and_ln102_1591, i1 %and_ln102_1601" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117' <Predicate = (and_ln102_1587 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1417)   --->   "%select_ln117_1416 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117_1416' <Predicate = (and_ln102_1587 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1417)   --->   "%zext_ln117_151 = zext i2 %select_ln117_1416" [firmware/BDT.h:117]   --->   Operation 68 'zext' 'zext_ln117_151' <Predicate = (and_ln102_1587 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1419)   --->   "%or_ln117_1281 = or i1 %and_ln102_1587, i1 %and_ln102_1602" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_1281' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1417 = select i1 %and_ln102_1587, i3 %zext_ln117_151, i3 4" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117_1417' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln117_1282 = or i1 %and_ln102_1587, i1 %and_ln102_1592" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_1282' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1419)   --->   "%select_ln117_1418 = select i1 %or_ln117_1281, i3 %select_ln117_1417, i3 5" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_1418' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1421)   --->   "%or_ln117_1283 = or i1 %or_ln117_1282, i1 %and_ln102_1604" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_1283' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1419 = select i1 %or_ln117_1282, i3 %select_ln117_1418, i3 6" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_1419' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1421)   --->   "%select_ln117_1420 = select i1 %or_ln117_1283, i3 %select_ln117_1419, i3 7" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_1420' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1421)   --->   "%zext_ln117_152 = zext i3 %select_ln117_1420" [firmware/BDT.h:117]   --->   Operation 76 'zext' 'zext_ln117_152' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1421 = select i1 %and_ln102, i4 %zext_ln117_152, i4 8" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_1421' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln117_1285 = or i1 %and_ln102, i1 %and_ln102_1593" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1285' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln102_1586 = and i1 %icmp_ln86_1459, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1586' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_266)   --->   "%xor_ln104_693 = xor i1 %icmp_ln86_1459, i1 1" [firmware/BDT.h:104]   --->   Operation 80 'xor' 'xor_ln104_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_266 = and i1 %xor_ln104_693, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 81 'and' 'and_ln104_266' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_1589 = and i1 %icmp_ln86_1462, i1 %and_ln102_1586" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1589' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1425)   --->   "%xor_ln104_699 = xor i1 %icmp_ln86_1465, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_699' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%and_ln102_1594 = and i1 %icmp_ln86_1466, i1 %and_ln104_268" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1594' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.97ns)   --->   "%and_ln102_1595 = and i1 %icmp_ln86_1467, i1 %and_ln102_1589" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1595' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1423)   --->   "%and_ln102_1605 = and i1 %icmp_ln86_1475, i1 %and_ln102_1593" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1605' <Predicate = (icmp_ln86 & or_ln117_1285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1425)   --->   "%and_ln102_1606 = and i1 %icmp_ln86_1476, i1 %xor_ln104_699" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1606' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1425)   --->   "%and_ln102_1607 = and i1 %and_ln102_1606, i1 %and_ln102_1588" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1607' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1427)   --->   "%and_ln102_1608 = and i1 %icmp_ln86_1477, i1 %and_ln102_1594" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1608' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1423)   --->   "%or_ln117_1284 = or i1 %and_ln102, i1 %and_ln102_1605" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1284' <Predicate = (icmp_ln86 & or_ln117_1285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1423)   --->   "%select_ln117_1422 = select i1 %or_ln117_1284, i4 %select_ln117_1421, i4 9" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1422' <Predicate = (icmp_ln86 & or_ln117_1285)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1425)   --->   "%or_ln117_1286 = or i1 %or_ln117_1285, i1 %and_ln102_1607" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1286' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1423 = select i1 %or_ln117_1285, i4 %select_ln117_1422, i4 10" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1423' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln117_1287 = or i1 %and_ln102, i1 %and_ln102_1588" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1287' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1425)   --->   "%select_ln117_1424 = select i1 %or_ln117_1286, i4 %select_ln117_1423, i4 11" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1424' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1427)   --->   "%or_ln117_1288 = or i1 %or_ln117_1287, i1 %and_ln102_1608" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1288' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1425 = select i1 %or_ln117_1287, i4 %select_ln117_1424, i4 12" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1425' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln117_1289 = or i1 %or_ln117_1287, i1 %and_ln102_1594" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1289' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1427)   --->   "%select_ln117_1426 = select i1 %or_ln117_1288, i4 %select_ln117_1425, i4 13" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1426' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1427 = select i1 %or_ln117_1289, i4 %select_ln117_1426, i4 14" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1427' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_269)   --->   "%xor_ln104_696 = xor i1 %icmp_ln86_1462, i1 1" [firmware/BDT.h:104]   --->   Operation 101 'xor' 'xor_ln104_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_269 = and i1 %and_ln102_1586, i1 %xor_ln104_696" [firmware/BDT.h:104]   --->   Operation 102 'and' 'and_ln104_269' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_1590 = and i1 %icmp_ln86_1463, i1 %and_ln104_266" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1590' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_270)   --->   "%xor_ln104_697 = xor i1 %icmp_ln86_1463, i1 1" [firmware/BDT.h:104]   --->   Operation 104 'xor' 'xor_ln104_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_270 = and i1 %and_ln104_266, i1 %xor_ln104_697" [firmware/BDT.h:104]   --->   Operation 105 'and' 'and_ln104_270' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1429)   --->   "%xor_ln104_700 = xor i1 %icmp_ln86_1466, i1 1" [firmware/BDT.h:104]   --->   Operation 106 'xor' 'xor_ln104_700' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1433)   --->   "%xor_ln104_701 = xor i1 %icmp_ln86_1467, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_1596 = and i1 %icmp_ln86_1468, i1 %and_ln104_269" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1596' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1429)   --->   "%and_ln102_1609 = and i1 %icmp_ln86_1478, i1 %xor_ln104_700" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_1609' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1429)   --->   "%and_ln102_1610 = and i1 %and_ln102_1609, i1 %and_ln104_268" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_1610' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1431)   --->   "%and_ln102_1611 = and i1 %icmp_ln86_1479, i1 %and_ln102_1595" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1433)   --->   "%and_ln102_1612 = and i1 %icmp_ln86_1480, i1 %xor_ln104_701" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1433)   --->   "%and_ln102_1613 = and i1 %and_ln102_1612, i1 %and_ln102_1589" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1429)   --->   "%or_ln117_1290 = or i1 %or_ln117_1289, i1 %and_ln102_1610" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_1290' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1429)   --->   "%select_ln117_1428 = select i1 %or_ln117_1290, i4 %select_ln117_1427, i4 15" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1428' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1429)   --->   "%zext_ln117_153 = zext i4 %select_ln117_1428" [firmware/BDT.h:117]   --->   Operation 116 'zext' 'zext_ln117_153' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1431)   --->   "%or_ln117_1291 = or i1 %icmp_ln86, i1 %and_ln102_1611" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1429 = select i1 %icmp_ln86, i5 %zext_ln117_153, i5 16" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1429' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns)   --->   "%or_ln117_1292 = or i1 %icmp_ln86, i1 %and_ln102_1595" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1292' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1431)   --->   "%select_ln117_1430 = select i1 %or_ln117_1291, i5 %select_ln117_1429, i5 17" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1433)   --->   "%or_ln117_1293 = or i1 %or_ln117_1292, i1 %and_ln102_1613" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1431 = select i1 %or_ln117_1292, i5 %select_ln117_1430, i5 18" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1431' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_1294 = or i1 %icmp_ln86, i1 %and_ln102_1589" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_1294' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1433)   --->   "%select_ln117_1432 = select i1 %or_ln117_1293, i5 %select_ln117_1431, i5 19" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1433 = select i1 %or_ln117_1294, i5 %select_ln117_1432, i5 20" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_1433' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns)   --->   "%or_ln117_1296 = or i1 %or_ln117_1294, i1 %and_ln102_1596" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_1296' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_1298 = or i1 %icmp_ln86, i1 %and_ln102_1586" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1298' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1437)   --->   "%xor_ln104_702 = xor i1 %icmp_ln86_1468, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_702' <Predicate = (or_ln117_1298)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.97ns)   --->   "%and_ln102_1597 = and i1 %icmp_ln86_1469, i1 %and_ln102_1590" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1597' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1435)   --->   "%and_ln102_1614 = and i1 %icmp_ln86_1481, i1 %and_ln102_1596" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1614' <Predicate = (or_ln117_1296 & or_ln117_1298)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1437)   --->   "%and_ln102_1615 = and i1 %icmp_ln86_1482, i1 %xor_ln104_702" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1615' <Predicate = (or_ln117_1298)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1437)   --->   "%and_ln102_1616 = and i1 %and_ln102_1615, i1 %and_ln104_269" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1616' <Predicate = (or_ln117_1298)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1439)   --->   "%and_ln102_1617 = and i1 %icmp_ln86_1462, i1 %and_ln102_1597" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1435)   --->   "%or_ln117_1295 = or i1 %or_ln117_1294, i1 %and_ln102_1614" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_1295' <Predicate = (or_ln117_1296 & or_ln117_1298)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1435)   --->   "%select_ln117_1434 = select i1 %or_ln117_1295, i5 %select_ln117_1433, i5 21" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1434' <Predicate = (or_ln117_1296 & or_ln117_1298)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1437)   --->   "%or_ln117_1297 = or i1 %or_ln117_1296, i1 %and_ln102_1616" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_1297' <Predicate = (or_ln117_1298)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1435 = select i1 %or_ln117_1296, i5 %select_ln117_1434, i5 22" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_1435' <Predicate = (or_ln117_1298)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1437)   --->   "%select_ln117_1436 = select i1 %or_ln117_1297, i5 %select_ln117_1435, i5 23" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_1436' <Predicate = (or_ln117_1298)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1439)   --->   "%or_ln117_1299 = or i1 %or_ln117_1298, i1 %and_ln102_1617" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1437 = select i1 %or_ln117_1298, i5 %select_ln117_1436, i5 24" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1437' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.97ns)   --->   "%or_ln117_1300 = or i1 %or_ln117_1298, i1 %and_ln102_1597" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1439)   --->   "%select_ln117_1438 = select i1 %or_ln117_1299, i5 %select_ln117_1437, i5 25" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1439 = select i1 %or_ln117_1300, i5 %select_ln117_1438, i5 26" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1439' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1441)   --->   "%xor_ln104_703 = xor i1 %icmp_ln86_1469, i1 1" [firmware/BDT.h:104]   --->   Operation 144 'xor' 'xor_ln104_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.97ns)   --->   "%and_ln102_1598 = and i1 %icmp_ln86_1470, i1 %and_ln104_270" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_1598' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1441)   --->   "%and_ln102_1618 = and i1 %icmp_ln86_1483, i1 %xor_ln104_703" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1441)   --->   "%and_ln102_1619 = and i1 %and_ln102_1618, i1 %and_ln102_1590" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1443)   --->   "%and_ln102_1620 = and i1 %icmp_ln86_1484, i1 %and_ln102_1598" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1441)   --->   "%or_ln117_1301 = or i1 %or_ln117_1300, i1 %and_ln102_1619" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_1302 = or i1 %or_ln117_1298, i1 %and_ln102_1590" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1302' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1441)   --->   "%select_ln117_1440 = select i1 %or_ln117_1301, i5 %select_ln117_1439, i5 27" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1443)   --->   "%or_ln117_1303 = or i1 %or_ln117_1302, i1 %and_ln102_1620" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1441 = select i1 %or_ln117_1302, i5 %select_ln117_1440, i5 28" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1441' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_1304 = or i1 %or_ln117_1302, i1 %and_ln102_1598" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1304' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1443)   --->   "%select_ln117_1442 = select i1 %or_ln117_1303, i5 %select_ln117_1441, i5 29" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1443 = select i1 %or_ln117_1304, i5 %select_ln117_1442, i5 30" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1443' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 157 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_704 = xor i1 %icmp_ln86_1470, i1 1" [firmware/BDT.h:104]   --->   Operation 158 'xor' 'xor_ln104_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1621 = and i1 %icmp_ln86_1485, i1 %xor_ln104_704" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1622 = and i1 %and_ln102_1621, i1 %and_ln104_270" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1305 = or i1 %or_ln117_1304, i1 %and_ln102_1622" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1444 = select i1 %or_ln117_1305, i5 %select_ln117_1443, i5 31" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 7686, i5 1, i13 7948, i5 2, i13 434, i5 3, i13 8173, i5 4, i13 95, i5 5, i13 7580, i5 6, i13 8136, i5 7, i13 7704, i5 8, i13 7693, i5 9, i13 7908, i5 10, i13 7943, i5 11, i13 148, i5 12, i13 750, i5 13, i13 1394, i5 14, i13 137, i5 15, i13 7642, i5 16, i13 1485, i5 17, i13 1981, i5 18, i13 1043, i5 19, i13 369, i5 20, i13 2089, i5 21, i13 2310, i5 22, i13 1510, i5 23, i13 2139, i5 24, i13 8095, i5 25, i13 775, i5 26, i13 7714, i5 27, i13 613, i5 28, i13 1894, i5 29, i13 1299, i5 30, i13 18, i5 31, i13 1276, i13 0, i5 %select_ln117_1444" [firmware/BDT.h:118]   --->   Operation 163 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 164 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read55', firmware/BDT.h:86) on port 'p_read5' (firmware/BDT.h:86) [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [12]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [42]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1587', firmware/BDT.h:102) [48]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1591', firmware/BDT.h:102) [60]  (0.978 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [102]  (0.993 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1600', firmware/BDT.h:102) [76]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1601', firmware/BDT.h:102) [77]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [101]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1416', firmware/BDT.h:117) [103]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1417', firmware/BDT.h:117) [106]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1418', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1419', firmware/BDT.h:117) [110]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1420', firmware/BDT.h:117) [111]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1421', firmware/BDT.h:117) [114]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1605', firmware/BDT.h:102) [81]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1284', firmware/BDT.h:117) [113]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1422', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1423', firmware/BDT.h:117) [118]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1424', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1425', firmware/BDT.h:117) [122]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1426', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1427', firmware/BDT.h:117) [126]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_700', firmware/BDT.h:104) [66]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1609', firmware/BDT.h:102) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1610', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1290', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1428', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1429', firmware/BDT.h:117) [130]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1430', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1431', firmware/BDT.h:117) [134]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1432', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1433', firmware/BDT.h:117) [138]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1614', firmware/BDT.h:102) [90]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1295', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1434', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1435', firmware/BDT.h:117) [142]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1436', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1437', firmware/BDT.h:117) [146]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1438', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1439', firmware/BDT.h:117) [150]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1302', firmware/BDT.h:117) [151]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1441', firmware/BDT.h:117) [154]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1442', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1443', firmware/BDT.h:117) [158]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_704', firmware/BDT.h:104) [74]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1621', firmware/BDT.h:102) [97]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1622', firmware/BDT.h:102) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1305', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1444', firmware/BDT.h:117) [159]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [160]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
