
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035829                       # Number of seconds simulated
sim_ticks                                 35828909799                       # Number of ticks simulated
final_tick                               562795272984                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133517                       # Simulator instruction rate (inst/s)
host_op_rate                                   168485                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1449728                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904252                       # Number of bytes of host memory used
host_seconds                                 24714.23                       # Real time elapsed on the host
sim_insts                                  3299763293                       # Number of instructions simulated
sim_ops                                    4163985894                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2001280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1722624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       644224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4373248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1483008                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1483008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15635                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5033                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34166                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11586                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11586                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55856570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        35725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48079163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17980564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122059198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        35725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57161                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142901                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41391379                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41391379                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41391379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55856570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        35725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48079163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17980564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              163450578                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85920648                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31091536                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25267812                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117787                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12928124                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12139091                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278950                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89579                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31169026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172351770                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31091536                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15418041                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37917307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11381709                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6257858                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15269908                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       914485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84561120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46643813     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3325801      3.93%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2695363      3.19%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546933      7.74%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1781829      2.11%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2276331      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1642710      1.94%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          920762      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18727578     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84561120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361863                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005941                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32612595                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6067570                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36458466                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247683                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9174804                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310883                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42446                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206101301                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81916                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9174804                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35005451                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1350055                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1190049                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34256241                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3584518                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198815050                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32507                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482101                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1115424                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2610                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278286890                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928145960                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928145960                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107591299                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40553                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22691                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9840439                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18552081                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9439277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146241                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2844734                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188034302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38942                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149384361                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286201                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64932867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198315344                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5874                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84561120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766584                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888731                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29239256     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18290083     21.63%     56.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11849332     14.01%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850268     10.47%     80.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7638385      9.03%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3953065      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383272      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633359      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724100      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84561120                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873196     70.85%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180544     14.65%     85.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178696     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124462818     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126713      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14816290      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7962006      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149384361                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738632                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1232443                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008250                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384848483                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253006734                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145591016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150616804                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560180                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7318110                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          626                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2413501                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9174804                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         543688                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81224                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188073244                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       408373                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18552081                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9439277                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22408                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72817                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          626                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1262257                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1195707                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147016204                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13908934                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2368154                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21656707                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743123                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7747773                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711070                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145687223                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145591016                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94888966                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267927531                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694482                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354159                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65264560                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2122261                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75386316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629068                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.142142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29166086     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20958924     27.80%     66.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8528594     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792936      6.36%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3912178      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1581270      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1880813      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949543      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3615972      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75386316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3615972                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259844341                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385328726                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1359528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859206                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859206                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163865                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163865                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661367942                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201184076                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190154549                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85920648                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31277060                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25653098                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2038517                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13311353                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12198592                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3187365                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87914                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32349567                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171981542                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31277060                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15385957                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36943555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10927552                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6577240                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15824890                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       815727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84726137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.336026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47782582     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3691967      4.36%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3224985      3.81%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3475660      4.10%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3016926      3.56%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1592788      1.88%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1039429      1.23%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2745237      3.24%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18156563     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84726137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364023                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.001632                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34020342                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6161268                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35150080                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       545182                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8849264                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5125243                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6538                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203931964                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        51486                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8849264                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35712784                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2630921                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       824360                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33971431                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2737376                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197000940                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14636                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1698053                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       760047                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          157                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273704786                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918634142                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918634142                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169793170                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103911592                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34326                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18155                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7310576                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19406761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10117301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       245197                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3389001                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185702221                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149216608                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       283261                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61622335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    188296939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1969                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84726137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761164                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908400                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29980419     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17967834     21.21%     56.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12172931     14.37%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7721529      9.11%     80.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7575938      8.94%     89.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4473782      5.28%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3428118      4.05%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       747733      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       657853      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84726137                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1092765     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            41      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        206574     13.23%     83.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       262199     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122757804     82.27%     82.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2038447      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16169      0.01%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15905009     10.66%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8499179      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149216608                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736679                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1561579                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010465                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385004188                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247359920                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145033564                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150778187                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       266115                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7082566                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          592                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1083                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2304301                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8849264                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1857798                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       164227                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185736531                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       322243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19406761                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10117301                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18139                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        119144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7728                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1083                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1249237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1137942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2387179                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146614030                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14942149                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2602573                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23202934                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20779615                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8260785                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706389                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145181767                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145033564                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94617403                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264228044                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687994                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358090                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100912352                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123538717                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62200993                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2064534                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75876873                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628147                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171914                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30155353     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20633264     27.19%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8449255     11.14%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4327579      5.70%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3728118      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1830531      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2021845      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1019415      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3711513      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75876873                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100912352                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123538717                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20137192                       # Number of memory references committed
system.switch_cpus1.commit.loads             12324192                       # Number of loads committed
system.switch_cpus1.commit.membars              16170                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17733906                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111151194                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2435391                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3711513                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257905070                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380337025                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1194511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100912352                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123538717                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100912352                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851438                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851438                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174483                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174483                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       662002450                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198978337                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191282884                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85920648                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32373659                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26431845                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2160389                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13772739                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12764983                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3353651                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95093                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33523640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175878426                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32373659                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16118634                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38146181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11265543                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4846505                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16331267                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       849646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85603650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.540141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47457469     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3140906      3.67%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4703110      5.49%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3247839      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2269296      2.65%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2217555      2.59%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1347531      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2854997      3.34%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18364947     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85603650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376786                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.046987                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34467573                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5080597                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36437108                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       531293                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9087078                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5439638                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210695890                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1237                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9087078                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36412524                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         517599                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1774560                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34984238                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2827647                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204404462                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1181726                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       961084                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286740624                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951517299                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951517299                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176556240                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110184348                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36762                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17600                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8395314                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18747685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9586272                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       114648                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2964268                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190470373                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35142                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152167644                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302517                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63449896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194251421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85603650                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777584                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916747                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30497446     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17133867     20.02%     55.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12459130     14.55%     70.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8236824      9.62%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8274428      9.67%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3985297      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3543347      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       665722      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       807589      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85603650                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         829583     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164347     14.10%     85.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171889     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127284012     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1922125      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17541      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14961011      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7982955      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152167644                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771025                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1165819                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007661                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    391407273                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    253955814                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147970243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153333463                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       478350                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7275032                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2290485                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9087078                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         273728                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50803                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190505519                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       730644                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18747685                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9586272                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17600                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1316181                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2491267                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149388608                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13982764                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2779035                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21777281                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21232334                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7794517                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738681                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148033894                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147970243                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95887645                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272431079                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722173                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351970                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102655099                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126537265                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63968424                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2177777                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76516572                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653724                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176057                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29158285     38.11%     38.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21963225     28.70%     66.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8300207     10.85%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4647556      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3936746      5.14%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1760470      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1684689      2.20%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1149662      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3915732      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76516572                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102655099                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126537265                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18768439                       # Number of memory references committed
system.switch_cpus2.commit.loads             11472653                       # Number of loads committed
system.switch_cpus2.commit.membars              17542                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18359140                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113916293                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617229                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3915732                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263106529                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390104320                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 316998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102655099                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126537265                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102655099                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836984                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836984                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194766                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194766                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       670947555                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205846577                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193613439                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35084                       # number of misc regfile writes
system.l2.replacements                          34167                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1821608                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66935                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.214581                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           600.678432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.866422                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5266.487707                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.342928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5859.478918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.080407                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2136.114392                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6140.964572                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8887.930057                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3848.056166                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000301                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.160720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.178817                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000338                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.065189                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.187407                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.271238                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.117433                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56944                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        83125                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28896                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  168965                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51940                       # number of Writeback hits
system.l2.Writeback_hits::total                 51940                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        83125                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28896                       # number of demand (read+write) hits
system.l2.demand_hits::total                   168965                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56944                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        83125                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28896                       # number of overall hits
system.l2.overall_hits::total                  168965                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15635                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13458                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5033                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34166                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13458                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5033                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34166                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15635                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13458                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5033                       # number of overall misses
system.l2.overall_misses::total                 34166                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       607615                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    803181844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       395255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    721117530                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       686351                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    277554055                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1803542650                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       607615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    803181844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       395255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    721117530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       686351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    277554055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1803542650                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       607615                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    803181844                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       395255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    721117530                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       686351                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    277554055                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1803542650                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72579                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        96583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              203131                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51940                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51940                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        96583                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33929                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               203131                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        96583                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33929                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              203131                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.215420                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.139341                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.148339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.168197                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.215420                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.139341                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.148339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168197                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.215420                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.139341                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.148339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168197                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43401.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51370.760729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 39525.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53582.815426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42896.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55146.841844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52787.644149                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43401.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51370.760729                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 39525.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53582.815426                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42896.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55146.841844                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52787.644149                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43401.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51370.760729                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 39525.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53582.815426                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42896.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55146.841844                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52787.644149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11586                       # number of writebacks
system.l2.writebacks::total                     11586                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13458                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5033                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34166                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34166                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34166                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       527762                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    712662981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       335929                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    643616774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       593295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    248460574                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1606197315                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       527762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    712662981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       335929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    643616774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       593295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    248460574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1606197315                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       527762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    712662981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       335929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    643616774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       593295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    248460574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1606197315                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.215420                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.139341                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.148339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.168197                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.139341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.148339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168197                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.139341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.148339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168197                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37697.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45581.258778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 33592.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47824.102690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37080.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49366.297238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47011.570421                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37697.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45581.258778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 33592.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47824.102690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37080.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49366.297238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47011.570421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37697.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45581.258778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 33592.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47824.102690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37080.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49366.297238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47011.570421                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996113                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015277509                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042811.889336                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996113                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15269892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15269892                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15269892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15269892                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15269892                       # number of overall hits
system.cpu0.icache.overall_hits::total       15269892                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       770421                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       770421                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       770421                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       770421                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       770421                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       770421                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15269908                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15269908                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15269908                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15269908                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15269908                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15269908                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48151.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48151.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48151.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48151.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48151.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48151.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       621615                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       621615                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       621615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       621615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       621615                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       621615                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44401.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44401.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44401.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44401.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44401.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44401.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180559291                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.018206                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511549                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488451                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900436                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099564                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10567582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10567582                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21986                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21986                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17560287                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17560287                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17560287                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17560287                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152080                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152080                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152080                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152080                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152080                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152080                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4709659713                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4709659713                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4709659713                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4709659713                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4709659713                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4709659713                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10719662                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10719662                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17712367                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17712367                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17712367                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17712367                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014187                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008586                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008586                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008586                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008586                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30968.304267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30968.304267                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30968.304267                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30968.304267                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30968.304267                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30968.304267                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20525                       # number of writebacks
system.cpu0.dcache.writebacks::total            20525                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79501                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79501                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        79501                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        79501                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        79501                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        79501                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72579                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1334503724                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1334503724                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1334503724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1334503724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1334503724                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1334503724                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004098                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004098                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18386.912523                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18386.912523                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18386.912523                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18386.912523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18386.912523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18386.912523                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.997896                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010739742                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1837708.621818                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.997896                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016022                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15824878                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15824878                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15824878                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15824878                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15824878                       # number of overall hits
system.cpu1.icache.overall_hits::total       15824878                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       503932                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       503932                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       503932                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       503932                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       503932                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       503932                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15824890                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15824890                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15824890                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15824890                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15824890                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15824890                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 41994.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41994.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 41994.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41994.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 41994.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41994.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       405925                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       405925                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       405925                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       405925                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       405925                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       405925                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40592.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40592.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 40592.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40592.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 40592.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40592.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 96583                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191267316                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96839                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1975.106269                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.494015                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.505985                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915992                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084008                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11749486                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11749486                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7780516                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7780516                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17319                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19530002                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19530002                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19530002                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19530002                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       358997                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       358997                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           40                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       359037                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        359037                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       359037                       # number of overall misses
system.cpu1.dcache.overall_misses::total       359037                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10020266238                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10020266238                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1517328                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1517328                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10021783566                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10021783566                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10021783566                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10021783566                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12108483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12108483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7780556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7780556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19889039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19889039                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19889039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19889039                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029648                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029648                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000005                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018052                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018052                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018052                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018052                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27911.838366                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27911.838366                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37933.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37933.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27912.954838                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27912.954838                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27912.954838                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27912.954838                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21831                       # number of writebacks
system.cpu1.dcache.writebacks::total            21831                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       262414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       262414                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           40                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       262454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       262454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       262454                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       262454                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        96583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        96583                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        96583                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        96583                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        96583                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        96583                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1518667651                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1518667651                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1518667651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1518667651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1518667651                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1518667651                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007976                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007976                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004856                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004856                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004856                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004856                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15723.964373                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15723.964373                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15723.964373                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15723.964373                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15723.964373                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15723.964373                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996663                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017627535                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2202657.002165                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996663                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16331249                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16331249                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16331249                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16331249                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16331249                       # number of overall hits
system.cpu2.icache.overall_hits::total       16331249                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       817216                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       817216                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       817216                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       817216                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       817216                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       817216                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16331267                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16331267                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16331267                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16331267                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16331267                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16331267                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45400.888889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45400.888889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45400.888889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45400.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45400.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45400.888889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       706158                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       706158                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       706158                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       706158                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       706158                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       706158                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44134.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44134.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44134.875000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44134.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44134.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44134.875000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33929                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164307371                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34185                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4806.417171                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.081187                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.918813                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902661                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097339                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10642031                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10642031                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7260704                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7260704                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17571                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17571                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17542                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17542                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17902735                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17902735                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17902735                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17902735                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69539                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69539                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69539                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69539                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69539                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69539                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1895503043                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1895503043                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1895503043                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1895503043                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1895503043                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1895503043                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10711570                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10711570                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7260704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7260704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17542                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17542                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17972274                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17972274                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17972274                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17972274                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006492                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006492                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003869                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003869                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003869                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003869                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27258.129151                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27258.129151                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27258.129151                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27258.129151                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27258.129151                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27258.129151                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9584                       # number of writebacks
system.cpu2.dcache.writebacks::total             9584                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35610                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35610                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35610                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35610                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35610                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35610                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33929                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33929                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33929                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33929                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33929                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33929                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    544678948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    544678948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    544678948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    544678948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    544678948                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    544678948                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16053.492529                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16053.492529                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16053.492529                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16053.492529                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16053.492529                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16053.492529                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
