#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000218f7a1f970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000218f7a27080 .scope module, "hazard_detection_unit" "hazard_detection_unit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_rs1";
    .port_info 1 /INPUT 5 "id_rs2";
    .port_info 2 /INPUT 1 "id_branch";
    .port_info 3 /INPUT 1 "id_mem_rd";
    .port_info 4 /INPUT 1 "id_mem_wr";
    .port_info 5 /INPUT 5 "ex_rd";
    .port_info 6 /INPUT 1 "ex_mem_rd";
    .port_info 7 /INPUT 1 "ex_reg_wr";
    .port_info 8 /INPUT 5 "mem_rd";
    .port_info 9 /INPUT 1 "mem_mem_rd";
    .port_info 10 /INPUT 1 "mem_reg_wr";
    .port_info 11 /OUTPUT 1 "stall";
    .port_info 12 /OUTPUT 1 "flush_id_ex";
L_00000218f79faca0 .functor OR 1, L_00000218f7a9bc40, L_00000218f7a9be20, C4<0>, C4<0>;
o00000218f7a32178 .functor BUFZ 1, C4<z>; HiZ drive
L_00000218f79fa610 .functor AND 1, o00000218f7a32178, L_00000218f79faca0, C4<1>, C4<1>;
L_00000218f79faa70 .functor AND 1, L_00000218f79fa610, L_00000218f7a9c780, C4<1>, C4<1>;
o00000218f7a32298 .functor BUFZ 1, C4<z>; HiZ drive
o00000218f7a321d8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000218f79fa530 .functor AND 1, o00000218f7a32298, o00000218f7a321d8, C4<1>, C4<1>;
L_00000218f79fad80 .functor AND 1, L_00000218f79fa530, L_00000218f7a9c3c0, C4<1>, C4<1>;
L_00000218f79fa300 .functor AND 1, L_00000218f79fad80, L_00000218f7a9c820, C4<1>, C4<1>;
L_00000218f79fadf0 .functor AND 1, L_00000218f79fa300, L_00000218f7a9cc80, C4<1>, C4<1>;
L_00000218f79fa370 .functor OR 1, L_00000218f79faa70, L_00000218f79fadf0, C4<0>, C4<0>;
v00000218f7a17060_0 .net *"_ivl_0", 0 0, L_00000218f7a9bc40;  1 drivers
v00000218f7a16de0_0 .net *"_ivl_10", 0 0, L_00000218f7a9c780;  1 drivers
v00000218f7a165c0_0 .net *"_ivl_15", 0 0, L_00000218f79fa530;  1 drivers
v00000218f7a17100_0 .net *"_ivl_16", 0 0, L_00000218f7a9c3c0;  1 drivers
v00000218f7a16b60_0 .net *"_ivl_19", 0 0, L_00000218f79fad80;  1 drivers
v00000218f7a171a0_0 .net *"_ivl_2", 0 0, L_00000218f7a9be20;  1 drivers
L_00000218f7a9d080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000218f7a16c00_0 .net/2u *"_ivl_20", 4 0, L_00000218f7a9d080;  1 drivers
v00000218f7a16e80_0 .net *"_ivl_22", 0 0, L_00000218f7a9c820;  1 drivers
v00000218f7a16f20_0 .net *"_ivl_25", 0 0, L_00000218f79fa300;  1 drivers
v00000218f7a168e0_0 .net *"_ivl_27", 0 0, L_00000218f7a9cc80;  1 drivers
v00000218f7a17880_0 .net *"_ivl_5", 0 0, L_00000218f79faca0;  1 drivers
v00000218f7a174c0_0 .net *"_ivl_7", 0 0, L_00000218f79fa610;  1 drivers
L_00000218f7a9d038 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000218f7a17380_0 .net/2u *"_ivl_8", 4 0, L_00000218f7a9d038;  1 drivers
v00000218f7a16ca0_0 .net "ex_mem_rd", 0 0, o00000218f7a32178;  0 drivers
o00000218f7a321a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000218f7a16340_0 .net "ex_rd", 4 0, o00000218f7a321a8;  0 drivers
v00000218f7a17420_0 .net "ex_reg_wr", 0 0, o00000218f7a321d8;  0 drivers
L_00000218f7a9d0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218f7a176a0_0 .net "flush_id_ex", 0 0, L_00000218f7a9d0c8;  1 drivers
o00000218f7a32238 .functor BUFZ 1, C4<z>; HiZ drive
v00000218f7a17240_0 .net "id_branch", 0 0, o00000218f7a32238;  0 drivers
o00000218f7a32268 .functor BUFZ 1, C4<z>; HiZ drive
v00000218f7a16ac0_0 .net "id_mem_rd", 0 0, o00000218f7a32268;  0 drivers
v00000218f7a15f80_0 .net "id_mem_wr", 0 0, o00000218f7a32298;  0 drivers
o00000218f7a322c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000218f7a16020_0 .net "id_rs1", 4 0, o00000218f7a322c8;  0 drivers
o00000218f7a322f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000218f7a16200_0 .net "id_rs2", 4 0, o00000218f7a322f8;  0 drivers
v00000218f7a172e0_0 .net "load_use_hazard", 0 0, L_00000218f79faa70;  1 drivers
o00000218f7a32358 .functor BUFZ 1, C4<z>; HiZ drive
v00000218f7a16660_0 .net "mem_mem_rd", 0 0, o00000218f7a32358;  0 drivers
o00000218f7a32388 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000218f7a16700_0 .net "mem_rd", 4 0, o00000218f7a32388;  0 drivers
o00000218f7a323b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000218f7a16d40_0 .net "mem_reg_wr", 0 0, o00000218f7a323b8;  0 drivers
v00000218f7a17600_0 .net "stall", 0 0, L_00000218f79fa370;  1 drivers
v00000218f7a17740_0 .net "store_data_hazard", 0 0, L_00000218f79fadf0;  1 drivers
L_00000218f7a9bc40 .cmp/eq 5, o00000218f7a321a8, o00000218f7a322c8;
L_00000218f7a9be20 .cmp/eq 5, o00000218f7a321a8, o00000218f7a322f8;
L_00000218f7a9c780 .cmp/ne 5, o00000218f7a321a8, L_00000218f7a9d038;
L_00000218f7a9c3c0 .cmp/eq 5, o00000218f7a321a8, o00000218f7a322f8;
L_00000218f7a9c820 .cmp/ne 5, o00000218f7a321a8, L_00000218f7a9d080;
L_00000218f7a9cc80 .reduce/nor o00000218f7a32178;
S_00000218f7942e80 .scope module, "pipeline_performance_monitor" "pipeline_performance_monitor" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_mispredict";
    .port_info 4 /OUTPUT 32 "total_cycles";
    .port_info 5 /OUTPUT 32 "stall_cycles";
    .port_info 6 /OUTPUT 32 "branch_mispredicts";
o00000218f7a326b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000218f7a177e0_0 .net "branch_mispredict", 0 0, o00000218f7a326b8;  0 drivers
v00000218f7a17920_0 .var "branch_mispredicts", 31 0;
o00000218f7a32718 .functor BUFZ 1, C4<z>; HiZ drive
v00000218f7a179c0_0 .net "clk", 0 0, o00000218f7a32718;  0 drivers
o00000218f7a32748 .functor BUFZ 1, C4<z>; HiZ drive
v00000218f7a16480_0 .net "rst", 0 0, o00000218f7a32748;  0 drivers
o00000218f7a32778 .functor BUFZ 1, C4<z>; HiZ drive
v00000218f7a162a0_0 .net "stall", 0 0, o00000218f7a32778;  0 drivers
v00000218f7a17a60_0 .var "stall_cycles", 31 0;
v00000218f7a17b00_0 .var "total_cycles", 31 0;
E_00000218f79fec00 .event posedge, v00000218f7a16480_0, v00000218f7a179c0_0;
S_00000218f7a2fa20 .scope module, "pipelined_cpu_tb" "pipelined_cpu_tb" 5 3;
 .timescale -12 -12;
v00000218f7a97380_0 .var "clk", 0 0;
v00000218f7a9bd80_0 .var/2s "cycle_count", 31 0;
v00000218f7a9bec0_0 .net "debug_out", 63 0, L_00000218f79f9ff0;  1 drivers
v00000218f7a9c1e0_0 .var "rst", 0 0;
S_00000218f7a2ebd0 .scope begin, "$unm_blk_89" "$unm_blk_89" 5 58, 5 58 0, S_00000218f7a2fa20;
 .timescale -12 -12;
v00000218f7a17ba0_0 .var/i "correct_count", 31 0;
v00000218f7a17c40 .array/i "expected_fib", 9 0, 31 0;
v00000218f7a17ce0_0 .var/i "i", 31 0;
v00000218f7a160c0_0 .var/i "mem_addr", 31 0;
v00000218f79ae0f0_0 .var/i "mem_value", 31 0;
E_00000218f79fed00 .event posedge, v00000218f7a83020_0;
S_00000218f7a18130 .scope module, "cpu" "pipelined_cpu" 5 8, 6 3 0, S_00000218f7a2fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "debug_out";
L_00000218f79fae60 .functor BUFZ 1, L_00000218f79fa1b0, C4<0>, C4<0>, C4<0>;
L_00000218f79f9dc0 .functor OR 1, L_00000218f7a9ab60, L_00000218f7a9a840, C4<0>, C4<0>;
L_00000218f79f9c00 .functor AND 1, L_00000218f79f9dc0, v00000218f7a846d0_0, C4<1>, C4<1>;
L_00000218f79fa680 .functor AND 1, L_00000218f79f9c00, L_00000218f7a9ae80, C4<1>, C4<1>;
L_00000218f79f9e30 .functor OR 1, L_00000218f7a9ade0, L_00000218f7a9ac00, C4<0>, C4<0>;
L_00000218f79f9f10 .functor AND 1, L_00000218f79f9e30, v00000218f7a84950_0, C4<1>, C4<1>;
L_00000218f79f9960 .functor AND 1, L_00000218f79f9f10, L_00000218f7a99da0, C4<1>, C4<1>;
L_00000218f79f9b20 .functor OR 1, v00000218f7a833e0_0, L_00000218f7a9a520, C4<0>, C4<0>;
L_00000218f79faed0 .functor OR 1, L_00000218f79f9b20, L_00000218f7a99260, C4<0>, C4<0>;
L_00000218f79fa840 .functor AND 1, L_00000218f79f9960, L_00000218f79faed0, C4<1>, C4<1>;
L_00000218f79fa0d0 .functor OR 1, L_00000218f79fa680, L_00000218f79fa840, C4<0>, C4<0>;
L_00000218f79f9ea0 .functor BUFZ 1, L_00000218f79fa0d0, C4<0>, C4<0>, C4<0>;
L_00000218f79fa060 .functor BUFZ 64, v00000218f7a95230_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000218f79f9f80 .functor BUFZ 64, v00000218f7a950f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000218f79fb480 .functor AND 1, v00000218f7a84a90_0, v00000218f7a96a90_0, C4<1>, C4<1>;
L_00000218f79fa140 .functor XOR 1, L_00000218f79fb480, v00000218f7a85b70_0, C4<0>, C4<0>;
L_00000218f79fa1b0 .functor AND 1, v00000218f7a84a90_0, L_00000218f79fa140, C4<1>, C4<1>;
v00000218f7a944e0_0 .net *"_ivl_112", 0 0, L_00000218f79fa140;  1 drivers
L_00000218f7a9d8f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000218f7a94760_0 .net/2u *"_ivl_116", 63 0, L_00000218f7a9d8f0;  1 drivers
v00000218f7a94800_0 .net *"_ivl_118", 63 0, L_00000218f7a9b1a0;  1 drivers
v00000218f7a948a0_0 .net *"_ivl_16", 0 0, L_00000218f7a9ab60;  1 drivers
v00000218f7a94940_0 .net *"_ivl_18", 0 0, L_00000218f7a9a840;  1 drivers
v00000218f7a96130_0 .net *"_ivl_21", 0 0, L_00000218f79f9dc0;  1 drivers
v00000218f7a955f0_0 .net *"_ivl_23", 0 0, L_00000218f79f9c00;  1 drivers
L_00000218f7a9d470 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000218f7a95d70_0 .net/2u *"_ivl_24", 4 0, L_00000218f7a9d470;  1 drivers
v00000218f7a95050_0 .net *"_ivl_26", 0 0, L_00000218f7a9ae80;  1 drivers
v00000218f7a95c30_0 .net *"_ivl_29", 0 0, L_00000218f79fa680;  1 drivers
v00000218f7a95690_0 .net *"_ivl_30", 0 0, L_00000218f7a9ade0;  1 drivers
v00000218f7a95910_0 .net *"_ivl_32", 0 0, L_00000218f7a9ac00;  1 drivers
v00000218f7a963b0_0 .net *"_ivl_35", 0 0, L_00000218f79f9e30;  1 drivers
v00000218f7a96bd0_0 .net *"_ivl_37", 0 0, L_00000218f79f9f10;  1 drivers
L_00000218f7a9d4b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000218f7a95b90_0 .net/2u *"_ivl_38", 4 0, L_00000218f7a9d4b8;  1 drivers
v00000218f7a95f50_0 .net *"_ivl_40", 0 0, L_00000218f7a99da0;  1 drivers
v00000218f7a95af0_0 .net *"_ivl_43", 0 0, L_00000218f79f9960;  1 drivers
v00000218f7a96950_0 .net *"_ivl_45", 6 0, L_00000218f7a9a700;  1 drivers
L_00000218f7a9d500 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000218f7a96d10_0 .net/2u *"_ivl_46", 6 0, L_00000218f7a9d500;  1 drivers
v00000218f7a95a50_0 .net *"_ivl_48", 0 0, L_00000218f7a9a520;  1 drivers
v00000218f7a966d0_0 .net *"_ivl_51", 0 0, L_00000218f79f9b20;  1 drivers
v00000218f7a95e10_0 .net *"_ivl_53", 6 0, L_00000218f7a9aca0;  1 drivers
L_00000218f7a9d548 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v00000218f7a954b0_0 .net/2u *"_ivl_54", 6 0, L_00000218f7a9d548;  1 drivers
v00000218f7a95cd0_0 .net *"_ivl_56", 0 0, L_00000218f7a99260;  1 drivers
v00000218f7a96590_0 .net *"_ivl_59", 0 0, L_00000218f79faed0;  1 drivers
v00000218f7a95eb0_0 .net *"_ivl_61", 0 0, L_00000218f79fa840;  1 drivers
L_00000218f7a9d590 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000218f7a96e50_0 .net/2u *"_ivl_66", 2 0, L_00000218f7a9d590;  1 drivers
L_00000218f7a9d5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218f7a96270_0 .net/2u *"_ivl_70", 0 0, L_00000218f7a9d5d8;  1 drivers
L_00000218f7a9d620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218f7a961d0_0 .net/2u *"_ivl_74", 0 0, L_00000218f7a9d620;  1 drivers
L_00000218f7a9d668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218f7a95550_0 .net/2u *"_ivl_78", 0 0, L_00000218f7a9d668;  1 drivers
L_00000218f7a9d6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218f7a95730_0 .net/2u *"_ivl_82", 0 0, L_00000218f7a9d6b0;  1 drivers
L_00000218f7a9d6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218f7a969f0_0 .net/2u *"_ivl_86", 0 0, L_00000218f7a9d6f8;  1 drivers
L_00000218f7a9d740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218f7a957d0_0 .net/2u *"_ivl_90", 0 0, L_00000218f7a9d740;  1 drivers
v00000218f7a968b0_0 .net "branch_prediction", 0 0, L_00000218f79f9d50;  1 drivers
v00000218f7a96630_0 .net "clk", 0 0, v00000218f7a97380_0;  1 drivers
v00000218f7a96090_0 .var/2s "cycle_count", 31 0;
v00000218f7a95ff0_0 .net "debug_out", 63 0, L_00000218f79f9ff0;  alias, 1 drivers
v00000218f7a96310_0 .net "ex_alu_a_input", 63 0, L_00000218f79fa060;  1 drivers
v00000218f7a96450_0 .net "ex_alu_b_input", 63 0, L_00000218f7a99760;  1 drivers
v00000218f7a95870_0 .net "ex_alu_control", 2 0, v00000218f7a85df0_0;  1 drivers
v00000218f7a96770_0 .net "ex_alu_result", 63 0, v00000218f7a82580_0;  1 drivers
v00000218f7a96810_0 .net "ex_alu_src", 0 0, v00000218f7a84c70_0;  1 drivers
v00000218f7a959b0_0 .net "ex_branch", 0 0, v00000218f7a84a90_0;  1 drivers
v00000218f7a96a90_0 .var "ex_branch_condition_met", 0 0;
v00000218f7a964f0_0 .net "ex_branch_taken", 0 0, L_00000218f79fb480;  1 drivers
v00000218f7a96c70_0 .net "ex_branch_target", 63 0, L_00000218f7a9a7a0;  1 drivers
v00000218f7a96b30_0 .net "ex_corrected_pc", 63 0, L_00000218f7a999e0;  1 drivers
v00000218f7a96db0_0 .net "ex_forward_a", 1 0, v00000218f7a85350_0;  1 drivers
v00000218f7a96ef0_0 .net "ex_forward_b", 1 0, v00000218f7a853f0_0;  1 drivers
v00000218f7a95230_0 .var "ex_forwarded_a", 63 0;
v00000218f7a950f0_0 .var "ex_forwarded_b", 63 0;
v00000218f7a95190_0 .net "ex_imm", 63 0, v00000218f7a84e50_0;  1 drivers
v00000218f7a952d0_0 .net "ex_instruction", 31 0, v00000218f7a85e90_0;  1 drivers
v00000218f7a95370_0 .net "ex_mem_read", 0 0, v00000218f7a846d0_0;  1 drivers
v00000218f7a95410_0 .net "ex_mem_to_reg", 0 0, v00000218f7a857b0_0;  1 drivers
v00000218f7a97920_0 .net "ex_mem_write", 0 0, v00000218f7a84770_0;  1 drivers
v00000218f7a974c0_0 .net "ex_pc", 63 0, v00000218f7a84590_0;  1 drivers
v00000218f7a980a0_0 .net "ex_prediction", 0 0, v00000218f7a85b70_0;  1 drivers
v00000218f7a98be0_0 .net "ex_prediction_incorrect", 0 0, L_00000218f79fa1b0;  1 drivers
v00000218f7a98aa0_0 .net "ex_rd", 4 0, v00000218f7a84130_0;  1 drivers
v00000218f7a98b40_0 .net "ex_reg_write", 0 0, v00000218f7a84950_0;  1 drivers
v00000218f7a97b00_0 .net "ex_rs1", 4 0, v00000218f7a83d40_0;  1 drivers
v00000218f7a97ec0_0 .net "ex_rs1_data", 63 0, v00000218f7a894b0_0;  1 drivers
v00000218f7a98000_0 .net "ex_rs2", 4 0, v00000218f7a89190_0;  1 drivers
v00000218f7a98a00_0 .net "ex_rs2_data", 63 0, v00000218f7a88510_0;  1 drivers
v00000218f7a97a60_0 .net "ex_store_data", 63 0, L_00000218f79f9f80;  1 drivers
v00000218f7a979c0_0 .net "ex_zero", 0 0, L_00000218f7a9b100;  1 drivers
v00000218f7a97e20_0 .net "flush_pipeline", 0 0, L_00000218f79fae60;  1 drivers
v00000218f7a97ce0_0 .net "hazard_stall", 0 0, L_00000218f79f9ea0;  1 drivers
v00000218f7a97420_0 .net "id_alu_control", 2 0, v00000218f7a82800_0;  1 drivers
v00000218f7a97ba0_0 .net "id_alu_src", 0 0, v00000218f7a83840_0;  1 drivers
v00000218f7a98500_0 .net "id_branch", 0 0, v00000218f7a838e0_0;  1 drivers
v00000218f7a97c40_0 .net "id_imm", 63 0, v00000218f7a93fe0_0;  1 drivers
v00000218f7a98140_0 .net "id_instruction", 31 0, v00000218f7a89c30_0;  1 drivers
v00000218f7a981e0_0 .net "id_mem_read", 0 0, v00000218f7a82760_0;  1 drivers
v00000218f7a97d80_0 .net "id_mem_to_reg", 0 0, v00000218f7a83980_0;  1 drivers
v00000218f7a97740_0 .net "id_mem_write", 0 0, v00000218f7a833e0_0;  1 drivers
v00000218f7a97560_0 .net "id_pc", 63 0, v00000218f7a88dd0_0;  1 drivers
v00000218f7a97600_0 .net "id_prediction", 0 0, v00000218f7a89870_0;  1 drivers
v00000218f7a98320_0 .net "id_rd", 4 0, L_00000218f7a9cdc0;  1 drivers
v00000218f7a985a0_0 .net "id_reg_write", 0 0, v00000218f7a81fe0_0;  1 drivers
v00000218f7a98460_0 .net "id_rs1", 4 0, L_00000218f7a9cd20;  1 drivers
v00000218f7a97f60_0 .net "id_rs1_data", 63 0, L_00000218f7a9c8c0;  1 drivers
v00000218f7a98280_0 .net "id_rs2", 4 0, L_00000218f7a9c5a0;  1 drivers
v00000218f7a983c0_0 .net "id_rs2_data", 63 0, L_00000218f7a9c0a0;  1 drivers
v00000218f7a98640_0 .net "if_instruction", 31 0, L_00000218f7a9c460;  1 drivers
v00000218f7a986e0_0 .net "if_pc", 63 0, v00000218f7a89690_0;  1 drivers
v00000218f7a98780_0 .net "mem_alu_result", 63 0, v00000218f7a82e40_0;  1 drivers
v00000218f7a98820_0 .net "mem_mem_read", 0 0, v00000218f7a85490_0;  1 drivers
v00000218f7a971a0_0 .net "mem_mem_to_reg", 0 0, v00000218f7a84ef0_0;  1 drivers
v00000218f7a988c0_0 .net "mem_mem_write", 0 0, v00000218f7a84f90_0;  1 drivers
v00000218f7a976a0_0 .net "mem_rd", 4 0, v00000218f7a85c10_0;  1 drivers
v00000218f7a97100_0 .net "mem_read_data", 63 0, L_00000218f7a99940;  1 drivers
v00000218f7a97240_0 .net "mem_reg_write", 0 0, v00000218f7a85a30_0;  1 drivers
v00000218f7a977e0_0 .net "mem_write_data", 63 0, v00000218f7a84450_0;  1 drivers
v00000218f7a97880_0 .net "mem_zero", 0 0, v00000218f7a83ff0_0;  1 drivers
v00000218f7a98960_0 .net "raw_hazard_detected", 0 0, L_00000218f79fa0d0;  1 drivers
v00000218f7a98c80_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  1 drivers
v00000218f7a98d20_0 .net "wb_alu_result", 63 0, v00000218f7a888d0_0;  1 drivers
v00000218f7a98dc0_0 .net "wb_mem_to_reg", 0 0, v00000218f7a88150_0;  1 drivers
v00000218f7a98e60_0 .net "wb_rd", 4 0, v00000218f7a89cd0_0;  1 drivers
v00000218f7a98f00_0 .net "wb_read_data", 63 0, v00000218f7a89910_0;  1 drivers
v00000218f7a97060_0 .net "wb_reg_write", 0 0, v00000218f7a88470_0;  1 drivers
v00000218f7a972e0_0 .net "wb_write_data", 63 0, L_00000218f7a9a160;  1 drivers
E_00000218f79fef40 .event anyedge, v00000218f7a828a0_0, v00000218f7a85e90_0, v00000218f7a83480_0;
E_00000218f79ff6c0 .event anyedge, v00000218f7a853f0_0, v00000218f7a88510_0, v00000218f7a94c60_0, v00000218f7a82e40_0;
E_00000218f79ff840 .event anyedge, v00000218f7a85350_0, v00000218f7a894b0_0, v00000218f7a94c60_0, v00000218f7a82e40_0;
L_00000218f7a9c320 .part v00000218f7a89690_0, 0, 32;
L_00000218f7a9cd20 .part v00000218f7a89c30_0, 15, 5;
L_00000218f7a9c5a0 .part v00000218f7a89c30_0, 20, 5;
L_00000218f7a9cdc0 .part v00000218f7a89c30_0, 7, 5;
L_00000218f7a99580 .part v00000218f7a89c30_0, 0, 7;
L_00000218f7a9a0c0 .part v00000218f7a89c30_0, 12, 3;
L_00000218f7a9a2a0 .part v00000218f7a89c30_0, 25, 7;
L_00000218f7a9ab60 .cmp/eq 5, L_00000218f7a9cd20, v00000218f7a84130_0;
L_00000218f7a9a840 .cmp/eq 5, L_00000218f7a9c5a0, v00000218f7a84130_0;
L_00000218f7a9ae80 .cmp/ne 5, v00000218f7a84130_0, L_00000218f7a9d470;
L_00000218f7a9ade0 .cmp/eq 5, L_00000218f7a9cd20, v00000218f7a84130_0;
L_00000218f7a9ac00 .cmp/eq 5, L_00000218f7a9c5a0, v00000218f7a84130_0;
L_00000218f7a99da0 .cmp/ne 5, v00000218f7a84130_0, L_00000218f7a9d4b8;
L_00000218f7a9a700 .part v00000218f7a89c30_0, 0, 7;
L_00000218f7a9a520 .cmp/eq 7, L_00000218f7a9a700, L_00000218f7a9d500;
L_00000218f7a9aca0 .part v00000218f7a89c30_0, 0, 7;
L_00000218f7a99260 .cmp/eq 7, L_00000218f7a9aca0, L_00000218f7a9d548;
L_00000218f7a9a020 .functor MUXZ 3, v00000218f7a82800_0, L_00000218f7a9d590, L_00000218f79f9ea0, C4<>;
L_00000218f7a99e40 .functor MUXZ 1, v00000218f7a81fe0_0, L_00000218f7a9d5d8, L_00000218f79f9ea0, C4<>;
L_00000218f7a99f80 .functor MUXZ 1, v00000218f7a833e0_0, L_00000218f7a9d620, L_00000218f79f9ea0, C4<>;
L_00000218f7a9a480 .functor MUXZ 1, v00000218f7a82760_0, L_00000218f7a9d668, L_00000218f79f9ea0, C4<>;
L_00000218f7a998a0 .functor MUXZ 1, v00000218f7a83980_0, L_00000218f7a9d6b0, L_00000218f79f9ea0, C4<>;
L_00000218f7a99620 .functor MUXZ 1, v00000218f7a838e0_0, L_00000218f7a9d6f8, L_00000218f79f9ea0, C4<>;
L_00000218f7a9a5c0 .functor MUXZ 1, v00000218f7a83840_0, L_00000218f7a9d740, L_00000218f79f9ea0, C4<>;
L_00000218f7a99760 .functor MUXZ 64, v00000218f7a950f0_0, v00000218f7a84e50_0, v00000218f7a84c70_0, C4<>;
L_00000218f7a9a7a0 .arith/sum 64, v00000218f7a84590_0, v00000218f7a84e50_0;
L_00000218f7a9b1a0 .arith/sum 64, v00000218f7a84590_0, L_00000218f7a9d8f0;
L_00000218f7a999e0 .functor MUXZ 64, L_00000218f7a9b1a0, L_00000218f7a9a7a0, L_00000218f79fb480, C4<>;
L_00000218f7a9b380 .part v00000218f7a82e40_0, 0, 32;
L_00000218f7a9a160 .functor MUXZ 64, v00000218f7a888d0_0, v00000218f7a89910_0, v00000218f7a88150_0, C4<>;
S_00000218f79ad560 .scope module, "alu_inst" "alu" 6 235, 7 3 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /INPUT 2 "forward_a";
    .port_info 4 /INPUT 2 "forward_b";
    .port_info 5 /INPUT 64 "mem_result";
    .port_info 6 /INPUT 64 "wb_result";
    .port_info 7 /OUTPUT 64 "result";
    .port_info 8 /OUTPUT 1 "zero";
L_00000218f7a9d788 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218f79ad830_0 .net/2u *"_ivl_0", 63 0, L_00000218f7a9d788;  1 drivers
v00000218f79adb50_0 .net "a", 63 0, L_00000218f79fa060;  alias, 1 drivers
v00000218f79f47c0_0 .net "alu_control", 2 0, v00000218f7a85df0_0;  alias, 1 drivers
v00000218f79f4a40_0 .net "b", 63 0, L_00000218f7a99760;  alias, 1 drivers
L_00000218f7a9d7d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218f79d8cc0_0 .net "forward_a", 1 0, L_00000218f7a9d7d0;  1 drivers
L_00000218f7a9d818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218f7a829e0_0 .net "forward_b", 1 0, L_00000218f7a9d818;  1 drivers
L_00000218f7a9d860 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218f7a830c0_0 .net "mem_result", 63 0, L_00000218f7a9d860;  1 drivers
v00000218f7a82580_0 .var "result", 63 0;
L_00000218f7a9d8a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218f7a826c0_0 .net "wb_result", 63 0, L_00000218f7a9d8a8;  1 drivers
v00000218f7a83480_0 .net "zero", 0 0, L_00000218f7a9b100;  alias, 1 drivers
E_00000218f79ff600 .event anyedge, v00000218f79f47c0_0, v00000218f79adb50_0, v00000218f79f4a40_0;
L_00000218f7a9b100 .cmp/eq 64, v00000218f7a82580_0, L_00000218f7a9d788;
S_00000218f7a28160 .scope module, "bp_inst" "branch_predictor" 6 74, 8 1 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "pc";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 1 "branch_resolved";
    .port_info 5 /INPUT 64 "branch_pc";
    .port_info 6 /OUTPUT 1 "prediction";
L_00000218f7a9d230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000218f79f9d50 .functor XNOR 1, L_00000218f7a9bb00, L_00000218f7a9d230, C4<0>, C4<0>;
v00000218f7a83de0_0 .net *"_ivl_11", 0 0, L_00000218f7a9bb00;  1 drivers
v00000218f7a82c60_0 .net/2u *"_ivl_12", 0 0, L_00000218f7a9d230;  1 drivers
v00000218f7a83200_0 .net *"_ivl_4", 1 0, L_00000218f7a9c960;  1 drivers
v00000218f7a824e0_0 .net *"_ivl_6", 5 0, L_00000218f7a9cb40;  1 drivers
L_00000218f7a9d1e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218f7a82620_0 .net *"_ivl_9", 1 0, L_00000218f7a9d1e8;  1 drivers
v00000218f7a83160 .array "branch_history", 0 15, 1 0;
v00000218f7a83ca0_0 .net "branch_pc", 63 0, v00000218f7a84590_0;  alias, 1 drivers
v00000218f7a828a0_0 .net "branch_resolved", 0 0, v00000218f7a84a90_0;  alias, 1 drivers
v00000218f7a82300_0 .net "branch_taken", 0 0, L_00000218f79fb480;  alias, 1 drivers
v00000218f7a83020_0 .net "clk", 0 0, v00000218f7a97380_0;  alias, 1 drivers
v00000218f7a83700_0 .net "index", 3 0, L_00000218f7a9ce60;  1 drivers
v00000218f7a83ac0_0 .net "pc", 63 0, v00000218f7a89690_0;  alias, 1 drivers
v00000218f7a832a0_0 .net "prediction", 0 0, L_00000218f79f9d50;  alias, 1 drivers
v00000218f7a82260_0 .net "resolved_index", 3 0, L_00000218f7a9b9c0;  1 drivers
v00000218f7a82ee0_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  alias, 1 drivers
E_00000218f79ff880 .event posedge, v00000218f7a82ee0_0, v00000218f7a83020_0;
L_00000218f7a9ce60 .part v00000218f7a89690_0, 2, 4;
L_00000218f7a9b9c0 .part v00000218f7a84590_0, 2, 4;
L_00000218f7a9c960 .array/port v00000218f7a83160, L_00000218f7a9cb40;
L_00000218f7a9cb40 .concat [ 4 2 0 0], L_00000218f7a9ce60, L_00000218f7a9d1e8;
L_00000218f7a9bb00 .part L_00000218f7a9c960, 1, 1;
S_00000218f7a282f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 28, 8 28 0, S_00000218f7a28160;
 .timescale 0 0;
v00000218f7a82f80_0 .var/2s "i", 31 0;
S_00000218f7976bc0 .scope module, "cu_inst" "control_unit" 6 123, 9 3 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "alu_control";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "branch";
v00000218f7a82800_0 .var "alu_control", 2 0;
v00000218f7a83840_0 .var "alu_src", 0 0;
v00000218f7a838e0_0 .var "branch", 0 0;
v00000218f7a823a0_0 .net "funct3", 2 0, L_00000218f7a9a0c0;  1 drivers
v00000218f7a82120_0 .net "funct7", 6 0, L_00000218f7a9a2a0;  1 drivers
v00000218f7a82760_0 .var "mem_read", 0 0;
v00000218f7a83980_0 .var "mem_to_reg", 0 0;
v00000218f7a833e0_0 .var "mem_write", 0 0;
v00000218f7a837a0_0 .net "opcode", 6 0, L_00000218f7a99580;  1 drivers
v00000218f7a81fe0_0 .var "reg_write", 0 0;
E_00000218f79ff680 .event anyedge, v00000218f7a837a0_0, v00000218f7a823a0_0, v00000218f7a82120_0;
S_00000218f7976d50 .scope module, "data_mem_inst" "data_mem" 6 327, 10 1 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 64 "wr_data";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 1 "rd_enable";
    .port_info 6 /OUTPUT 64 "rd_data";
P_00000218f79f75b0 .param/l "mem_size" 0 10 2, +C4<00000000000000000000000100000000>;
P_00000218f79f75e8 .param/str "rom_file" 0 10 4, "programs/fibo_data.mem";
P_00000218f79f7620 .param/l "rom_size" 0 10 3, +C4<00000000000000000000000000000010>;
L_00000218f79fafb0 .functor BUFZ 32, L_00000218f7a9b380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000218f7a9d938 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v00000218f7a83e80_0 .net/2u *"_ivl_2", 31 0, L_00000218f7a9d938;  1 drivers
v00000218f7a83340_0 .net *"_ivl_4", 0 0, L_00000218f7a9af20;  1 drivers
v00000218f7a82080_0 .net *"_ivl_6", 63 0, L_00000218f7a9b060;  1 drivers
L_00000218f7a9d980 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218f7a83660_0 .net/2u *"_ivl_8", 63 0, L_00000218f7a9d980;  1 drivers
v00000218f7a82b20_0 .net "addr", 31 0, L_00000218f7a9b380;  1 drivers
v00000218f7a83a20_0 .net "clk", 0 0, v00000218f7a97380_0;  alias, 1 drivers
v00000218f7a82a80_0 .var/i "i", 31 0;
v00000218f7a821c0 .array "memory_array", 255 0, 63 0;
v00000218f7a82940_0 .net "rd_data", 63 0, L_00000218f7a99940;  alias, 1 drivers
v00000218f7a83520_0 .net "rd_enable", 0 0, v00000218f7a85490_0;  alias, 1 drivers
v00000218f7a83b60_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  alias, 1 drivers
v00000218f7a835c0_0 .net "word_addr", 31 0, L_00000218f79fafb0;  1 drivers
v00000218f7a83c00_0 .net "wr_data", 63 0, v00000218f7a84450_0;  alias, 1 drivers
v00000218f7a82bc0_0 .net "wr_enable", 0 0, v00000218f7a84f90_0;  alias, 1 drivers
L_00000218f7a9af20 .cmp/gt 32, L_00000218f7a9d938, L_00000218f79fafb0;
L_00000218f7a9b060 .array/port v00000218f7a821c0, L_00000218f79fafb0;
L_00000218f7a99940 .functor MUXZ 64, L_00000218f7a9d980, L_00000218f7a9b060, L_00000218f7a9af20, C4<>;
S_00000218f7988130 .scope module, "ex_mem_reg_inst" "ex_mem_reg" 6 301, 11 123 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_wr_in";
    .port_info 3 /INPUT 1 "mem_rd_in";
    .port_info 4 /INPUT 1 "mem_wr_in";
    .port_info 5 /INPUT 1 "mem_to_reg_in";
    .port_info 6 /INPUT 64 "alu_result_in";
    .port_info 7 /INPUT 64 "wr_data_in";
    .port_info 8 /INPUT 5 "rd_addr_in";
    .port_info 9 /INPUT 1 "zero_in";
    .port_info 10 /OUTPUT 1 "reg_wr_out";
    .port_info 11 /OUTPUT 1 "mem_rd_out";
    .port_info 12 /OUTPUT 1 "mem_wr_out";
    .port_info 13 /OUTPUT 1 "mem_to_reg_out";
    .port_info 14 /OUTPUT 64 "alu_result_out";
    .port_info 15 /OUTPUT 5 "rd_addr_out";
    .port_info 16 /OUTPUT 64 "wr_data_out";
    .port_info 17 /OUTPUT 1 "zero_out";
v00000218f7a82440_0 .net "alu_result_in", 63 0, v00000218f7a82580_0;  alias, 1 drivers
v00000218f7a82e40_0 .var "alu_result_out", 63 0;
v00000218f7a82d00_0 .net "clk", 0 0, v00000218f7a97380_0;  alias, 1 drivers
v00000218f7a82da0_0 .net "mem_rd_in", 0 0, v00000218f7a846d0_0;  alias, 1 drivers
v00000218f7a85490_0 .var "mem_rd_out", 0 0;
v00000218f7a84810_0 .net "mem_to_reg_in", 0 0, v00000218f7a857b0_0;  alias, 1 drivers
v00000218f7a84ef0_0 .var "mem_to_reg_out", 0 0;
v00000218f7a84bd0_0 .net "mem_wr_in", 0 0, v00000218f7a84770_0;  alias, 1 drivers
v00000218f7a84f90_0 .var "mem_wr_out", 0 0;
v00000218f7a85170_0 .net "rd_addr_in", 4 0, v00000218f7a84130_0;  alias, 1 drivers
v00000218f7a85c10_0 .var "rd_addr_out", 4 0;
v00000218f7a841d0_0 .net "reg_wr_in", 0 0, v00000218f7a84950_0;  alias, 1 drivers
v00000218f7a85a30_0 .var "reg_wr_out", 0 0;
v00000218f7a85cb0_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  alias, 1 drivers
v00000218f7a849f0_0 .net "wr_data_in", 63 0, L_00000218f79f9f80;  alias, 1 drivers
v00000218f7a84450_0 .var "wr_data_out", 63 0;
v00000218f7a855d0_0 .net "zero_in", 0 0, L_00000218f7a9b100;  alias, 1 drivers
v00000218f7a83ff0_0 .var "zero_out", 0 0;
S_00000218f79882c0 .scope module, "fu_inst" "forwarding_unit" 6 194, 12 1 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ex_rs1";
    .port_info 1 /INPUT 5 "ex_rs2";
    .port_info 2 /INPUT 5 "wb_rd";
    .port_info 3 /INPUT 5 "mem_rd";
    .port_info 4 /INPUT 1 "mem_reg_wr";
    .port_info 5 /INPUT 1 "wb_reg_wr";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v00000218f7a85670_0 .net "ex_rs1", 4 0, v00000218f7a83d40_0;  alias, 1 drivers
v00000218f7a85d50_0 .net "ex_rs2", 4 0, v00000218f7a89190_0;  alias, 1 drivers
v00000218f7a85350_0 .var "forward_a", 1 0;
v00000218f7a853f0_0 .var "forward_b", 1 0;
v00000218f7a85210_0 .net "mem_rd", 4 0, v00000218f7a85c10_0;  alias, 1 drivers
v00000218f7a84db0_0 .net "mem_reg_wr", 0 0, v00000218f7a85a30_0;  alias, 1 drivers
v00000218f7a844f0_0 .net "wb_rd", 4 0, v00000218f7a89cd0_0;  alias, 1 drivers
v00000218f7a84b30_0 .net "wb_reg_wr", 0 0, v00000218f7a88470_0;  alias, 1 drivers
E_00000218f79ffb40/0 .event anyedge, v00000218f7a85a30_0, v00000218f7a85c10_0, v00000218f7a85d50_0, v00000218f7a84b30_0;
E_00000218f79ffb40/1 .event anyedge, v00000218f7a844f0_0;
E_00000218f79ffb40 .event/or E_00000218f79ffb40/0, E_00000218f79ffb40/1;
E_00000218f7a00300/0 .event anyedge, v00000218f7a85a30_0, v00000218f7a85c10_0, v00000218f7a85670_0, v00000218f7a84b30_0;
E_00000218f7a00300/1 .event anyedge, v00000218f7a844f0_0;
E_00000218f7a00300 .event/or E_00000218f7a00300/0, E_00000218f7a00300/1;
S_00000218f7954680 .scope module, "id_ex_reg_inst" "id_ex_reg" 6 155, 11 38 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 3 "alu_control_in";
    .port_info 4 /INPUT 1 "reg_wr_in";
    .port_info 5 /INPUT 1 "mem_wr_in";
    .port_info 6 /INPUT 1 "mem_rd_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "branch_in";
    .port_info 9 /INPUT 1 "prediction_in";
    .port_info 10 /INPUT 1 "alu_src_in";
    .port_info 11 /INPUT 64 "pc_in";
    .port_info 12 /INPUT 5 "rs1_addr_in";
    .port_info 13 /INPUT 5 "rs2_addr_in";
    .port_info 14 /INPUT 5 "rd_addr_in";
    .port_info 15 /INPUT 64 "rs1_data_in";
    .port_info 16 /INPUT 64 "rs2_data_in";
    .port_info 17 /INPUT 64 "imm_in";
    .port_info 18 /INPUT 32 "instr_in";
    .port_info 19 /OUTPUT 3 "alu_control_out";
    .port_info 20 /OUTPUT 1 "reg_wr_out";
    .port_info 21 /OUTPUT 1 "mem_rd_out";
    .port_info 22 /OUTPUT 1 "mem_wr_out";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "branch_out";
    .port_info 25 /OUTPUT 1 "prediction_out";
    .port_info 26 /OUTPUT 1 "alu_src_out";
    .port_info 27 /OUTPUT 64 "pc_out";
    .port_info 28 /OUTPUT 5 "rs1_addr_out";
    .port_info 29 /OUTPUT 5 "rs2_addr_out";
    .port_info 30 /OUTPUT 5 "rd_addr_out";
    .port_info 31 /OUTPUT 64 "rs1_data_out";
    .port_info 32 /OUTPUT 64 "rs2_data_out";
    .port_info 33 /OUTPUT 64 "imm_out";
    .port_info 34 /OUTPUT 32 "instr_out";
v00000218f7a85530_0 .net "alu_control_in", 2 0, L_00000218f7a9a020;  1 drivers
v00000218f7a85df0_0 .var "alu_control_out", 2 0;
v00000218f7a84d10_0 .net "alu_src_in", 0 0, L_00000218f7a9a5c0;  1 drivers
v00000218f7a84c70_0 .var "alu_src_out", 0 0;
v00000218f7a85030_0 .net "branch_in", 0 0, L_00000218f7a99620;  1 drivers
v00000218f7a84a90_0 .var "branch_out", 0 0;
v00000218f7a84630_0 .net "clk", 0 0, v00000218f7a97380_0;  alias, 1 drivers
v00000218f7a858f0_0 .net "flush", 0 0, L_00000218f79fae60;  alias, 1 drivers
v00000218f7a84310_0 .net "imm_in", 63 0, v00000218f7a93fe0_0;  alias, 1 drivers
v00000218f7a84e50_0 .var "imm_out", 63 0;
v00000218f7a850d0_0 .net "instr_in", 31 0, v00000218f7a89c30_0;  alias, 1 drivers
v00000218f7a85e90_0 .var "instr_out", 31 0;
v00000218f7a85990_0 .net "mem_rd_in", 0 0, L_00000218f7a9a480;  1 drivers
v00000218f7a846d0_0 .var "mem_rd_out", 0 0;
v00000218f7a85710_0 .net "mem_to_reg_in", 0 0, L_00000218f7a998a0;  1 drivers
v00000218f7a857b0_0 .var "mem_to_reg_out", 0 0;
v00000218f7a85850_0 .net "mem_wr_in", 0 0, L_00000218f7a99f80;  1 drivers
v00000218f7a84770_0 .var "mem_wr_out", 0 0;
v00000218f7a85ad0_0 .net "pc_in", 63 0, v00000218f7a88dd0_0;  alias, 1 drivers
v00000218f7a84590_0 .var "pc_out", 63 0;
v00000218f7a848b0_0 .net "prediction_in", 0 0, v00000218f7a89870_0;  alias, 1 drivers
v00000218f7a85b70_0 .var "prediction_out", 0 0;
v00000218f7a84090_0 .net "rd_addr_in", 4 0, L_00000218f7a9cdc0;  alias, 1 drivers
v00000218f7a84130_0 .var "rd_addr_out", 4 0;
v00000218f7a84270_0 .net "reg_wr_in", 0 0, L_00000218f7a99e40;  1 drivers
v00000218f7a84950_0 .var "reg_wr_out", 0 0;
v00000218f7a843b0_0 .net "rs1_addr_in", 4 0, L_00000218f7a9cd20;  alias, 1 drivers
v00000218f7a83d40_0 .var "rs1_addr_out", 4 0;
v00000218f7a89410_0 .net "rs1_data_in", 63 0, L_00000218f7a9c8c0;  alias, 1 drivers
v00000218f7a894b0_0 .var "rs1_data_out", 63 0;
v00000218f7a88d30_0 .net "rs2_addr_in", 4 0, L_00000218f7a9c5a0;  alias, 1 drivers
v00000218f7a89190_0 .var "rs2_addr_out", 4 0;
v00000218f7a88650_0 .net "rs2_data_in", 63 0, L_00000218f7a9c0a0;  alias, 1 drivers
v00000218f7a88510_0 .var "rs2_data_out", 63 0;
v00000218f7a885b0_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  alias, 1 drivers
S_00000218f792d800 .scope module, "if_id_reg_inst" "if_id_reg" 6 85, 11 3 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 64 "pc_in";
    .port_info 5 /INPUT 32 "instr_in";
    .port_info 6 /INPUT 1 "prediction_in";
    .port_info 7 /OUTPUT 64 "pc_out";
    .port_info 8 /OUTPUT 32 "instr_out";
    .port_info 9 /OUTPUT 1 "prediction_out";
v00000218f7a88a10_0 .net "clk", 0 0, v00000218f7a97380_0;  alias, 1 drivers
v00000218f7a89550_0 .net "flush", 0 0, L_00000218f79fae60;  alias, 1 drivers
v00000218f7a886f0_0 .net "instr_in", 31 0, L_00000218f7a9c460;  alias, 1 drivers
v00000218f7a89c30_0 .var "instr_out", 31 0;
v00000218f7a88970_0 .net "pc_in", 63 0, v00000218f7a89690_0;  alias, 1 drivers
v00000218f7a88dd0_0 .var "pc_out", 63 0;
v00000218f7a883d0_0 .net "prediction_in", 0 0, L_00000218f79f9d50;  alias, 1 drivers
v00000218f7a89870_0 .var "prediction_out", 0 0;
v00000218f7a88790_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  alias, 1 drivers
v00000218f7a88ab0_0 .net "stall", 0 0, L_00000218f79f9ea0;  alias, 1 drivers
S_00000218f7927610 .scope module, "instr_mem_inst" "instr_mem" 6 68, 13 1 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_00000218f7943d70 .param/str "mem_file" 0 13 3, "programs/fibo_comp.mem";
P_00000218f7943da8 .param/l "mem_size" 0 13 2, +C4<00000000000000000000000000010100>;
v00000218f7a88e70_0 .net *"_ivl_1", 29 0, L_00000218f7a9c500;  1 drivers
v00000218f7a89eb0_0 .net *"_ivl_10", 31 0, L_00000218f7a9bba0;  1 drivers
L_00000218f7a9d1a0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v00000218f7a89230_0 .net/2u *"_ivl_12", 31 0, L_00000218f7a9d1a0;  1 drivers
L_00000218f7a9d110 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218f7a88830_0 .net *"_ivl_5", 1 0, L_00000218f7a9d110;  1 drivers
L_00000218f7a9d158 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v00000218f7a89050_0 .net/2u *"_ivl_6", 31 0, L_00000218f7a9d158;  1 drivers
v00000218f7a88b50_0 .net *"_ivl_8", 0 0, L_00000218f7a9ba60;  1 drivers
v00000218f7a890f0_0 .net "address", 31 0, L_00000218f7a9c320;  1 drivers
v00000218f7a899b0_0 .var/i "i", 31 0;
v00000218f7a88290_0 .net "instruction", 31 0, L_00000218f7a9c460;  alias, 1 drivers
v00000218f7a892d0 .array "memory_array", 19 0, 31 0;
v00000218f7a89730_0 .net "word_addr", 31 0, L_00000218f7a9bf60;  1 drivers
L_00000218f7a9c500 .part L_00000218f7a9c320, 2, 30;
L_00000218f7a9bf60 .concat [ 30 2 0 0], L_00000218f7a9c500, L_00000218f7a9d110;
L_00000218f7a9ba60 .cmp/gt 32, L_00000218f7a9d158, L_00000218f7a9bf60;
L_00000218f7a9bba0 .array/port v00000218f7a892d0, L_00000218f7a9bf60;
L_00000218f7a9c460 .functor MUXZ 32, L_00000218f7a9d1a0, L_00000218f7a9bba0, L_00000218f7a9ba60, C4<>;
S_00000218f79277a0 .scope module, "mem_wb_reg_inst" "mem_wb_reg" 6 338, 11 175 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_wr_in";
    .port_info 4 /INPUT 64 "alu_result_in";
    .port_info 5 /INPUT 64 "rd_data_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out";
    .port_info 8 /OUTPUT 1 "reg_wr_out";
    .port_info 9 /OUTPUT 64 "alu_result_out";
    .port_info 10 /OUTPUT 64 "rd_data_out";
    .port_info 11 /OUTPUT 5 "rd_addr_out";
v00000218f7a88330_0 .net "alu_result_in", 63 0, v00000218f7a82e40_0;  alias, 1 drivers
v00000218f7a888d0_0 .var "alu_result_out", 63 0;
v00000218f7a89370_0 .net "clk", 0 0, v00000218f7a97380_0;  alias, 1 drivers
v00000218f7a88bf0_0 .net "mem_to_reg_in", 0 0, v00000218f7a84ef0_0;  alias, 1 drivers
v00000218f7a88150_0 .var "mem_to_reg_out", 0 0;
v00000218f7a88c90_0 .net "rd_addr_in", 4 0, v00000218f7a85c10_0;  alias, 1 drivers
v00000218f7a89cd0_0 .var "rd_addr_out", 4 0;
v00000218f7a88f10_0 .net "rd_data_in", 63 0, L_00000218f7a99940;  alias, 1 drivers
v00000218f7a89910_0 .var "rd_data_out", 63 0;
v00000218f7a88fb0_0 .net "reg_wr_in", 0 0, v00000218f7a85a30_0;  alias, 1 drivers
v00000218f7a88470_0 .var "reg_wr_out", 0 0;
v00000218f7a880b0_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  alias, 1 drivers
S_00000218f7a92b20 .scope module, "pc_logic_inst" "pc_logic_pipelined" 6 53, 14 1 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 64 "branch_target";
    .port_info 5 /INPUT 1 "prediction_incorrect";
    .port_info 6 /INPUT 64 "corrected_pc";
    .port_info 7 /OUTPUT 64 "pc";
v00000218f7a89d70_0 .net "branch_taken", 0 0, L_00000218f79fb480;  alias, 1 drivers
v00000218f7a881f0_0 .net "branch_target", 63 0, L_00000218f7a9a7a0;  alias, 1 drivers
v00000218f7a89e10_0 .net "clk", 0 0, v00000218f7a97380_0;  alias, 1 drivers
v00000218f7a895f0_0 .net "corrected_pc", 63 0, L_00000218f7a999e0;  alias, 1 drivers
v00000218f7a89690_0 .var "pc", 63 0;
v00000218f7a89b90_0 .var "pc_next", 63 0;
v00000218f7a88010_0 .net "prediction_incorrect", 0 0, L_00000218f79fa1b0;  alias, 1 drivers
v00000218f7a897d0_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  alias, 1 drivers
v00000218f7a89a50_0 .net "stall", 0 0, L_00000218f79f9ea0;  alias, 1 drivers
E_00000218f79ffe80/0 .event anyedge, v00000218f7a88010_0, v00000218f7a895f0_0, v00000218f7a88ab0_0, v00000218f7a83ac0_0;
E_00000218f79ffe80/1 .event anyedge, v00000218f7a82300_0, v00000218f7a881f0_0;
E_00000218f79ffe80 .event/or E_00000218f79ffe80/0, E_00000218f79ffe80/1;
S_00000218f7a924e0 .scope module, "rf_inst" "reg_file" 6 104, 15 2 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /OUTPUT 64 "rd_data1";
    .port_info 4 /INPUT 5 "rd_addr2";
    .port_info 5 /OUTPUT 64 "rd_data2";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 64 "wr_data";
    .port_info 8 /INPUT 1 "wr_enable";
    .port_info 9 /OUTPUT 64 "debug_output";
    .port_info 10 /OUTPUT 64 "x5_data";
v00000218f7a935e0_5 .array/port v00000218f7a935e0, 5;
L_00000218f79f9c70 .functor BUFZ 64, v00000218f7a935e0_5, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000218f7a935e0_31 .array/port v00000218f7a935e0, 31;
L_00000218f79f9ff0 .functor BUFZ 64, v00000218f7a935e0_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000218f7a9d278 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000218f7a93400_0 .net/2u *"_ivl_0", 4 0, L_00000218f7a9d278;  1 drivers
L_00000218f7a9d308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218f7a93180_0 .net *"_ivl_11", 1 0, L_00000218f7a9d308;  1 drivers
L_00000218f7a9d350 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000218f7a93e00_0 .net/2u *"_ivl_14", 4 0, L_00000218f7a9d350;  1 drivers
v00000218f7a941c0_0 .net *"_ivl_16", 0 0, L_00000218f7a9c140;  1 drivers
L_00000218f7a9d398 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218f7a93220_0 .net/2u *"_ivl_18", 63 0, L_00000218f7a9d398;  1 drivers
v00000218f7a934a0_0 .net *"_ivl_2", 0 0, L_00000218f7a9c000;  1 drivers
v00000218f7a93f40_0 .net *"_ivl_20", 63 0, L_00000218f7a9c640;  1 drivers
v00000218f7a94580_0 .net *"_ivl_22", 6 0, L_00000218f7a9c280;  1 drivers
L_00000218f7a9d3e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218f7a93a40_0 .net *"_ivl_25", 1 0, L_00000218f7a9d3e0;  1 drivers
L_00000218f7a9d2c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218f7a949e0_0 .net/2u *"_ivl_4", 63 0, L_00000218f7a9d2c0;  1 drivers
v00000218f7a932c0_0 .net *"_ivl_6", 63 0, L_00000218f7a9bce0;  1 drivers
v00000218f7a94080_0 .net *"_ivl_8", 6 0, L_00000218f7a9cf00;  1 drivers
v00000218f7a93860_0 .net "clk", 0 0, v00000218f7a97380_0;  alias, 1 drivers
v00000218f7a94a80_0 .net "debug_output", 63 0, L_00000218f79f9ff0;  alias, 1 drivers
v00000218f7a94b20_0 .net "rd_addr1", 4 0, L_00000218f7a9cd20;  alias, 1 drivers
v00000218f7a94120_0 .net "rd_addr2", 4 0, L_00000218f7a9c5a0;  alias, 1 drivers
v00000218f7a930e0_0 .net "rd_data1", 63 0, L_00000218f7a9c8c0;  alias, 1 drivers
v00000218f7a93540_0 .net "rd_data2", 63 0, L_00000218f7a9c0a0;  alias, 1 drivers
v00000218f7a935e0 .array "registers", 31 0, 63 0;
v00000218f7a93d60_0 .net "rst", 0 0, v00000218f7a9c1e0_0;  alias, 1 drivers
v00000218f7a93680_0 .net "wr_addr", 4 0, v00000218f7a89cd0_0;  alias, 1 drivers
v00000218f7a94c60_0 .net "wr_data", 63 0, L_00000218f7a9a160;  alias, 1 drivers
v00000218f7a93ea0_0 .net "wr_enable", 0 0, v00000218f7a88470_0;  alias, 1 drivers
v00000218f7a94bc0_0 .net "x5_data", 63 0, L_00000218f79f9c70;  1 drivers
L_00000218f7a9c000 .cmp/eq 5, L_00000218f7a9cd20, L_00000218f7a9d278;
L_00000218f7a9bce0 .array/port v00000218f7a935e0, L_00000218f7a9cf00;
L_00000218f7a9cf00 .concat [ 5 2 0 0], L_00000218f7a9cd20, L_00000218f7a9d308;
L_00000218f7a9c8c0 .functor MUXZ 64, L_00000218f7a9bce0, L_00000218f7a9d2c0, L_00000218f7a9c000, C4<>;
L_00000218f7a9c140 .cmp/eq 5, L_00000218f7a9c5a0, L_00000218f7a9d350;
L_00000218f7a9c640 .array/port v00000218f7a935e0, L_00000218f7a9c280;
L_00000218f7a9c280 .concat [ 5 2 0 0], L_00000218f7a9c5a0, L_00000218f7a9d3e0;
L_00000218f7a9c0a0 .functor MUXZ 64, L_00000218f7a9c640, L_00000218f7a9d398, L_00000218f7a9c140, C4<>;
S_00000218f7a92cb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 15 22, 15 22 0, S_00000218f7a924e0;
 .timescale 0 0;
v00000218f7a89af0_0 .var/2s "i", 31 0;
S_00000218f7a92e40 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 15 30, 15 30 0, S_00000218f7a924e0;
 .timescale 0 0;
v00000218f7a937c0_0 .var/2s "i", 31 0;
S_00000218f7a92670 .scope module, "sign_ext_inst" "sign_extend" 6 118, 16 1 0, S_00000218f7a18130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 64 "imm_out";
v00000218f7a94d00_0 .net *"_ivl_11", 0 0, L_00000218f7a9b880;  1 drivers
v00000218f7a93cc0_0 .net *"_ivl_12", 51 0, L_00000218f7a9a660;  1 drivers
v00000218f7a93360_0 .net *"_ivl_15", 6 0, L_00000218f7a99bc0;  1 drivers
v00000218f7a93720_0 .net *"_ivl_17", 4 0, L_00000218f7a99c60;  1 drivers
v00000218f7a94620_0 .net *"_ivl_21", 0 0, L_00000218f7a9aa20;  1 drivers
v00000218f7a93040_0 .net *"_ivl_22", 50 0, L_00000218f7a9a340;  1 drivers
v00000218f7a94da0_0 .net *"_ivl_25", 0 0, L_00000218f7a9afc0;  1 drivers
v00000218f7a93900_0 .net *"_ivl_27", 0 0, L_00000218f7a9b4c0;  1 drivers
v00000218f7a939a0_0 .net *"_ivl_29", 5 0, L_00000218f7a99d00;  1 drivers
v00000218f7a946c0_0 .net *"_ivl_3", 0 0, L_00000218f7a9b920;  1 drivers
v00000218f7a94e40_0 .net *"_ivl_31", 3 0, L_00000218f7a9a200;  1 drivers
L_00000218f7a9d428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218f7a94ee0_0 .net/2u *"_ivl_32", 0 0, L_00000218f7a9d428;  1 drivers
v00000218f7a93ae0_0 .net *"_ivl_4", 51 0, L_00000218f7a9ca00;  1 drivers
v00000218f7a93b80_0 .net *"_ivl_7", 11 0, L_00000218f7a9caa0;  1 drivers
v00000218f7a93c20_0 .net "imm_b", 63 0, L_00000218f7a9a3e0;  1 drivers
v00000218f7a94440_0 .net "imm_i", 63 0, L_00000218f7a9cbe0;  1 drivers
v00000218f7a93fe0_0 .var "imm_out", 63 0;
v00000218f7a94260_0 .net "imm_s", 63 0, L_00000218f7a99800;  1 drivers
v00000218f7a94300_0 .net "instr", 31 0, v00000218f7a89c30_0;  alias, 1 drivers
v00000218f7a943a0_0 .net "opcode", 6 0, L_00000218f7a9c6e0;  1 drivers
E_00000218f7a00180 .event anyedge, v00000218f7a943a0_0, v00000218f7a94260_0, v00000218f7a93c20_0, v00000218f7a94440_0;
L_00000218f7a9c6e0 .part v00000218f7a89c30_0, 0, 7;
L_00000218f7a9b920 .part v00000218f7a89c30_0, 31, 1;
LS_00000218f7a9ca00_0_0 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_4 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_8 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_12 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_16 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_20 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_24 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_28 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_32 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_36 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_40 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_44 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_0_48 .concat [ 1 1 1 1], L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920, L_00000218f7a9b920;
LS_00000218f7a9ca00_1_0 .concat [ 4 4 4 4], LS_00000218f7a9ca00_0_0, LS_00000218f7a9ca00_0_4, LS_00000218f7a9ca00_0_8, LS_00000218f7a9ca00_0_12;
LS_00000218f7a9ca00_1_4 .concat [ 4 4 4 4], LS_00000218f7a9ca00_0_16, LS_00000218f7a9ca00_0_20, LS_00000218f7a9ca00_0_24, LS_00000218f7a9ca00_0_28;
LS_00000218f7a9ca00_1_8 .concat [ 4 4 4 4], LS_00000218f7a9ca00_0_32, LS_00000218f7a9ca00_0_36, LS_00000218f7a9ca00_0_40, LS_00000218f7a9ca00_0_44;
LS_00000218f7a9ca00_1_12 .concat [ 4 0 0 0], LS_00000218f7a9ca00_0_48;
L_00000218f7a9ca00 .concat [ 16 16 16 4], LS_00000218f7a9ca00_1_0, LS_00000218f7a9ca00_1_4, LS_00000218f7a9ca00_1_8, LS_00000218f7a9ca00_1_12;
L_00000218f7a9caa0 .part v00000218f7a89c30_0, 20, 12;
L_00000218f7a9cbe0 .concat [ 12 52 0 0], L_00000218f7a9caa0, L_00000218f7a9ca00;
L_00000218f7a9b880 .part v00000218f7a89c30_0, 31, 1;
LS_00000218f7a9a660_0_0 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_4 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_8 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_12 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_16 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_20 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_24 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_28 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_32 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_36 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_40 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_44 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_0_48 .concat [ 1 1 1 1], L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880, L_00000218f7a9b880;
LS_00000218f7a9a660_1_0 .concat [ 4 4 4 4], LS_00000218f7a9a660_0_0, LS_00000218f7a9a660_0_4, LS_00000218f7a9a660_0_8, LS_00000218f7a9a660_0_12;
LS_00000218f7a9a660_1_4 .concat [ 4 4 4 4], LS_00000218f7a9a660_0_16, LS_00000218f7a9a660_0_20, LS_00000218f7a9a660_0_24, LS_00000218f7a9a660_0_28;
LS_00000218f7a9a660_1_8 .concat [ 4 4 4 4], LS_00000218f7a9a660_0_32, LS_00000218f7a9a660_0_36, LS_00000218f7a9a660_0_40, LS_00000218f7a9a660_0_44;
LS_00000218f7a9a660_1_12 .concat [ 4 0 0 0], LS_00000218f7a9a660_0_48;
L_00000218f7a9a660 .concat [ 16 16 16 4], LS_00000218f7a9a660_1_0, LS_00000218f7a9a660_1_4, LS_00000218f7a9a660_1_8, LS_00000218f7a9a660_1_12;
L_00000218f7a99bc0 .part v00000218f7a89c30_0, 25, 7;
L_00000218f7a99c60 .part v00000218f7a89c30_0, 7, 5;
L_00000218f7a99800 .concat [ 5 7 52 0], L_00000218f7a99c60, L_00000218f7a99bc0, L_00000218f7a9a660;
L_00000218f7a9aa20 .part v00000218f7a89c30_0, 31, 1;
LS_00000218f7a9a340_0_0 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_4 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_8 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_12 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_16 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_20 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_24 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_28 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_32 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_36 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_40 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_44 .concat [ 1 1 1 1], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_0_48 .concat [ 1 1 1 0], L_00000218f7a9aa20, L_00000218f7a9aa20, L_00000218f7a9aa20;
LS_00000218f7a9a340_1_0 .concat [ 4 4 4 4], LS_00000218f7a9a340_0_0, LS_00000218f7a9a340_0_4, LS_00000218f7a9a340_0_8, LS_00000218f7a9a340_0_12;
LS_00000218f7a9a340_1_4 .concat [ 4 4 4 4], LS_00000218f7a9a340_0_16, LS_00000218f7a9a340_0_20, LS_00000218f7a9a340_0_24, LS_00000218f7a9a340_0_28;
LS_00000218f7a9a340_1_8 .concat [ 4 4 4 4], LS_00000218f7a9a340_0_32, LS_00000218f7a9a340_0_36, LS_00000218f7a9a340_0_40, LS_00000218f7a9a340_0_44;
LS_00000218f7a9a340_1_12 .concat [ 3 0 0 0], LS_00000218f7a9a340_0_48;
L_00000218f7a9a340 .concat [ 16 16 16 3], LS_00000218f7a9a340_1_0, LS_00000218f7a9a340_1_4, LS_00000218f7a9a340_1_8, LS_00000218f7a9a340_1_12;
L_00000218f7a9afc0 .part v00000218f7a89c30_0, 31, 1;
L_00000218f7a9b4c0 .part v00000218f7a89c30_0, 7, 1;
L_00000218f7a99d00 .part v00000218f7a89c30_0, 25, 6;
L_00000218f7a9a200 .part v00000218f7a89c30_0, 8, 4;
LS_00000218f7a9a3e0_0_0 .concat [ 1 4 6 1], L_00000218f7a9d428, L_00000218f7a9a200, L_00000218f7a99d00, L_00000218f7a9b4c0;
LS_00000218f7a9a3e0_0_4 .concat [ 1 51 0 0], L_00000218f7a9afc0, L_00000218f7a9a340;
L_00000218f7a9a3e0 .concat [ 12 52 0 0], LS_00000218f7a9a3e0_0_0, LS_00000218f7a9a3e0_0_4;
    .scope S_00000218f7942e80;
T_0 ;
    %wait E_00000218f79fec00;
    %load/vec4 v00000218f7a16480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218f7a17b00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000218f7a17b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000218f7a17b00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000218f7942e80;
T_1 ;
    %wait E_00000218f79fec00;
    %load/vec4 v00000218f7a16480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218f7a17a60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000218f7a162a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000218f7a17a60_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000218f7a17a60_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000218f7942e80;
T_2 ;
    %wait E_00000218f79fec00;
    %load/vec4 v00000218f7a16480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218f7a17920_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000218f7a177e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000218f7a17920_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000218f7a17920_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000218f7a92b20;
T_3 ;
Ewait_0 .event/or E_00000218f79ffe80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000218f7a88010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000218f7a895f0_0;
    %store/vec4 v00000218f7a89b90_0, 0, 64;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000218f7a89a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000218f7a89690_0;
    %store/vec4 v00000218f7a89b90_0, 0, 64;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000218f7a89d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000218f7a881f0_0;
    %store/vec4 v00000218f7a89b90_0, 0, 64;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000218f7a89690_0;
    %addi 4, 0, 64;
    %store/vec4 v00000218f7a89b90_0, 0, 64;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000218f7a92b20;
T_4 ;
    %wait E_00000218f79ff880;
    %load/vec4 v00000218f7a897d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a89690_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000218f7a89b90_0;
    %assign/vec4 v00000218f7a89690_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000218f7927610;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a899b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000218f7a899b0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v00000218f7a899b0_0;
    %store/vec4a v00000218f7a892d0, 4, 0;
    %load/vec4 v00000218f7a899b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218f7a899b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 13 21 "$display", "Loading instruction memory from %s", P_00000218f7943d70 {0 0 0};
    %vpi_call/w 13 22 "$readmemh", P_00000218f7943d70, v00000218f7a892d0 {0 0 0};
    %vpi_call/w 13 25 "$display", "Loaded instructions:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a899b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000218f7a899b0_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.4, 5;
    %load/vec4 v00000218f7a899b0_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz T_5.3, 8;
    %ix/getv/s 4, v00000218f7a899b0_0;
    %load/vec4a v00000218f7a892d0, 4;
    %cmpi/ne 19, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %vpi_call/w 13 28 "$display", "  [%0d]: 0x%h = %b", v00000218f7a899b0_0, &A<v00000218f7a892d0, v00000218f7a899b0_0 >, &A<v00000218f7a892d0, v00000218f7a899b0_0 > {0 0 0};
T_5.5 ;
    %load/vec4 v00000218f7a899b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218f7a899b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .thread T_5;
    .scope S_00000218f7a28160;
T_6 ;
    %wait E_00000218f79ff880;
    %load/vec4 v00000218f7a82ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_00000218f7a282f0;
    %jmp t_0;
    .scope S_00000218f7a282f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a82f80_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000218f7a82f80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v00000218f7a82f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218f7a83160, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000218f7a82f80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000218f7a82f80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_00000218f7a28160;
t_0 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000218f7a828a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000218f7a82260_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000218f7a83160, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v00000218f7a82300_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %load/vec4 v00000218f7a82260_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218f7a83160, 0, 4;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v00000218f7a82300_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.14, 8;
T_6.13 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_6.14, 8;
 ; End of false expr.
    %blend;
T_6.14;
    %load/vec4 v00000218f7a82260_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218f7a83160, 0, 4;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v00000218f7a82300_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %load/vec4 v00000218f7a82260_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218f7a83160, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v00000218f7a82300_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %load/vec4 v00000218f7a82260_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218f7a83160, 0, 4;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000218f792d800;
T_7 ;
    %wait E_00000218f79ff880;
    %load/vec4 v00000218f7a88790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a88dd0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000218f7a89c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a89870_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000218f7a89550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a88dd0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000218f7a89c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a89870_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000218f7a88ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000218f7a88970_0;
    %assign/vec4 v00000218f7a88dd0_0, 0;
    %load/vec4 v00000218f7a886f0_0;
    %assign/vec4 v00000218f7a89c30_0, 0;
    %load/vec4 v00000218f7a883d0_0;
    %assign/vec4 v00000218f7a89870_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000218f7a924e0;
T_8 ;
    %fork t_3, S_00000218f7a92cb0;
    %jmp t_2;
    .scope S_00000218f7a92cb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a89af0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000218f7a89af0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v00000218f7a89af0_0;
    %store/vec4a v00000218f7a935e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000218f7a89af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000218f7a89af0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_00000218f7a924e0;
t_2 %join;
    %end;
    .thread T_8;
    .scope S_00000218f7a924e0;
T_9 ;
    %wait E_00000218f79fed00;
    %load/vec4 v00000218f7a93d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_5, S_00000218f7a92e40;
    %jmp t_4;
    .scope S_00000218f7a92e40;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a937c0_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000218f7a937c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v00000218f7a937c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218f7a935e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000218f7a937c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000218f7a937c0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .scope S_00000218f7a924e0;
t_4 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000218f7a93ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v00000218f7a93680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v00000218f7a94c60_0;
    %load/vec4 v00000218f7a93680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218f7a935e0, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000218f7a92670;
T_10 ;
Ewait_1 .event/or E_00000218f7a00180, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000218f7a943a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %load/vec4 v00000218f7a94440_0;
    %store/vec4 v00000218f7a93fe0_0, 0, 64;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v00000218f7a94260_0;
    %store/vec4 v00000218f7a93fe0_0, 0, 64;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v00000218f7a93c20_0;
    %store/vec4 v00000218f7a93fe0_0, 0, 64;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000218f7976bc0;
T_11 ;
Ewait_2 .event/or E_00000218f79ff680, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %load/vec4 v00000218f7a837a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v00000218f7a823a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.9;
T_11.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v00000218f7a823a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v00000218f7a823a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %jmp T_11.18;
T_11.14 ;
    %load/vec4 v00000218f7a82120_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_11.19, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %jmp T_11.20;
T_11.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
T_11.20 ;
    %jmp T_11.18;
T_11.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000218f7a82800_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a81fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a833e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a83840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a838e0_0, 0, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000218f7954680;
T_12 ;
    %wait E_00000218f79ff880;
    %load/vec4 v00000218f7a885b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v00000218f7a858f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.2;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218f7a85df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a84c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a846d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a84770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a84950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a84a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a85b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a857b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a84590_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000218f7a83d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000218f7a89190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000218f7a84130_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a894b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a88510_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a84e50_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000218f7a85e90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000218f7a85530_0;
    %assign/vec4 v00000218f7a85df0_0, 0;
    %load/vec4 v00000218f7a84d10_0;
    %assign/vec4 v00000218f7a84c70_0, 0;
    %load/vec4 v00000218f7a85030_0;
    %assign/vec4 v00000218f7a84a90_0, 0;
    %load/vec4 v00000218f7a848b0_0;
    %assign/vec4 v00000218f7a85b70_0, 0;
    %load/vec4 v00000218f7a85990_0;
    %assign/vec4 v00000218f7a846d0_0, 0;
    %load/vec4 v00000218f7a85850_0;
    %assign/vec4 v00000218f7a84770_0, 0;
    %load/vec4 v00000218f7a84270_0;
    %assign/vec4 v00000218f7a84950_0, 0;
    %load/vec4 v00000218f7a85710_0;
    %assign/vec4 v00000218f7a857b0_0, 0;
    %load/vec4 v00000218f7a85ad0_0;
    %assign/vec4 v00000218f7a84590_0, 0;
    %load/vec4 v00000218f7a843b0_0;
    %assign/vec4 v00000218f7a83d40_0, 0;
    %load/vec4 v00000218f7a88d30_0;
    %assign/vec4 v00000218f7a89190_0, 0;
    %load/vec4 v00000218f7a84090_0;
    %assign/vec4 v00000218f7a84130_0, 0;
    %load/vec4 v00000218f7a89410_0;
    %assign/vec4 v00000218f7a894b0_0, 0;
    %load/vec4 v00000218f7a88650_0;
    %assign/vec4 v00000218f7a88510_0, 0;
    %load/vec4 v00000218f7a84310_0;
    %assign/vec4 v00000218f7a84e50_0, 0;
    %load/vec4 v00000218f7a850d0_0;
    %assign/vec4 v00000218f7a85e90_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000218f79882c0;
T_13 ;
Ewait_3 .event/or E_00000218f7a00300, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000218f7a85350_0, 0, 2;
    %load/vec4 v00000218f7a84db0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.3, 10;
    %load/vec4 v00000218f7a85210_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v00000218f7a85210_0;
    %load/vec4 v00000218f7a85670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000218f7a85350_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000218f7a84b30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.8, 11;
    %load/vec4 v00000218f7a844f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %load/vec4 v00000218f7a844f0_0;
    %load/vec4 v00000218f7a85670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v00000218f7a84db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v00000218f7a85210_0;
    %load/vec4 v00000218f7a85670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.9;
    %nor/r;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000218f7a85350_0, 0, 2;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000218f79882c0;
T_14 ;
Ewait_4 .event/or E_00000218f79ffb40, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000218f7a853f0_0, 0, 2;
    %load/vec4 v00000218f7a84db0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v00000218f7a85210_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v00000218f7a85210_0;
    %load/vec4 v00000218f7a85d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000218f7a853f0_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000218f7a84b30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.8, 11;
    %load/vec4 v00000218f7a844f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v00000218f7a844f0_0;
    %load/vec4 v00000218f7a85d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v00000218f7a84db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.9, 9;
    %load/vec4 v00000218f7a85210_0;
    %load/vec4 v00000218f7a85d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.9;
    %nor/r;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000218f7a853f0_0, 0, 2;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000218f79ad560;
T_15 ;
Ewait_5 .event/or E_00000218f79ff600, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000218f79f47c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000218f7a82580_0, 0, 64;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v00000218f79adb50_0;
    %load/vec4 v00000218f79f4a40_0;
    %add;
    %store/vec4 v00000218f7a82580_0, 0, 64;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v00000218f79adb50_0;
    %load/vec4 v00000218f79f4a40_0;
    %sub;
    %store/vec4 v00000218f7a82580_0, 0, 64;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v00000218f79adb50_0;
    %load/vec4 v00000218f79f4a40_0;
    %and;
    %store/vec4 v00000218f7a82580_0, 0, 64;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v00000218f79adb50_0;
    %load/vec4 v00000218f79f4a40_0;
    %or;
    %store/vec4 v00000218f7a82580_0, 0, 64;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000218f7988130;
T_16 ;
    %wait E_00000218f79ff880;
    %load/vec4 v00000218f7a85cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a85a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a85490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a84f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a84ef0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a82e40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a84450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000218f7a85c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a83ff0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000218f7a841d0_0;
    %assign/vec4 v00000218f7a85a30_0, 0;
    %load/vec4 v00000218f7a82da0_0;
    %assign/vec4 v00000218f7a85490_0, 0;
    %load/vec4 v00000218f7a84bd0_0;
    %assign/vec4 v00000218f7a84f90_0, 0;
    %load/vec4 v00000218f7a84810_0;
    %assign/vec4 v00000218f7a84ef0_0, 0;
    %load/vec4 v00000218f7a82440_0;
    %assign/vec4 v00000218f7a82e40_0, 0;
    %load/vec4 v00000218f7a849f0_0;
    %assign/vec4 v00000218f7a84450_0, 0;
    %load/vec4 v00000218f7a85170_0;
    %assign/vec4 v00000218f7a85c10_0, 0;
    %load/vec4 v00000218f7a855d0_0;
    %assign/vec4 v00000218f7a83ff0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000218f7976d50;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a82a80_0, 0, 32;
T_17.0 ;
    %load/vec4 v00000218f7a82a80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v00000218f7a82a80_0;
    %store/vec4a v00000218f7a821c0, 4, 0;
    %load/vec4 v00000218f7a82a80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218f7a82a80_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call/w 10 30 "$readmemh", P_00000218f79f75e8, v00000218f7a821c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call/w 10 32 "$display", "Data memory initialized:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a82a80_0, 0, 32;
T_17.2 ;
    %load/vec4 v00000218f7a82a80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.3, 5;
    %vpi_call/w 10 34 "$display", "  ROM[%0d] = %0d", v00000218f7a82a80_0, &A<v00000218f7a821c0, v00000218f7a82a80_0 > {0 0 0};
    %load/vec4 v00000218f7a82a80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218f7a82a80_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %end;
    .thread T_17;
    .scope S_00000218f7976d50;
T_18 ;
    %wait E_00000218f79fed00;
    %load/vec4 v00000218f7a82bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v00000218f7a835c0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000218f7a835c0_0;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.3, 5;
    %load/vec4 v00000218f7a83c00_0;
    %ix/getv 3, v00000218f7a835c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218f7a821c0, 0, 4;
    %vpi_call/w 10 43 "$display", "MEMORY WRITE: word_addr=%0d, data=%0d", v00000218f7a835c0_0, v00000218f7a83c00_0 {0 0 0};
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000218f79277a0;
T_19 ;
    %wait E_00000218f79ff880;
    %load/vec4 v00000218f7a880b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a88470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218f7a88150_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a888d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000218f7a89910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000218f7a89cd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000218f7a88fb0_0;
    %assign/vec4 v00000218f7a88470_0, 0;
    %load/vec4 v00000218f7a88bf0_0;
    %assign/vec4 v00000218f7a88150_0, 0;
    %load/vec4 v00000218f7a88330_0;
    %assign/vec4 v00000218f7a888d0_0, 0;
    %load/vec4 v00000218f7a88f10_0;
    %assign/vec4 v00000218f7a89910_0, 0;
    %load/vec4 v00000218f7a88c90_0;
    %assign/vec4 v00000218f7a89cd0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000218f7a18130;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a96090_0, 0, 32;
    %end;
    .thread T_20, $init;
    .scope S_00000218f7a18130;
T_21 ;
    %wait E_00000218f79fed00;
    %load/vec4 v00000218f7a98c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218f7a96090_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000218f7a96090_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v00000218f7a96090_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000218f7a18130;
T_22 ;
Ewait_6 .event/or E_00000218f79ff840, E_0x0;
    %wait Ewait_6;
    %load/vec4 v00000218f7a96db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %load/vec4 v00000218f7a97ec0_0;
    %store/vec4 v00000218f7a95230_0, 0, 64;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v00000218f7a97ec0_0;
    %store/vec4 v00000218f7a95230_0, 0, 64;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v00000218f7a972e0_0;
    %store/vec4 v00000218f7a95230_0, 0, 64;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v00000218f7a98780_0;
    %store/vec4 v00000218f7a95230_0, 0, 64;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000218f7a18130;
T_23 ;
Ewait_7 .event/or E_00000218f79ff6c0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v00000218f7a96ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %load/vec4 v00000218f7a98a00_0;
    %store/vec4 v00000218f7a950f0_0, 0, 64;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v00000218f7a98a00_0;
    %store/vec4 v00000218f7a950f0_0, 0, 64;
    %jmp T_23.4;
T_23.1 ;
    %load/vec4 v00000218f7a972e0_0;
    %store/vec4 v00000218f7a950f0_0, 0, 64;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v00000218f7a98780_0;
    %store/vec4 v00000218f7a950f0_0, 0, 64;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000218f7a18130;
T_24 ;
Ewait_8 .event/or E_00000218f79fef40, E_0x0;
    %wait Ewait_8;
    %load/vec4 v00000218f7a959b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v00000218f7a952d0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a96a90_0, 0, 1;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v00000218f7a979c0_0;
    %store/vec4 v00000218f7a96a90_0, 0, 1;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v00000218f7a979c0_0;
    %nor/r;
    %store/vec4 v00000218f7a96a90_0, 0, 1;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a96a90_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000218f7a18130;
T_25 ;
    %wait E_00000218f79fed00;
    %load/vec4 v00000218f7a98c80_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000218f7a96090_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v00000218f7a96090_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v00000218f7a97920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.6, 9;
    %load/vec4 v00000218f7a97ce0_0;
    %nor/r;
    %and;
T_25.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call/w 6 272 "$display", "CYCLE %0d: STORE: SW x%d, %d(x%d) -> addr=%d, data=%d (fwd_a=%b, fwd_b=%b)", v00000218f7a96090_0, v00000218f7a98000_0, v00000218f7a95190_0, v00000218f7a97b00_0, v00000218f7a96770_0, v00000218f7a97a60_0, v00000218f7a96db0_0, v00000218f7a96ef0_0 {0 0 0};
T_25.4 ;
    %load/vec4 v00000218f7a952d0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_25.11, 4;
    %load/vec4 v00000218f7a952d0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.10, 10;
    %load/vec4 v00000218f7a952d0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.9, 9;
    %load/vec4 v00000218f7a97ce0_0;
    %nor/r;
    %and;
T_25.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %vpi_call/w 6 280 "$display", "CYCLE %0d: FIBONACCI ADD: x%d = x%d + x%d = %d + %d = %d", v00000218f7a96090_0, v00000218f7a98aa0_0, v00000218f7a97b00_0, v00000218f7a98000_0, v00000218f7a95230_0, v00000218f7a950f0_0, v00000218f7a96770_0 {0 0 0};
T_25.7 ;
    %load/vec4 v00000218f7a952d0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_25.15, 4;
    %load/vec4 v00000218f7a952d0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.14, 9;
    %load/vec4 v00000218f7a97ce0_0;
    %nor/r;
    %and;
T_25.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %vpi_call/w 6 287 "$display", "CYCLE %0d: ADDI: x%d = x%d + %d = %d + %d = %d", v00000218f7a96090_0, v00000218f7a98aa0_0, v00000218f7a97b00_0, v00000218f7a95190_0, v00000218f7a95230_0, v00000218f7a95190_0, v00000218f7a96770_0 {0 0 0};
T_25.12 ;
    %load/vec4 v00000218f7a97ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %vpi_call/w 6 294 "$display", "CYCLE %0d: RAW HAZARD STALL - ID(rs1=%d,rs2=%d) waits for EX(rd=%d,regwr=%b)", v00000218f7a96090_0, v00000218f7a98460_0, v00000218f7a98280_0, v00000218f7a98aa0_0, v00000218f7a98b40_0 {0 0 0};
T_25.16 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000218f7a2fa20;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a9bd80_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_00000218f7a2fa20;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a97380_0, 0, 1;
T_27.0 ;
    %delay 5000, 0;
    %load/vec4 v00000218f7a97380_0;
    %inv;
    %store/vec4 v00000218f7a97380_0, 0, 1;
    %jmp T_27.0;
    %end;
    .thread T_27;
    .scope S_00000218f7a2fa20;
T_28 ;
    %wait E_00000218f79fed00;
    %load/vec4 v00000218f7a9c1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000218f7a9bd80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000218f7a9bd80_0, 0, 32;
    %load/vec4 v00000218f7a9bd80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.2, 5;
    %vpi_call/w 5 28 "$display", "CYCLE %0d:", v00000218f7a9bd80_0 {0 0 0};
    %vpi_call/w 5 29 "$display", "  IF: PC=%h, Instr=%h", v00000218f7a986e0_0, v00000218f7a98640_0 {0 0 0};
    %vpi_call/w 5 30 "$display", "  ID: PC=%h, Instr=%h, rs1=%d, rs2=%d, rd=%d", v00000218f7a97560_0, v00000218f7a98140_0, v00000218f7a98460_0, v00000218f7a98280_0, v00000218f7a98320_0 {0 0 0};
    %vpi_call/w 5 32 "$display", "  EX: ALURes=%h, MemWrite=%b, MemRead=%b, rd=%d", v00000218f7a96770_0, v00000218f7a97920_0, v00000218f7a95370_0, v00000218f7a98aa0_0 {0 0 0};
    %vpi_call/w 5 34 "$display", "  MEM: ALURes=%h, MemWrite=%b, MemRead=%b, rd=%d", v00000218f7a98780_0, v00000218f7a988c0_0, v00000218f7a98820_0, v00000218f7a976a0_0 {0 0 0};
    %vpi_call/w 5 36 "$display", "  WB: rd=%d, data=%h, RegWrite=%b", v00000218f7a98e60_0, v00000218f7a972e0_0, v00000218f7a97060_0 {0 0 0};
    %vpi_call/w 5 40 "$display", "  Fib Registers: x1=%d, x2=%d, x3=%d, x5=%d, x31=%d", &A<v00000218f7a935e0, 1>, &A<v00000218f7a935e0, 2>, &A<v00000218f7a935e0, 3>, &A<v00000218f7a935e0, 5>, &A<v00000218f7a935e0, 31> {0 0 0};
    %vpi_call/w 5 44 "$display", "  Loop Registers: x4=%d, x27=%d", &A<v00000218f7a935e0, 4>, &A<v00000218f7a935e0, 27> {0 0 0};
    %vpi_call/w 5 46 "$display", "  Hazard stall: %b", v00000218f7a97ce0_0 {0 0 0};
    %load/vec4 v00000218f7a98140_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_28.7, 4;
    %load/vec4 v00000218f7a98140_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.6, 9;
    %load/vec4 v00000218f7a98140_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %vpi_call/w 5 50 "$display", "  *** FIBONACCI ADD: x%d = x%d + x%d ***", v00000218f7a98320_0, v00000218f7a98460_0, v00000218f7a98280_0 {0 0 0};
T_28.4 ;
    %vpi_call/w 5 53 "$display", "\000" {0 0 0};
T_28.2 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000218f7a2fa20;
T_29 ;
    %fork t_7, S_00000218f7a2ebd0;
    %jmp t_6;
    .scope S_00000218f7a2ebd0;
t_7 ;
    %vpi_call/w 5 65 "$dumpfile", "pipelined_fibo.vcd" {0 0 0};
    %vpi_call/w 5 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000218f7a2fa20 {0 0 0};
    %vpi_call/w 5 68 "$display", "=== RISC-V Pipelined Fibonacci Test (FIXED) ===" {0 0 0};
    %vpi_call/w 5 69 "$display", "Testing pipelined processor with Fibonacci sequence calculation" {0 0 0};
    %vpi_call/w 5 70 "$display", "=========================================================" {0 0 0};
    %vpi_call/w 5 71 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218f7a9c1e0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_29.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.1, 5;
    %jmp/1 T_29.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000218f79fed00;
    %jmp T_29.0;
T_29.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218f7a9c1e0_0, 0, 1;
    %vpi_call/w 5 77 "$display", "Reset released, starting Fibonacci calculation..." {0 0 0};
    %vpi_call/w 5 78 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a9bd80_0, 0, 32;
    %pushi/vec4 200, 0, 32;
T_29.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.3, 5;
    %jmp/1 T_29.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000218f79fed00;
    %jmp T_29.2;
T_29.3 ;
    %pop/vec4 1;
    %vpi_call/w 5 86 "$display", "=== FINAL RESULTS ===" {0 0 0};
    %vpi_call/w 5 87 "$display", "Debug output (Register 31): %0d", v00000218f7a9bec0_0 {0 0 0};
    %vpi_call/w 5 88 "$display", "Register 1 (Fib n-1): %0d", &A<v00000218f7a935e0, 1> {0 0 0};
    %vpi_call/w 5 89 "$display", "Register 2 (Fib n):   %0d", &A<v00000218f7a935e0, 2> {0 0 0};
    %vpi_call/w 5 90 "$display", "Register 3 (Fib n+1): %0d", &A<v00000218f7a935e0, 3> {0 0 0};
    %vpi_call/w 5 91 "$display", "Register 4 (limit):   %0d", &A<v00000218f7a935e0, 4> {0 0 0};
    %vpi_call/w 5 92 "$display", "Register 5 (addr):    %0d", &A<v00000218f7a935e0, 5> {0 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218f7a935e0, 4;
    %vpi_call/w 5 93 "$display", "Register 27 (diff):   %0d", S<0,vec4,s64> {1 0 0};
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000218f7a17c40, 4, 0;
    %vpi_call/w 5 105 "$display", "\000" {0 0 0};
    %vpi_call/w 5 106 "$display", "=== FIBONACCI SEQUENCE IN MEMORY ===" {0 0 0};
    %vpi_call/w 5 107 "$display", "Memory dump (first 20 locations):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a17ce0_0, 0, 32;
T_29.4 ;
    %load/vec4 v00000218f7a17ce0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_29.5, 5;
    %vpi_call/w 5 109 "$display", "  mem[%0d] = %0d", v00000218f7a17ce0_0, &A<v00000218f7a821c0, v00000218f7a17ce0_0 > {0 0 0};
    %load/vec4 v00000218f7a17ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218f7a17ce0_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %vpi_call/w 5 112 "$display", "\000" {0 0 0};
    %vpi_call/w 5 113 "$display", "Expected vs Actual:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218f7a17ba0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000218f7a17ce0_0, 0, 32;
T_29.6 ;
    %load/vec4 v00000218f7a17ce0_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_29.7, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000218f7a17ce0_0;
    %subi 1, 0, 32;
    %add;
    %store/vec4 v00000218f7a160c0_0, 0, 32;
    %load/vec4 v00000218f7a160c0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_29.8, 5;
    %ix/getv/s 4, v00000218f7a160c0_0;
    %load/vec4a v00000218f7a821c0, 4;
    %pad/u 32;
    %store/vec4 v00000218f79ae0f0_0, 0, 32;
    %load/vec4 v00000218f79ae0f0_0;
    %ix/getv/s 4, v00000218f7a17ce0_0;
    %load/vec4a v00000218f7a17c40, 4;
    %cmp/e;
    %jmp/0xz  T_29.10, 4;
    %vpi_call/w 5 120 "$display", " Fib(%0d) = %0d [CORRECT] (at word addr %0d)", v00000218f7a17ce0_0, v00000218f79ae0f0_0, v00000218f7a160c0_0 {0 0 0};
    %load/vec4 v00000218f7a17ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218f7a17ba0_0, 0, 32;
    %jmp T_29.11;
T_29.10 ;
    %vpi_call/w 5 123 "$display", " Fib(%0d) = %0d [ERROR - expected %0d] (at word addr %0d)", v00000218f7a17ce0_0, v00000218f79ae0f0_0, &A<v00000218f7a17c40, v00000218f7a17ce0_0 >, v00000218f7a160c0_0 {0 0 0};
T_29.11 ;
T_29.8 ;
    %load/vec4 v00000218f7a17ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218f7a17ce0_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
    %vpi_call/w 5 128 "$display", "\000" {0 0 0};
    %load/vec4 v00000218f7a17ba0_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_29.12, 5;
    %vpi_call/w 5 130 "$display", "Verification: %0d/9 correct values", v00000218f7a17ba0_0 {0 0 0};
    %vpi_call/w 5 131 "$display", "SUCCESS: Fibonacci calculation is working!" {0 0 0};
    %jmp T_29.13;
T_29.12 ;
    %vpi_call/w 5 133 "$display", "Verification: %0d/9 correct values", v00000218f7a17ba0_0 {0 0 0};
    %vpi_call/w 5 134 "$display", "FAILURE: Fibonacci calculation has errors" {0 0 0};
T_29.13 ;
    %vpi_call/w 5 137 "$display", "\000" {0 0 0};
    %vpi_call/w 5 138 "$display", "=== PIPELINE STATISTICS ===" {0 0 0};
    %vpi_call/w 5 139 "$display", "Total cycles: %0d", v00000218f7a9bd80_0 {0 0 0};
    %vpi_call/w 5 141 "$finish" {0 0 0};
    %end;
    .scope S_00000218f7a2fa20;
t_6 %join;
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "src/hazard_detection_unit.sv";
    "src/pipeline_performance_monitor.sv";
    "testbench/pipeline_cpu_tb.sv";
    "src/pipelined_cpu.sv";
    "src/alu.sv";
    "src/branch_predictor.sv";
    "src/control_unit.sv";
    "src/data_mem.sv";
    "src/pipeline_registers.sv";
    "src/forwarding_unit.sv";
    "src/instr_mem.sv";
    "src/pc_pipelined.sv";
    "src/reg_file.sv";
    "src/sign_extend.sv";
