INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AW_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol awfull, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:230]
INFO: [VRFC 10-2458] undeclared symbol awempty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:231]
INFO: [VRFC 10-2458] undeclared symbol addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:234]
INFO: [VRFC 10-2458] undeclared symbol addr_read_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:236]
INFO: [VRFC 10-2458] undeclared symbol read_wdata, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:244]
INFO: [VRFC 10-2458] undeclared symbol out_wdata_ready, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:245]
INFO: [VRFC 10-2458] undeclared symbol w_full, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:246]
INFO: [VRFC 10-2458] undeclared symbol w_empty, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:247]
INFO: [VRFC 10-2458] undeclared symbol ar_addr_read, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:274]
INFO: [VRFC 10-2458] undeclared symbol wr_r_fifo_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:283]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:370]
INFO: [VRFC 10-2458] undeclared symbol r_fifo_wr_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:380]
INFO: [VRFC 10-2458] undeclared symbol rx_data_valid, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:389]
INFO: [VRFC 10-2458] undeclared symbol rx_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:391]
INFO: [VRFC 10-2458] undeclared symbol char_time_out, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:392]
INFO: [VRFC 10-2458] undeclared symbol uart_clk, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:415]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_CONTROLLER
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:124]
INFO: [VRFC 10-2458] undeclared symbol rx_wr_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:212]
INFO: [VRFC 10-2458] undeclared symbol rx_rd_en, assumed default net type wire [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:216]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_TOP_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_TOP_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sim_1/new/AXI_MASTER_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER_tb
