Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,31
design__inferred_latch__count,0
design__instance__count,8641
design__instance__area,108236
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,2
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,24.427265167236328
power__switching__total,28.71107292175293
power__leakage__total,0.0000021271907826303504
power__total,53.13833999633789
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3773233221559777
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3773233221559777
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1005614509016621
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.589243559512786
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.100561
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,10.589244
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,2
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5584708409351231
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5584708409351231
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5868232732506521
timing__setup__ws__corner:nom_slow_1p08V_125C,-2.2279920761160046
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-52.66504537093052
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-2.2279920761160046
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.586823
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,45
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,-2.227992
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,45
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,2
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.44587088061449515
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.44587088061449515
timing__hold__ws__corner:nom_typ_1p20V_25C,0.278619801782996
timing__setup__ws__corner:nom_typ_1p20V_25C,5.868940166637819
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.278620
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.868940
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3773233221559777
clock__skew__worst_setup,0.3773233221559777
timing__hold__ws,0.1005614509016621
timing__setup__ws,-2.2279920761160046
timing__hold__tns,0.0
timing__setup__tns,-52.66504537093052
timing__hold__wns,0
timing__setup__wns,-2.2279920761160046
timing__hold_vio__count,0
timing__hold_r2r__ws,0.100561
timing__hold_r2r_vio__count,0
timing__setup_vio__count,45
timing__setup_r2r__ws,-2.227992
timing__setup_r2r_vio__count,45
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,8641
design__instance__area__stdcell,108236
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.854373
design__instance__utilization__stdcell,0.854373
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,328
design__instance__area__class:inverter,1859.76
design__instance__count__class:sequential_cell,404
design__instance__area__class:sequential_cell,19058.5
design__instance__count__class:multi_input_combinational_cell,6716
design__instance__area__class:multi_input_combinational_cell,71634.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1030
design__instance__area__class:timing_repair_buffer,14292
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,200353
design__violations,0
design__instance__count__class:clock_buffer,95
design__instance__area__class:clock_buffer,849.139
design__instance__count__class:clock_inverter,58
design__instance__area__class:clock_inverter,482.63
design__instance__count__setup_buffer,111
design__instance__count__hold_buffer,426
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,8
design__instance__count__class:antenna_cell,8
design__instance__area__class:antenna_cell,43.5456
route__net,8990
route__net__special,2
route__drc_errors__iter:0,5524
route__wirelength__iter:0,223760
route__drc_errors__iter:1,2668
route__wirelength__iter:1,221423
route__drc_errors__iter:2,2586
route__wirelength__iter:2,221154
route__drc_errors__iter:3,421
route__wirelength__iter:3,219643
route__drc_errors__iter:4,85
route__wirelength__iter:4,219558
route__drc_errors__iter:5,34
route__wirelength__iter:5,219548
route__drc_errors__iter:6,23
route__wirelength__iter:6,219533
route__drc_errors__iter:7,7
route__wirelength__iter:7,219519
route__drc_errors__iter:8,0
route__wirelength__iter:8,219519
route__drc_errors,0
route__wirelength,219519
route__vias,54963
route__vias__singlecut,54963
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,1106.51
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,364
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,364
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,364
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,364
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,-0.196053
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.05284
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.39605
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,1.62249
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.144606
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,1.62249
design_powergrid__voltage__worst,-0.196053
design_powergrid__voltage__worst__net:VPWR,-0.196053
design_powergrid__drop__worst,1.62249
design_powergrid__drop__worst__net:VPWR,1.39605
design_powergrid__voltage__worst__net:VGND,1.62249
design_powergrid__drop__worst__net:VGND,1.62249
ir__voltage__worst,-0.196000000000000007549516567451064474880695343017578125
ir__drop__avg,0.1469999999999999917843496177738416008651256561279296875
ir__drop__worst,1.399999999999999911182158029987476766109466552734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
