============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:15:18 pm
  Module:                 ms_es_naive_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[2]/CLK                               0             0 R 
      countval_reg[2]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs68/A                                           +0     115   
      drc_bufs68/Y          BUFX2             4 10.7   14   +42     156 F 
    ctr/countval[2] 
    g161/A                                                   +0     156   
    g161/Y                  INVX1             1  2.5    0    +3     160 R 
    g159/A                                                   +0     160   
    g159/Y                  OR2X1             2  4.4   33   +45     205 R 
    g157/B                                                   +0     205   
    g157/Y                  NAND3X1           1  1.5   15   +18     222 F 
    drc_bufs/A                                               +0     222   
    drc_bufs/Y              BUFX2             1  1.9    2   +33     256 F 
    g155/C                                                   +0     256   
    g155/Y                  OAI21X1           4  8.9   74   +37     292 R 
    g154/A                                                   +0     292   
    g154/Y                  INVX1             1  1.9    6   +32     325 F 
    g153/C                                                   +0     325   
    g153/Y                  OAI21X1           3  7.4   67   +33     358 R 
  genblk1[1].genblk1.sng/sn_out[0] 
  g48/B                                                      +0     358   
  g48/Y                     AND2X1            1 10.3   66   +64     422 R 
  genblk2.stoch2bin/data_in[2] 
    par_ctr/a[2] 
      fa0/b 
        g2/B                                                 +0     422   
        g2/YS               FAX1              1  3.4   12   +91     513 F 
      fa0/s 
      ha0/b 
        g17/B                                                +0     513   
        g17/YS              HAX1              2  5.6   24   +62     575 F 
      ha0/s 
    par_ctr/y[0] 
    ctr/data_in[0] 
      g364/B                                                 +0     575   
      g364/YC               HAX1              1  8.8   35   +62     637 F 
      g361/B                                                 +0     637   
      g361/YC               FAX1              1  7.1   29   +89     726 F 
      g357/C                                                 +0     726   
      g357/YC               FAX1              1  7.1   29   +82     807 F 
      g353/C                                                 +0     807   
      g353/YC               FAX1              1  7.1   26   +82     889 F 
      g349/C                                                 +0     889   
      g349/YC               FAX1              1 10.9   37   +89     978 F 
      g2/A                                                   +0     978   
      g2/YS                 FAX1              1  2.8   21   +84    1061 R 
      g343/A                                                 +0    1061   
      g343/Y                MUX2X1            1  1.5   14   +23    1084 F 
      g342/A                                                 +0    1084   
      g342/Y                INVX1             1  2.0    0    +2    1086 R 
      countval_reg[5]/D     DFFSR                            +0    1086   
      countval_reg[5]/CLK   setup                       0   +70    1156 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3794ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[5]/D
