//
// Copyright 1991-2016 Mentor Graphics Corporation
//
// All Rights Reserved.
//
// THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE
// PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO
// LICENSE TERMS.
//
// Simple SystemVerilog Queue Example - Stimulus file
//
00000000
00000000
11111111
11111010
11110010
11100010
11000010
10000111
00001111
00011111
00111101
00011101
00001101
00000101
00000000
00000010
00000010
10000010
11000010
11000010
11000010
00000000
11111111
00000000
00000000
11111111
11111010
11110010
11100010
11000010
10000111
10001111
01011111
00111101
00011101
00001101
00000101
00000010
00000011
00000011
10000011
11000011
11000011
11000011
00000001
11111110
11111101
11111011
11110111
11101111
11011111
10111111
01111111
11111111
11111010
11110010
11100010
11000010
10000111
00001111
00011111
00111101
00011101
00001101
00000101
00000000
00000010
00000010
10000010
11000010
11000010
11000010
00000000
11111010
11110010
11100010
11000010
10000111
10001111
01011111
00111101
00011101
00001101
00000101
00000010
00000011
00000011
10000011
11000011
11000011
11000011
00000001
11111110
11111101
11111011
11110111
11101111
11011111
10111111
01111111
11111111
11111010
11110010
11100010
11000010
10000111
10001111
01011111
00111101
00011101
00001101
00000101
00000010
00000011
00000011
10000011
11000011
11000011
11000011
00000001
11111110
11111101
11111011
11110111
11101111
11011111
10111111
01111111
