INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/twelve_bit_Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twelve_bit_Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sim_1/new/twelve_bit_Binary_to_BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twelve_bit_Binary_to_BCD_tb
