<stg><name>compute</name>


<trans_list>

<trans id="1101" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="2" to="5">
<condition id="62">
<or_exp><and_exp><literal name="exitcond31_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="2" to="3">
<condition id="65">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="3" to="4">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="4" to="2">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="5" to="6">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="6" to="7">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="7" to="9">
<condition id="66">
<or_exp><and_exp><literal name="exitcond18_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="7" to="8">
<condition id="68">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="8" to="7">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="9" to="10">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="10" to="12">
<condition id="69">
<or_exp><and_exp><literal name="exitcond21_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="10" to="11">
<condition id="71">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="11" to="10">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %training_label_V_rea = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %training_label_V)

]]></Node>
<StgValue><ssdm name="training_label_V_rea"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:1  %gradient_0_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_0_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:2  %gradient_1_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_1_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:3  %gradient_2_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_2_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:4  %gradient_3_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_3_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:5  %gradient_4_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_4_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:6  %gradient_5_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_5_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
:7  %gradient_6_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_6_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
:8  %gradient_7_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_7_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
:9  %gradient_8_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_8_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
:10  %gradient_9_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_9_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
:11  %gradient_10_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_10_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
:12  %gradient_11_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_11_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
:13  %gradient_12_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_12_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
:14  %gradient_13_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_13_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
:15  %gradient_14_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_14_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
:16  %gradient_15_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_15_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
:17  %gradient_16_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_16_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
:18  %gradient_17_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_17_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
:19  %gradient_18_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_18_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
:20  %gradient_19_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_19_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
:21  %gradient_20_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_20_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
:22  %gradient_21_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_21_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
:23  %gradient_22_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_22_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
:24  %gradient_23_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_23_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
:25  %gradient_24_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_24_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
:26  %gradient_25_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_25_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
:27  %gradient_26_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_26_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
:28  %gradient_27_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_27_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
:29  %gradient_28_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_28_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
:30  %gradient_29_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_29_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
:31  %gradient_30_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_30_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
:32  %gradient_31_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="gradient_31_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i32 [ 0, %0 ], [ %p_Val2_5_s, %2 ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %i_0_i = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond31_i = icmp eq i6 %i_0_i, -32

]]></Node>
<StgValue><ssdm name="exitcond31_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond31_i, label %dotProduct.exit_ifconv, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="6">
<![CDATA[
:3  %i_0_i3 = zext i6 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="i_0_i3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %theta_local_0_V_add = getelementptr [32 x i32]* %theta_local_0_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_0_V_add"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
:5  %theta_local_0_V_loa = load i32* %theta_local_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_0_V_loa"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %training_instance_V_1 = getelementptr [32 x i16]* @training_instance_V_s, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="5">
<![CDATA[
:8  %training_instance_V_2 = load i16* %training_instance_V_1, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %theta_local_1_V_add = getelementptr [32 x i32]* %theta_local_1_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_1_V_add"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
:13  %theta_local_1_V_loa = load i32* %theta_local_1_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_1_V_loa"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %training_instance_V_3 = getelementptr [32 x i16]* @training_instance_V_1, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="5">
<![CDATA[
:16  %training_instance_V_4 = load i16* %training_instance_V_3, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %theta_local_2_V_add = getelementptr [32 x i32]* %theta_local_2_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_2_V_add"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
:21  %theta_local_2_V_loa = load i32* %theta_local_2_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_2_V_loa"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %training_instance_V_5 = getelementptr [32 x i16]* @training_instance_V_2, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="5">
<![CDATA[
:24  %training_instance_V_6 = load i16* %training_instance_V_5, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %theta_local_3_V_add = getelementptr [32 x i32]* %theta_local_3_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_3_V_add"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
:29  %theta_local_3_V_loa = load i32* %theta_local_3_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_3_V_loa"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %training_instance_V_7 = getelementptr [32 x i16]* @training_instance_V_3, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_7"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="5">
<![CDATA[
:32  %training_instance_V_8 = load i16* %training_instance_V_7, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %theta_local_4_V_add = getelementptr [32 x i32]* %theta_local_4_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_4_V_add"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
:37  %theta_local_4_V_loa = load i32* %theta_local_4_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_4_V_loa"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %training_instance_V_9 = getelementptr [32 x i16]* @training_instance_V_4, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="5">
<![CDATA[
:40  %training_instance_V_10 = load i16* %training_instance_V_9, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_10"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %theta_local_5_V_add = getelementptr [32 x i32]* %theta_local_5_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_5_V_add"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
:45  %theta_local_5_V_loa = load i32* %theta_local_5_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_5_V_loa"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %training_instance_V_11 = getelementptr [32 x i16]* @training_instance_V_5, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_11"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="5">
<![CDATA[
:48  %training_instance_V_12 = load i16* %training_instance_V_11, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_12"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %theta_local_6_V_add = getelementptr [32 x i32]* %theta_local_6_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_6_V_add"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
:53  %theta_local_6_V_loa = load i32* %theta_local_6_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_6_V_loa"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %training_instance_V_13 = getelementptr [32 x i16]* @training_instance_V_6, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_13"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="5">
<![CDATA[
:56  %training_instance_V_14 = load i16* %training_instance_V_13, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_14"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %theta_local_7_V_add = getelementptr [32 x i32]* %theta_local_7_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_7_V_add"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="5">
<![CDATA[
:61  %theta_local_7_V_loa = load i32* %theta_local_7_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_7_V_loa"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %training_instance_V_15 = getelementptr [32 x i16]* @training_instance_V_7, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_15"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="5">
<![CDATA[
:64  %training_instance_V_16 = load i16* %training_instance_V_15, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_16"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %theta_local_8_V_add = getelementptr [32 x i32]* %theta_local_8_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_8_V_add"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
:69  %theta_local_8_V_loa = load i32* %theta_local_8_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_8_V_loa"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %training_instance_V_17 = getelementptr [32 x i16]* @training_instance_V_8, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_17"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="5">
<![CDATA[
:72  %training_instance_V_18 = load i16* %training_instance_V_17, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_18"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %theta_local_9_V_add = getelementptr [32 x i32]* %theta_local_9_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_9_V_add"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="5">
<![CDATA[
:77  %theta_local_9_V_loa = load i32* %theta_local_9_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_9_V_loa"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %training_instance_V_19 = getelementptr [32 x i16]* @training_instance_V_9, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_19"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="5">
<![CDATA[
:80  %training_instance_V_20 = load i16* %training_instance_V_19, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_20"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %theta_local_10_V_ad = getelementptr [32 x i32]* %theta_local_10_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_10_V_ad"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="5">
<![CDATA[
:85  %theta_local_10_V_lo = load i32* %theta_local_10_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_10_V_lo"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %training_instance_V_21 = getelementptr [32 x i16]* @training_instance_V_10, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_21"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="5">
<![CDATA[
:88  %training_instance_V_22 = load i16* %training_instance_V_21, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_22"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %theta_local_11_V_ad = getelementptr [32 x i32]* %theta_local_11_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_11_V_ad"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="5">
<![CDATA[
:93  %theta_local_11_V_lo = load i32* %theta_local_11_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_11_V_lo"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %training_instance_V_23 = getelementptr [32 x i16]* @training_instance_V_11, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_23"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="5">
<![CDATA[
:96  %training_instance_V_24 = load i16* %training_instance_V_23, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_24"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %theta_local_12_V_ad = getelementptr [32 x i32]* %theta_local_12_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_12_V_ad"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="5">
<![CDATA[
:101  %theta_local_12_V_lo = load i32* %theta_local_12_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_12_V_lo"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %training_instance_V_25 = getelementptr [32 x i16]* @training_instance_V_12, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_25"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
:104  %training_instance_V_26 = load i16* %training_instance_V_25, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_26"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %theta_local_13_V_ad = getelementptr [32 x i32]* %theta_local_13_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_13_V_ad"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
:109  %theta_local_13_V_lo = load i32* %theta_local_13_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_13_V_lo"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %training_instance_V_27 = getelementptr [32 x i16]* @training_instance_V_13, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_27"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="5">
<![CDATA[
:112  %training_instance_V_28 = load i16* %training_instance_V_27, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_28"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %theta_local_14_V_ad = getelementptr [32 x i32]* %theta_local_14_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_14_V_ad"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
:117  %theta_local_14_V_lo = load i32* %theta_local_14_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_14_V_lo"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %training_instance_V_29 = getelementptr [32 x i16]* @training_instance_V_14, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_29"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
:120  %training_instance_V_30 = load i16* %training_instance_V_29, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_30"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %theta_local_15_V_ad = getelementptr [32 x i32]* %theta_local_15_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_15_V_ad"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="5">
<![CDATA[
:125  %theta_local_15_V_lo = load i32* %theta_local_15_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_15_V_lo"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %training_instance_V_31 = getelementptr [32 x i16]* @training_instance_V_15, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_31"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
:128  %training_instance_V_32 = load i16* %training_instance_V_31, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_32"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %theta_local_16_V_ad = getelementptr [32 x i32]* %theta_local_16_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_16_V_ad"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
:133  %theta_local_16_V_lo = load i32* %theta_local_16_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_16_V_lo"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %training_instance_V_33 = getelementptr [32 x i16]* @training_instance_V_16, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_33"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="5">
<![CDATA[
:136  %training_instance_V_34 = load i16* %training_instance_V_33, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_34"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %theta_local_17_V_ad = getelementptr [32 x i32]* %theta_local_17_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_17_V_ad"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5">
<![CDATA[
:141  %theta_local_17_V_lo = load i32* %theta_local_17_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_17_V_lo"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %training_instance_V_35 = getelementptr [32 x i16]* @training_instance_V_17, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_35"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="5">
<![CDATA[
:144  %training_instance_V_36 = load i16* %training_instance_V_35, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_36"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %theta_local_18_V_ad = getelementptr [32 x i32]* %theta_local_18_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_18_V_ad"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="5">
<![CDATA[
:149  %theta_local_18_V_lo = load i32* %theta_local_18_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_18_V_lo"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %training_instance_V_37 = getelementptr [32 x i16]* @training_instance_V_18, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_37"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5">
<![CDATA[
:152  %training_instance_V_38 = load i16* %training_instance_V_37, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_38"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %theta_local_19_V_ad = getelementptr [32 x i32]* %theta_local_19_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_19_V_ad"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="5">
<![CDATA[
:157  %theta_local_19_V_lo = load i32* %theta_local_19_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_19_V_lo"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %training_instance_V_39 = getelementptr [32 x i16]* @training_instance_V_19, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_39"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
:160  %training_instance_V_40 = load i16* %training_instance_V_39, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_40"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %theta_local_20_V_ad = getelementptr [32 x i32]* %theta_local_20_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_20_V_ad"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="5">
<![CDATA[
:165  %theta_local_20_V_lo = load i32* %theta_local_20_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_20_V_lo"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %training_instance_V_41 = getelementptr [32 x i16]* @training_instance_V_20, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_41"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="5">
<![CDATA[
:168  %training_instance_V_42 = load i16* %training_instance_V_41, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_42"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %theta_local_21_V_ad = getelementptr [32 x i32]* %theta_local_21_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_21_V_ad"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="5">
<![CDATA[
:173  %theta_local_21_V_lo = load i32* %theta_local_21_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_21_V_lo"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %training_instance_V_43 = getelementptr [32 x i16]* @training_instance_V_21, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_43"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="5">
<![CDATA[
:176  %training_instance_V_44 = load i16* %training_instance_V_43, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_44"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %theta_local_22_V_ad = getelementptr [32 x i32]* %theta_local_22_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_22_V_ad"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="5">
<![CDATA[
:181  %theta_local_22_V_lo = load i32* %theta_local_22_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_22_V_lo"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %training_instance_V_45 = getelementptr [32 x i16]* @training_instance_V_22, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_45"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="5">
<![CDATA[
:184  %training_instance_V_46 = load i16* %training_instance_V_45, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_46"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %theta_local_23_V_ad = getelementptr [32 x i32]* %theta_local_23_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_23_V_ad"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
:189  %theta_local_23_V_lo = load i32* %theta_local_23_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_23_V_lo"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %training_instance_V_47 = getelementptr [32 x i16]* @training_instance_V_23, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_47"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="5">
<![CDATA[
:192  %training_instance_V_48 = load i16* %training_instance_V_47, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_48"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %theta_local_24_V_ad = getelementptr [32 x i32]* %theta_local_24_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_24_V_ad"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
:197  %theta_local_24_V_lo = load i32* %theta_local_24_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_24_V_lo"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %training_instance_V_49 = getelementptr [32 x i16]* @training_instance_V_24, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_49"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
:200  %training_instance_V_50 = load i16* %training_instance_V_49, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_50"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %theta_local_25_V_ad = getelementptr [32 x i32]* %theta_local_25_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_25_V_ad"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="5">
<![CDATA[
:205  %theta_local_25_V_lo = load i32* %theta_local_25_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_25_V_lo"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %training_instance_V_51 = getelementptr [32 x i16]* @training_instance_V_25, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_51"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="5">
<![CDATA[
:208  %training_instance_V_52 = load i16* %training_instance_V_51, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_52"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %theta_local_26_V_ad = getelementptr [32 x i32]* %theta_local_26_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_26_V_ad"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
:213  %theta_local_26_V_lo = load i32* %theta_local_26_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_26_V_lo"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %training_instance_V_53 = getelementptr [32 x i16]* @training_instance_V_26, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_53"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="5">
<![CDATA[
:216  %training_instance_V_54 = load i16* %training_instance_V_53, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_54"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %theta_local_27_V_ad = getelementptr [32 x i32]* %theta_local_27_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_27_V_ad"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="5">
<![CDATA[
:221  %theta_local_27_V_lo = load i32* %theta_local_27_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_27_V_lo"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %training_instance_V_55 = getelementptr [32 x i16]* @training_instance_V_27, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_55"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="5">
<![CDATA[
:224  %training_instance_V_56 = load i16* %training_instance_V_55, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_56"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:228  %theta_local_28_V_ad = getelementptr [32 x i32]* %theta_local_28_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_28_V_ad"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="5">
<![CDATA[
:229  %theta_local_28_V_lo = load i32* %theta_local_28_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_28_V_lo"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231  %training_instance_V_57 = getelementptr [32 x i16]* @training_instance_V_28, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_57"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="5">
<![CDATA[
:232  %training_instance_V_58 = load i16* %training_instance_V_57, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_58"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %theta_local_29_V_ad = getelementptr [32 x i32]* %theta_local_29_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_29_V_ad"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
:237  %theta_local_29_V_lo = load i32* %theta_local_29_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_29_V_lo"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239  %training_instance_V_59 = getelementptr [32 x i16]* @training_instance_V_29, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_59"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="5">
<![CDATA[
:240  %training_instance_V_60 = load i16* %training_instance_V_59, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_60"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %theta_local_30_V_ad = getelementptr [32 x i32]* %theta_local_30_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_30_V_ad"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="5">
<![CDATA[
:245  %theta_local_30_V_lo = load i32* %theta_local_30_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_30_V_lo"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247  %training_instance_V_61 = getelementptr [32 x i16]* @training_instance_V_30, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_61"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="5">
<![CDATA[
:248  %training_instance_V_62 = load i16* %training_instance_V_61, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_62"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252  %theta_local_31_V_ad = getelementptr [32 x i32]* %theta_local_31_V, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="theta_local_31_V_ad"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
:253  %theta_local_31_V_lo = load i32* %theta_local_31_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_31_V_lo"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255  %training_instance_V_63 = getelementptr [32 x i16]* @training_instance_V_31, i64 0, i64 %i_0_i3

]]></Node>
<StgValue><ssdm name="training_instance_V_63"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="5">
<![CDATA[
:256  %training_instance_V_64 = load i16* %training_instance_V_63, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_64"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
:5  %theta_local_0_V_loa = load i32* %theta_local_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_0_V_loa"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="44" op_0_bw="32">
<![CDATA[
:6  %OP1_V_cast = sext i32 %theta_local_0_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="5">
<![CDATA[
:8  %training_instance_V_2 = load i16* %training_instance_V_1, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="44" op_0_bw="16">
<![CDATA[
:9  %OP2_V_cast = sext i16 %training_instance_V_2 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:10  %p_Val2_2 = mul i44 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %p_Val2_4 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
:13  %theta_local_1_V_loa = load i32* %theta_local_1_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_1_V_loa"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="44" op_0_bw="32">
<![CDATA[
:14  %OP1_V_cast_21 = sext i32 %theta_local_1_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_cast_21"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="5">
<![CDATA[
:16  %training_instance_V_4 = load i16* %training_instance_V_3, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_4"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="44" op_0_bw="16">
<![CDATA[
:17  %OP2_V_cast_22 = sext i16 %training_instance_V_4 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_cast_22"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:18  %p_Val2_2_1 = mul i44 %OP1_V_cast_21, %OP2_V_cast_22

]]></Node>
<StgValue><ssdm name="p_Val2_2_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %p_Val2_4_1 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_1, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
:21  %theta_local_2_V_loa = load i32* %theta_local_2_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_2_V_loa"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="44" op_0_bw="32">
<![CDATA[
:22  %OP1_V_2_cast = sext i32 %theta_local_2_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="5">
<![CDATA[
:24  %training_instance_V_6 = load i16* %training_instance_V_5, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_6"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="44" op_0_bw="16">
<![CDATA[
:25  %OP2_V_1_cast = sext i16 %training_instance_V_6 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:26  %p_Val2_2_2 = mul i44 %OP1_V_2_cast, %OP2_V_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %p_Val2_4_2 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_2, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
:29  %theta_local_3_V_loa = load i32* %theta_local_3_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_3_V_loa"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="44" op_0_bw="32">
<![CDATA[
:30  %OP1_V_3_cast = sext i32 %theta_local_3_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="5">
<![CDATA[
:32  %training_instance_V_8 = load i16* %training_instance_V_7, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_8"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="44" op_0_bw="16">
<![CDATA[
:33  %OP2_V_3_cast = sext i16 %training_instance_V_8 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:34  %p_Val2_2_3 = mul i44 %OP1_V_3_cast, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_3"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %p_Val2_4_3 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_3, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
:37  %theta_local_4_V_loa = load i32* %theta_local_4_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_4_V_loa"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="44" op_0_bw="32">
<![CDATA[
:38  %OP1_V_4_cast = sext i32 %theta_local_4_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="5">
<![CDATA[
:40  %training_instance_V_10 = load i16* %training_instance_V_9, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_10"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="44" op_0_bw="16">
<![CDATA[
:41  %OP2_V_4_cast = sext i16 %training_instance_V_10 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_4_cast"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:42  %p_Val2_2_4 = mul i44 %OP1_V_4_cast, %OP2_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_4"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %p_Val2_4_4 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_4, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_4"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
:45  %theta_local_5_V_loa = load i32* %theta_local_5_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_5_V_loa"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="44" op_0_bw="32">
<![CDATA[
:46  %OP1_V_5_cast = sext i32 %theta_local_5_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="5">
<![CDATA[
:48  %training_instance_V_12 = load i16* %training_instance_V_11, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_12"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="44" op_0_bw="16">
<![CDATA[
:49  %OP2_V_5_cast = sext i16 %training_instance_V_12 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:50  %p_Val2_2_5 = mul i44 %OP1_V_5_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_5"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %p_Val2_4_5 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_5, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_5"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
:53  %theta_local_6_V_loa = load i32* %theta_local_6_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_6_V_loa"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="44" op_0_bw="32">
<![CDATA[
:54  %OP1_V_6_cast = sext i32 %theta_local_6_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="5">
<![CDATA[
:56  %training_instance_V_14 = load i16* %training_instance_V_13, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_14"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="44" op_0_bw="16">
<![CDATA[
:57  %OP2_V_6_cast = sext i16 %training_instance_V_14 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_6_cast"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:58  %p_Val2_2_6 = mul i44 %OP1_V_6_cast, %OP2_V_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_6"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59  %p_Val2_4_6 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_6, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_6"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="5">
<![CDATA[
:61  %theta_local_7_V_loa = load i32* %theta_local_7_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_7_V_loa"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="44" op_0_bw="32">
<![CDATA[
:62  %OP1_V_7_cast = sext i32 %theta_local_7_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="5">
<![CDATA[
:64  %training_instance_V_16 = load i16* %training_instance_V_15, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_16"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="44" op_0_bw="16">
<![CDATA[
:65  %OP2_V_7_cast = sext i16 %training_instance_V_16 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_7_cast"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:66  %p_Val2_2_7 = mul i44 %OP1_V_7_cast, %OP2_V_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_7"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:67  %p_Val2_4_7 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_7, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_7"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
:69  %theta_local_8_V_loa = load i32* %theta_local_8_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_8_V_loa"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="44" op_0_bw="32">
<![CDATA[
:70  %OP1_V_8_cast = sext i32 %theta_local_8_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="5">
<![CDATA[
:72  %training_instance_V_18 = load i16* %training_instance_V_17, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_18"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="44" op_0_bw="16">
<![CDATA[
:73  %OP2_V_8_cast = sext i16 %training_instance_V_18 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_8_cast"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:74  %p_Val2_2_8 = mul i44 %OP1_V_8_cast, %OP2_V_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_8"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %p_Val2_4_8 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_8, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_8"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="5">
<![CDATA[
:77  %theta_local_9_V_loa = load i32* %theta_local_9_V_add, align 4

]]></Node>
<StgValue><ssdm name="theta_local_9_V_loa"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="44" op_0_bw="32">
<![CDATA[
:78  %OP1_V_9_cast = sext i32 %theta_local_9_V_loa to i44

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="5">
<![CDATA[
:80  %training_instance_V_20 = load i16* %training_instance_V_19, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_20"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="44" op_0_bw="16">
<![CDATA[
:81  %OP2_V_9_cast = sext i16 %training_instance_V_20 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_9_cast"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:82  %p_Val2_2_9 = mul i44 %OP1_V_9_cast, %OP2_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_9"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %p_Val2_4_9 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_9, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_9"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="5">
<![CDATA[
:85  %theta_local_10_V_lo = load i32* %theta_local_10_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_10_V_lo"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="44" op_0_bw="32">
<![CDATA[
:86  %OP1_V_10_cast = sext i32 %theta_local_10_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="5">
<![CDATA[
:88  %training_instance_V_22 = load i16* %training_instance_V_21, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_22"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="44" op_0_bw="16">
<![CDATA[
:89  %OP2_V_2_cast = sext i16 %training_instance_V_22 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:90  %p_Val2_2_s = mul i44 %OP1_V_10_cast, %OP2_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_s"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91  %p_Val2_4_s = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_s, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_s"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="5">
<![CDATA[
:93  %theta_local_11_V_lo = load i32* %theta_local_11_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_11_V_lo"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="44" op_0_bw="32">
<![CDATA[
:94  %OP1_V_11_cast = sext i32 %theta_local_11_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_11_cast"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="5">
<![CDATA[
:96  %training_instance_V_24 = load i16* %training_instance_V_23, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_24"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="44" op_0_bw="16">
<![CDATA[
:97  %OP2_V_10_cast = sext i16 %training_instance_V_24 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_10_cast"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:98  %p_Val2_2_10 = mul i44 %OP1_V_11_cast, %OP2_V_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_10"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:99  %p_Val2_4_10 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_10, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_10"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="5">
<![CDATA[
:101  %theta_local_12_V_lo = load i32* %theta_local_12_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_12_V_lo"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="44" op_0_bw="32">
<![CDATA[
:102  %OP1_V_12_cast = sext i32 %theta_local_12_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
:104  %training_instance_V_26 = load i16* %training_instance_V_25, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_26"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="44" op_0_bw="16">
<![CDATA[
:105  %OP2_V_11_cast = sext i16 %training_instance_V_26 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_11_cast"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:106  %p_Val2_2_11 = mul i44 %OP1_V_12_cast, %OP2_V_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_11"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:107  %p_Val2_4_11 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_11, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_11"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
:109  %theta_local_13_V_lo = load i32* %theta_local_13_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_13_V_lo"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="44" op_0_bw="32">
<![CDATA[
:110  %OP1_V_13_cast = sext i32 %theta_local_13_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_13_cast"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="5">
<![CDATA[
:112  %training_instance_V_28 = load i16* %training_instance_V_27, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_28"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="44" op_0_bw="16">
<![CDATA[
:113  %OP2_V_12_cast = sext i16 %training_instance_V_28 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_12_cast"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:114  %p_Val2_2_12 = mul i44 %OP1_V_13_cast, %OP2_V_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_12"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:115  %p_Val2_4_12 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_12, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_12"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
:117  %theta_local_14_V_lo = load i32* %theta_local_14_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_14_V_lo"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="44" op_0_bw="32">
<![CDATA[
:118  %OP1_V_14_cast = sext i32 %theta_local_14_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_14_cast"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
:120  %training_instance_V_30 = load i16* %training_instance_V_29, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_30"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="44" op_0_bw="16">
<![CDATA[
:121  %OP2_V_13_cast = sext i16 %training_instance_V_30 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_13_cast"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:122  %p_Val2_2_13 = mul i44 %OP1_V_14_cast, %OP2_V_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_13"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:123  %p_Val2_4_13 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_13, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_13"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="5">
<![CDATA[
:125  %theta_local_15_V_lo = load i32* %theta_local_15_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_15_V_lo"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="44" op_0_bw="32">
<![CDATA[
:126  %OP1_V_15_cast = sext i32 %theta_local_15_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_15_cast"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
:128  %training_instance_V_32 = load i16* %training_instance_V_31, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_32"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="44" op_0_bw="16">
<![CDATA[
:129  %OP2_V_14_cast = sext i16 %training_instance_V_32 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_14_cast"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:130  %p_Val2_2_14 = mul i44 %OP1_V_15_cast, %OP2_V_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_14"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:131  %p_Val2_4_14 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_14, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_14"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
:133  %theta_local_16_V_lo = load i32* %theta_local_16_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_16_V_lo"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="44" op_0_bw="32">
<![CDATA[
:134  %OP1_V_16_cast = sext i32 %theta_local_16_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_16_cast"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="5">
<![CDATA[
:136  %training_instance_V_34 = load i16* %training_instance_V_33, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_34"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="44" op_0_bw="16">
<![CDATA[
:137  %OP2_V_15_cast = sext i16 %training_instance_V_34 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_15_cast"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:138  %p_Val2_2_15 = mul i44 %OP1_V_16_cast, %OP2_V_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_15"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:139  %p_Val2_4_15 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_15, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_15"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5">
<![CDATA[
:141  %theta_local_17_V_lo = load i32* %theta_local_17_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_17_V_lo"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="44" op_0_bw="32">
<![CDATA[
:142  %OP1_V_17_cast = sext i32 %theta_local_17_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_17_cast"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="5">
<![CDATA[
:144  %training_instance_V_36 = load i16* %training_instance_V_35, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_36"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="44" op_0_bw="16">
<![CDATA[
:145  %OP2_V_16_cast = sext i16 %training_instance_V_36 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_16_cast"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:146  %p_Val2_2_16 = mul i44 %OP1_V_17_cast, %OP2_V_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_16"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:147  %p_Val2_4_16 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_16, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_16"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="5">
<![CDATA[
:149  %theta_local_18_V_lo = load i32* %theta_local_18_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_18_V_lo"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="44" op_0_bw="32">
<![CDATA[
:150  %OP1_V_18_cast = sext i32 %theta_local_18_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_18_cast"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5">
<![CDATA[
:152  %training_instance_V_38 = load i16* %training_instance_V_37, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_38"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="44" op_0_bw="16">
<![CDATA[
:153  %OP2_V_17_cast = sext i16 %training_instance_V_38 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_17_cast"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:154  %p_Val2_2_17 = mul i44 %OP1_V_18_cast, %OP2_V_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_17"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:155  %p_Val2_4_17 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_17, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_17"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="5">
<![CDATA[
:157  %theta_local_19_V_lo = load i32* %theta_local_19_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_19_V_lo"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="44" op_0_bw="32">
<![CDATA[
:158  %OP1_V_19_cast = sext i32 %theta_local_19_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_19_cast"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
:160  %training_instance_V_40 = load i16* %training_instance_V_39, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_40"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="44" op_0_bw="16">
<![CDATA[
:161  %OP2_V_18_cast = sext i16 %training_instance_V_40 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_18_cast"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:162  %p_Val2_2_18 = mul i44 %OP1_V_19_cast, %OP2_V_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_18"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:163  %p_Val2_4_18 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_18, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_18"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="5">
<![CDATA[
:165  %theta_local_20_V_lo = load i32* %theta_local_20_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_20_V_lo"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="44" op_0_bw="32">
<![CDATA[
:166  %OP1_V_20_cast = sext i32 %theta_local_20_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_20_cast"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="5">
<![CDATA[
:168  %training_instance_V_42 = load i16* %training_instance_V_41, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_42"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="44" op_0_bw="16">
<![CDATA[
:169  %OP2_V_19_cast = sext i16 %training_instance_V_42 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_19_cast"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:170  %p_Val2_2_19 = mul i44 %OP1_V_20_cast, %OP2_V_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_19"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:171  %p_Val2_4_19 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_19, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_19"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="5">
<![CDATA[
:173  %theta_local_21_V_lo = load i32* %theta_local_21_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_21_V_lo"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="44" op_0_bw="32">
<![CDATA[
:174  %OP1_V_21_cast = sext i32 %theta_local_21_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_21_cast"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="5">
<![CDATA[
:176  %training_instance_V_44 = load i16* %training_instance_V_43, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_44"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="44" op_0_bw="16">
<![CDATA[
:177  %OP2_V_20_cast = sext i16 %training_instance_V_44 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_20_cast"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:178  %p_Val2_2_20 = mul i44 %OP1_V_21_cast, %OP2_V_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_20"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:179  %p_Val2_4_20 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_20, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_20"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="5">
<![CDATA[
:181  %theta_local_22_V_lo = load i32* %theta_local_22_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_22_V_lo"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="44" op_0_bw="32">
<![CDATA[
:182  %OP1_V_22_cast = sext i32 %theta_local_22_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_22_cast"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="5">
<![CDATA[
:184  %training_instance_V_46 = load i16* %training_instance_V_45, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_46"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="44" op_0_bw="16">
<![CDATA[
:185  %OP2_V_21_cast = sext i16 %training_instance_V_46 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_21_cast"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:186  %p_Val2_2_21 = mul i44 %OP1_V_22_cast, %OP2_V_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_21"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:187  %p_Val2_4_21 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_21, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_21"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
:189  %theta_local_23_V_lo = load i32* %theta_local_23_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_23_V_lo"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="44" op_0_bw="32">
<![CDATA[
:190  %OP1_V_23_cast = sext i32 %theta_local_23_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_23_cast"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="5">
<![CDATA[
:192  %training_instance_V_48 = load i16* %training_instance_V_47, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_48"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="44" op_0_bw="16">
<![CDATA[
:193  %OP2_V_22_cast = sext i16 %training_instance_V_48 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_22_cast"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:194  %p_Val2_2_22 = mul i44 %OP1_V_23_cast, %OP2_V_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_22"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:195  %p_Val2_4_22 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_22, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_22"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
:197  %theta_local_24_V_lo = load i32* %theta_local_24_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_24_V_lo"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="44" op_0_bw="32">
<![CDATA[
:198  %OP1_V_24_cast = sext i32 %theta_local_24_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_24_cast"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
:200  %training_instance_V_50 = load i16* %training_instance_V_49, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_50"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="44" op_0_bw="16">
<![CDATA[
:201  %OP2_V_23_cast = sext i16 %training_instance_V_50 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_23_cast"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:202  %p_Val2_2_23 = mul i44 %OP1_V_24_cast, %OP2_V_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_23"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:203  %p_Val2_4_23 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_23, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_23"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="5">
<![CDATA[
:205  %theta_local_25_V_lo = load i32* %theta_local_25_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_25_V_lo"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="44" op_0_bw="32">
<![CDATA[
:206  %OP1_V_25_cast = sext i32 %theta_local_25_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_25_cast"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="5">
<![CDATA[
:208  %training_instance_V_52 = load i16* %training_instance_V_51, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_52"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="44" op_0_bw="16">
<![CDATA[
:209  %OP2_V_24_cast = sext i16 %training_instance_V_52 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_24_cast"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:210  %p_Val2_2_24 = mul i44 %OP1_V_25_cast, %OP2_V_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_24"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:211  %p_Val2_4_24 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_24, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_24"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
:213  %theta_local_26_V_lo = load i32* %theta_local_26_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_26_V_lo"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="44" op_0_bw="32">
<![CDATA[
:214  %OP1_V_26_cast = sext i32 %theta_local_26_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_26_cast"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="5">
<![CDATA[
:216  %training_instance_V_54 = load i16* %training_instance_V_53, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_54"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="44" op_0_bw="16">
<![CDATA[
:217  %OP2_V_25_cast = sext i16 %training_instance_V_54 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_25_cast"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:218  %p_Val2_2_25 = mul i44 %OP1_V_26_cast, %OP2_V_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_25"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:219  %p_Val2_4_25 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_25, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_25"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="5">
<![CDATA[
:221  %theta_local_27_V_lo = load i32* %theta_local_27_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_27_V_lo"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="44" op_0_bw="32">
<![CDATA[
:222  %OP1_V_27_cast = sext i32 %theta_local_27_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_27_cast"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="5">
<![CDATA[
:224  %training_instance_V_56 = load i16* %training_instance_V_55, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_56"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="44" op_0_bw="16">
<![CDATA[
:225  %OP2_V_26_cast = sext i16 %training_instance_V_56 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_26_cast"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:226  %p_Val2_2_26 = mul i44 %OP1_V_27_cast, %OP2_V_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_26"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:227  %p_Val2_4_26 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_26, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_26"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="5">
<![CDATA[
:229  %theta_local_28_V_lo = load i32* %theta_local_28_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_28_V_lo"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="44" op_0_bw="32">
<![CDATA[
:230  %OP1_V_28_cast = sext i32 %theta_local_28_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_28_cast"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="5">
<![CDATA[
:232  %training_instance_V_58 = load i16* %training_instance_V_57, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_58"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="44" op_0_bw="16">
<![CDATA[
:233  %OP2_V_27_cast = sext i16 %training_instance_V_58 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_27_cast"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:234  %p_Val2_2_27 = mul i44 %OP1_V_28_cast, %OP2_V_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_27"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:235  %p_Val2_4_27 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_27, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_27"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
:237  %theta_local_29_V_lo = load i32* %theta_local_29_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_29_V_lo"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="44" op_0_bw="32">
<![CDATA[
:238  %OP1_V_29_cast = sext i32 %theta_local_29_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_29_cast"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="5">
<![CDATA[
:240  %training_instance_V_60 = load i16* %training_instance_V_59, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_60"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="44" op_0_bw="16">
<![CDATA[
:241  %OP2_V_28_cast = sext i16 %training_instance_V_60 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_28_cast"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:242  %p_Val2_2_28 = mul i44 %OP1_V_29_cast, %OP2_V_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_28"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:243  %p_Val2_4_28 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_28, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_28"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="5">
<![CDATA[
:245  %theta_local_30_V_lo = load i32* %theta_local_30_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_30_V_lo"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="44" op_0_bw="32">
<![CDATA[
:246  %OP1_V_30_cast = sext i32 %theta_local_30_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_30_cast"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="5">
<![CDATA[
:248  %training_instance_V_62 = load i16* %training_instance_V_61, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_62"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="44" op_0_bw="16">
<![CDATA[
:249  %OP2_V_29_cast = sext i16 %training_instance_V_62 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_29_cast"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:250  %p_Val2_2_29 = mul i44 %OP1_V_30_cast, %OP2_V_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_29"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:251  %p_Val2_4_29 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_29, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_29"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
:253  %theta_local_31_V_lo = load i32* %theta_local_31_V_ad, align 4

]]></Node>
<StgValue><ssdm name="theta_local_31_V_lo"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="44" op_0_bw="32">
<![CDATA[
:254  %OP1_V_31_cast = sext i32 %theta_local_31_V_lo to i44

]]></Node>
<StgValue><ssdm name="OP1_V_31_cast"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="5">
<![CDATA[
:256  %training_instance_V_64 = load i16* %training_instance_V_63, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_64"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="44" op_0_bw="16">
<![CDATA[
:257  %OP2_V_30_cast = sext i16 %training_instance_V_64 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_30_cast"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:258  %p_Val2_2_30 = mul i44 %OP1_V_31_cast, %OP2_V_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_30"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:259  %p_Val2_4_30 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_2_30, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_4_30"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:260  %tmp4 = add i32 %p_Val2_4, %p_Val2_4_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:261  %tmp5 = add i32 %p_Val2_4_2, %p_Val2_4_3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp3 = add i32 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:263  %tmp7 = add i32 %p_Val2_4_4, %p_Val2_4_5

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %tmp8 = add i32 %p_Val2_4_6, %p_Val2_4_7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %tmp6 = add i32 %tmp8, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp11 = add i32 %p_Val2_4_8, %p_Val2_4_9

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp12 = add i32 %p_Val2_4_s, %p_Val2_4_10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269  %tmp10 = add i32 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %tmp14 = add i32 %p_Val2_4_11, %p_Val2_4_12

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:271  %tmp15 = add i32 %p_Val2_4_13, %p_Val2_4_14

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:272  %tmp13 = add i32 %tmp15, %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273  %tmp9 = add i32 %tmp13, %tmp10

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %tmp19 = add i32 %p_Val2_4_15, %p_Val2_4_16

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %tmp20 = add i32 %p_Val2_4_17, %p_Val2_4_18

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %tmp18 = add i32 %tmp20, %tmp19

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %tmp22 = add i32 %p_Val2_4_19, %p_Val2_4_20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:279  %tmp23 = add i32 %p_Val2_4_21, %p_Val2_4_22

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp21 = add i32 %tmp23, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:282  %tmp26 = add i32 %p_Val2_4_23, %p_Val2_4_24

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:283  %tmp27 = add i32 %p_Val2_4_25, %p_Val2_4_26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:284  %tmp25 = add i32 %tmp27, %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:285  %tmp29 = add i32 %p_Val2_4_27, %p_Val2_4_28

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp30 = add i32 %p_Val2_4_29, %p_Val2_4_30

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:287  %tmp28 = add i32 %tmp30, %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:288  %tmp24 = add i32 %tmp28, %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %tmp2 = add i32 %tmp6, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp1 = add i32 %tmp9, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:281  %tmp17 = add i32 %tmp21, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %tmp16 = add i32 %tmp24, %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290  %tmp_8 = add i32 %tmp16, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %p_Val2_5_s = add i32 %p_Val2_s, %tmp_8

]]></Node>
<StgValue><ssdm name="p_Val2_5_s"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:292  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:293  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
dotProduct.exit_ifconv:2  %index_V_2 = call i12 @_ssdm_op_PartSelect.i12.i32.i32.i32(i32 %p_Val2_s, i32 11, i32 22)

]]></Node>
<StgValue><ssdm name="index_V_2"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
dotProduct.exit_ifconv:3  %p_Val2_3 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %index_V_2, i11 0)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
dotProduct.exit_ifconv:4  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
dotProduct.exit_ifconv:5  %p_Val2_5 = sub i23 0, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
dotProduct.exit_ifconv:6  %tmp_s = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %p_Val2_5, i32 11, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dotProduct.exit_ifconv:7  %index_V = sub i12 -2048, %tmp_s

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
dotProduct.exit_ifconv:8  %p_056_0_i_i = select i1 %tmp, i12 %index_V, i12 %index_V_2

]]></Node>
<StgValue><ssdm name="p_056_0_i_i"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="12">
<![CDATA[
dotProduct.exit_ifconv:9  %tmp_4 = zext i12 %p_056_0_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
dotProduct.exit_ifconv:10  %lut_V_addr = getelementptr [2048 x i10]* @lut_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="lut_V_addr"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="11">
<![CDATA[
dotProduct.exit_ifconv:11  %p_Val2_6 = load i10* %lut_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="421" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
dotProduct.exit_ifconv:0  %tmp_1 = icmp sgt i32 %p_Val2_s, 2097152

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
dotProduct.exit_ifconv:1  %tmp_3 = icmp slt i32 %p_Val2_s, -2097152

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="11">
<![CDATA[
dotProduct.exit_ifconv:11  %p_Val2_6 = load i10* %lut_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
dotProduct.exit_ifconv:12  %tmp_9 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %p_Val2_6, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="20" op_0_bw="19">
<![CDATA[
dotProduct.exit_ifconv:13  %tmp_9_cast = zext i19 %tmp_9 to i20

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dotProduct.exit_ifconv:14  %sel_tmp1 = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dotProduct.exit_ifconv:15  %sel_tmp2 = and i1 %tmp_3, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
dotProduct.exit_ifconv:16  %sel_tmp = select i1 %sel_tmp2, i20 0, i20 -524288

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dotProduct.exit_ifconv:17  %tmp_7 = or i1 %sel_tmp2, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
dotProduct.exit_ifconv:18  %p_Val2_7 = select i1 %tmp_7, i20 %sel_tmp, i20 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="28" op_0_bw="20">
<![CDATA[
dotProduct.exit_ifconv:19  %p_Val2_8_cast = zext i20 %p_Val2_7 to i28

]]></Node>
<StgValue><ssdm name="p_Val2_8_cast"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="27" op_0_bw="27" op_1_bw="8" op_2_bw="19">
<![CDATA[
dotProduct.exit_ifconv:20  %tmp_5 = call i27 @_ssdm_op_BitConcatenate.i27.i8.i19(i8 %training_label_V_rea, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="28" op_0_bw="27">
<![CDATA[
dotProduct.exit_ifconv:21  %tmp_11_cast = zext i27 %tmp_5 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dotProduct.exit_ifconv:22  %p_Val2_s_24 = sub i28 %p_Val2_8_cast, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s_24"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="44" op_0_bw="28">
<![CDATA[
dotProduct.exit_ifconv:23  %OP1_V_1_cast = sext i28 %p_Val2_s_24 to i44

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
dotProduct.exit_ifconv:24  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_0_i1 = phi i6 [ 0, %dotProduct.exit_ifconv ], [ %i_1, %4 ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond18_i = icmp eq i6 %i_0_i1, -32

]]></Node>
<StgValue><ssdm name="exitcond18_i"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_1 = add i6 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond18_i, label %computeGradient.exit.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="6">
<![CDATA[
:3  %i_0_i4 = zext i6 %i_0_i1 to i64

]]></Node>
<StgValue><ssdm name="i_0_i4"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %training_instance_V_65 = getelementptr [32 x i16]* @training_instance_V_s, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_65"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="5">
<![CDATA[
:5  %training_instance_V_66 = load i16* %training_instance_V_65, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_66"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %training_instance_V_67 = getelementptr [32 x i16]* @training_instance_V_1, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_67"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="5">
<![CDATA[
:12  %training_instance_V_68 = load i16* %training_instance_V_67, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_68"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %training_instance_V_69 = getelementptr [32 x i16]* @training_instance_V_2, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_69"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="5">
<![CDATA[
:19  %training_instance_V_70 = load i16* %training_instance_V_69, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_70"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %training_instance_V_71 = getelementptr [32 x i16]* @training_instance_V_3, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_71"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="5">
<![CDATA[
:26  %training_instance_V_72 = load i16* %training_instance_V_71, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_72"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %training_instance_V_73 = getelementptr [32 x i16]* @training_instance_V_4, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_73"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="5">
<![CDATA[
:33  %training_instance_V_74 = load i16* %training_instance_V_73, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_74"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %training_instance_V_75 = getelementptr [32 x i16]* @training_instance_V_5, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_75"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="5">
<![CDATA[
:40  %training_instance_V_76 = load i16* %training_instance_V_75, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_76"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %training_instance_V_77 = getelementptr [32 x i16]* @training_instance_V_6, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_77"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="5">
<![CDATA[
:47  %training_instance_V_78 = load i16* %training_instance_V_77, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_78"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %training_instance_V_79 = getelementptr [32 x i16]* @training_instance_V_7, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_79"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="5">
<![CDATA[
:54  %training_instance_V_80 = load i16* %training_instance_V_79, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_80"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %training_instance_V_81 = getelementptr [32 x i16]* @training_instance_V_8, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_81"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="5">
<![CDATA[
:61  %training_instance_V_82 = load i16* %training_instance_V_81, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_82"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %training_instance_V_83 = getelementptr [32 x i16]* @training_instance_V_9, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_83"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="5">
<![CDATA[
:68  %training_instance_V_84 = load i16* %training_instance_V_83, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_84"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %training_instance_V_85 = getelementptr [32 x i16]* @training_instance_V_10, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_85"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="5">
<![CDATA[
:75  %training_instance_V_86 = load i16* %training_instance_V_85, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_86"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %training_instance_V_87 = getelementptr [32 x i16]* @training_instance_V_11, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_87"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="5">
<![CDATA[
:82  %training_instance_V_88 = load i16* %training_instance_V_87, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_88"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %training_instance_V_89 = getelementptr [32 x i16]* @training_instance_V_12, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_89"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="5">
<![CDATA[
:89  %training_instance_V_90 = load i16* %training_instance_V_89, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_90"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %training_instance_V_91 = getelementptr [32 x i16]* @training_instance_V_13, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_91"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="5">
<![CDATA[
:96  %training_instance_V_92 = load i16* %training_instance_V_91, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_92"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %training_instance_V_93 = getelementptr [32 x i16]* @training_instance_V_14, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_93"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="5">
<![CDATA[
:103  %training_instance_V_94 = load i16* %training_instance_V_93, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_94"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %training_instance_V_95 = getelementptr [32 x i16]* @training_instance_V_15, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_95"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="5">
<![CDATA[
:110  %training_instance_V_96 = load i16* %training_instance_V_95, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_96"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %training_instance_V_97 = getelementptr [32 x i16]* @training_instance_V_16, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_97"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="5">
<![CDATA[
:117  %training_instance_V_98 = load i16* %training_instance_V_97, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_98"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %training_instance_V_99 = getelementptr [32 x i16]* @training_instance_V_17, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_99"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="5">
<![CDATA[
:124  %training_instance_V_100 = load i16* %training_instance_V_99, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_100"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %training_instance_V_101 = getelementptr [32 x i16]* @training_instance_V_18, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_101"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="5">
<![CDATA[
:131  %training_instance_V_102 = load i16* %training_instance_V_101, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_102"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %training_instance_V_103 = getelementptr [32 x i16]* @training_instance_V_19, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_103"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="5">
<![CDATA[
:138  %training_instance_V_104 = load i16* %training_instance_V_103, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_104"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %training_instance_V_105 = getelementptr [32 x i16]* @training_instance_V_20, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_105"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="5">
<![CDATA[
:145  %training_instance_V_106 = load i16* %training_instance_V_105, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_106"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %training_instance_V_107 = getelementptr [32 x i16]* @training_instance_V_21, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_107"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="5">
<![CDATA[
:152  %training_instance_V_108 = load i16* %training_instance_V_107, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_108"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %training_instance_V_109 = getelementptr [32 x i16]* @training_instance_V_22, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_109"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="5">
<![CDATA[
:159  %training_instance_V_110 = load i16* %training_instance_V_109, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_110"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %training_instance_V_111 = getelementptr [32 x i16]* @training_instance_V_23, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_111"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="5">
<![CDATA[
:166  %training_instance_V_112 = load i16* %training_instance_V_111, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_112"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %training_instance_V_113 = getelementptr [32 x i16]* @training_instance_V_24, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_113"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="5">
<![CDATA[
:173  %training_instance_V_114 = load i16* %training_instance_V_113, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_114"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %training_instance_V_115 = getelementptr [32 x i16]* @training_instance_V_25, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_115"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="5">
<![CDATA[
:180  %training_instance_V_116 = load i16* %training_instance_V_115, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_116"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %training_instance_V_117 = getelementptr [32 x i16]* @training_instance_V_26, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_117"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="5">
<![CDATA[
:187  %training_instance_V_118 = load i16* %training_instance_V_117, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_118"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %training_instance_V_119 = getelementptr [32 x i16]* @training_instance_V_27, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_119"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="5">
<![CDATA[
:194  %training_instance_V_120 = load i16* %training_instance_V_119, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_120"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %training_instance_V_121 = getelementptr [32 x i16]* @training_instance_V_28, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_121"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="5">
<![CDATA[
:201  %training_instance_V_122 = load i16* %training_instance_V_121, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_122"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %training_instance_V_123 = getelementptr [32 x i16]* @training_instance_V_29, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_123"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="5">
<![CDATA[
:208  %training_instance_V_124 = load i16* %training_instance_V_123, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_124"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %training_instance_V_125 = getelementptr [32 x i16]* @training_instance_V_30, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_125"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="5">
<![CDATA[
:215  %training_instance_V_126 = load i16* %training_instance_V_125, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_126"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221  %training_instance_V_127 = getelementptr [32 x i16]* @training_instance_V_31, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="training_instance_V_127"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="5">
<![CDATA[
:222  %training_instance_V_128 = load i16* %training_instance_V_127, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_128"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="5">
<![CDATA[
:5  %training_instance_V_66 = load i16* %training_instance_V_65, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_66"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="44" op_0_bw="16">
<![CDATA[
:6  %OP2_V_110_cast = sext i16 %training_instance_V_66 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_110_cast"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:7  %p_Val2_9 = mul i44 %OP1_V_1_cast, %OP2_V_110_cast

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_9, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %gradient_0_V_addr = getelementptr [32 x i32]* %gradient_0_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_0_V_addr"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_10, i32* %gradient_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="5">
<![CDATA[
:12  %training_instance_V_68 = load i16* %training_instance_V_67, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_68"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="44" op_0_bw="16">
<![CDATA[
:13  %OP2_V_1_1_cast = sext i16 %training_instance_V_68 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_cast"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:14  %p_Val2_15_1 = mul i44 %OP1_V_1_cast, %OP2_V_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_1"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_28_1 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_1, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %gradient_1_V_addr = getelementptr [32 x i32]* %gradient_1_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_1_V_addr"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:17  store i32 %tmp_28_1, i32* %gradient_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="5">
<![CDATA[
:19  %training_instance_V_70 = load i16* %training_instance_V_69, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_70"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="44" op_0_bw="16">
<![CDATA[
:20  %OP2_V_1_2_cast = sext i16 %training_instance_V_70 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_2_cast"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:21  %p_Val2_15_2 = mul i44 %OP1_V_1_cast, %OP2_V_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_2"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_28_2 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_2, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %gradient_2_V_addr = getelementptr [32 x i32]* %gradient_2_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_2_V_addr"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:24  store i32 %tmp_28_2, i32* %gradient_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="5">
<![CDATA[
:26  %training_instance_V_72 = load i16* %training_instance_V_71, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_72"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="44" op_0_bw="16">
<![CDATA[
:27  %OP2_V_1_3_cast = sext i16 %training_instance_V_72 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_3_cast"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:28  %p_Val2_15_3 = mul i44 %OP1_V_1_cast, %OP2_V_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_3"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_28_3 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_3, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %gradient_3_V_addr = getelementptr [32 x i32]* %gradient_3_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_3_V_addr"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:31  store i32 %tmp_28_3, i32* %gradient_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="5">
<![CDATA[
:33  %training_instance_V_74 = load i16* %training_instance_V_73, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_74"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="44" op_0_bw="16">
<![CDATA[
:34  %OP2_V_1_4_cast = sext i16 %training_instance_V_74 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_4_cast"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:35  %p_Val2_15_4 = mul i44 %OP1_V_1_cast, %OP2_V_1_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_4"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_28_4 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_4, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %gradient_4_V_addr = getelementptr [32 x i32]* %gradient_4_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_4_V_addr"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:38  store i32 %tmp_28_4, i32* %gradient_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="5">
<![CDATA[
:40  %training_instance_V_76 = load i16* %training_instance_V_75, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_76"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="44" op_0_bw="16">
<![CDATA[
:41  %OP2_V_1_5_cast = sext i16 %training_instance_V_76 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_5_cast"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:42  %p_Val2_15_5 = mul i44 %OP1_V_1_cast, %OP2_V_1_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_5"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_28_5 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_5, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %gradient_5_V_addr = getelementptr [32 x i32]* %gradient_5_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_5_V_addr"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:45  store i32 %tmp_28_5, i32* %gradient_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="5">
<![CDATA[
:47  %training_instance_V_78 = load i16* %training_instance_V_77, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_78"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="44" op_0_bw="16">
<![CDATA[
:48  %OP2_V_1_6_cast = sext i16 %training_instance_V_78 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_6_cast"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:49  %p_Val2_15_6 = mul i44 %OP1_V_1_cast, %OP2_V_1_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_6"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  %tmp_28_6 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_6, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %gradient_6_V_addr = getelementptr [32 x i32]* %gradient_6_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_6_V_addr"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:52  store i32 %tmp_28_6, i32* %gradient_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="5">
<![CDATA[
:54  %training_instance_V_80 = load i16* %training_instance_V_79, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_80"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="44" op_0_bw="16">
<![CDATA[
:55  %OP2_V_1_7_cast = sext i16 %training_instance_V_80 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_7_cast"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:56  %p_Val2_15_7 = mul i44 %OP1_V_1_cast, %OP2_V_1_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_7"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %tmp_28_7 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_7, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %gradient_7_V_addr = getelementptr [32 x i32]* %gradient_7_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_7_V_addr"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:59  store i32 %tmp_28_7, i32* %gradient_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="5">
<![CDATA[
:61  %training_instance_V_82 = load i16* %training_instance_V_81, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_82"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="44" op_0_bw="16">
<![CDATA[
:62  %OP2_V_1_8_cast = sext i16 %training_instance_V_82 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_8_cast"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:63  %p_Val2_15_8 = mul i44 %OP1_V_1_cast, %OP2_V_1_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_8"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64  %tmp_28_8 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_8, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_8"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %gradient_8_V_addr = getelementptr [32 x i32]* %gradient_8_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_8_V_addr"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:66  store i32 %tmp_28_8, i32* %gradient_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="5">
<![CDATA[
:68  %training_instance_V_84 = load i16* %training_instance_V_83, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_84"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="44" op_0_bw="16">
<![CDATA[
:69  %OP2_V_1_9_cast = sext i16 %training_instance_V_84 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_9_cast"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:70  %p_Val2_15_9 = mul i44 %OP1_V_1_cast, %OP2_V_1_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_9"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %tmp_28_9 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_9, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_9"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %gradient_9_V_addr = getelementptr [32 x i32]* %gradient_9_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_9_V_addr"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:73  store i32 %tmp_28_9, i32* %gradient_9_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="5">
<![CDATA[
:75  %training_instance_V_86 = load i16* %training_instance_V_85, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_86"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="44" op_0_bw="16">
<![CDATA[
:76  %OP2_V_1_cast_26 = sext i16 %training_instance_V_86 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast_26"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:77  %p_Val2_15_s = mul i44 %OP1_V_1_cast, %OP2_V_1_cast_26

]]></Node>
<StgValue><ssdm name="p_Val2_15_s"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_28_s = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_s, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_s"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %gradient_10_V_addr = getelementptr [32 x i32]* %gradient_10_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_10_V_addr"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:80  store i32 %tmp_28_s, i32* %gradient_10_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="5">
<![CDATA[
:82  %training_instance_V_88 = load i16* %training_instance_V_87, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_88"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="44" op_0_bw="16">
<![CDATA[
:83  %OP2_V_1_10_cast = sext i16 %training_instance_V_88 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_10_cast"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:84  %p_Val2_15_10 = mul i44 %OP1_V_1_cast, %OP2_V_1_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_10"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85  %tmp_28_10 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_10, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_10"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %gradient_11_V_addr = getelementptr [32 x i32]* %gradient_11_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_11_V_addr"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:87  store i32 %tmp_28_10, i32* %gradient_11_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="5">
<![CDATA[
:89  %training_instance_V_90 = load i16* %training_instance_V_89, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_90"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="44" op_0_bw="16">
<![CDATA[
:90  %OP2_V_1_11_cast = sext i16 %training_instance_V_90 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_11_cast"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:91  %p_Val2_15_11 = mul i44 %OP1_V_1_cast, %OP2_V_1_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_11"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:92  %tmp_28_11 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_11, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_11"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %gradient_12_V_addr = getelementptr [32 x i32]* %gradient_12_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_12_V_addr"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:94  store i32 %tmp_28_11, i32* %gradient_12_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="5">
<![CDATA[
:96  %training_instance_V_92 = load i16* %training_instance_V_91, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_92"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="44" op_0_bw="16">
<![CDATA[
:97  %OP2_V_1_12_cast = sext i16 %training_instance_V_92 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_12_cast"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:98  %p_Val2_15_12 = mul i44 %OP1_V_1_cast, %OP2_V_1_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_12"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:99  %tmp_28_12 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_12, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_12"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %gradient_13_V_addr = getelementptr [32 x i32]* %gradient_13_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_13_V_addr"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:101  store i32 %tmp_28_12, i32* %gradient_13_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="5">
<![CDATA[
:103  %training_instance_V_94 = load i16* %training_instance_V_93, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_94"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="44" op_0_bw="16">
<![CDATA[
:104  %OP2_V_1_13_cast = sext i16 %training_instance_V_94 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_13_cast"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:105  %p_Val2_15_13 = mul i44 %OP1_V_1_cast, %OP2_V_1_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_13"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:106  %tmp_28_13 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_13, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_13"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %gradient_14_V_addr = getelementptr [32 x i32]* %gradient_14_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_14_V_addr"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:108  store i32 %tmp_28_13, i32* %gradient_14_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="5">
<![CDATA[
:110  %training_instance_V_96 = load i16* %training_instance_V_95, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_96"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="44" op_0_bw="16">
<![CDATA[
:111  %OP2_V_1_14_cast = sext i16 %training_instance_V_96 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_14_cast"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:112  %p_Val2_15_14 = mul i44 %OP1_V_1_cast, %OP2_V_1_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_14"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:113  %tmp_28_14 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_14, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_14"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %gradient_15_V_addr = getelementptr [32 x i32]* %gradient_15_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_15_V_addr"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:115  store i32 %tmp_28_14, i32* %gradient_15_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="5">
<![CDATA[
:117  %training_instance_V_98 = load i16* %training_instance_V_97, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_98"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="44" op_0_bw="16">
<![CDATA[
:118  %OP2_V_1_15_cast = sext i16 %training_instance_V_98 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_15_cast"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:119  %p_Val2_15_15 = mul i44 %OP1_V_1_cast, %OP2_V_1_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_15"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:120  %tmp_28_15 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_15, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_15"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %gradient_16_V_addr = getelementptr [32 x i32]* %gradient_16_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_16_V_addr"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:122  store i32 %tmp_28_15, i32* %gradient_16_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="5">
<![CDATA[
:124  %training_instance_V_100 = load i16* %training_instance_V_99, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_100"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="44" op_0_bw="16">
<![CDATA[
:125  %OP2_V_1_16_cast = sext i16 %training_instance_V_100 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_16_cast"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:126  %p_Val2_15_16 = mul i44 %OP1_V_1_cast, %OP2_V_1_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_16"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:127  %tmp_28_16 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_16, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_16"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %gradient_17_V_addr = getelementptr [32 x i32]* %gradient_17_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_17_V_addr"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:129  store i32 %tmp_28_16, i32* %gradient_17_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="5">
<![CDATA[
:131  %training_instance_V_102 = load i16* %training_instance_V_101, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_102"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="44" op_0_bw="16">
<![CDATA[
:132  %OP2_V_1_17_cast = sext i16 %training_instance_V_102 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_17_cast"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:133  %p_Val2_15_17 = mul i44 %OP1_V_1_cast, %OP2_V_1_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_17"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %tmp_28_17 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_17, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_17"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %gradient_18_V_addr = getelementptr [32 x i32]* %gradient_18_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_18_V_addr"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:136  store i32 %tmp_28_17, i32* %gradient_18_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="5">
<![CDATA[
:138  %training_instance_V_104 = load i16* %training_instance_V_103, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_104"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="44" op_0_bw="16">
<![CDATA[
:139  %OP2_V_1_18_cast = sext i16 %training_instance_V_104 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_18_cast"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:140  %p_Val2_15_18 = mul i44 %OP1_V_1_cast, %OP2_V_1_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_18"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:141  %tmp_28_18 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_18, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_18"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %gradient_19_V_addr = getelementptr [32 x i32]* %gradient_19_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_19_V_addr"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:143  store i32 %tmp_28_18, i32* %gradient_19_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="5">
<![CDATA[
:145  %training_instance_V_106 = load i16* %training_instance_V_105, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_106"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="44" op_0_bw="16">
<![CDATA[
:146  %OP2_V_1_19_cast = sext i16 %training_instance_V_106 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_19_cast"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:147  %p_Val2_15_19 = mul i44 %OP1_V_1_cast, %OP2_V_1_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_19"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:148  %tmp_28_19 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_19, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_19"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %gradient_20_V_addr = getelementptr [32 x i32]* %gradient_20_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_20_V_addr"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:150  store i32 %tmp_28_19, i32* %gradient_20_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="5">
<![CDATA[
:152  %training_instance_V_108 = load i16* %training_instance_V_107, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_108"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="44" op_0_bw="16">
<![CDATA[
:153  %OP2_V_1_20_cast = sext i16 %training_instance_V_108 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_20_cast"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:154  %p_Val2_15_20 = mul i44 %OP1_V_1_cast, %OP2_V_1_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_20"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:155  %tmp_28_20 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_20, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_20"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %gradient_21_V_addr = getelementptr [32 x i32]* %gradient_21_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_21_V_addr"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:157  store i32 %tmp_28_20, i32* %gradient_21_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="5">
<![CDATA[
:159  %training_instance_V_110 = load i16* %training_instance_V_109, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_110"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="44" op_0_bw="16">
<![CDATA[
:160  %OP2_V_1_21_cast = sext i16 %training_instance_V_110 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_21_cast"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:161  %p_Val2_15_21 = mul i44 %OP1_V_1_cast, %OP2_V_1_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_21"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:162  %tmp_28_21 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_21, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_21"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %gradient_22_V_addr = getelementptr [32 x i32]* %gradient_22_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_22_V_addr"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:164  store i32 %tmp_28_21, i32* %gradient_22_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="5">
<![CDATA[
:166  %training_instance_V_112 = load i16* %training_instance_V_111, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_112"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="44" op_0_bw="16">
<![CDATA[
:167  %OP2_V_1_22_cast = sext i16 %training_instance_V_112 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_22_cast"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:168  %p_Val2_15_22 = mul i44 %OP1_V_1_cast, %OP2_V_1_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_22"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:169  %tmp_28_22 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_22, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_22"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %gradient_23_V_addr = getelementptr [32 x i32]* %gradient_23_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_23_V_addr"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:171  store i32 %tmp_28_22, i32* %gradient_23_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="5">
<![CDATA[
:173  %training_instance_V_114 = load i16* %training_instance_V_113, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_114"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="44" op_0_bw="16">
<![CDATA[
:174  %OP2_V_1_23_cast = sext i16 %training_instance_V_114 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_23_cast"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:175  %p_Val2_15_23 = mul i44 %OP1_V_1_cast, %OP2_V_1_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_23"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:176  %tmp_28_23 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_23, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_23"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %gradient_24_V_addr = getelementptr [32 x i32]* %gradient_24_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_24_V_addr"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:178  store i32 %tmp_28_23, i32* %gradient_24_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="5">
<![CDATA[
:180  %training_instance_V_116 = load i16* %training_instance_V_115, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_116"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="44" op_0_bw="16">
<![CDATA[
:181  %OP2_V_1_24_cast = sext i16 %training_instance_V_116 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_24_cast"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:182  %p_Val2_15_24 = mul i44 %OP1_V_1_cast, %OP2_V_1_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_24"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:183  %tmp_28_24 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_24, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_24"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %gradient_25_V_addr = getelementptr [32 x i32]* %gradient_25_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_25_V_addr"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:185  store i32 %tmp_28_24, i32* %gradient_25_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="5">
<![CDATA[
:187  %training_instance_V_118 = load i16* %training_instance_V_117, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_118"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="44" op_0_bw="16">
<![CDATA[
:188  %OP2_V_1_25_cast = sext i16 %training_instance_V_118 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_25_cast"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:189  %p_Val2_15_25 = mul i44 %OP1_V_1_cast, %OP2_V_1_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_25"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:190  %tmp_28_25 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_25, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_25"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %gradient_26_V_addr = getelementptr [32 x i32]* %gradient_26_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_26_V_addr"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:192  store i32 %tmp_28_25, i32* %gradient_26_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="5">
<![CDATA[
:194  %training_instance_V_120 = load i16* %training_instance_V_119, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_120"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="44" op_0_bw="16">
<![CDATA[
:195  %OP2_V_1_26_cast = sext i16 %training_instance_V_120 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_26_cast"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:196  %p_Val2_15_26 = mul i44 %OP1_V_1_cast, %OP2_V_1_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_26"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:197  %tmp_28_26 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_26, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_26"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %gradient_27_V_addr = getelementptr [32 x i32]* %gradient_27_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_27_V_addr"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:199  store i32 %tmp_28_26, i32* %gradient_27_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="5">
<![CDATA[
:201  %training_instance_V_122 = load i16* %training_instance_V_121, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_122"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="44" op_0_bw="16">
<![CDATA[
:202  %OP2_V_1_27_cast = sext i16 %training_instance_V_122 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_27_cast"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:203  %p_Val2_15_27 = mul i44 %OP1_V_1_cast, %OP2_V_1_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_27"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:204  %tmp_28_27 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_27, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_27"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %gradient_28_V_addr = getelementptr [32 x i32]* %gradient_28_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_28_V_addr"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:206  store i32 %tmp_28_27, i32* %gradient_28_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="5">
<![CDATA[
:208  %training_instance_V_124 = load i16* %training_instance_V_123, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_124"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="44" op_0_bw="16">
<![CDATA[
:209  %OP2_V_1_28_cast = sext i16 %training_instance_V_124 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_28_cast"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:210  %p_Val2_15_28 = mul i44 %OP1_V_1_cast, %OP2_V_1_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_28"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:211  %tmp_28_28 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_28, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_28"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %gradient_29_V_addr = getelementptr [32 x i32]* %gradient_29_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_29_V_addr"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:213  store i32 %tmp_28_28, i32* %gradient_29_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="5">
<![CDATA[
:215  %training_instance_V_126 = load i16* %training_instance_V_125, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_126"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="44" op_0_bw="16">
<![CDATA[
:216  %OP2_V_1_29_cast = sext i16 %training_instance_V_126 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_29_cast"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:217  %p_Val2_15_29 = mul i44 %OP1_V_1_cast, %OP2_V_1_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_29"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:218  %tmp_28_29 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_29, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_29"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219  %gradient_30_V_addr = getelementptr [32 x i32]* %gradient_30_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_30_V_addr"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:220  store i32 %tmp_28_29, i32* %gradient_30_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="5">
<![CDATA[
:222  %training_instance_V_128 = load i16* %training_instance_V_127, align 2

]]></Node>
<StgValue><ssdm name="training_instance_V_128"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="44" op_0_bw="16">
<![CDATA[
:223  %OP2_V_1_30_cast = sext i16 %training_instance_V_128 to i44

]]></Node>
<StgValue><ssdm name="OP2_V_1_30_cast"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:224  %p_Val2_15_30 = mul i44 %OP1_V_1_cast, %OP2_V_1_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_30"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:225  %tmp_28_30 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %p_Val2_15_30, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_28_30"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %gradient_31_V_addr = getelementptr [32 x i32]* %gradient_31_V, i64 0, i64 %i_0_i4

]]></Node>
<StgValue><ssdm name="gradient_31_V_addr"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:227  store i32 %tmp_28_30, i32* %gradient_31_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:228  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
:229  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
computeGradient.exit.preheader:0  br label %computeGradient.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
computeGradient.exit:0  %i_0_i2 = phi i6 [ %i_2, %5 ], [ 0, %computeGradient.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i2"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
computeGradient.exit:1  %exitcond21_i = icmp eq i6 %i_0_i2, -32

]]></Node>
<StgValue><ssdm name="exitcond21_i"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
computeGradient.exit:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
computeGradient.exit:3  %i_2 = add i6 %i_0_i2, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
computeGradient.exit:4  br i1 %exitcond21_i, label %updateParameter.exit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="6">
<![CDATA[
:3  %i_0_i5 = zext i6 %i_0_i2 to i64

]]></Node>
<StgValue><ssdm name="i_0_i5"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %gradient_0_V_addr_1 = getelementptr [32 x i32]* %gradient_0_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_0_V_addr_1"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
:5  %gradient_0_V_load = load i32* %gradient_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_0_V_load"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %theta_local_0_V_add_1 = getelementptr [32 x i32]* %theta_local_0_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_0_V_add_1"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="5">
<![CDATA[
:9  %theta_local_0_V_loa_1 = load i32* %theta_local_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_0_V_loa_1"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %gradient_1_V_addr_1 = getelementptr [32 x i32]* %gradient_1_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_1_V_addr_1"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="5">
<![CDATA[
:15  %gradient_1_V_load = load i32* %gradient_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_1_V_load"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %theta_local_1_V_add_1 = getelementptr [32 x i32]* %theta_local_1_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_1_V_add_1"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="5">
<![CDATA[
:19  %theta_local_1_V_loa_1 = load i32* %theta_local_1_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_1_V_loa_1"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %gradient_2_V_addr_1 = getelementptr [32 x i32]* %gradient_2_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_2_V_addr_1"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="5">
<![CDATA[
:25  %gradient_2_V_load = load i32* %gradient_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_2_V_load"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %theta_local_2_V_add_1 = getelementptr [32 x i32]* %theta_local_2_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_2_V_add_1"/></StgValue>
</operation>

<operation id="722" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="5">
<![CDATA[
:29  %theta_local_2_V_loa_1 = load i32* %theta_local_2_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_2_V_loa_1"/></StgValue>
</operation>

<operation id="723" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %gradient_3_V_addr_1 = getelementptr [32 x i32]* %gradient_3_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_3_V_addr_1"/></StgValue>
</operation>

<operation id="724" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="5">
<![CDATA[
:35  %gradient_3_V_load = load i32* %gradient_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_3_V_load"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %theta_local_3_V_add_1 = getelementptr [32 x i32]* %theta_local_3_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_3_V_add_1"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="5">
<![CDATA[
:39  %theta_local_3_V_loa_1 = load i32* %theta_local_3_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_3_V_loa_1"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %gradient_4_V_addr_1 = getelementptr [32 x i32]* %gradient_4_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_4_V_addr_1"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="5">
<![CDATA[
:45  %gradient_4_V_load = load i32* %gradient_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_4_V_load"/></StgValue>
</operation>

<operation id="729" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %theta_local_4_V_add_1 = getelementptr [32 x i32]* %theta_local_4_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_4_V_add_1"/></StgValue>
</operation>

<operation id="730" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="5">
<![CDATA[
:49  %theta_local_4_V_loa_1 = load i32* %theta_local_4_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_4_V_loa_1"/></StgValue>
</operation>

<operation id="731" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %gradient_5_V_addr_1 = getelementptr [32 x i32]* %gradient_5_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_5_V_addr_1"/></StgValue>
</operation>

<operation id="732" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="5">
<![CDATA[
:55  %gradient_5_V_load = load i32* %gradient_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_5_V_load"/></StgValue>
</operation>

<operation id="733" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %theta_local_5_V_add_1 = getelementptr [32 x i32]* %theta_local_5_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_5_V_add_1"/></StgValue>
</operation>

<operation id="734" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
:59  %theta_local_5_V_loa_1 = load i32* %theta_local_5_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_5_V_loa_1"/></StgValue>
</operation>

<operation id="735" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %gradient_6_V_addr_1 = getelementptr [32 x i32]* %gradient_6_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_6_V_addr_1"/></StgValue>
</operation>

<operation id="736" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="5">
<![CDATA[
:65  %gradient_6_V_load = load i32* %gradient_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_6_V_load"/></StgValue>
</operation>

<operation id="737" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %theta_local_6_V_add_1 = getelementptr [32 x i32]* %theta_local_6_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_6_V_add_1"/></StgValue>
</operation>

<operation id="738" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="5">
<![CDATA[
:69  %theta_local_6_V_loa_1 = load i32* %theta_local_6_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_6_V_loa_1"/></StgValue>
</operation>

<operation id="739" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %gradient_7_V_addr_1 = getelementptr [32 x i32]* %gradient_7_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_7_V_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="5">
<![CDATA[
:75  %gradient_7_V_load = load i32* %gradient_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_7_V_load"/></StgValue>
</operation>

<operation id="741" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %theta_local_7_V_add_1 = getelementptr [32 x i32]* %theta_local_7_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_7_V_add_1"/></StgValue>
</operation>

<operation id="742" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="5">
<![CDATA[
:79  %theta_local_7_V_loa_1 = load i32* %theta_local_7_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_7_V_loa_1"/></StgValue>
</operation>

<operation id="743" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %gradient_8_V_addr_1 = getelementptr [32 x i32]* %gradient_8_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_8_V_addr_1"/></StgValue>
</operation>

<operation id="744" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="5">
<![CDATA[
:85  %gradient_8_V_load = load i32* %gradient_8_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_8_V_load"/></StgValue>
</operation>

<operation id="745" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %theta_local_8_V_add_1 = getelementptr [32 x i32]* %theta_local_8_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_8_V_add_1"/></StgValue>
</operation>

<operation id="746" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="5">
<![CDATA[
:89  %theta_local_8_V_loa_1 = load i32* %theta_local_8_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_8_V_loa_1"/></StgValue>
</operation>

<operation id="747" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %gradient_9_V_addr_1 = getelementptr [32 x i32]* %gradient_9_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_9_V_addr_1"/></StgValue>
</operation>

<operation id="748" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="5">
<![CDATA[
:95  %gradient_9_V_load = load i32* %gradient_9_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_9_V_load"/></StgValue>
</operation>

<operation id="749" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %theta_local_9_V_add_1 = getelementptr [32 x i32]* %theta_local_9_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_9_V_add_1"/></StgValue>
</operation>

<operation id="750" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="5">
<![CDATA[
:99  %theta_local_9_V_loa_1 = load i32* %theta_local_9_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_9_V_loa_1"/></StgValue>
</operation>

<operation id="751" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %gradient_10_V_addr_1 = getelementptr [32 x i32]* %gradient_10_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_10_V_addr_1"/></StgValue>
</operation>

<operation id="752" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="5">
<![CDATA[
:105  %gradient_10_V_load = load i32* %gradient_10_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_10_V_load"/></StgValue>
</operation>

<operation id="753" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %theta_local_10_V_ad_1 = getelementptr [32 x i32]* %theta_local_10_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_10_V_ad_1"/></StgValue>
</operation>

<operation id="754" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="5">
<![CDATA[
:109  %theta_local_10_V_lo_1 = load i32* %theta_local_10_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_10_V_lo_1"/></StgValue>
</operation>

<operation id="755" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %gradient_11_V_addr_1 = getelementptr [32 x i32]* %gradient_11_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_11_V_addr_1"/></StgValue>
</operation>

<operation id="756" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="5">
<![CDATA[
:115  %gradient_11_V_load = load i32* %gradient_11_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_11_V_load"/></StgValue>
</operation>

<operation id="757" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %theta_local_11_V_ad_1 = getelementptr [32 x i32]* %theta_local_11_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_11_V_ad_1"/></StgValue>
</operation>

<operation id="758" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="5">
<![CDATA[
:119  %theta_local_11_V_lo_1 = load i32* %theta_local_11_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_11_V_lo_1"/></StgValue>
</operation>

<operation id="759" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %gradient_12_V_addr_1 = getelementptr [32 x i32]* %gradient_12_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_12_V_addr_1"/></StgValue>
</operation>

<operation id="760" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="5">
<![CDATA[
:125  %gradient_12_V_load = load i32* %gradient_12_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_12_V_load"/></StgValue>
</operation>

<operation id="761" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %theta_local_12_V_ad_1 = getelementptr [32 x i32]* %theta_local_12_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_12_V_ad_1"/></StgValue>
</operation>

<operation id="762" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="5">
<![CDATA[
:129  %theta_local_12_V_lo_1 = load i32* %theta_local_12_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_12_V_lo_1"/></StgValue>
</operation>

<operation id="763" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %gradient_13_V_addr_1 = getelementptr [32 x i32]* %gradient_13_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_13_V_addr_1"/></StgValue>
</operation>

<operation id="764" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="5">
<![CDATA[
:135  %gradient_13_V_load = load i32* %gradient_13_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_13_V_load"/></StgValue>
</operation>

<operation id="765" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %theta_local_13_V_ad_1 = getelementptr [32 x i32]* %theta_local_13_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_13_V_ad_1"/></StgValue>
</operation>

<operation id="766" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="5">
<![CDATA[
:139  %theta_local_13_V_lo_1 = load i32* %theta_local_13_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_13_V_lo_1"/></StgValue>
</operation>

<operation id="767" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %gradient_14_V_addr_1 = getelementptr [32 x i32]* %gradient_14_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_14_V_addr_1"/></StgValue>
</operation>

<operation id="768" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="5">
<![CDATA[
:145  %gradient_14_V_load = load i32* %gradient_14_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_14_V_load"/></StgValue>
</operation>

<operation id="769" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %theta_local_14_V_ad_1 = getelementptr [32 x i32]* %theta_local_14_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_14_V_ad_1"/></StgValue>
</operation>

<operation id="770" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="5">
<![CDATA[
:149  %theta_local_14_V_lo_1 = load i32* %theta_local_14_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_14_V_lo_1"/></StgValue>
</operation>

<operation id="771" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %gradient_15_V_addr_1 = getelementptr [32 x i32]* %gradient_15_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_15_V_addr_1"/></StgValue>
</operation>

<operation id="772" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="5">
<![CDATA[
:155  %gradient_15_V_load = load i32* %gradient_15_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_15_V_load"/></StgValue>
</operation>

<operation id="773" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %theta_local_15_V_ad_1 = getelementptr [32 x i32]* %theta_local_15_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_15_V_ad_1"/></StgValue>
</operation>

<operation id="774" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="5">
<![CDATA[
:159  %theta_local_15_V_lo_1 = load i32* %theta_local_15_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_15_V_lo_1"/></StgValue>
</operation>

<operation id="775" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %gradient_16_V_addr_1 = getelementptr [32 x i32]* %gradient_16_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_16_V_addr_1"/></StgValue>
</operation>

<operation id="776" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="5">
<![CDATA[
:165  %gradient_16_V_load = load i32* %gradient_16_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_16_V_load"/></StgValue>
</operation>

<operation id="777" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %theta_local_16_V_ad_1 = getelementptr [32 x i32]* %theta_local_16_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_16_V_ad_1"/></StgValue>
</operation>

<operation id="778" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="5">
<![CDATA[
:169  %theta_local_16_V_lo_1 = load i32* %theta_local_16_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_16_V_lo_1"/></StgValue>
</operation>

<operation id="779" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %gradient_17_V_addr_1 = getelementptr [32 x i32]* %gradient_17_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_17_V_addr_1"/></StgValue>
</operation>

<operation id="780" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="5">
<![CDATA[
:175  %gradient_17_V_load = load i32* %gradient_17_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_17_V_load"/></StgValue>
</operation>

<operation id="781" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %theta_local_17_V_ad_1 = getelementptr [32 x i32]* %theta_local_17_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_17_V_ad_1"/></StgValue>
</operation>

<operation id="782" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="5">
<![CDATA[
:179  %theta_local_17_V_lo_1 = load i32* %theta_local_17_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_17_V_lo_1"/></StgValue>
</operation>

<operation id="783" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %gradient_18_V_addr_1 = getelementptr [32 x i32]* %gradient_18_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_18_V_addr_1"/></StgValue>
</operation>

<operation id="784" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="5">
<![CDATA[
:185  %gradient_18_V_load = load i32* %gradient_18_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_18_V_load"/></StgValue>
</operation>

<operation id="785" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %theta_local_18_V_ad_1 = getelementptr [32 x i32]* %theta_local_18_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_18_V_ad_1"/></StgValue>
</operation>

<operation id="786" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="5">
<![CDATA[
:189  %theta_local_18_V_lo_1 = load i32* %theta_local_18_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_18_V_lo_1"/></StgValue>
</operation>

<operation id="787" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %gradient_19_V_addr_1 = getelementptr [32 x i32]* %gradient_19_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_19_V_addr_1"/></StgValue>
</operation>

<operation id="788" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="5">
<![CDATA[
:195  %gradient_19_V_load = load i32* %gradient_19_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_19_V_load"/></StgValue>
</operation>

<operation id="789" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %theta_local_19_V_ad_1 = getelementptr [32 x i32]* %theta_local_19_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_19_V_ad_1"/></StgValue>
</operation>

<operation id="790" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="5">
<![CDATA[
:199  %theta_local_19_V_lo_1 = load i32* %theta_local_19_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_19_V_lo_1"/></StgValue>
</operation>

<operation id="791" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %gradient_20_V_addr_1 = getelementptr [32 x i32]* %gradient_20_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_20_V_addr_1"/></StgValue>
</operation>

<operation id="792" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="5">
<![CDATA[
:205  %gradient_20_V_load = load i32* %gradient_20_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_20_V_load"/></StgValue>
</operation>

<operation id="793" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %theta_local_20_V_ad_1 = getelementptr [32 x i32]* %theta_local_20_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_20_V_ad_1"/></StgValue>
</operation>

<operation id="794" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="5">
<![CDATA[
:209  %theta_local_20_V_lo_1 = load i32* %theta_local_20_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_20_V_lo_1"/></StgValue>
</operation>

<operation id="795" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %gradient_21_V_addr_1 = getelementptr [32 x i32]* %gradient_21_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_21_V_addr_1"/></StgValue>
</operation>

<operation id="796" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="5">
<![CDATA[
:215  %gradient_21_V_load = load i32* %gradient_21_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_21_V_load"/></StgValue>
</operation>

<operation id="797" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %theta_local_21_V_ad_1 = getelementptr [32 x i32]* %theta_local_21_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_21_V_ad_1"/></StgValue>
</operation>

<operation id="798" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="5">
<![CDATA[
:219  %theta_local_21_V_lo_1 = load i32* %theta_local_21_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_21_V_lo_1"/></StgValue>
</operation>

<operation id="799" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %gradient_22_V_addr_1 = getelementptr [32 x i32]* %gradient_22_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_22_V_addr_1"/></StgValue>
</operation>

<operation id="800" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="5">
<![CDATA[
:225  %gradient_22_V_load = load i32* %gradient_22_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_22_V_load"/></StgValue>
</operation>

<operation id="801" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:228  %theta_local_22_V_ad_1 = getelementptr [32 x i32]* %theta_local_22_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_22_V_ad_1"/></StgValue>
</operation>

<operation id="802" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="5">
<![CDATA[
:229  %theta_local_22_V_lo_1 = load i32* %theta_local_22_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_22_V_lo_1"/></StgValue>
</operation>

<operation id="803" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234  %gradient_23_V_addr_1 = getelementptr [32 x i32]* %gradient_23_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_23_V_addr_1"/></StgValue>
</operation>

<operation id="804" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="5">
<![CDATA[
:235  %gradient_23_V_load = load i32* %gradient_23_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_23_V_load"/></StgValue>
</operation>

<operation id="805" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %theta_local_23_V_ad_1 = getelementptr [32 x i32]* %theta_local_23_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_23_V_ad_1"/></StgValue>
</operation>

<operation id="806" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="5">
<![CDATA[
:239  %theta_local_23_V_lo_1 = load i32* %theta_local_23_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_23_V_lo_1"/></StgValue>
</operation>

<operation id="807" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %gradient_24_V_addr_1 = getelementptr [32 x i32]* %gradient_24_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_24_V_addr_1"/></StgValue>
</operation>

<operation id="808" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="5">
<![CDATA[
:245  %gradient_24_V_load = load i32* %gradient_24_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_24_V_load"/></StgValue>
</operation>

<operation id="809" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %theta_local_24_V_ad_1 = getelementptr [32 x i32]* %theta_local_24_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_24_V_ad_1"/></StgValue>
</operation>

<operation id="810" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="5">
<![CDATA[
:249  %theta_local_24_V_lo_1 = load i32* %theta_local_24_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_24_V_lo_1"/></StgValue>
</operation>

<operation id="811" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %gradient_25_V_addr_1 = getelementptr [32 x i32]* %gradient_25_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_25_V_addr_1"/></StgValue>
</operation>

<operation id="812" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="5">
<![CDATA[
:255  %gradient_25_V_load = load i32* %gradient_25_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_25_V_load"/></StgValue>
</operation>

<operation id="813" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258  %theta_local_25_V_ad_1 = getelementptr [32 x i32]* %theta_local_25_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_25_V_ad_1"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="5">
<![CDATA[
:259  %theta_local_25_V_lo_1 = load i32* %theta_local_25_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_25_V_lo_1"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264  %gradient_26_V_addr_1 = getelementptr [32 x i32]* %gradient_26_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_26_V_addr_1"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="5">
<![CDATA[
:265  %gradient_26_V_load = load i32* %gradient_26_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_26_V_load"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %theta_local_26_V_ad_1 = getelementptr [32 x i32]* %theta_local_26_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_26_V_ad_1"/></StgValue>
</operation>

<operation id="818" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="5">
<![CDATA[
:269  %theta_local_26_V_lo_1 = load i32* %theta_local_26_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_26_V_lo_1"/></StgValue>
</operation>

<operation id="819" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %gradient_27_V_addr_1 = getelementptr [32 x i32]* %gradient_27_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_27_V_addr_1"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
:275  %gradient_27_V_load = load i32* %gradient_27_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_27_V_load"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %theta_local_27_V_ad_1 = getelementptr [32 x i32]* %theta_local_27_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_27_V_ad_1"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="5">
<![CDATA[
:279  %theta_local_27_V_lo_1 = load i32* %theta_local_27_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_27_V_lo_1"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %gradient_28_V_addr_1 = getelementptr [32 x i32]* %gradient_28_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_28_V_addr_1"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="5">
<![CDATA[
:285  %gradient_28_V_load = load i32* %gradient_28_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_28_V_load"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288  %theta_local_28_V_ad_1 = getelementptr [32 x i32]* %theta_local_28_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_28_V_ad_1"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="5">
<![CDATA[
:289  %theta_local_28_V_lo_1 = load i32* %theta_local_28_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_28_V_lo_1"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294  %gradient_29_V_addr_1 = getelementptr [32 x i32]* %gradient_29_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_29_V_addr_1"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="5">
<![CDATA[
:295  %gradient_29_V_load = load i32* %gradient_29_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_29_V_load"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %theta_local_29_V_ad_1 = getelementptr [32 x i32]* %theta_local_29_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_29_V_ad_1"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
:299  %theta_local_29_V_lo_1 = load i32* %theta_local_29_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_29_V_lo_1"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304  %gradient_30_V_addr_1 = getelementptr [32 x i32]* %gradient_30_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_30_V_addr_1"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="5">
<![CDATA[
:305  %gradient_30_V_load = load i32* %gradient_30_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_30_V_load"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %theta_local_30_V_ad_1 = getelementptr [32 x i32]* %theta_local_30_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_30_V_ad_1"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="5">
<![CDATA[
:309  %theta_local_30_V_lo_1 = load i32* %theta_local_30_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_30_V_lo_1"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %gradient_31_V_addr_1 = getelementptr [32 x i32]* %gradient_31_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="gradient_31_V_addr_1"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="5">
<![CDATA[
:315  %gradient_31_V_load = load i32* %gradient_31_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_31_V_load"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318  %theta_local_31_V_ad_1 = getelementptr [32 x i32]* %theta_local_31_V, i64 0, i64 %i_0_i5

]]></Node>
<StgValue><ssdm name="theta_local_31_V_ad_1"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="5">
<![CDATA[
:319  %theta_local_31_V_lo_1 = load i32* %theta_local_31_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_31_V_lo_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="839" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="841" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
:5  %gradient_0_V_load = load i32* %gradient_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_0_V_load"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="51" op_0_bw="32">
<![CDATA[
:6  %OP2_V_210_cast = sext i32 %gradient_0_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_210_cast"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:7  %p_Val2_8 = mul i51 %OP2_V_210_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="845" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="5">
<![CDATA[
:9  %theta_local_0_V_loa_1 = load i32* %theta_local_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_0_V_loa_1"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:10  %tmp_12 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_0_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:11  %p_Val2_10 = add i51 %tmp_12, %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_10, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:13  store i32 %tmp_13, i32* %theta_local_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="5">
<![CDATA[
:15  %gradient_1_V_load = load i32* %gradient_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_1_V_load"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="51" op_0_bw="32">
<![CDATA[
:16  %OP2_V_2_1_cast = sext i32 %gradient_1_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_1_cast"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:17  %p_Val2_17_1 = mul i51 %OP2_V_2_1_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_1"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="5">
<![CDATA[
:19  %theta_local_1_V_loa_1 = load i32* %theta_local_1_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_1_V_loa_1"/></StgValue>
</operation>

<operation id="854" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:20  %tmp_32_1 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_1_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="855" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:21  %p_Val2_18_1 = add i51 %tmp_32_1, %p_Val2_17_1

]]></Node>
<StgValue><ssdm name="p_Val2_18_1"/></StgValue>
</operation>

<operation id="856" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_35_1 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_1, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="857" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:23  store i32 %tmp_35_1, i32* %theta_local_1_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="5">
<![CDATA[
:25  %gradient_2_V_load = load i32* %gradient_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_2_V_load"/></StgValue>
</operation>

<operation id="859" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="51" op_0_bw="32">
<![CDATA[
:26  %OP2_V_2_2_cast = sext i32 %gradient_2_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_2_cast"/></StgValue>
</operation>

<operation id="860" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:27  %p_Val2_17_2 = mul i51 %OP2_V_2_2_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_2"/></StgValue>
</operation>

<operation id="861" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="5">
<![CDATA[
:29  %theta_local_2_V_loa_1 = load i32* %theta_local_2_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_2_V_loa_1"/></StgValue>
</operation>

<operation id="862" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:30  %tmp_32_2 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_2_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="863" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:31  %p_Val2_18_2 = add i51 %tmp_32_2, %p_Val2_17_2

]]></Node>
<StgValue><ssdm name="p_Val2_18_2"/></StgValue>
</operation>

<operation id="864" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_35_2 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_2, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="865" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:33  store i32 %tmp_35_2, i32* %theta_local_2_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="5">
<![CDATA[
:35  %gradient_3_V_load = load i32* %gradient_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_3_V_load"/></StgValue>
</operation>

<operation id="867" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="51" op_0_bw="32">
<![CDATA[
:36  %OP2_V_2_3_cast = sext i32 %gradient_3_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_3_cast"/></StgValue>
</operation>

<operation id="868" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:37  %p_Val2_17_3 = mul i51 %OP2_V_2_3_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_3"/></StgValue>
</operation>

<operation id="869" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="5">
<![CDATA[
:39  %theta_local_3_V_loa_1 = load i32* %theta_local_3_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_3_V_loa_1"/></StgValue>
</operation>

<operation id="870" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:40  %tmp_32_3 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_3_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="871" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:41  %p_Val2_18_3 = add i51 %tmp_32_3, %p_Val2_17_3

]]></Node>
<StgValue><ssdm name="p_Val2_18_3"/></StgValue>
</operation>

<operation id="872" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_35_3 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_3, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="873" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:43  store i32 %tmp_35_3, i32* %theta_local_3_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="5">
<![CDATA[
:45  %gradient_4_V_load = load i32* %gradient_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_4_V_load"/></StgValue>
</operation>

<operation id="875" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="51" op_0_bw="32">
<![CDATA[
:46  %OP2_V_2_4_cast = sext i32 %gradient_4_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_4_cast"/></StgValue>
</operation>

<operation id="876" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:47  %p_Val2_17_4 = mul i51 %OP2_V_2_4_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_4"/></StgValue>
</operation>

<operation id="877" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="5">
<![CDATA[
:49  %theta_local_4_V_loa_1 = load i32* %theta_local_4_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_4_V_loa_1"/></StgValue>
</operation>

<operation id="878" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:50  %tmp_32_4 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_4_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="879" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:51  %p_Val2_18_4 = add i51 %tmp_32_4, %p_Val2_17_4

]]></Node>
<StgValue><ssdm name="p_Val2_18_4"/></StgValue>
</operation>

<operation id="880" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %tmp_35_4 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_4, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="881" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:53  store i32 %tmp_35_4, i32* %theta_local_4_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="5">
<![CDATA[
:55  %gradient_5_V_load = load i32* %gradient_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_5_V_load"/></StgValue>
</operation>

<operation id="883" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="51" op_0_bw="32">
<![CDATA[
:56  %OP2_V_2_5_cast = sext i32 %gradient_5_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_5_cast"/></StgValue>
</operation>

<operation id="884" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:57  %p_Val2_17_5 = mul i51 %OP2_V_2_5_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_5"/></StgValue>
</operation>

<operation id="885" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
:59  %theta_local_5_V_loa_1 = load i32* %theta_local_5_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_5_V_loa_1"/></StgValue>
</operation>

<operation id="886" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:60  %tmp_32_5 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_5_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="887" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:61  %p_Val2_18_5 = add i51 %tmp_32_5, %p_Val2_17_5

]]></Node>
<StgValue><ssdm name="p_Val2_18_5"/></StgValue>
</operation>

<operation id="888" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62  %tmp_35_5 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_5, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="889" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:63  store i32 %tmp_35_5, i32* %theta_local_5_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="5">
<![CDATA[
:65  %gradient_6_V_load = load i32* %gradient_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_6_V_load"/></StgValue>
</operation>

<operation id="891" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="51" op_0_bw="32">
<![CDATA[
:66  %OP2_V_2_6_cast = sext i32 %gradient_6_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_6_cast"/></StgValue>
</operation>

<operation id="892" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:67  %p_Val2_17_6 = mul i51 %OP2_V_2_6_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_6"/></StgValue>
</operation>

<operation id="893" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="5">
<![CDATA[
:69  %theta_local_6_V_loa_1 = load i32* %theta_local_6_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_6_V_loa_1"/></StgValue>
</operation>

<operation id="894" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:70  %tmp_32_6 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_6_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="895" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:71  %p_Val2_18_6 = add i51 %tmp_32_6, %p_Val2_17_6

]]></Node>
<StgValue><ssdm name="p_Val2_18_6"/></StgValue>
</operation>

<operation id="896" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %tmp_35_6 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_6, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="897" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:73  store i32 %tmp_35_6, i32* %theta_local_6_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="5">
<![CDATA[
:75  %gradient_7_V_load = load i32* %gradient_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_7_V_load"/></StgValue>
</operation>

<operation id="899" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="51" op_0_bw="32">
<![CDATA[
:76  %OP2_V_2_7_cast = sext i32 %gradient_7_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_7_cast"/></StgValue>
</operation>

<operation id="900" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:77  %p_Val2_17_7 = mul i51 %OP2_V_2_7_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_7"/></StgValue>
</operation>

<operation id="901" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="5">
<![CDATA[
:79  %theta_local_7_V_loa_1 = load i32* %theta_local_7_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_7_V_loa_1"/></StgValue>
</operation>

<operation id="902" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:80  %tmp_32_7 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_7_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="903" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:81  %p_Val2_18_7 = add i51 %tmp_32_7, %p_Val2_17_7

]]></Node>
<StgValue><ssdm name="p_Val2_18_7"/></StgValue>
</operation>

<operation id="904" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82  %tmp_35_7 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_7, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="905" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:83  store i32 %tmp_35_7, i32* %theta_local_7_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="5">
<![CDATA[
:85  %gradient_8_V_load = load i32* %gradient_8_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_8_V_load"/></StgValue>
</operation>

<operation id="907" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="51" op_0_bw="32">
<![CDATA[
:86  %OP2_V_2_8_cast = sext i32 %gradient_8_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_8_cast"/></StgValue>
</operation>

<operation id="908" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:87  %p_Val2_17_8 = mul i51 %OP2_V_2_8_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_8"/></StgValue>
</operation>

<operation id="909" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="5">
<![CDATA[
:89  %theta_local_8_V_loa_1 = load i32* %theta_local_8_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_8_V_loa_1"/></StgValue>
</operation>

<operation id="910" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:90  %tmp_32_8 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_8_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="911" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:91  %p_Val2_18_8 = add i51 %tmp_32_8, %p_Val2_17_8

]]></Node>
<StgValue><ssdm name="p_Val2_18_8"/></StgValue>
</operation>

<operation id="912" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:92  %tmp_35_8 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_8, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="913" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:93  store i32 %tmp_35_8, i32* %theta_local_8_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="5">
<![CDATA[
:95  %gradient_9_V_load = load i32* %gradient_9_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_9_V_load"/></StgValue>
</operation>

<operation id="915" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="51" op_0_bw="32">
<![CDATA[
:96  %OP2_V_2_9_cast = sext i32 %gradient_9_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_9_cast"/></StgValue>
</operation>

<operation id="916" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:97  %p_Val2_17_9 = mul i51 %OP2_V_2_9_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_9"/></StgValue>
</operation>

<operation id="917" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="5">
<![CDATA[
:99  %theta_local_9_V_loa_1 = load i32* %theta_local_9_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_9_V_loa_1"/></StgValue>
</operation>

<operation id="918" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:100  %tmp_32_9 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_9_V_loa_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="919" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:101  %p_Val2_18_9 = add i51 %tmp_32_9, %p_Val2_17_9

]]></Node>
<StgValue><ssdm name="p_Val2_18_9"/></StgValue>
</operation>

<operation id="920" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:102  %tmp_35_9 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_9, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_9"/></StgValue>
</operation>

<operation id="921" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:103  store i32 %tmp_35_9, i32* %theta_local_9_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="5">
<![CDATA[
:105  %gradient_10_V_load = load i32* %gradient_10_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_10_V_load"/></StgValue>
</operation>

<operation id="923" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="51" op_0_bw="32">
<![CDATA[
:106  %OP2_V_2_cast_29 = sext i32 %gradient_10_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast_29"/></StgValue>
</operation>

<operation id="924" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:107  %p_Val2_17_s = mul i51 %OP2_V_2_cast_29, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_s"/></StgValue>
</operation>

<operation id="925" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="5">
<![CDATA[
:109  %theta_local_10_V_lo_1 = load i32* %theta_local_10_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_10_V_lo_1"/></StgValue>
</operation>

<operation id="926" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:110  %tmp_32_s = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_10_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="927" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:111  %p_Val2_18_s = add i51 %tmp_32_s, %p_Val2_17_s

]]></Node>
<StgValue><ssdm name="p_Val2_18_s"/></StgValue>
</operation>

<operation id="928" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:112  %tmp_35_s = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_s, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="929" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:113  store i32 %tmp_35_s, i32* %theta_local_10_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="5">
<![CDATA[
:115  %gradient_11_V_load = load i32* %gradient_11_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_11_V_load"/></StgValue>
</operation>

<operation id="931" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="51" op_0_bw="32">
<![CDATA[
:116  %OP2_V_2_10_cast = sext i32 %gradient_11_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_10_cast"/></StgValue>
</operation>

<operation id="932" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:117  %p_Val2_17_10 = mul i51 %OP2_V_2_10_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_10"/></StgValue>
</operation>

<operation id="933" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="5">
<![CDATA[
:119  %theta_local_11_V_lo_1 = load i32* %theta_local_11_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_11_V_lo_1"/></StgValue>
</operation>

<operation id="934" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:120  %tmp_32_10 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_11_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="935" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:121  %p_Val2_18_10 = add i51 %tmp_32_10, %p_Val2_17_10

]]></Node>
<StgValue><ssdm name="p_Val2_18_10"/></StgValue>
</operation>

<operation id="936" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:122  %tmp_35_10 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_10, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_10"/></StgValue>
</operation>

<operation id="937" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:123  store i32 %tmp_35_10, i32* %theta_local_11_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="5">
<![CDATA[
:125  %gradient_12_V_load = load i32* %gradient_12_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_12_V_load"/></StgValue>
</operation>

<operation id="939" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="51" op_0_bw="32">
<![CDATA[
:126  %OP2_V_2_11_cast = sext i32 %gradient_12_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_11_cast"/></StgValue>
</operation>

<operation id="940" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:127  %p_Val2_17_11 = mul i51 %OP2_V_2_11_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_11"/></StgValue>
</operation>

<operation id="941" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="5">
<![CDATA[
:129  %theta_local_12_V_lo_1 = load i32* %theta_local_12_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_12_V_lo_1"/></StgValue>
</operation>

<operation id="942" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:130  %tmp_32_11 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_12_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="943" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:131  %p_Val2_18_11 = add i51 %tmp_32_11, %p_Val2_17_11

]]></Node>
<StgValue><ssdm name="p_Val2_18_11"/></StgValue>
</operation>

<operation id="944" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:132  %tmp_35_11 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_11, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_11"/></StgValue>
</operation>

<operation id="945" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:133  store i32 %tmp_35_11, i32* %theta_local_12_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="5">
<![CDATA[
:135  %gradient_13_V_load = load i32* %gradient_13_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_13_V_load"/></StgValue>
</operation>

<operation id="947" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="51" op_0_bw="32">
<![CDATA[
:136  %OP2_V_2_12_cast = sext i32 %gradient_13_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_12_cast"/></StgValue>
</operation>

<operation id="948" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:137  %p_Val2_17_12 = mul i51 %OP2_V_2_12_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_12"/></StgValue>
</operation>

<operation id="949" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="5">
<![CDATA[
:139  %theta_local_13_V_lo_1 = load i32* %theta_local_13_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_13_V_lo_1"/></StgValue>
</operation>

<operation id="950" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:140  %tmp_32_12 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_13_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="951" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:141  %p_Val2_18_12 = add i51 %tmp_32_12, %p_Val2_17_12

]]></Node>
<StgValue><ssdm name="p_Val2_18_12"/></StgValue>
</operation>

<operation id="952" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:142  %tmp_35_12 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_12, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_12"/></StgValue>
</operation>

<operation id="953" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:143  store i32 %tmp_35_12, i32* %theta_local_13_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="5">
<![CDATA[
:145  %gradient_14_V_load = load i32* %gradient_14_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_14_V_load"/></StgValue>
</operation>

<operation id="955" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="51" op_0_bw="32">
<![CDATA[
:146  %OP2_V_2_13_cast = sext i32 %gradient_14_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_13_cast"/></StgValue>
</operation>

<operation id="956" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:147  %p_Val2_17_13 = mul i51 %OP2_V_2_13_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_13"/></StgValue>
</operation>

<operation id="957" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="5">
<![CDATA[
:149  %theta_local_14_V_lo_1 = load i32* %theta_local_14_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_14_V_lo_1"/></StgValue>
</operation>

<operation id="958" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:150  %tmp_32_13 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_14_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="959" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:151  %p_Val2_18_13 = add i51 %tmp_32_13, %p_Val2_17_13

]]></Node>
<StgValue><ssdm name="p_Val2_18_13"/></StgValue>
</operation>

<operation id="960" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:152  %tmp_35_13 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_13, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_13"/></StgValue>
</operation>

<operation id="961" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:153  store i32 %tmp_35_13, i32* %theta_local_14_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="5">
<![CDATA[
:155  %gradient_15_V_load = load i32* %gradient_15_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_15_V_load"/></StgValue>
</operation>

<operation id="963" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="51" op_0_bw="32">
<![CDATA[
:156  %OP2_V_2_14_cast = sext i32 %gradient_15_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_14_cast"/></StgValue>
</operation>

<operation id="964" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:157  %p_Val2_17_14 = mul i51 %OP2_V_2_14_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_14"/></StgValue>
</operation>

<operation id="965" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="5">
<![CDATA[
:159  %theta_local_15_V_lo_1 = load i32* %theta_local_15_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_15_V_lo_1"/></StgValue>
</operation>

<operation id="966" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:160  %tmp_32_14 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_15_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="967" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:161  %p_Val2_18_14 = add i51 %tmp_32_14, %p_Val2_17_14

]]></Node>
<StgValue><ssdm name="p_Val2_18_14"/></StgValue>
</operation>

<operation id="968" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:162  %tmp_35_14 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_14, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_14"/></StgValue>
</operation>

<operation id="969" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:163  store i32 %tmp_35_14, i32* %theta_local_15_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="5">
<![CDATA[
:165  %gradient_16_V_load = load i32* %gradient_16_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_16_V_load"/></StgValue>
</operation>

<operation id="971" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="51" op_0_bw="32">
<![CDATA[
:166  %OP2_V_2_15_cast = sext i32 %gradient_16_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_15_cast"/></StgValue>
</operation>

<operation id="972" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:167  %p_Val2_17_15 = mul i51 %OP2_V_2_15_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_15"/></StgValue>
</operation>

<operation id="973" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="5">
<![CDATA[
:169  %theta_local_16_V_lo_1 = load i32* %theta_local_16_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_16_V_lo_1"/></StgValue>
</operation>

<operation id="974" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:170  %tmp_32_15 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_16_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="975" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:171  %p_Val2_18_15 = add i51 %tmp_32_15, %p_Val2_17_15

]]></Node>
<StgValue><ssdm name="p_Val2_18_15"/></StgValue>
</operation>

<operation id="976" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:172  %tmp_35_15 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_15, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_15"/></StgValue>
</operation>

<operation id="977" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:173  store i32 %tmp_35_15, i32* %theta_local_16_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="5">
<![CDATA[
:175  %gradient_17_V_load = load i32* %gradient_17_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_17_V_load"/></StgValue>
</operation>

<operation id="979" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="51" op_0_bw="32">
<![CDATA[
:176  %OP2_V_2_16_cast = sext i32 %gradient_17_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_16_cast"/></StgValue>
</operation>

<operation id="980" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:177  %p_Val2_17_16 = mul i51 %OP2_V_2_16_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_16"/></StgValue>
</operation>

<operation id="981" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="5">
<![CDATA[
:179  %theta_local_17_V_lo_1 = load i32* %theta_local_17_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_17_V_lo_1"/></StgValue>
</operation>

<operation id="982" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:180  %tmp_32_16 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_17_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="983" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:181  %p_Val2_18_16 = add i51 %tmp_32_16, %p_Val2_17_16

]]></Node>
<StgValue><ssdm name="p_Val2_18_16"/></StgValue>
</operation>

<operation id="984" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:182  %tmp_35_16 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_16, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_16"/></StgValue>
</operation>

<operation id="985" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:183  store i32 %tmp_35_16, i32* %theta_local_17_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="5">
<![CDATA[
:185  %gradient_18_V_load = load i32* %gradient_18_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_18_V_load"/></StgValue>
</operation>

<operation id="987" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="51" op_0_bw="32">
<![CDATA[
:186  %OP2_V_2_17_cast = sext i32 %gradient_18_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_17_cast"/></StgValue>
</operation>

<operation id="988" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:187  %p_Val2_17_17 = mul i51 %OP2_V_2_17_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_17"/></StgValue>
</operation>

<operation id="989" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="5">
<![CDATA[
:189  %theta_local_18_V_lo_1 = load i32* %theta_local_18_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_18_V_lo_1"/></StgValue>
</operation>

<operation id="990" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:190  %tmp_32_17 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_18_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="991" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:191  %p_Val2_18_17 = add i51 %tmp_32_17, %p_Val2_17_17

]]></Node>
<StgValue><ssdm name="p_Val2_18_17"/></StgValue>
</operation>

<operation id="992" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:192  %tmp_35_17 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_17, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_17"/></StgValue>
</operation>

<operation id="993" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:193  store i32 %tmp_35_17, i32* %theta_local_18_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="5">
<![CDATA[
:195  %gradient_19_V_load = load i32* %gradient_19_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_19_V_load"/></StgValue>
</operation>

<operation id="995" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="51" op_0_bw="32">
<![CDATA[
:196  %OP2_V_2_18_cast = sext i32 %gradient_19_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_18_cast"/></StgValue>
</operation>

<operation id="996" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:197  %p_Val2_17_18 = mul i51 %OP2_V_2_18_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_18"/></StgValue>
</operation>

<operation id="997" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="5">
<![CDATA[
:199  %theta_local_19_V_lo_1 = load i32* %theta_local_19_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_19_V_lo_1"/></StgValue>
</operation>

<operation id="998" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:200  %tmp_32_18 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_19_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="999" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:201  %p_Val2_18_18 = add i51 %tmp_32_18, %p_Val2_17_18

]]></Node>
<StgValue><ssdm name="p_Val2_18_18"/></StgValue>
</operation>

<operation id="1000" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:202  %tmp_35_18 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_18, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_18"/></StgValue>
</operation>

<operation id="1001" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:203  store i32 %tmp_35_18, i32* %theta_local_19_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="5">
<![CDATA[
:205  %gradient_20_V_load = load i32* %gradient_20_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_20_V_load"/></StgValue>
</operation>

<operation id="1003" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="51" op_0_bw="32">
<![CDATA[
:206  %OP2_V_2_19_cast = sext i32 %gradient_20_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_19_cast"/></StgValue>
</operation>

<operation id="1004" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:207  %p_Val2_17_19 = mul i51 %OP2_V_2_19_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_19"/></StgValue>
</operation>

<operation id="1005" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="5">
<![CDATA[
:209  %theta_local_20_V_lo_1 = load i32* %theta_local_20_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_20_V_lo_1"/></StgValue>
</operation>

<operation id="1006" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:210  %tmp_32_19 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_20_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="1007" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:211  %p_Val2_18_19 = add i51 %tmp_32_19, %p_Val2_17_19

]]></Node>
<StgValue><ssdm name="p_Val2_18_19"/></StgValue>
</operation>

<operation id="1008" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:212  %tmp_35_19 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_19, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_19"/></StgValue>
</operation>

<operation id="1009" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:213  store i32 %tmp_35_19, i32* %theta_local_20_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="5">
<![CDATA[
:215  %gradient_21_V_load = load i32* %gradient_21_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_21_V_load"/></StgValue>
</operation>

<operation id="1011" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="51" op_0_bw="32">
<![CDATA[
:216  %OP2_V_2_20_cast = sext i32 %gradient_21_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_20_cast"/></StgValue>
</operation>

<operation id="1012" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:217  %p_Val2_17_20 = mul i51 %OP2_V_2_20_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_20"/></StgValue>
</operation>

<operation id="1013" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="5">
<![CDATA[
:219  %theta_local_21_V_lo_1 = load i32* %theta_local_21_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_21_V_lo_1"/></StgValue>
</operation>

<operation id="1014" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:220  %tmp_32_20 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_21_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="1015" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:221  %p_Val2_18_20 = add i51 %tmp_32_20, %p_Val2_17_20

]]></Node>
<StgValue><ssdm name="p_Val2_18_20"/></StgValue>
</operation>

<operation id="1016" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:222  %tmp_35_20 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_20, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_20"/></StgValue>
</operation>

<operation id="1017" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:223  store i32 %tmp_35_20, i32* %theta_local_21_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="5">
<![CDATA[
:225  %gradient_22_V_load = load i32* %gradient_22_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_22_V_load"/></StgValue>
</operation>

<operation id="1019" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="51" op_0_bw="32">
<![CDATA[
:226  %OP2_V_2_21_cast = sext i32 %gradient_22_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_21_cast"/></StgValue>
</operation>

<operation id="1020" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:227  %p_Val2_17_21 = mul i51 %OP2_V_2_21_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_21"/></StgValue>
</operation>

<operation id="1021" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="5">
<![CDATA[
:229  %theta_local_22_V_lo_1 = load i32* %theta_local_22_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_22_V_lo_1"/></StgValue>
</operation>

<operation id="1022" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:230  %tmp_32_21 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_22_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="1023" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:231  %p_Val2_18_21 = add i51 %tmp_32_21, %p_Val2_17_21

]]></Node>
<StgValue><ssdm name="p_Val2_18_21"/></StgValue>
</operation>

<operation id="1024" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:232  %tmp_35_21 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_21, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_21"/></StgValue>
</operation>

<operation id="1025" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:233  store i32 %tmp_35_21, i32* %theta_local_22_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="5">
<![CDATA[
:235  %gradient_23_V_load = load i32* %gradient_23_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_23_V_load"/></StgValue>
</operation>

<operation id="1027" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="51" op_0_bw="32">
<![CDATA[
:236  %OP2_V_2_22_cast = sext i32 %gradient_23_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_22_cast"/></StgValue>
</operation>

<operation id="1028" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:237  %p_Val2_17_22 = mul i51 %OP2_V_2_22_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_22"/></StgValue>
</operation>

<operation id="1029" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="5">
<![CDATA[
:239  %theta_local_23_V_lo_1 = load i32* %theta_local_23_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_23_V_lo_1"/></StgValue>
</operation>

<operation id="1030" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:240  %tmp_32_22 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_23_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="1031" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:241  %p_Val2_18_22 = add i51 %tmp_32_22, %p_Val2_17_22

]]></Node>
<StgValue><ssdm name="p_Val2_18_22"/></StgValue>
</operation>

<operation id="1032" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:242  %tmp_35_22 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_22, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_22"/></StgValue>
</operation>

<operation id="1033" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:243  store i32 %tmp_35_22, i32* %theta_local_23_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="5">
<![CDATA[
:245  %gradient_24_V_load = load i32* %gradient_24_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_24_V_load"/></StgValue>
</operation>

<operation id="1035" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="51" op_0_bw="32">
<![CDATA[
:246  %OP2_V_2_23_cast = sext i32 %gradient_24_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_23_cast"/></StgValue>
</operation>

<operation id="1036" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:247  %p_Val2_17_23 = mul i51 %OP2_V_2_23_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_23"/></StgValue>
</operation>

<operation id="1037" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="5">
<![CDATA[
:249  %theta_local_24_V_lo_1 = load i32* %theta_local_24_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_24_V_lo_1"/></StgValue>
</operation>

<operation id="1038" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:250  %tmp_32_23 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_24_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="1039" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:251  %p_Val2_18_23 = add i51 %tmp_32_23, %p_Val2_17_23

]]></Node>
<StgValue><ssdm name="p_Val2_18_23"/></StgValue>
</operation>

<operation id="1040" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:252  %tmp_35_23 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_23, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_23"/></StgValue>
</operation>

<operation id="1041" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:253  store i32 %tmp_35_23, i32* %theta_local_24_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="5">
<![CDATA[
:255  %gradient_25_V_load = load i32* %gradient_25_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_25_V_load"/></StgValue>
</operation>

<operation id="1043" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="51" op_0_bw="32">
<![CDATA[
:256  %OP2_V_2_24_cast = sext i32 %gradient_25_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_24_cast"/></StgValue>
</operation>

<operation id="1044" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:257  %p_Val2_17_24 = mul i51 %OP2_V_2_24_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_24"/></StgValue>
</operation>

<operation id="1045" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="5">
<![CDATA[
:259  %theta_local_25_V_lo_1 = load i32* %theta_local_25_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_25_V_lo_1"/></StgValue>
</operation>

<operation id="1046" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:260  %tmp_32_24 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_25_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="1047" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:261  %p_Val2_18_24 = add i51 %tmp_32_24, %p_Val2_17_24

]]></Node>
<StgValue><ssdm name="p_Val2_18_24"/></StgValue>
</operation>

<operation id="1048" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:262  %tmp_35_24 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_24, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_24"/></StgValue>
</operation>

<operation id="1049" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:263  store i32 %tmp_35_24, i32* %theta_local_25_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1050" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="5">
<![CDATA[
:265  %gradient_26_V_load = load i32* %gradient_26_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_26_V_load"/></StgValue>
</operation>

<operation id="1051" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="51" op_0_bw="32">
<![CDATA[
:266  %OP2_V_2_25_cast = sext i32 %gradient_26_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_25_cast"/></StgValue>
</operation>

<operation id="1052" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:267  %p_Val2_17_25 = mul i51 %OP2_V_2_25_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_25"/></StgValue>
</operation>

<operation id="1053" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="5">
<![CDATA[
:269  %theta_local_26_V_lo_1 = load i32* %theta_local_26_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_26_V_lo_1"/></StgValue>
</operation>

<operation id="1054" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:270  %tmp_32_25 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_26_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="1055" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:271  %p_Val2_18_25 = add i51 %tmp_32_25, %p_Val2_17_25

]]></Node>
<StgValue><ssdm name="p_Val2_18_25"/></StgValue>
</operation>

<operation id="1056" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:272  %tmp_35_25 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_25, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_25"/></StgValue>
</operation>

<operation id="1057" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:273  store i32 %tmp_35_25, i32* %theta_local_26_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
:275  %gradient_27_V_load = load i32* %gradient_27_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_27_V_load"/></StgValue>
</operation>

<operation id="1059" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="51" op_0_bw="32">
<![CDATA[
:276  %OP2_V_2_26_cast = sext i32 %gradient_27_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_26_cast"/></StgValue>
</operation>

<operation id="1060" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:277  %p_Val2_17_26 = mul i51 %OP2_V_2_26_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_26"/></StgValue>
</operation>

<operation id="1061" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="5">
<![CDATA[
:279  %theta_local_27_V_lo_1 = load i32* %theta_local_27_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_27_V_lo_1"/></StgValue>
</operation>

<operation id="1062" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:280  %tmp_32_26 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_27_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="1063" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:281  %p_Val2_18_26 = add i51 %tmp_32_26, %p_Val2_17_26

]]></Node>
<StgValue><ssdm name="p_Val2_18_26"/></StgValue>
</operation>

<operation id="1064" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:282  %tmp_35_26 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_26, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_26"/></StgValue>
</operation>

<operation id="1065" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:283  store i32 %tmp_35_26, i32* %theta_local_27_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="5">
<![CDATA[
:285  %gradient_28_V_load = load i32* %gradient_28_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_28_V_load"/></StgValue>
</operation>

<operation id="1067" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="51" op_0_bw="32">
<![CDATA[
:286  %OP2_V_2_27_cast = sext i32 %gradient_28_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_27_cast"/></StgValue>
</operation>

<operation id="1068" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:287  %p_Val2_17_27 = mul i51 %OP2_V_2_27_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_27"/></StgValue>
</operation>

<operation id="1069" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="5">
<![CDATA[
:289  %theta_local_28_V_lo_1 = load i32* %theta_local_28_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_28_V_lo_1"/></StgValue>
</operation>

<operation id="1070" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:290  %tmp_32_27 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_28_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="1071" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:291  %p_Val2_18_27 = add i51 %tmp_32_27, %p_Val2_17_27

]]></Node>
<StgValue><ssdm name="p_Val2_18_27"/></StgValue>
</operation>

<operation id="1072" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:292  %tmp_35_27 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_27, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_27"/></StgValue>
</operation>

<operation id="1073" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:293  store i32 %tmp_35_27, i32* %theta_local_28_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="5">
<![CDATA[
:295  %gradient_29_V_load = load i32* %gradient_29_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_29_V_load"/></StgValue>
</operation>

<operation id="1075" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="51" op_0_bw="32">
<![CDATA[
:296  %OP2_V_2_28_cast = sext i32 %gradient_29_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_28_cast"/></StgValue>
</operation>

<operation id="1076" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:297  %p_Val2_17_28 = mul i51 %OP2_V_2_28_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_28"/></StgValue>
</operation>

<operation id="1077" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
:299  %theta_local_29_V_lo_1 = load i32* %theta_local_29_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_29_V_lo_1"/></StgValue>
</operation>

<operation id="1078" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:300  %tmp_32_28 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_29_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="1079" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:301  %p_Val2_18_28 = add i51 %tmp_32_28, %p_Val2_17_28

]]></Node>
<StgValue><ssdm name="p_Val2_18_28"/></StgValue>
</operation>

<operation id="1080" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:302  %tmp_35_28 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_28, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_28"/></StgValue>
</operation>

<operation id="1081" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:303  store i32 %tmp_35_28, i32* %theta_local_29_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="5">
<![CDATA[
:305  %gradient_30_V_load = load i32* %gradient_30_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_30_V_load"/></StgValue>
</operation>

<operation id="1083" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="51" op_0_bw="32">
<![CDATA[
:306  %OP2_V_2_29_cast = sext i32 %gradient_30_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_29_cast"/></StgValue>
</operation>

<operation id="1084" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:307  %p_Val2_17_29 = mul i51 %OP2_V_2_29_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_29"/></StgValue>
</operation>

<operation id="1085" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="5">
<![CDATA[
:309  %theta_local_30_V_lo_1 = load i32* %theta_local_30_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_30_V_lo_1"/></StgValue>
</operation>

<operation id="1086" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:310  %tmp_32_29 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_30_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="1087" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:311  %p_Val2_18_29 = add i51 %tmp_32_29, %p_Val2_17_29

]]></Node>
<StgValue><ssdm name="p_Val2_18_29"/></StgValue>
</operation>

<operation id="1088" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:312  %tmp_35_29 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_29, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_29"/></StgValue>
</operation>

<operation id="1089" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:313  store i32 %tmp_35_29, i32* %theta_local_30_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="5">
<![CDATA[
:315  %gradient_31_V_load = load i32* %gradient_31_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gradient_31_V_load"/></StgValue>
</operation>

<operation id="1091" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="51" op_0_bw="32">
<![CDATA[
:316  %OP2_V_2_30_cast = sext i32 %gradient_31_V_load to i51

]]></Node>
<StgValue><ssdm name="OP2_V_2_30_cast"/></StgValue>
</operation>

<operation id="1092" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:317  %p_Val2_17_30 = mul i51 %OP2_V_2_30_cast, -1392508928

]]></Node>
<StgValue><ssdm name="p_Val2_17_30"/></StgValue>
</operation>

<operation id="1093" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="5">
<![CDATA[
:319  %theta_local_31_V_lo_1 = load i32* %theta_local_31_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="theta_local_31_V_lo_1"/></StgValue>
</operation>

<operation id="1094" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
:320  %tmp_32_30 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %theta_local_31_V_lo_1, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="1095" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:321  %p_Val2_18_30 = add i51 %tmp_32_30, %p_Val2_17_30

]]></Node>
<StgValue><ssdm name="p_Val2_18_30"/></StgValue>
</operation>

<operation id="1096" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:322  %tmp_35_30 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_18_30, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35_30"/></StgValue>
</operation>

<operation id="1097" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:323  store i32 %tmp_35_30, i32* %theta_local_31_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:324  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1099" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond21_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
:325  br label %computeGradient.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0">
<![CDATA[
updateParameter.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
