// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        n,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read13;
input  [31:0] n;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln519_fu_440_p2;
reg   [0:0] and_ln519_reg_811;
wire   [31:0] res_p_fu_446_p1;
reg   [31:0] res_p_reg_815;
wire   [0:0] tmp_60_fu_450_p3;
reg   [0:0] tmp_60_reg_823;
wire   [31:0] bitcast_ln523_fu_458_p1;
reg   [31:0] bitcast_ln523_reg_827;
wire   [31:0] bitcast_ln523_1_fu_462_p1;
reg   [31:0] bitcast_ln523_1_reg_834;
wire   [31:0] bitcast_ln523_2_fu_466_p1;
reg   [31:0] bitcast_ln523_2_reg_841;
wire   [2:0] trunc_ln525_fu_470_p1;
reg   [2:0] trunc_ln525_reg_848;
wire   [31:0] add_ln525_fu_474_p2;
reg   [31:0] add_ln525_reg_853;
wire   [0:0] tmp_61_fu_480_p3;
reg   [0:0] tmp_61_reg_858;
wire   [1:0] trunc_ln532_fu_488_p1;
reg   [1:0] trunc_ln532_reg_862;
wire   [31:0] tmp_62_fu_492_p5;
wire   [31:0] sub_i1_fu_505_p2;
reg   [31:0] sub_i1_reg_871;
wire   [31:0] grp_fu_364_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] and_ln77_fu_547_p2;
reg   [0:0] and_ln77_reg_883;
wire    ap_CS_fsm_state7;
wire   [1:0] empty_fu_556_p1;
reg   [1:0] empty_reg_887;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln92_fu_561_p2;
reg   [0:0] icmp_ln92_reg_893;
wire   [1:0] xor_ln92_fu_567_p2;
reg   [1:0] xor_ln92_reg_897;
wire   [31:0] tmp_66_fu_611_p2;
wire    ap_CS_fsm_state11;
wire   [2:0] add_ln100_2_fu_616_p2;
wire   [0:0] icmp_ln104_fu_622_p2;
reg   [0:0] icmp_ln104_reg_921;
wire   [2:0] select_ln104_fu_644_p3;
reg   [2:0] select_ln104_reg_925;
wire   [31:0] bitcast_ln520_fu_711_p1;
wire    ap_CS_fsm_state24;
wire   [31:0] bitcast_ln520_1_fu_715_p1;
wire   [31:0] bitcast_ln520_2_fu_719_p1;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num_1_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num16_1_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num16_1_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num2_1_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num2_1_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num_4_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num16_4_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num16_4_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num2_4_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num2_4_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_1_02_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_1_02_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_2_01_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_2_01_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num_6_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num_6_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num16_6_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num16_6_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num2_6_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num2_6_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_138;
reg   [31:0] agg_result_num16_0_reg_150;
reg   [31:0] agg_result_num2_0_reg_162;
reg   [31:0] agg_result_num_3_reg_174;
reg   [31:0] agg_result_num16_3_reg_185;
reg   [31:0] agg_result_num2_3_reg_196;
reg   [1:0] ap_phi_mux_base_0_lcssa_i47_phi_fu_211_p4;
reg   [1:0] base_0_lcssa_i47_reg_207;
wire   [1:0] base_fu_591_p2;
reg   [2:0] agg_result_p_0_reg_219;
reg   [31:0] ap_phi_mux_agg_result_num_8_phi_fu_233_p12;
reg   [31:0] agg_result_num_8_reg_230;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state13;
reg   [31:0] ap_phi_mux_agg_result_num16_8_phi_fu_251_p12;
reg   [31:0] agg_result_num16_8_reg_248;
reg   [31:0] ap_phi_mux_agg_result_num2_8_phi_fu_269_p12;
reg   [31:0] agg_result_num2_8_reg_266;
reg   [31:0] ap_phi_mux_this_p_write_assign_phi_fu_288_p12;
reg   [31:0] this_p_write_assign_reg_284;
wire  signed [31:0] sext_ln104_fu_653_p1;
reg    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg   [31:0] grp_fu_368_p0;
wire    ap_CS_fsm_state6;
wire   [31:0] bitcast_ln519_fu_405_p1;
wire   [7:0] tmp_fu_408_p4;
wire   [22:0] trunc_ln519_fu_418_p1;
wire   [0:0] icmp_ln519_1_fu_428_p2;
wire   [0:0] icmp_ln519_fu_422_p2;
wire   [0:0] or_ln519_fu_434_p2;
wire   [0:0] grp_fu_368_p2;
wire   [31:0] grp_fu_375_p4;
wire   [31:0] grp_fu_385_p4;
wire   [31:0] grp_fu_395_p4;
wire   [31:0] tmp_62_fu_492_p1;
wire   [31:0] tmp_62_fu_492_p2;
wire   [31:0] tmp_62_fu_492_p3;
wire   [1:0] tmp_62_fu_492_p4;
wire   [31:0] bitcast_ln77_fu_511_p1;
wire   [7:0] tmp_63_fu_515_p4;
wire   [22:0] trunc_ln77_fu_525_p1;
wire   [0:0] icmp_ln77_6_fu_535_p2;
wire   [0:0] icmp_ln77_fu_529_p2;
wire   [0:0] or_ln77_fu_541_p2;
wire   [1:0] sub_ln92_fu_586_p2;
wire   [31:0] zext_ln91_fu_598_p1;
wire   [2:0] zext_ln100_fu_607_p1;
wire   [2:0] add_ln100_fu_602_p2;
wire   [2:0] zext_ln104_fu_628_p1;
wire   [0:0] icmp_ln104_5_fu_632_p2;
wire   [2:0] add_ln104_fu_638_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1 grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_138),
    .agg_result_num16_0(agg_result_num16_0_reg_150),
    .agg_result_num2_0(agg_result_num2_0_reg_162),
    .idx_tmp_out(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out_ap_vld)
);

ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2 grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_138),
    .agg_result_num16_0(agg_result_num16_0_reg_150),
    .agg_result_num2_0(agg_result_num2_0_reg_162),
    .zext_ln92(empty_reg_887),
    .xor_ln92(xor_ln92_reg_897),
    .agg_result_num_1_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num_1_out_ap_vld),
    .agg_result_num16_1_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num16_1_out),
    .agg_result_num16_1_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num16_1_out_ap_vld),
    .agg_result_num2_1_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num2_1_out),
    .agg_result_num2_1_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num2_1_out_ap_vld)
);

ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3 grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_174),
    .agg_result_num16_3(agg_result_num16_3_reg_185),
    .agg_result_num2_3(agg_result_num2_3_reg_196),
    .zext_ln104(base_0_lcssa_i47_reg_207),
    .zext_ln104_10(select_ln104_reg_925),
    .agg_result_num_4_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num_4_out_ap_vld),
    .agg_result_num16_4_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num16_4_out),
    .agg_result_num16_4_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num16_4_out_ap_vld),
    .agg_result_num2_4_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num2_4_out),
    .agg_result_num2_4_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num2_4_out_ap_vld)
);

ban_interface_operator_2_Pipeline_VITIS_LOOP_504_1 grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_ready),
    .sub_i1(sub_i1_reg_871),
    .res_p(res_p_reg_815),
    .p_read13(p_read13),
    .num_res_1_02_out(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_1_02_out),
    .num_res_1_02_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_1_02_out_ap_vld),
    .num_res_2_01_out(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_2_01_out),
    .num_res_2_01_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_2_01_out_ap_vld)
);

ban_interface_operator_2_Pipeline_VITIS_LOOP_21_1 grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_ready),
    .n(n),
    .num_res_1_02_reload(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_1_02_out),
    .num_res_2_01_reload(grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_num_res_2_01_out),
    .agg_result_num_6_out(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num_6_out),
    .agg_result_num_6_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num_6_out_ap_vld),
    .agg_result_num16_6_out(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num16_6_out),
    .agg_result_num16_6_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num16_6_out_ap_vld),
    .agg_result_num2_6_out(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num2_6_out),
    .agg_result_num2_6_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num2_6_out_ap_vld)
);

ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_62_fu_492_p5),
    .din1(n),
    .ce(1'b1),
    .dout(grp_fu_364_p2)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_368_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_368_p2)
);

ban_interface_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U229(
    .din0(tmp_62_fu_492_p1),
    .din1(tmp_62_fu_492_p2),
    .din2(tmp_62_fu_492_p3),
    .din3(tmp_62_fu_492_p4),
    .dout(tmp_62_fu_492_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_288_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_num_8_phi_fu_233_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_num16_8_phi_fu_251_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_num2_8_phi_fu_269_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln104_fu_622_p2 == 1'd0) | (icmp_ln92_reg_893 == 1'd0)))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln77_fu_547_p2) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_561_p2 == 1'd1))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln532_reg_862 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        agg_result_num16_0_reg_150 <= grp_fu_364_p2;
    end else if (((~(trunc_ln532_reg_862 == 2'd1) & ~(trunc_ln532_reg_862 == 2'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln532_reg_862 == 2'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        agg_result_num16_0_reg_150 <= bitcast_ln523_1_reg_834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd0) & (icmp_ln92_reg_893 == 1'd1))) begin
        agg_result_num16_3_reg_185 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num16_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_561_p2 == 1'd0))) begin
        agg_result_num16_3_reg_185 <= agg_result_num16_0_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd1) & (icmp_ln92_reg_893 == 1'd1))) begin
        agg_result_num16_8_reg_248 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num16_1_out;
    end else if (((1'd0 == and_ln77_fu_547_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        agg_result_num16_8_reg_248 <= agg_result_num16_0_reg_150;
    end else if (((tmp_61_fu_480_p3 == 1'd0) & (1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_num16_8_reg_248 <= bitcast_ln523_1_fu_462_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln104_reg_921 == 1'd0)) | ((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln92_reg_893 == 1'd0))))) begin
        agg_result_num16_8_reg_248 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num16_4_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        agg_result_num16_8_reg_248 <= grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num16_6_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        agg_result_num16_8_reg_248 <= bitcast_ln520_1_fu_715_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln532_reg_862 == 2'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln532_reg_862 == 2'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        agg_result_num2_0_reg_162 <= bitcast_ln523_2_reg_841;
    end else if ((~(trunc_ln532_reg_862 == 2'd1) & ~(trunc_ln532_reg_862 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        agg_result_num2_0_reg_162 <= grp_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd0) & (icmp_ln92_reg_893 == 1'd1))) begin
        agg_result_num2_3_reg_196 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num2_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_561_p2 == 1'd0))) begin
        agg_result_num2_3_reg_196 <= agg_result_num2_0_reg_162;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd1) & (icmp_ln92_reg_893 == 1'd1))) begin
        agg_result_num2_8_reg_266 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num2_1_out;
    end else if (((1'd0 == and_ln77_fu_547_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        agg_result_num2_8_reg_266 <= agg_result_num2_0_reg_162;
    end else if (((tmp_61_fu_480_p3 == 1'd0) & (1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_num2_8_reg_266 <= bitcast_ln523_2_fu_466_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln104_reg_921 == 1'd0)) | ((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln92_reg_893 == 1'd0))))) begin
        agg_result_num2_8_reg_266 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num2_4_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        agg_result_num2_8_reg_266 <= grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num2_6_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        agg_result_num2_8_reg_266 <= bitcast_ln520_2_fu_719_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln532_reg_862 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        agg_result_num_0_reg_138 <= grp_fu_364_p2;
    end else if (((~(trunc_ln532_reg_862 == 2'd1) & ~(trunc_ln532_reg_862 == 2'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln532_reg_862 == 2'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        agg_result_num_0_reg_138 <= bitcast_ln523_reg_827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd0) & (icmp_ln92_reg_893 == 1'd1))) begin
        agg_result_num_3_reg_174 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_561_p2 == 1'd0))) begin
        agg_result_num_3_reg_174 <= agg_result_num_0_reg_138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd1) & (icmp_ln92_reg_893 == 1'd1))) begin
        agg_result_num_8_reg_230 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_agg_result_num_1_out;
    end else if (((1'd0 == and_ln77_fu_547_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        agg_result_num_8_reg_230 <= agg_result_num_0_reg_138;
    end else if (((tmp_61_fu_480_p3 == 1'd0) & (1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_num_8_reg_230 <= bitcast_ln523_fu_458_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln104_reg_921 == 1'd0)) | ((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln92_reg_893 == 1'd0))))) begin
        agg_result_num_8_reg_230 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num_4_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        agg_result_num_8_reg_230 <= grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_agg_result_num_6_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        agg_result_num_8_reg_230 <= bitcast_ln520_fu_711_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd0) & (icmp_ln92_reg_893 == 1'd1))) begin
        agg_result_p_0_reg_219 <= add_ln100_2_fu_616_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_561_p2 == 1'd0))) begin
        agg_result_p_0_reg_219 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd0) & (icmp_ln92_reg_893 == 1'd1))) begin
        base_0_lcssa_i47_reg_207 <= base_fu_591_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_561_p2 == 1'd0))) begin
        base_0_lcssa_i47_reg_207 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd1) & (icmp_ln92_reg_893 == 1'd1))) begin
        this_p_write_assign_reg_284 <= tmp_66_fu_611_p2;
    end else if (((tmp_61_fu_480_p3 == 1'd0) & (1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        this_p_write_assign_reg_284 <= res_p_fu_446_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln104_reg_921 == 1'd0)) | ((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln92_reg_893 == 1'd0))))) begin
        this_p_write_assign_reg_284 <= sext_ln104_fu_653_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        this_p_write_assign_reg_284 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state24) | ((1'd0 == and_ln77_fu_547_p2) & (1'b1 == ap_CS_fsm_state7)))) begin
        this_p_write_assign_reg_284 <= res_p_reg_815;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln525_reg_853 <= add_ln525_fu_474_p2;
        bitcast_ln523_1_reg_834 <= bitcast_ln523_1_fu_462_p1;
        bitcast_ln523_2_reg_841 <= bitcast_ln523_2_fu_466_p1;
        bitcast_ln523_reg_827 <= bitcast_ln523_fu_458_p1;
        tmp_61_reg_858 <= add_ln525_fu_474_p2[32'd31];
        trunc_ln525_reg_848 <= trunc_ln525_fu_470_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln519_reg_811 <= and_ln519_fu_440_p2;
        res_p_reg_815 <= res_p_fu_446_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        and_ln77_reg_883 <= and_ln77_fu_547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        empty_reg_887 <= empty_fu_556_p1;
        icmp_ln92_reg_893 <= icmp_ln92_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_reg_893 == 1'd1))) begin
        icmp_ln104_reg_921 <= icmp_ln104_fu_622_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln104_fu_622_p2 == 1'd0) | (icmp_ln92_reg_893 == 1'd0)))) begin
        select_ln104_reg_925 <= select_ln104_fu_644_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_i1_reg_871 <= sub_i1_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln519_fu_440_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_60_reg_823 <= p_read13[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_61_fu_480_p3 == 1'd1) & (1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln532_reg_862 <= trunc_ln532_fu_488_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_561_p2 == 1'd1))) begin
        xor_ln92_reg_897 <= xor_ln92_fu_567_p2;
    end
end

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln104_reg_921 == 1'd0)) | ((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln92_reg_893 == 1'd0))))) begin
        ap_phi_mux_agg_result_num16_8_phi_fu_251_p12 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num16_4_out;
    end else begin
        ap_phi_mux_agg_result_num16_8_phi_fu_251_p12 = agg_result_num16_8_reg_248;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln104_reg_921 == 1'd0)) | ((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln92_reg_893 == 1'd0))))) begin
        ap_phi_mux_agg_result_num2_8_phi_fu_269_p12 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num2_4_out;
    end else begin
        ap_phi_mux_agg_result_num2_8_phi_fu_269_p12 = agg_result_num2_8_reg_266;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln104_reg_921 == 1'd0)) | ((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln92_reg_893 == 1'd0))))) begin
        ap_phi_mux_agg_result_num_8_phi_fu_233_p12 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_agg_result_num_4_out;
    end else begin
        ap_phi_mux_agg_result_num_8_phi_fu_233_p12 = agg_result_num_8_reg_230;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd0) & (icmp_ln92_reg_893 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i47_phi_fu_211_p4 = base_fu_591_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i47_phi_fu_211_p4 = base_0_lcssa_i47_reg_207;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln104_reg_921 == 1'd0)) | ((1'd1 == and_ln77_reg_883) & (tmp_61_reg_858 == 1'd1) & (1'd0 == and_ln519_reg_811) & (tmp_60_reg_823 == 1'd0) & (icmp_ln92_reg_893 == 1'd0))))) begin
        ap_phi_mux_this_p_write_assign_phi_fu_288_p12 = sext_ln104_fu_653_p1;
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_288_p12 = this_p_write_assign_reg_284;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_0 = ap_phi_mux_this_p_write_assign_phi_fu_288_p12;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_1 = ap_phi_mux_agg_result_num_8_phi_fu_233_p12;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_2 = ap_phi_mux_agg_result_num16_8_phi_fu_251_p12;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_3 = ap_phi_mux_agg_result_num2_8_phi_fu_269_p12;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_368_p0 = agg_result_num_0_reg_138;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_368_p0 = n;
    end else begin
        grp_fu_368_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_61_fu_480_p3 == 1'd0) & (1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((tmp_61_fu_480_p3 == 1'd1) & (1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'd0 == and_ln519_fu_440_p2) & (tmp_60_fu_450_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'd0 == and_ln77_fu_547_p2) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_561_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_622_p2 == 1'd1) & (icmp_ln92_reg_893 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_2_fu_616_p2 = (zext_ln100_fu_607_p1 + add_ln100_fu_602_p2);

assign add_ln100_fu_602_p2 = ($signed(trunc_ln525_reg_848) + $signed(3'd5));

assign add_ln104_fu_638_p2 = (zext_ln104_fu_628_p1 + 3'd1);

assign add_ln525_fu_474_p2 = ($signed(res_p_fu_446_p1) + $signed(32'd4294967293));

assign and_ln519_fu_440_p2 = (or_ln519_fu_434_p2 & grp_fu_368_p2);

assign and_ln77_fu_547_p2 = (or_ln77_fu_541_p2 & grp_fu_368_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_591_p2 = (sub_ln92_fu_586_p2 + 2'd1);

assign bitcast_ln519_fu_405_p1 = n;

assign bitcast_ln520_1_fu_715_p1 = grp_fu_385_p4;

assign bitcast_ln520_2_fu_719_p1 = grp_fu_395_p4;

assign bitcast_ln520_fu_711_p1 = grp_fu_375_p4;

assign bitcast_ln523_1_fu_462_p1 = grp_fu_385_p4;

assign bitcast_ln523_2_fu_466_p1 = grp_fu_395_p4;

assign bitcast_ln523_fu_458_p1 = grp_fu_375_p4;

assign bitcast_ln77_fu_511_p1 = agg_result_num_0_reg_138;

assign empty_fu_556_p1 = grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out[1:0];

assign grp_fu_375_p4 = {{p_read13[63:32]}};

assign grp_fu_385_p4 = {{p_read13[95:64]}};

assign grp_fu_395_p4 = {{p_read13[127:96]}};

assign grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_504_1_fu_345_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314_ap_start_reg;

assign icmp_ln104_5_fu_632_p2 = ((ap_phi_mux_base_0_lcssa_i47_phi_fu_211_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_622_p2 = ((base_fu_591_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln519_1_fu_428_p2 = ((trunc_ln519_fu_418_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln519_fu_422_p2 = ((tmp_fu_408_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_535_p2 = ((trunc_ln77_fu_525_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_529_p2 = ((tmp_63_fu_515_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_561_p2 = ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln519_fu_434_p2 = (icmp_ln519_fu_422_p2 | icmp_ln519_1_fu_428_p2);

assign or_ln77_fu_541_p2 = (icmp_ln77_fu_529_p2 | icmp_ln77_6_fu_535_p2);

assign res_p_fu_446_p1 = p_read13[31:0];

assign select_ln104_fu_644_p3 = ((icmp_ln104_5_fu_632_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_638_p2);

assign sext_ln104_fu_653_p1 = $signed(agg_result_p_0_reg_219);

assign sub_i1_fu_505_p2 = (32'd0 - res_p_fu_446_p1);

assign sub_ln92_fu_586_p2 = ($signed(2'd2) - $signed(empty_reg_887));

assign tmp_60_fu_450_p3 = p_read13[32'd31];

assign tmp_61_fu_480_p3 = add_ln525_fu_474_p2[32'd31];

assign tmp_62_fu_492_p1 = grp_fu_375_p4;

assign tmp_62_fu_492_p2 = grp_fu_385_p4;

assign tmp_62_fu_492_p3 = grp_fu_395_p4;

assign tmp_62_fu_492_p4 = p_read13[1:0];

assign tmp_63_fu_515_p4 = {{bitcast_ln77_fu_511_p1[30:23]}};

assign tmp_66_fu_611_p2 = (zext_ln91_fu_598_p1 + add_ln525_reg_853);

assign tmp_fu_408_p4 = {{bitcast_ln519_fu_405_p1[30:23]}};

assign trunc_ln519_fu_418_p1 = bitcast_ln519_fu_405_p1[22:0];

assign trunc_ln525_fu_470_p1 = p_read13[2:0];

assign trunc_ln532_fu_488_p1 = p_read13[1:0];

assign trunc_ln77_fu_525_p1 = bitcast_ln77_fu_511_p1[22:0];

assign xor_ln92_fu_567_p2 = (empty_fu_556_p1 ^ 2'd3);

assign zext_ln100_fu_607_p1 = base_fu_591_p2;

assign zext_ln104_fu_628_p1 = ap_phi_mux_base_0_lcssa_i47_phi_fu_211_p4;

assign zext_ln91_fu_598_p1 = base_fu_591_p2;

endmodule //ban_interface_operator_2
