/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl  -osyn  /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/synwork/MantaTest_First_Implementation_comp.srs  -top  top_level  -hdllog  /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/synlog/MantaTest_First_Implementation_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I /home/user/SDR-HLS/Testing/MantaTest  -I /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/  -I /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib   -v2001  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v  -encrypt  -pro  -dmgen  /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/dm  -dup -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fv2001 /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v -lib work -fsysv /home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv  -jobname  "compiler" 
relcom:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl -osyn ../synwork/MantaTest_First_Implementation_comp.srs -top top_level -hdllog ../synlog/MantaTest_First_Implementation_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -lattice -I ../../../MantaTest -I ../ -I ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib -v2001 -devicelib ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v -devicelib ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v -encrypt -pro -dmgen ../dm -dup -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fv2001 ../source/manta.v -lib work -fsysv ../source/top_level.sv -jobname "compiler"
rc:0 success:1 runtime:2
file:../synwork/MantaTest_First_Implementation_comp.srs|io:o|time:1716472710|size:45040|exec:0|csum:
file:../synlog/MantaTest_First_Implementation_compiler.srr|io:o|time:1716472710|size:32681|exec:0|csum:
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|io:i|time:1691686808|size:87869|exec:0|csum:47AE03E6BBE19DB3AAEE31C380B909AC
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|io:i|time:1691686809|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:./-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:../source/manta.v|io:i|time:1716472352|size:153024|exec:0|csum:35B13C987506F602B0B6A67BE5EC07F4
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../source/top_level.sv|io:i|time:1716472294|size:661|exec:0|csum:C1012EF8737BF937E63B45193D15053B
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/c_hdl|io:i|time:1691686799|size:10820456|exec:1|csum:294DA3FDD619E830FE9D36956B23B641
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl|io:i|time:1691686326|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
