C:/Users/JoeyD/Documents/GitHub/FPGA-switch-to-sev-seg/bin_to_bcd_tb.v {1 {vlog -work work -stats=none C:/Users/JoeyD/Documents/GitHub/FPGA-switch-to-sev-seg/bin_to_bcd_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module bin_to_bcd_tb

Top level modules:
	bin_to_bcd_tb

} {} {}}
