#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-timescale=1ns/1ps' '+notimingchecks' '-notice' '-top' 'tbench_top' '-Mdir=../csrc' '-l' '../log/compile' '-o' '../out/simv' '-f' 'sourcefile_order' 2>&1
