# Logisim snapshots

# Verilog snapshots

<img width="960" alt="Verilog-S1-T1-4" src="https://github.com/user-attachments/assets/6d5884c2-bd85-48cf-9ff7-9d80bf4214f7">
<img width="960" alt="Verilog-S1-T1-3" src="https://github.com/user-attachments/assets/1fa359eb-a64f-401e-bde7-150cc30c3ae9">
<img width="960" alt="Verilog-S1-T1-2" src="https://github.com/user-attachments/assets/32c0c6fc-e150-4dde-8e96-57f9d009a62a">
<img width="960" alt="Verilog-S1-T1-1" src="https://github.com/user-attachments/assets/c4a00e83-edb0-4f11-89f0-850330f01976">
