I 000060 55 5837          1719229159379 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719229159380 2024.06.24 16:09:19)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3736313239616b2135303e35236c663035316131343132)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 76(_for 14 )
		(_object
			(_cnst(_int k 14 0 76(_arch)))
			(_prcs
				(line__77(_arch 5 0 77(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__86(_arch 6 0 86(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__88(_arch 7 0 88(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 115(_for 15 )
		(_object
			(_cnst(_int k 15 0 115(_arch)))
			(_prcs
				(line__116(_arch 12 0 116(_prcs(_simple)(_trgt(19(_object 1))(19(_object 1))(19(_object 1))(19(_object 1))(19(_object 1)))(_sens(5)(18(_object 1)))(_read(18(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 45(_arch(_uni))))
		(_sig(_int NextState 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_sig(_int IN1 8 0 57(_arch(_uni))))
		(_sig(_int IN2 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int ZR0 -1 0 61(_arch(_uni))))
		(_sig(_int ZR1 -1 0 61(_arch(_uni))))
		(_sig(_int ZR2 -1 0 61(_arch(_uni))))
		(_sig(_int ZR3 -1 0 61(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_sig(_int LD0 -1 0 61(_arch(_uni))))
		(_sig(_int LD1 -1 0 61(_arch(_uni))))
		(_sig(_int LD2 -1 0 61(_arch(_uni))))
		(_sig(_int LD3 -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 76(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 115(_scalar (_to i 0 i 1))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((Z(0))(ZR0)))(_trgt(34(0)))(_sens(20)))))
			(line__70(_arch 1 0 70(_assignment(_alias((Z(1))(ZR1)))(_trgt(34(1)))(_sens(21)))))
			(line__71(_arch 2 0 71(_assignment(_alias((Z(2))(ZR2)))(_trgt(34(2)))(_sens(22)))))
			(line__72(_arch 3 0 72(_assignment(_alias((Z(3))(ZR3)))(_trgt(34(3)))(_sens(23)))))
			(line__73(_arch 4 0 73(_assignment(_trgt(35))(_sens(9(d_3_2)))(_mon))))
			(line__92(_arch 8 0 92(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__103(_arch 9 0 103(_assignment(_trgt(12))(_sens(10)(14)(25)(27)(28)))))
			(line__104(_arch 10 0 104(_assignment(_trgt(11))(_sens(9)(14)(26)))))
			(line__106(_arch 11 0 106(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 13 0 133(_prcs(_simple)(_trgt(14))(_sens(13)(15)(24)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(ALU(_arch 15 0 155(_prcs(_simple)(_trgt(15))(_sens(16)(17)(29)))))
			(line__164(_arch 16 0 164(_prcs(_simple)(_trgt(4)(18(1))(18(0))(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(3)(9)(34))(_read(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 17 -1)
)
I 000060 55 5227          1719229908366 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719229908367 2024.06.24 16:21:48)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code f0a3f1a0f9a6ace6a4a5e9aba5f7f0f7f2f6a6f6f3)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 45(_arch(_uni))))
		(_sig(_int NextState 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_read(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5220          1719232636908 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719232636909 2024.06.24 17:07:16)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 5252545159040e4406074b09075552555054045451)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5231          1719232832285 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719232832286 2024.06.24 17:10:32)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 8181828f89d7dd97d58298dad48681868387d78782)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5231          1719232955194 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719232955195 2024.06.24 17:12:35)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 9c9e9f93c6cac08acb9385c7c99b9c9b9e9aca9a9f)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 819           1719232995872 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719232995873 2024.06.24 17:13:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8bd9de85d0ddd79d8b8992d0de8c8b8c898ddd8d88)
	(_ent
		(_time 1719232995870)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 39 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719232995880 2024.06.24 17:13:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8bd9d985dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5231          1719233004298 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719233004299 2024.06.24 17:13:24)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 7177727079272d67267e682a247671767377277772)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 819           1719233004538 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233004539 2024.06.24 17:13:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5b5d5958000d074d5b5942000e5c5b5c595d0d5d58)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 39 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233004542 2024.06.24 17:13:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5b5d5e580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 977           1719233232004 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233232005 2024.06.24 17:17:12)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code e8e7e2bbe9beb4fee8baf1b3bdefe8efeaeebeeeeb)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233232016 2024.06.24 17:17:12)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code f8f7f5a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5231          1719233235613 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719233235614 2024.06.24 17:17:15)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 020c090409545e14550d1b59570502050004540401)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719233235831 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233235832 2024.06.24 17:17:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code dcd2d78e868a80cadc8ec58789dbdcdbdeda8adadf)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233235835 2024.06.24 17:17:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code dcd2d08e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5059          1719233793426 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719233793427 2024.06.24 17:26:33)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code f6f0a4a6f9a0aae0a0a2efada3f1f6f1f4f0a0f0f5)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 46(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719233828780 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233828781 2024.06.24 17:27:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 154313121943490315470c4e401215121713431316)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233828792 2024.06.24 17:27:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 25732421257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5059          1719233830604 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719233830605 2024.06.24 17:27:10)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3a6c6a3f626c662c6c6e23616f3d3a3d383c6c3c39)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 46(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719233830839 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233830840 2024.06.24 17:27:10)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 247273202972783224763d7f712324232622722227)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233830843 2024.06.24 17:27:10)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 24727420257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5059          1719234192382 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719234192383 2024.06.24 17:33:12)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 5f5b5d5c00090349090b46040a585f585d5909595c)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 46(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719234192614 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719234192615 2024.06.24 17:33:12)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4a4e4b48121c165c4a1853111f4d4a4d484c1c4c49)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719234192624 2024.06.24 17:33:12)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 595d5f5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719234572849 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719234572850 2024.06.24 17:39:32)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 94c5c19b99c2c882c2c08dcfc19394939692c29297)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719234595902 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719234595903 2024.06.24 17:39:55)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code aaa8a0fdf2fcf6bcaaffb3f1ffadaaada8acfcaca9)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719234595913 2024.06.24 17:39:55)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code aaa8a7fdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719234598110 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719234598111 2024.06.24 17:39:58)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 4647474449101a5010125f1d134146414440104045)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719234598336 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719234598337 2024.06.24 17:39:58)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 2021202429767c362075397b752720272226762623)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719234598340 2024.06.24 17:39:58)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 30313735356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719235454489 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719235454490 2024.06.24 17:54:14)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 7d7d7d7c202b216b2b296426287a7d7a7f7b2b7b7e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719235454712 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719235454713 2024.06.24 17:54:14)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5757505459010b4157024e0c025057505551015154)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719235454720 2024.06.24 17:54:14)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 67676767653130706366753d3361326164616f6231)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719235628174 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719235628175 2024.06.24 17:57:08)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code f4f2fea4f9a2a8e2a2a0edafa1f3f4f3f6f2a2f2f7)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719235628396 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719235628397 2024.06.24 17:57:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code cfc99d9a909993d9cf9ad6949ac8cfc8cdc999c9cc)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719235628400 2024.06.24 17:57:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code cfc99a9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719236150736 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236150737 2024.06.24 18:05:50)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3731373239616b2161632e6c623037303531613134)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236150972 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236150973 2024.06.24 18:05:50)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 2127262529777d372174387a742621262327772722)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236150976 2024.06.24 18:05:50)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 21272125257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5074          1719236517595 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236517596 2024.06.24 18:11:57)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 4214124049141e5414175b19174542454044144441)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236543669 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236543670 2024.06.24 18:12:23)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 2026212429767c362075397b752720272226762623)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236543673 2024.06.24 18:12:23)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 20262624257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5074          1719236545946 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236545947 2024.06.24 18:12:25)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code fafca8aaa2aca6ecacafe3a1affdfafdf8fcacfcf9)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236546178 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236546179 2024.06.24 18:12:26)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code e4e2b5b7e9b2b8f2e4b1fdbfb1e3e4e3e6e2b2e2e7)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236546182 2024.06.24 18:12:26)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code e4e2b2b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719236629073 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236629074 2024.06.24 18:13:49)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code bebcebeae2e8e2a8e8eaa7e5ebb9beb9bcb8e8b8bd)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236651743 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236651744 2024.06.24 18:14:11)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3f6a343a606963293f6a26646a383f383d3969393c)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236651755 2024.06.24 18:14:11)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4e1b424c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719236653757 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236653776 2024.06.24 18:14:13)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3d693e38606b612b6b692466683a3d3a3f3b6b3b3e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236653996 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236653997 2024.06.24 18:14:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 184c1a1f194e440e184d01434d1f181f1a1e4e1e1b)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236654000 2024.06.24 18:14:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 184c1d1f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719238745434 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719238745435 2024.06.24 18:49:05)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code c6909493c9909ad09092df9d93c1c6c1c4c090c0c5)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719239249675 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719239249676 2024.06.24 18:57:29)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 7072207179262c667025692b257770777276267673)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719239249690 2024.06.24 18:57:29)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8082d78e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719239251472 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719239251473 2024.06.24 18:57:31)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 757475747923296323216c2e207275727773237376)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719239251874 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719239251875 2024.06.24 18:57:31)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 0b0a0d0d505d571d0b5e12505e0c0b0c090d5d0d08)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 71 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093144763 2024.07.04 16:09:04)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 9e90cb91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093157738 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093157739 2024.07.04 16:09:17)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 4713104549111b5110465e1c124047404541114144)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5108          1720093157808 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 1 12))
	(_version vef)
	(_time 1720093157809 2024.07.04 16:09:17)
	(_source(\../src/SixBitProcessor.vhd\(\../src/SixBitProcessorWithMultiplier.vhd\)))
	(_parameters tan)
	(_code 95c1c29a99c3c983c3c18ccec09295929793c39396)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 1 59(_for 14 )
		(_object
			(_cnst(_int k 14 1 59(_arch)))
			(_prcs
				(line__60(_arch 1 1 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 1 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 1 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 1 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 1 99(_for 15 )
		(_object
			(_cnst(_int k 15 1 99(_arch)))
			(_prcs
				(line__100(_arch 9 1 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 1 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 1 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 1 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 1 31(_arch(_uni))))
		(_sig(_int state_next 2 1 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 1 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 1 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 1 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 1 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 1 35(_arch(_uni))))
		(_sig(_int RIN 6 1 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 1 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 1 36(_arch(_uni))))
		(_sig(_int ZR 7 1 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 1 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 1 37(_arch(_uni))))
		(_sig(_int PC 8 1 37(_arch(_uni))))
		(_sig(_int IRNext 8 1 38(_arch(_uni))))
		(_sig(_int PCNext 8 1 38(_arch(_uni))))
		(_sig(_int MData 8 1 43(_arch(_uni))))
		(_sig(_int DataBUS 8 1 43(_arch(_uni))))
		(_sig(_int ALURes 8 1 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 1 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 1 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 1 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 1 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 1 46(_arch(_uni))))
		(_sig(_int BUSSel -1 1 47(_arch(_uni))))
		(_sig(_int LDPC -1 1 47(_arch(_uni))))
		(_sig(_int LDIR -1 1 47(_arch(_uni))))
		(_sig(_int INC -1 1 47(_arch(_uni))))
		(_sig(_int RST -1 1 47(_arch(_uni))))
		(_sig(_int CMD -1 1 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 1 50(_arch(_uni))))
		(_sig(_int index -2 1 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 1 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 1 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 1 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 1 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 1 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 1 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 1 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 1 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 1 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 1 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 1 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 71 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093164575 2024.07.04 16:09:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 02500e0405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1472          1720093209518 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093209519 2024.07.04 16:10:09)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8c828882d6dad09a8a8f95d7d98b8c8b8e8ada8a8f)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093209531 2024.07.04 16:10:09)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 9b959894cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093213492 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093213493 2024.07.04 16:10:13)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 0d5b090b505b511b5a0c1456580a0d0a0f0b5b0b0e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093213715 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093213716 2024.07.04 16:10:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code f7a1f3a7f9a1abe1f1f4eeaca2f0f7f0f5f1a1f1f4)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093213719 2024.07.04 16:10:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code f7a1f4a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093319327 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093319328 2024.07.04 16:11:59)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 8083878e89d6dc96d78199dbd58780878286d68683)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093319547 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093319548 2024.07.04 16:11:59)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5b585d58000d074d5d5842000e5c5b5c595d0d5d58)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093319551 2024.07.04 16:11:59)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5b585a580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1472          1720093416388 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093416389 2024.07.04 16:13:36)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a7f2f2f0a9f1fbb1a1a4befcf2a0a7a0a5a1f1a1a4)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093416401 2024.07.04 16:13:36)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code b6e3e4e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093418581 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093418582 2024.07.04 16:13:38)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3266393739646e2465332b69673532353034643431)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093418809 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093418810 2024.07.04 16:13:38)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 1d49171a404b410b1b1e0446481a1d1a1f1b4b1b1e)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093418813 2024.07.04 16:13:38)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 1d49101a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093479515 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093479516 2024.07.04 16:14:39)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3c693939666a602a6b3d2567693b3c3b3e3a6a3a3f)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093493304 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093493305 2024.07.04 16:14:53)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 1143411619474d071712084a441611161317471712)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093493308 2024.07.04 16:14:53)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 21737625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093495540 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093495541 2024.07.04 16:14:55)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code cb9acc9e909d97dd9ccad2909ecccbccc9cd9dcdc8)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093495998 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093495999 2024.07.04 16:14:55)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a0f1a5f7a9f6fcb6a6a3b9fbf5a7a0a7a2a6f6a6a3)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093496002 2024.07.04 16:14:55)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a0f1a2f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093619186 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093619187 2024.07.04 16:16:59)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code d487d086d98288c283d5cd8f81d3d4d3d6d282d2d7)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093619404 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093619405 2024.07.04 16:16:59)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code aefda5f9f2f8f2b8a8adb7f5fba9aea9aca8f8a8ad)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093619417 2024.07.04 16:16:59)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code beedb2eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1309          1720093807275 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093807276 2024.07.04 16:20:07)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 82d7878c89d4de9484819bd9d78582858084d48481)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093807279 2024.07.04 16:20:07)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 91c4939e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093809479 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093809480 2024.07.04 16:20:09)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 2d787829707b713b7a2c3476782a2d2a2f2b7b2b2e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720093809709 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093809710 2024.07.04 16:20:09)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 0753040109515b1101041e5c520007000501510104)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093809714 2024.07.04 16:20:09)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 17431310154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5071          1720096301564 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096301565 2024.07.04 17:01:41)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code db8fdd89808d87cd8cdac2808edcdbdcd9dd8dddd8)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5071          1720096320379 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096320380 2024.07.04 17:02:00)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 5750025459010b4100564e0c025057505551015154)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096335220 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096335221 2024.07.04 17:02:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5350595059050f4555504a08065453545155055550)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096335224 2024.07.04 17:02:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 53505e5055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5071          1720096337100 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096337101 2024.07.04 17:02:17)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code a6a4a5f1a9f0fab0f1a7bffdf3a1a6a1a4a0f0a0a5)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096337335 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096337336 2024.07.04 17:02:17)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 9092929f99c6cc86969389cbc59790979296c69693)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096337339 2024.07.04 17:02:17)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a0a2a5f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5081          1720096687473 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096687474 2024.07.04 17:08:07)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 4d1b474f101b115b1a435416184a4d4a4f4b1b4b4e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096704445 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096704446 2024.07.04 17:08:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 96c4c79999c0ca8090958fcdc39196919490c09095)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096704450 2024.07.04 17:08:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a5f7f3f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5081          1720096706553 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096706554 2024.07.04 17:08:26)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code d382d381d9858fc584ddca8886d4d3d4d1d585d5d0)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096706785 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096706786 2024.07.04 17:08:26)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code bdecbae9e0ebe1abbbbea4e6e8babdbabfbbebbbbe)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096706790 2024.07.04 17:08:26)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code bdecbde9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5244          1720096825397 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096825398 2024.07.04 17:10:25)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 0f5b080950595319580116545a080f080d0959090c)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096837200 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096837201 2024.07.04 17:10:37)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3362323639656f2535302a68663433343135653530)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096837204 2024.07.04 17:10:37)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3362353635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000060 55 5244          1720096839075 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096839076 2024.07.04 17:10:39)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 86d78c8889d0da90d1889fddd38186818480d08085)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
V 000056 55 1309          1720096839296 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096839297 2024.07.04 17:10:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 6130336169373d776762783a346661666367376762)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096839300 2024.07.04 17:10:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 61303461653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
