

================================================================
== Vitis HLS Report for 'kernel_softmax'
================================================================
* Date:           Thu Oct  2 21:25:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.696 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       38|     3105|  0.152 us|  12.420 us|   38|  3105|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- load       |        1|      768|         2|          1|          1|  1 ~ 768|       yes|
        |- find_max   |        4|      770|         3|          2|          2|  1 ~ 384|       yes|
        |- compute    |       12|      779|        13|          1|          1|  1 ~ 768|       yes|
        |- normalize  |       12|      779|        13|          1|          1|  1 ~ 768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 13
  * Pipeline-3: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 2, D = 3, States = { 6 7 8 }
  Pipeline-2 : II = 1, D = 13, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-3 : II = 1, D = 13, States = { 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 6 
9 --> 10 
10 --> 23 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 10 
23 --> 24 
24 --> 37 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 24 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%vec_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %vec_size"   --->   Operation 38 'read' 'vec_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.66ns)   --->   "%vec_local = alloca i64 1" [kernel_Softmax.cpp:6]   --->   Operation 39 'alloca' 'vec_local' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%br_ln9 = br void %for.cond" [kernel_Softmax.cpp:9]   --->   Operation 40 'br' 'br_ln9' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln9, void %for.inc, i31 0, void %entry" [kernel_Softmax.cpp:9]   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.85ns)   --->   "%add_ln9 = add i31 %i, i31 1" [kernel_Softmax.cpp:9]   --->   Operation 42 'add' 'add_ln9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i31 %i" [kernel_Softmax.cpp:9]   --->   Operation 43 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.67ns)   --->   "%icmp_ln9 = icmp_slt  i32 %zext_ln9_1, i32 %vec_size_read" [kernel_Softmax.cpp:9]   --->   Operation 44 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.end, void %for.inc" [kernel_Softmax.cpp:9]   --->   Operation 45 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i31 %i" [kernel_Softmax.cpp:9]   --->   Operation 46 'zext' 'zext_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_vec_addr = getelementptr i32 %i_vec, i64 0, i64 %zext_ln9" [kernel_Softmax.cpp:12]   --->   Operation 47 'getelementptr' 'i_vec_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_i_vec_load = muxlogic i9 %i_vec_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_i_vec_load' <Predicate = (icmp_ln9)> <Delay = 0.43>
ST_2 : Operation 49 [2/2] (0.66ns) (share mux size 5)   --->   "%i_vec_load = load i9 %i_vec_addr" [kernel_Softmax.cpp:12]   --->   Operation 49 'load' 'i_vec_load' <Predicate = (icmp_ln9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.97>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_99" [kernel_Softmax.cpp:10]   --->   Operation 50 'specpipeline' 'specpipeline_ln10' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 768, i64 384" [kernel_Softmax.cpp:11]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_78" [kernel_Softmax.cpp:9]   --->   Operation 52 'specloopname' 'specloopname_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%i_vec_load = load i9 %i_vec_addr" [kernel_Softmax.cpp:12]   --->   Operation 53 'load' 'i_vec_load' <Predicate = (icmp_ln9)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln9" [kernel_Softmax.cpp:12]   --->   Operation 54 'getelementptr' 'vec_local_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMData_to_store_ln12 = muxlogic i32 %i_vec_load"   --->   Operation 55 'muxlogic' 'muxLogicRAMData_to_store_ln12' <Predicate = (icmp_ln9)> <Delay = 0.43>
ST_3 : Operation 56 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_store_ln12 = muxlogic i9 %vec_local_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_store_ln12' <Predicate = (icmp_ln9)> <Delay = 0.43>
ST_3 : Operation 57 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 7)   --->   "%store_ln12 = store i32 %i_vec_load, i9 %vec_local_addr" [kernel_Softmax.cpp:12]   --->   Operation 57 'store' 'store_ln12' <Predicate = (icmp_ln9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.cond" [kernel_Softmax.cpp:9]   --->   Operation 58 'br' 'br_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.10>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%vec_local_addr_1 = getelementptr i32 %vec_local, i64 0, i64 0" [kernel_Softmax.cpp:15]   --->   Operation 59 'getelementptr' 'vec_local_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_max_val = muxlogic i9 %vec_local_addr_1"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_max_val' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 61 [2/2] (0.66ns) (share mux size 7)   --->   "%max_val = load i9 %vec_local_addr_1" [kernel_Softmax.cpp:15]   --->   Operation 61 'load' 'max_val' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 3> <Delay = 0.87>
ST_5 : Operation 62 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%max_val = load i9 %vec_local_addr_1" [kernel_Softmax.cpp:15]   --->   Operation 62 'load' 'max_val' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln16 = br void %for.cond5.0" [kernel_Softmax.cpp:16]   --->   Operation 63 'br' 'br_ln16' <Predicate = true> <Delay = 0.42>

State 6 <SV = 4> <Delay = 2.62>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln16_1, void %for.body8.1, i31 1, void %for.end" [kernel_Softmax.cpp:16]   --->   Operation 64 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i31 %i_1" [kernel_Softmax.cpp:15]   --->   Operation 65 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.67ns)   --->   "%icmp_ln16 = icmp_slt  i32 %zext_ln15_6, i32 %vec_size_read" [kernel_Softmax.cpp:16]   --->   Operation 66 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %i_1" [kernel_Softmax.cpp:15]   --->   Operation 67 'zext' 'zext_ln15' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%vec_local_addr_2 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln15" [kernel_Softmax.cpp:20]   --->   Operation 68 'getelementptr' 'vec_local_addr_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_max_val_2 = muxlogic i9 %vec_local_addr_2"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_max_val_2' <Predicate = (icmp_ln16)> <Delay = 0.43>
ST_6 : Operation 70 [2/2] (0.66ns) (share mux size 7)   --->   "%max_val_2 = load i9 %vec_local_addr_2" [kernel_Softmax.cpp:20]   --->   Operation 70 'load' 'max_val_2' <Predicate = (icmp_ln16)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 71 [1/1] (0.85ns)   --->   "%add_ln16 = add i31 %i_1, i31 1" [kernel_Softmax.cpp:16]   --->   Operation 71 'add' 'add_ln16' <Predicate = (icmp_ln16)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i31 %add_ln16" [kernel_Softmax.cpp:15]   --->   Operation 72 'zext' 'zext_ln15_7' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i31 %add_ln16" [kernel_Softmax.cpp:15]   --->   Operation 73 'zext' 'zext_ln15_8' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.67ns)   --->   "%icmp_ln16_1 = icmp_slt  i32 %zext_ln15_8, i32 %vec_size_read" [kernel_Softmax.cpp:16]   --->   Operation 74 'icmp' 'icmp_ln16_1' <Predicate = (icmp_ln16)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%vec_local_addr_3 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln15_7" [kernel_Softmax.cpp:20]   --->   Operation 75 'getelementptr' 'vec_local_addr_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_max_val_4 = muxlogic i9 %vec_local_addr_3"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_max_val_4' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.43>
ST_6 : Operation 77 [2/2] (0.66ns) (share mux size 7)   --->   "%max_val_4 = load i9 %vec_local_addr_3" [kernel_Softmax.cpp:20]   --->   Operation 77 'load' 'max_val_4' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 7 <SV = 5> <Delay = 2.92>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%max_val_1 = phi i32 %max_val_5, void %for.body8.1, i32 %max_val, void %for.end"   --->   Operation 78 'phi' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.42ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %compute, void %for.body8.0" [kernel_Softmax.cpp:16]   --->   Operation 79 'br' 'br_ln16' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 80 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%max_val_2 = load i9 %vec_local_addr_2" [kernel_Softmax.cpp:20]   --->   Operation 80 'load' 'max_val_2' <Predicate = (icmp_ln16)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %max_val_2" [kernel_Softmax.cpp:20]   --->   Operation 81 'bitcast' 'bitcast_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20, i32 23, i32 30" [kernel_Softmax.cpp:20]   --->   Operation 82 'partselect' 'tmp_5' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20" [kernel_Softmax.cpp:20]   --->   Operation 83 'trunc' 'trunc_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %max_val_1" [kernel_Softmax.cpp:20]   --->   Operation 84 'bitcast' 'bitcast_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20_1, i32 23, i32 30" [kernel_Softmax.cpp:20]   --->   Operation 85 'partselect' 'tmp_6' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i32 %bitcast_ln20_1" [kernel_Softmax.cpp:20]   --->   Operation 86 'trunc' 'trunc_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.55ns)   --->   "%icmp_ln20 = icmp_ne  i8 %tmp_5, i8 255" [kernel_Softmax.cpp:20]   --->   Operation 87 'icmp' 'icmp_ln20' <Predicate = (icmp_ln16)> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.70ns)   --->   "%icmp_ln20_1 = icmp_eq  i23 %trunc_ln20, i23 0" [kernel_Softmax.cpp:20]   --->   Operation 88 'icmp' 'icmp_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [kernel_Softmax.cpp:20]   --->   Operation 89 'or' 'or_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.55ns)   --->   "%icmp_ln20_2 = icmp_ne  i8 %tmp_6, i8 255" [kernel_Softmax.cpp:20]   --->   Operation 90 'icmp' 'icmp_ln20_2' <Predicate = (icmp_ln16)> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.70ns)   --->   "%icmp_ln20_3 = icmp_eq  i23 %trunc_ln20_1, i23 0" [kernel_Softmax.cpp:20]   --->   Operation 91 'icmp' 'icmp_ln20_3' <Predicate = (icmp_ln16)> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%or_ln20_1 = or i1 %icmp_ln20_3, i1 %icmp_ln20_2" [kernel_Softmax.cpp:20]   --->   Operation 92 'or' 'or_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicI0_to_tmp_7 = muxlogic i32 %max_val_2"   --->   Operation 93 'muxlogic' 'muxLogicI0_to_tmp_7' <Predicate = (icmp_ln16)> <Delay = 0.28>
ST_7 : Operation 94 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicI1_to_tmp_7 = muxlogic i32 %max_val_1"   --->   Operation 94 'muxlogic' 'muxLogicI1_to_tmp_7' <Predicate = (icmp_ln16)> <Delay = 0.28>
ST_7 : Operation 95 [1/1] (1.51ns) (share mux size 2)   --->   "%tmp_7 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1" [kernel_Softmax.cpp:20]   --->   Operation 95 'fcmp' 'tmp_7' <Predicate = (icmp_ln16)> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%and_ln20 = and i1 %or_ln20_1, i1 %or_ln20" [kernel_Softmax.cpp:20]   --->   Operation 96 'and' 'and_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln20_1 = and i1 %and_ln20, i1 %tmp_7" [kernel_Softmax.cpp:20]   --->   Operation 97 'and' 'and_ln20_1' <Predicate = (icmp_ln16)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %compute, void %for.body8.1" [kernel_Softmax.cpp:16]   --->   Operation 98 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.42>
ST_7 : Operation 99 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%max_val_4 = load i9 %vec_local_addr_3" [kernel_Softmax.cpp:20]   --->   Operation 99 'load' 'max_val_4' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 100 [1/1] (0.85ns)   --->   "%add_ln16_1 = add i31 %i_1, i31 2" [kernel_Softmax.cpp:16]   --->   Operation 100 'add' 'add_ln16_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.87>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 1, void @empty_99" [kernel_Softmax.cpp:17]   --->   Operation 101 'specpipeline' 'specpipeline_ln17' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 384, i64 192" [kernel_Softmax.cpp:18]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77" [kernel_Softmax.cpp:16]   --->   Operation 103 'specloopname' 'specloopname_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.41ns)   --->   "%max_val_3 = select i1 %and_ln20_1, i32 %max_val_2, i32 %max_val_1" [kernel_Softmax.cpp:20]   --->   Operation 104 'select' 'max_val_3' <Predicate = (icmp_ln16)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i32 %max_val_4" [kernel_Softmax.cpp:20]   --->   Operation 105 'bitcast' 'bitcast_ln20_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20_2, i32 23, i32 30" [kernel_Softmax.cpp:20]   --->   Operation 106 'partselect' 'tmp_8' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = trunc i32 %bitcast_ln20_2" [kernel_Softmax.cpp:20]   --->   Operation 107 'trunc' 'trunc_ln20_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast i32 %max_val_3" [kernel_Softmax.cpp:20]   --->   Operation 108 'bitcast' 'bitcast_ln20_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20_3, i32 23, i32 30" [kernel_Softmax.cpp:20]   --->   Operation 109 'partselect' 'tmp_9' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln20_3 = trunc i32 %bitcast_ln20_3" [kernel_Softmax.cpp:20]   --->   Operation 110 'trunc' 'trunc_ln20_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.55ns)   --->   "%icmp_ln20_4 = icmp_ne  i8 %tmp_8, i8 255" [kernel_Softmax.cpp:20]   --->   Operation 111 'icmp' 'icmp_ln20_4' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.70ns)   --->   "%icmp_ln20_5 = icmp_eq  i23 %trunc_ln20_2, i23 0" [kernel_Softmax.cpp:20]   --->   Operation 112 'icmp' 'icmp_ln20_5' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_3)   --->   "%or_ln20_2 = or i1 %icmp_ln20_5, i1 %icmp_ln20_4" [kernel_Softmax.cpp:20]   --->   Operation 113 'or' 'or_ln20_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.55ns)   --->   "%icmp_ln20_6 = icmp_ne  i8 %tmp_9, i8 255" [kernel_Softmax.cpp:20]   --->   Operation 114 'icmp' 'icmp_ln20_6' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln20_7 = icmp_eq  i23 %trunc_ln20_3, i23 0" [kernel_Softmax.cpp:20]   --->   Operation 115 'icmp' 'icmp_ln20_7' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_3)   --->   "%or_ln20_3 = or i1 %icmp_ln20_7, i1 %icmp_ln20_6" [kernel_Softmax.cpp:20]   --->   Operation 116 'or' 'or_ln20_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicI0_to_tmp_s = muxlogic i32 %max_val_4"   --->   Operation 117 'muxlogic' 'muxLogicI0_to_tmp_s' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.28>
ST_8 : Operation 118 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicI1_to_tmp_s = muxlogic i32 %max_val_3"   --->   Operation 118 'muxlogic' 'muxLogicI1_to_tmp_s' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.28>
ST_8 : Operation 119 [1/1] (1.51ns) (share mux size 2)   --->   "%tmp_s = fcmp_ogt  i32 %max_val_4, i32 %max_val_3" [kernel_Softmax.cpp:20]   --->   Operation 119 'fcmp' 'tmp_s' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_3)   --->   "%and_ln20_2 = and i1 %or_ln20_3, i1 %or_ln20_2" [kernel_Softmax.cpp:20]   --->   Operation 120 'and' 'and_ln20_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln20_3 = and i1 %and_ln20_2, i1 %tmp_s" [kernel_Softmax.cpp:20]   --->   Operation 121 'and' 'and_ln20_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.41ns)   --->   "%max_val_5 = select i1 %and_ln20_3, i32 %max_val_4, i32 %max_val_3" [kernel_Softmax.cpp:20]   --->   Operation 122 'select' 'max_val_5' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.cond5.0" [kernel_Softmax.cpp:16]   --->   Operation 123 'br' 'br_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.42>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%max_val_0_lcssa = phi i32 %max_val_1, void %for.cond5.0, i32 %max_val_3, void %for.body8.0"   --->   Operation 124 'phi' 'max_val_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.42ns)   --->   "%br_ln26 = br void %for.cond18" [kernel_Softmax.cpp:26]   --->   Operation 125 'br' 'br_ln26' <Predicate = true> <Delay = 0.42>

State 10 <SV = 8> <Delay = 1.77>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln26, void %for.inc28, i31 0, void %compute" [kernel_Softmax.cpp:26]   --->   Operation 126 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_1, void %for.inc28, i32 0, void %compute"   --->   Operation 127 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.85ns)   --->   "%add_ln26 = add i31 %i_2, i31 1" [kernel_Softmax.cpp:26]   --->   Operation 128 'add' 'add_ln26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i31 %i_2" [kernel_Softmax.cpp:26]   --->   Operation 129 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.67ns)   --->   "%icmp_ln26 = icmp_slt  i32 %zext_ln26_1, i32 %vec_size_read" [kernel_Softmax.cpp:26]   --->   Operation 130 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.cond32.preheader, void %for.inc28" [kernel_Softmax.cpp:26]   --->   Operation 131 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i31 %i_2" [kernel_Softmax.cpp:26]   --->   Operation 132 'zext' 'zext_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%vec_local_addr_4 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln26" [kernel_Softmax.cpp:30]   --->   Operation 133 'getelementptr' 'vec_local_addr_4' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_vec_local_load = muxlogic i9 %vec_local_addr_4"   --->   Operation 134 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load' <Predicate = (icmp_ln26)> <Delay = 0.43>
ST_10 : Operation 135 [2/2] (0.66ns) (share mux size 7)   --->   "%vec_local_load = load i9 %vec_local_addr_4" [kernel_Softmax.cpp:30]   --->   Operation 135 'load' 'vec_local_load' <Predicate = (icmp_ln26)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 11 <SV = 9> <Delay = 2.22>
ST_11 : Operation 136 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%vec_local_load = load i9 %vec_local_addr_4" [kernel_Softmax.cpp:30]   --->   Operation 136 'load' 'vec_local_load' <Predicate = (icmp_ln26)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 137 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_sub = muxlogic i32 %vec_local_load"   --->   Operation 137 'muxlogic' 'muxLogicI0_to_sub' <Predicate = (icmp_ln26)> <Delay = 1.35>
ST_11 : Operation 138 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_sub = muxlogic i32 %max_val_0_lcssa"   --->   Operation 138 'muxlogic' 'muxLogicI1_to_sub' <Predicate = (icmp_ln26)> <Delay = 1.35>

State 12 <SV = 10> <Delay = 1.92>
ST_12 : Operation 139 [1/1] (1.92ns) (share mux size 66)   --->   "%sub = fsub i32 %vec_local_load, i32 %max_val_0_lcssa" [kernel_Softmax.cpp:30]   --->   Operation 139 'fsub' 'sub' <Predicate = (icmp_ln26)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 1.82>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%muxLogicI0_to_tmp = muxlogic i32 %sub"   --->   Operation 140 'muxlogic' 'muxLogicI0_to_tmp' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 141 [9/9] (1.82ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 141 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 1.82> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 2.42>
ST_14 : Operation 142 [8/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 142 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.42>
ST_15 : Operation 143 [7/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 143 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 14> <Delay = 2.42>
ST_16 : Operation 144 [6/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 144 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.42>
ST_17 : Operation 145 [5/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 145 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 16> <Delay = 2.42>
ST_18 : Operation 146 [4/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 146 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 17> <Delay = 2.42>
ST_19 : Operation 147 [3/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 147 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.42>
ST_20 : Operation 148 [2/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 148 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 19> <Delay = 1.44>
ST_21 : Operation 149 [1/9] (0.09ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:30]   --->   Operation 149 'fexp' 'tmp' <Predicate = (icmp_ln26)> <Delay = 0.09> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMData_to_store_ln30 = muxlogic i32 %tmp"   --->   Operation 150 'muxlogic' 'muxLogicRAMData_to_store_ln30' <Predicate = (icmp_ln26)> <Delay = 0.43>
ST_21 : Operation 151 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_store_ln30 = muxlogic i9 %vec_local_addr_4"   --->   Operation 151 'muxlogic' 'muxLogicRAMAddr_to_store_ln30' <Predicate = (icmp_ln26)> <Delay = 0.43>
ST_21 : Operation 152 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 7)   --->   "%store_ln30 = store i32 %tmp, i9 %vec_local_addr_4" [kernel_Softmax.cpp:30]   --->   Operation 152 'store' 'store_ln30' <Predicate = (icmp_ln26)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 153 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_sum_1 = muxlogic i32 %sum"   --->   Operation 153 'muxlogic' 'muxLogicI0_to_sum_1' <Predicate = (icmp_ln26)> <Delay = 1.35>
ST_21 : Operation 154 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_sum_1 = muxlogic i32 %tmp"   --->   Operation 154 'muxlogic' 'muxLogicI1_to_sum_1' <Predicate = (icmp_ln26)> <Delay = 1.35>

State 22 <SV = 20> <Delay = 3.69>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_99" [kernel_Softmax.cpp:27]   --->   Operation 155 'specpipeline' 'specpipeline_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 768, i64 384" [kernel_Softmax.cpp:28]   --->   Operation 156 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_76" [kernel_Softmax.cpp:26]   --->   Operation 157 'specloopname' 'specloopname_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (1.92ns) (share mux size 66)   --->   "%sum_1 = fadd i32 %sum, i32 %tmp" [kernel_Softmax.cpp:31]   --->   Operation 158 'fadd' 'sum_1' <Predicate = (icmp_ln26)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.cond18" [kernel_Softmax.cpp:26]   --->   Operation 159 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 23 <SV = 9> <Delay = 0.42>
ST_23 : Operation 160 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.cond32" [kernel_Softmax.cpp:34]   --->   Operation 160 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 24 <SV = 10> <Delay = 1.77>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln34, void %for.inc40, i31 0, void %for.cond32.preheader" [kernel_Softmax.cpp:34]   --->   Operation 161 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.85ns)   --->   "%add_ln34 = add i31 %i_3, i31 1" [kernel_Softmax.cpp:34]   --->   Operation 162 'add' 'add_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i31 %i_3" [kernel_Softmax.cpp:34]   --->   Operation 163 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.67ns)   --->   "%icmp_ln34 = icmp_slt  i32 %zext_ln34_1, i32 %vec_size_read" [kernel_Softmax.cpp:34]   --->   Operation 164 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.end42, void %for.inc40" [kernel_Softmax.cpp:34]   --->   Operation 165 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i31 %i_3" [kernel_Softmax.cpp:34]   --->   Operation 166 'zext' 'zext_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%vec_local_addr_5 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln34" [kernel_Softmax.cpp:38]   --->   Operation 167 'getelementptr' 'vec_local_addr_5' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_vec_local_load_1 = muxlogic i9 %vec_local_addr_5"   --->   Operation 168 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load_1' <Predicate = (icmp_ln34)> <Delay = 0.43>
ST_24 : Operation 169 [2/2] (0.66ns) (share mux size 7)   --->   "%vec_local_load_1 = load i9 %vec_local_addr_5" [kernel_Softmax.cpp:38]   --->   Operation 169 'load' 'vec_local_load_1' <Predicate = (icmp_ln34)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 25 <SV = 11> <Delay = 0.87>
ST_25 : Operation 170 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 7)   --->   "%vec_local_load_1 = load i9 %vec_local_addr_5" [kernel_Softmax.cpp:38]   --->   Operation 170 'load' 'vec_local_load_1' <Predicate = (icmp_ln34)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 26 <SV = 12> <Delay = 2.58>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%muxLogicI0_to_div = muxlogic i32 %vec_local_load_1"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_div' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%muxLogicI1_to_div = muxlogic i32 %sum"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_div' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 173 [11/11] (2.58ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 173 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.58> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 2.79>
ST_27 : Operation 174 [10/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 174 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 2.79>
ST_28 : Operation 175 [9/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 175 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 2.79>
ST_29 : Operation 176 [8/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 176 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 2.79>
ST_30 : Operation 177 [7/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 177 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 2.79>
ST_31 : Operation 178 [6/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 178 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 2.79>
ST_32 : Operation 179 [5/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 179 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 2.79>
ST_33 : Operation 180 [4/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 180 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 20> <Delay = 2.79>
ST_34 : Operation 181 [3/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 181 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 2.79>
ST_35 : Operation 182 [2/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 182 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 1.19>
ST_36 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_99" [kernel_Softmax.cpp:35]   --->   Operation 183 'specpipeline' 'specpipeline_ln35' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 768, i64 384" [kernel_Softmax.cpp:36]   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75" [kernel_Softmax.cpp:34]   --->   Operation 185 'specloopname' 'specloopname_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 186 [1/11] (0.09ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:38]   --->   Operation 186 'fdiv' 'div' <Predicate = (icmp_ln34)> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [1/1] (0.00ns)   --->   "%i_vec_addr_1 = getelementptr i32 %i_vec, i64 0, i64 %zext_ln34" [kernel_Softmax.cpp:38]   --->   Operation 187 'getelementptr' 'i_vec_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 188 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln38 = muxlogic i32 %div"   --->   Operation 188 'muxlogic' 'muxLogicRAMData_to_store_ln38' <Predicate = (icmp_ln34)> <Delay = 0.43>
ST_36 : Operation 189 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln38 = muxlogic i9 %i_vec_addr_1"   --->   Operation 189 'muxlogic' 'muxLogicRAMAddr_to_store_ln38' <Predicate = (icmp_ln34)> <Delay = 0.43>
ST_36 : Operation 190 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln38 = store i32 %div, i9 %i_vec_addr_1" [kernel_Softmax.cpp:38]   --->   Operation 190 'store' 'store_ln38' <Predicate = (icmp_ln34)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.cond32" [kernel_Softmax.cpp:34]   --->   Operation 191 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 37 <SV = 11> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [kernel_Softmax.cpp:40]   --->   Operation 192 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ vec_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vec_size_read                       (read             ) [ 00111111111111111111111111111111111110]
vec_local                           (alloca           ) [ 00111111111111111111111111111111111110]
br_ln9                              (br               ) [ 01110000000000000000000000000000000000]
i                                   (phi              ) [ 00100000000000000000000000000000000000]
add_ln9                             (add              ) [ 01110000000000000000000000000000000000]
zext_ln9_1                          (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln9                            (icmp             ) [ 00110000000000000000000000000000000000]
br_ln9                              (br               ) [ 00000000000000000000000000000000000000]
zext_ln9                            (zext             ) [ 00110000000000000000000000000000000000]
i_vec_addr                          (getelementptr    ) [ 00110000000000000000000000000000000000]
muxLogicRAMAddr_to_i_vec_load       (muxlogic         ) [ 00000000000000000000000000000000000000]
specpipeline_ln10                   (specpipeline     ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln11              (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln9                    (specloopname     ) [ 00000000000000000000000000000000000000]
i_vec_load                          (load             ) [ 00000000000000000000000000000000000000]
vec_local_addr                      (getelementptr    ) [ 00000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln12       (muxlogic         ) [ 00000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln12       (muxlogic         ) [ 00000000000000000000000000000000000000]
store_ln12                          (store            ) [ 00000000000000000000000000000000000000]
br_ln9                              (br               ) [ 01110000000000000000000000000000000000]
vec_local_addr_1                    (getelementptr    ) [ 00000100000000000000000000000000000000]
muxLogicRAMAddr_to_max_val          (muxlogic         ) [ 00000000000000000000000000000000000000]
max_val                             (load             ) [ 00000111100000000000000000000000000000]
br_ln16                             (br               ) [ 00000111100000000000000000000000000000]
i_1                                 (phi              ) [ 00000011000000000000000000000000000000]
zext_ln15_6                         (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln16                           (icmp             ) [ 00000011100000000000000000000000000000]
zext_ln15                           (zext             ) [ 00000000000000000000000000000000000000]
vec_local_addr_2                    (getelementptr    ) [ 00000001000000000000000000000000000000]
muxLogicRAMAddr_to_max_val_2        (muxlogic         ) [ 00000000000000000000000000000000000000]
add_ln16                            (add              ) [ 00000000000000000000000000000000000000]
zext_ln15_7                         (zext             ) [ 00000000000000000000000000000000000000]
zext_ln15_8                         (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln16_1                         (icmp             ) [ 00000011100000000000000000000000000000]
vec_local_addr_3                    (getelementptr    ) [ 00000001000000000000000000000000000000]
muxLogicRAMAddr_to_max_val_4        (muxlogic         ) [ 00000000000000000000000000000000000000]
max_val_1                           (phi              ) [ 00000011110000000000000000000000000000]
br_ln16                             (br               ) [ 00000011110000000000000000000000000000]
max_val_2                           (load             ) [ 00000010100000000000000000000000000000]
bitcast_ln20                        (bitcast          ) [ 00000000000000000000000000000000000000]
tmp_5                               (partselect       ) [ 00000000000000000000000000000000000000]
trunc_ln20                          (trunc            ) [ 00000000000000000000000000000000000000]
bitcast_ln20_1                      (bitcast          ) [ 00000000000000000000000000000000000000]
tmp_6                               (partselect       ) [ 00000000000000000000000000000000000000]
trunc_ln20_1                        (trunc            ) [ 00000000000000000000000000000000000000]
icmp_ln20                           (icmp             ) [ 00000000000000000000000000000000000000]
icmp_ln20_1                         (icmp             ) [ 00000000000000000000000000000000000000]
or_ln20                             (or               ) [ 00000000000000000000000000000000000000]
icmp_ln20_2                         (icmp             ) [ 00000000000000000000000000000000000000]
icmp_ln20_3                         (icmp             ) [ 00000000000000000000000000000000000000]
or_ln20_1                           (or               ) [ 00000000000000000000000000000000000000]
muxLogicI0_to_tmp_7                 (muxlogic         ) [ 00000000000000000000000000000000000000]
muxLogicI1_to_tmp_7                 (muxlogic         ) [ 00000000000000000000000000000000000000]
tmp_7                               (fcmp             ) [ 00000000000000000000000000000000000000]
and_ln20                            (and              ) [ 00000000000000000000000000000000000000]
and_ln20_1                          (and              ) [ 00000010100000000000000000000000000000]
br_ln16                             (br               ) [ 00000011110000000000000000000000000000]
max_val_4                           (load             ) [ 00000010100000000000000000000000000000]
add_ln16_1                          (add              ) [ 00000110100000000000000000000000000000]
specpipeline_ln17                   (specpipeline     ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln18              (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln16                   (specloopname     ) [ 00000000000000000000000000000000000000]
max_val_3                           (select           ) [ 00000011010000000000000000000000000000]
bitcast_ln20_2                      (bitcast          ) [ 00000000000000000000000000000000000000]
tmp_8                               (partselect       ) [ 00000000000000000000000000000000000000]
trunc_ln20_2                        (trunc            ) [ 00000000000000000000000000000000000000]
bitcast_ln20_3                      (bitcast          ) [ 00000000000000000000000000000000000000]
tmp_9                               (partselect       ) [ 00000000000000000000000000000000000000]
trunc_ln20_3                        (trunc            ) [ 00000000000000000000000000000000000000]
icmp_ln20_4                         (icmp             ) [ 00000000000000000000000000000000000000]
icmp_ln20_5                         (icmp             ) [ 00000000000000000000000000000000000000]
or_ln20_2                           (or               ) [ 00000000000000000000000000000000000000]
icmp_ln20_6                         (icmp             ) [ 00000000000000000000000000000000000000]
icmp_ln20_7                         (icmp             ) [ 00000000000000000000000000000000000000]
or_ln20_3                           (or               ) [ 00000000000000000000000000000000000000]
muxLogicI0_to_tmp_s                 (muxlogic         ) [ 00000000000000000000000000000000000000]
muxLogicI1_to_tmp_s                 (muxlogic         ) [ 00000000000000000000000000000000000000]
tmp_s                               (fcmp             ) [ 00000000000000000000000000000000000000]
and_ln20_2                          (and              ) [ 00000000000000000000000000000000000000]
and_ln20_3                          (and              ) [ 00000000000000000000000000000000000000]
max_val_5                           (select           ) [ 00000111100000000000000000000000000000]
br_ln16                             (br               ) [ 00000111100000000000000000000000000000]
max_val_0_lcssa                     (phi              ) [ 00000010111111111111111000000000000000]
br_ln26                             (br               ) [ 00000000011111111111111000000000000000]
i_2                                 (phi              ) [ 00000000001000000000000000000000000000]
sum                                 (phi              ) [ 00000000001111111111111111111111111110]
add_ln26                            (add              ) [ 00000000011111111111111000000000000000]
zext_ln26_1                         (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln26                           (icmp             ) [ 00000000001111111111111000000000000000]
br_ln26                             (br               ) [ 00000000000000000000000000000000000000]
zext_ln26                           (zext             ) [ 00000000000000000000000000000000000000]
vec_local_addr_4                    (getelementptr    ) [ 00000000001111111111110000000000000000]
muxLogicRAMAddr_to_vec_local_load   (muxlogic         ) [ 00000000000000000000000000000000000000]
vec_local_load                      (load             ) [ 00000000001010000000000000000000000000]
muxLogicI0_to_sub                   (muxlogic         ) [ 00000000000000000000000000000000000000]
muxLogicI1_to_sub                   (muxlogic         ) [ 00000000000000000000000000000000000000]
sub                                 (fsub             ) [ 00000000001001111111110000000000000000]
muxLogicI0_to_tmp                   (muxlogic         ) [ 00000000000000000000000000000000000000]
tmp                                 (fexp             ) [ 00000000001000000000001000000000000000]
muxLogicRAMData_to_store_ln30       (muxlogic         ) [ 00000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln30       (muxlogic         ) [ 00000000000000000000000000000000000000]
store_ln30                          (store            ) [ 00000000000000000000000000000000000000]
muxLogicI0_to_sum_1                 (muxlogic         ) [ 00000000000000000000000000000000000000]
muxLogicI1_to_sum_1                 (muxlogic         ) [ 00000000000000000000000000000000000000]
specpipeline_ln27                   (specpipeline     ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln28              (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln26                   (specloopname     ) [ 00000000000000000000000000000000000000]
sum_1                               (fadd             ) [ 00000000011111111111111000000000000000]
br_ln26                             (br               ) [ 00000000011111111111111000000000000000]
br_ln34                             (br               ) [ 00000000000000000000000111111111111110]
i_3                                 (phi              ) [ 00000000000000000000000010000000000000]
add_ln34                            (add              ) [ 00000000000000000000000111111111111110]
zext_ln34_1                         (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln34                           (icmp             ) [ 00000000000000000000000011111111111110]
br_ln34                             (br               ) [ 00000000000000000000000000000000000000]
zext_ln34                           (zext             ) [ 00000000000000000000000011111111111110]
vec_local_addr_5                    (getelementptr    ) [ 00000000000000000000000011000000000000]
muxLogicRAMAddr_to_vec_local_load_1 (muxlogic         ) [ 00000000000000000000000000000000000000]
vec_local_load_1                    (load             ) [ 00000000000000000000000010111111111110]
muxLogicI0_to_div                   (muxlogic         ) [ 00000000000000000000000000000000000000]
muxLogicI1_to_div                   (muxlogic         ) [ 00000000000000000000000000000000000000]
specpipeline_ln35                   (specpipeline     ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln36              (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln34                   (specloopname     ) [ 00000000000000000000000000000000000000]
div                                 (fdiv             ) [ 00000000000000000000000000000000000000]
i_vec_addr_1                        (getelementptr    ) [ 00000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln38       (muxlogic         ) [ 00000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln38       (muxlogic         ) [ 00000000000000000000000000000000000000]
store_ln38                          (store            ) [ 00000000000000000000000000000000000000]
br_ln34                             (br               ) [ 00000000000000000000000111111111111110]
ret_ln40                            (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_vec">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vec_size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_78"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_76"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="vec_local_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="vec_size_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vec_size_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_vec_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="31" slack="0"/>
<pin id="72" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="i_vec_load/2 store_ln38/36 "/>
</bind>
</comp>

<comp id="81" class="1004" name="vec_local_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="31" slack="1"/>
<pin id="85" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="9" slack="0"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln12/3 max_val/4 max_val_2/6 max_val_4/6 vec_local_load/10 store_ln30/21 vec_local_load_1/24 "/>
</bind>
</comp>

<comp id="94" class="1004" name="vec_local_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_1/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="vec_local_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="31" slack="0"/>
<pin id="106" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_2/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="vec_local_addr_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="31" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_3/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="vec_local_addr_4_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="31" slack="0"/>
<pin id="124" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_4/10 "/>
</bind>
</comp>

<comp id="127" class="1004" name="vec_local_addr_5_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="31" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_5/24 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_vec_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="31" slack="12"/>
<pin id="138" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_addr_1/36 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="1"/>
<pin id="144" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="1"/>
<pin id="155" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="165" class="1005" name="max_val_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="max_val_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="2"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_val_1/7 "/>
</bind>
</comp>

<comp id="175" class="1005" name="max_val_0_lcssa_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2"/>
<pin id="177" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_val_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="max_val_0_lcssa_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_val_0_lcssa/9 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="1"/>
<pin id="188" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_2_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="197" class="1005" name="sum_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="sum_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/10 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_3_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="1"/>
<pin id="211" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_3_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/24 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="3"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="12"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/22 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="0" index="1" bw="32" slack="4"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/26 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/7 tmp_s/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val vec_local_load vec_local_load_1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln9_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln9_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="31" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="muxLogicRAMAddr_to_i_vec_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="muxLogicRAMData_to_store_ln12_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln12/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="muxLogicRAMAddr_to_store_ln12_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln12/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="muxLogicRAMAddr_to_max_val_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_max_val/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln15_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln16_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="4"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln15_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="muxLogicRAMAddr_to_max_val_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_max_val_2/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln16_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln15_7_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_7/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln15_8_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_8/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln16_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="4"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="muxLogicRAMAddr_to_max_val_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_max_val_4/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="bitcast_ln20_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln20_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="bitcast_ln20_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln20_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20_1/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln20_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln20_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="23" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="or_ln20_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln20_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_2/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln20_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="23" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_3/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="or_ln20_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20_1/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="muxLogicI0_to_tmp_7_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp_7/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="muxLogicI1_to_tmp_7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_tmp_7/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln20_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="and_ln20_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20_1/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln16_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="1"/>
<pin id="428" dir="0" index="1" bw="3" slack="0"/>
<pin id="429" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="max_val_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="0" index="2" bw="32" slack="1"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_3/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="bitcast_ln20_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_2/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_8_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="6" slack="0"/>
<pin id="447" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln20_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20_2/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="bitcast_ln20_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_3/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_9_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="6" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln20_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20_3/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln20_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_4/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln20_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="23" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_5/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln20_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20_2/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln20_6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_6/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln20_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="23" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_7/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln20_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20_3/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="muxLogicI0_to_tmp_s_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp_s/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="muxLogicI1_to_tmp_s_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_tmp_s/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln20_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20_2/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="and_ln20_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20_3/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="max_val_5_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_5/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln26_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="31" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln26_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="31" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln26_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="8"/>
<pin id="549" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln26_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="31" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="muxLogicRAMAddr_to_vec_local_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_local_load/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="muxLogicI0_to_sub_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_sub/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="muxLogicI1_to_sub_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="2"/>
<pin id="566" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sub/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="muxLogicI0_to_tmp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp/13 "/>
</bind>
</comp>

<comp id="571" class="1004" name="muxLogicRAMData_to_store_ln30_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln30/21 "/>
</bind>
</comp>

<comp id="575" class="1004" name="muxLogicRAMAddr_to_store_ln30_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="11"/>
<pin id="577" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln30/21 "/>
</bind>
</comp>

<comp id="578" class="1004" name="muxLogicI0_to_sum_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="11"/>
<pin id="580" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_sum_1/21 "/>
</bind>
</comp>

<comp id="582" class="1004" name="muxLogicI1_to_sum_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sum_1/21 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln34_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="31" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/24 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln34_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/24 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln34_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="31" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="10"/>
<pin id="599" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/24 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln34_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/24 "/>
</bind>
</comp>

<comp id="606" class="1004" name="muxLogicRAMAddr_to_vec_local_load_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_local_load_1/24 "/>
</bind>
</comp>

<comp id="610" class="1004" name="muxLogicI0_to_div_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_div/26 "/>
</bind>
</comp>

<comp id="614" class="1004" name="muxLogicI1_to_div_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="4"/>
<pin id="616" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_div/26 "/>
</bind>
</comp>

<comp id="618" class="1004" name="muxLogicRAMData_to_store_ln38_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln38/36 "/>
</bind>
</comp>

<comp id="622" class="1004" name="muxLogicRAMAddr_to_store_ln38_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln38/36 "/>
</bind>
</comp>

<comp id="626" class="1005" name="vec_size_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vec_size_read "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln9_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="31" slack="0"/>
<pin id="637" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln9_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="644" class="1005" name="zext_ln9_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="649" class="1005" name="i_vec_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="1"/>
<pin id="651" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="vec_local_addr_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="1"/>
<pin id="656" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln16_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="663" class="1005" name="vec_local_addr_2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="1"/>
<pin id="665" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="icmp_ln16_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="vec_local_addr_3_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="1"/>
<pin id="674" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="max_val_2_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="and_ln20_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln20_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="max_val_4_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln16_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="1"/>
<pin id="697" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="max_val_3_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_3 "/>
</bind>
</comp>

<comp id="705" class="1005" name="max_val_5_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_5 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln26_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="31" slack="0"/>
<pin id="712" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln26_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="719" class="1005" name="vec_local_addr_4_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="1"/>
<pin id="721" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_4 "/>
</bind>
</comp>

<comp id="726" class="1005" name="sub_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="737" class="1005" name="sum_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln34_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="31" slack="0"/>
<pin id="744" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="747" class="1005" name="icmp_ln34_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="751" class="1005" name="zext_ln34_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="12"/>
<pin id="753" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="756" class="1005" name="vec_local_addr_5_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="9" slack="1"/>
<pin id="758" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="75" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="102" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="113" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="174"><net_src comp="168" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="184"><net_src comp="165" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="175" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="197" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="230" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="235"><net_src comp="197" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="87" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="168" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="242" pin="2"/><net_sink comp="87" pin=4"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="87" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="254"><net_src comp="87" pin="7"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="260"><net_src comp="146" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="146" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="146" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="279"><net_src comp="68" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="75" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="81" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="94" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="157" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="157" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="309"><net_src comp="102" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="157" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="324"><net_src comp="310" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="113" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="87" pin="7"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="32" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="334" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="168" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="32" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="352" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="338" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="348" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="370" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="356" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="366" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="388" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="87" pin="7"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="168" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="400" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="382" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="236" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="153" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="165" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="438"><net_src comp="432" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="448"><net_src comp="32" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="34" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="36" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="439" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="432" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="32" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="34" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="456" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="442" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="38" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="452" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="40" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="474" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="460" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="470" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="492" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="432" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="504" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="486" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="236" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="432" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="190" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="10" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="190" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="190" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="559"><net_src comp="120" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="87" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="175" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="242" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="197" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="242" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="213" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="10" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="213" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="213" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="609"><net_src comp="127" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="248" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="197" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="230" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="134" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="62" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="638"><net_src comp="256" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="643"><net_src comp="266" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="271" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="652"><net_src comp="68" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="657"><net_src comp="94" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="662"><net_src comp="296" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="102" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="671"><net_src comp="325" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="113" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="680"><net_src comp="87" pin="7"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="685"><net_src comp="420" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="690"><net_src comp="87" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="698"><net_src comp="426" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="703"><net_src comp="432" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="708"><net_src comp="529" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="713"><net_src comp="536" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="718"><net_src comp="546" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="120" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="729"><net_src comp="220" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="735"><net_src comp="242" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="740"><net_src comp="225" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="745"><net_src comp="586" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="750"><net_src comp="596" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="601" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="759"><net_src comp="127" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="87" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_vec | {36 }
 - Input state : 
	Port: kernel_softmax : i_vec | {2 3 }
	Port: kernel_softmax : vec_size | {1 }
  - Chain level:
	State 1
	State 2
		add_ln9 : 1
		zext_ln9_1 : 1
		icmp_ln9 : 2
		br_ln9 : 3
		zext_ln9 : 1
		i_vec_addr : 2
		muxLogicRAMAddr_to_i_vec_load : 3
		i_vec_load : 3
	State 3
		muxLogicRAMData_to_store_ln12 : 1
		muxLogicRAMAddr_to_store_ln12 : 1
		store_ln12 : 1
	State 4
		muxLogicRAMAddr_to_max_val : 1
		max_val : 1
	State 5
	State 6
		zext_ln15_6 : 1
		icmp_ln16 : 2
		zext_ln15 : 1
		vec_local_addr_2 : 2
		muxLogicRAMAddr_to_max_val_2 : 3
		max_val_2 : 3
		add_ln16 : 1
		zext_ln15_7 : 2
		zext_ln15_8 : 2
		icmp_ln16_1 : 3
		vec_local_addr_3 : 3
		muxLogicRAMAddr_to_max_val_4 : 4
		max_val_4 : 4
	State 7
		bitcast_ln20 : 1
		tmp_5 : 2
		trunc_ln20 : 2
		bitcast_ln20_1 : 1
		tmp_6 : 2
		trunc_ln20_1 : 2
		icmp_ln20 : 3
		icmp_ln20_1 : 3
		or_ln20 : 4
		icmp_ln20_2 : 3
		icmp_ln20_3 : 3
		or_ln20_1 : 4
		muxLogicI0_to_tmp_7 : 1
		muxLogicI1_to_tmp_7 : 1
		tmp_7 : 1
		and_ln20 : 4
		and_ln20_1 : 4
	State 8
		tmp_8 : 1
		trunc_ln20_2 : 1
		bitcast_ln20_3 : 1
		tmp_9 : 2
		trunc_ln20_3 : 2
		icmp_ln20_4 : 2
		icmp_ln20_5 : 2
		or_ln20_2 : 3
		icmp_ln20_6 : 3
		icmp_ln20_7 : 3
		or_ln20_3 : 4
		muxLogicI1_to_tmp_s : 1
		tmp_s : 1
		and_ln20_2 : 4
		and_ln20_3 : 4
		max_val_5 : 4
	State 9
	State 10
		add_ln26 : 1
		zext_ln26_1 : 1
		icmp_ln26 : 2
		br_ln26 : 3
		zext_ln26 : 1
		vec_local_addr_4 : 2
		muxLogicRAMAddr_to_vec_local_load : 3
		vec_local_load : 3
	State 11
		muxLogicI0_to_sub : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		muxLogicRAMData_to_store_ln30 : 1
		store_ln30 : 1
		muxLogicI1_to_sum_1 : 1
	State 22
	State 23
	State 24
		add_ln34 : 1
		zext_ln34_1 : 1
		icmp_ln34 : 2
		br_ln34 : 3
		zext_ln34 : 1
		vec_local_addr_5 : 2
		muxLogicRAMAddr_to_vec_local_load_1 : 3
		vec_local_load_1 : 3
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		muxLogicRAMData_to_store_ln38 : 1
		muxLogicRAMAddr_to_store_ln38 : 1
		store_ln38 : 1
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   fexp   |                 grp_fu_242                 |    1    |   294   |   928   |
|----------|--------------------------------------------|---------|---------|---------|
|          |               add_ln9_fu_256               |    0    |    0    |    31   |
|          |               add_ln16_fu_310              |    0    |    0    |    31   |
|    add   |              add_ln16_1_fu_426             |    0    |    0    |    31   |
|          |               add_ln26_fu_536              |    0    |    0    |    31   |
|          |               add_ln34_fu_586              |    0    |    0    |    31   |
|----------|--------------------------------------------|---------|---------|---------|
|          |               icmp_ln9_fu_266              |    0    |    0    |    16   |
|          |              icmp_ln16_fu_296              |    0    |    0    |    16   |
|          |             icmp_ln16_1_fu_325             |    0    |    0    |    16   |
|          |              icmp_ln20_fu_370              |    0    |    0    |    3    |
|          |             icmp_ln20_1_fu_376             |    0    |    0    |    9    |
|          |             icmp_ln20_2_fu_388             |    0    |    0    |    3    |
|   icmp   |             icmp_ln20_3_fu_394             |    0    |    0    |    9    |
|          |             icmp_ln20_4_fu_474             |    0    |    0    |    3    |
|          |             icmp_ln20_5_fu_480             |    0    |    0    |    9    |
|          |             icmp_ln20_6_fu_492             |    0    |    0    |    3    |
|          |             icmp_ln20_7_fu_498             |    0    |    0    |    9    |
|          |              icmp_ln26_fu_546              |    0    |    0    |    16   |
|          |              icmp_ln34_fu_596              |    0    |    0    |    16   |
|----------|--------------------------------------------|---------|---------|---------|
|  select  |              max_val_3_fu_432              |    0    |    0    |    29   |
|          |              max_val_5_fu_529              |    0    |    0    |    29   |
|----------|--------------------------------------------|---------|---------|---------|
|          |               or_ln20_fu_382               |    0    |    0    |    2    |
|    or    |              or_ln20_1_fu_400              |    0    |    0    |    2    |
|          |              or_ln20_2_fu_486              |    0    |    0    |    2    |
|          |              or_ln20_3_fu_504              |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|          |               and_ln20_fu_414              |    0    |    0    |    2    |
|    and   |              and_ln20_1_fu_420             |    0    |    0    |    2    |
|          |              and_ln20_2_fu_517             |    0    |    0    |    2    |
|          |              and_ln20_3_fu_523             |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|   fadd   |                 grp_fu_220                 |    1    |    0    |    0    |
|          |                 grp_fu_225                 |    1    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   read   |          vec_size_read_read_fu_62          |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   fdiv   |                 grp_fu_230                 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   fcmp   |                 grp_fu_236                 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              zext_ln9_1_fu_262             |    0    |    0    |    0    |
|          |               zext_ln9_fu_271              |    0    |    0    |    0    |
|          |             zext_ln15_6_fu_292             |    0    |    0    |    0    |
|          |              zext_ln15_fu_301              |    0    |    0    |    0    |
|   zext   |             zext_ln15_7_fu_316             |    0    |    0    |    0    |
|          |             zext_ln15_8_fu_321             |    0    |    0    |    0    |
|          |             zext_ln26_1_fu_542             |    0    |    0    |    0    |
|          |              zext_ln26_fu_551              |    0    |    0    |    0    |
|          |             zext_ln34_1_fu_592             |    0    |    0    |    0    |
|          |              zext_ln34_fu_601              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |    muxLogicRAMAddr_to_i_vec_load_fu_276    |    0    |    0    |    0    |
|          |    muxLogicRAMData_to_store_ln12_fu_280    |    0    |    0    |    0    |
|          |    muxLogicRAMAddr_to_store_ln12_fu_284    |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_max_val_fu_288     |    0    |    0    |    0    |
|          |     muxLogicRAMAddr_to_max_val_2_fu_306    |    0    |    0    |    0    |
|          |     muxLogicRAMAddr_to_max_val_4_fu_330    |    0    |    0    |    0    |
|          |         muxLogicI0_to_tmp_7_fu_406         |    0    |    0    |    0    |
|          |         muxLogicI1_to_tmp_7_fu_410         |    0    |    0    |    0    |
|          |         muxLogicI0_to_tmp_s_fu_510         |    0    |    0    |    0    |
|          |         muxLogicI1_to_tmp_s_fu_513         |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_local_load_fu_556  |    0    |    0    |    0    |
| muxlogic |          muxLogicI0_to_sub_fu_560          |    0    |    0    |    0    |
|          |          muxLogicI1_to_sub_fu_564          |    0    |    0    |    0    |
|          |          muxLogicI0_to_tmp_fu_568          |    0    |    0    |    0    |
|          |    muxLogicRAMData_to_store_ln30_fu_571    |    0    |    0    |    0    |
|          |    muxLogicRAMAddr_to_store_ln30_fu_575    |    0    |    0    |    0    |
|          |         muxLogicI0_to_sum_1_fu_578         |    0    |    0    |    0    |
|          |         muxLogicI1_to_sum_1_fu_582         |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_local_load_1_fu_606 |    0    |    0    |    0    |
|          |          muxLogicI0_to_div_fu_610          |    0    |    0    |    0    |
|          |          muxLogicI1_to_div_fu_614          |    0    |    0    |    0    |
|          |    muxLogicRAMData_to_store_ln38_fu_618    |    0    |    0    |    0    |
|          |    muxLogicRAMAddr_to_store_ln38_fu_622    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                tmp_5_fu_338                |    0    |    0    |    0    |
|partselect|                tmp_6_fu_356                |    0    |    0    |    0    |
|          |                tmp_8_fu_442                |    0    |    0    |    0    |
|          |                tmp_9_fu_460                |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              trunc_ln20_fu_348             |    0    |    0    |    0    |
|   trunc  |             trunc_ln20_1_fu_366            |    0    |    0    |    0    |
|          |             trunc_ln20_2_fu_452            |    0    |    0    |    0    |
|          |             trunc_ln20_3_fu_470            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    3    |   294   |   1285  |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|vec_local|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln16_1_reg_695   |   31   |
|    add_ln26_reg_710    |   31   |
|    add_ln34_reg_742    |   31   |
|     add_ln9_reg_635    |   31   |
|   and_ln20_1_reg_682   |    1   |
|       i_1_reg_153      |   31   |
|       i_2_reg_186      |   31   |
|       i_3_reg_209      |   31   |
|        i_reg_142       |   31   |
|   i_vec_addr_reg_649   |    9   |
|   icmp_ln16_1_reg_668  |    1   |
|    icmp_ln16_reg_659   |    1   |
|    icmp_ln26_reg_715   |    1   |
|    icmp_ln34_reg_747   |    1   |
|    icmp_ln9_reg_640    |    1   |
| max_val_0_lcssa_reg_175|   32   |
|    max_val_1_reg_165   |   32   |
|    max_val_2_reg_677   |   32   |
|    max_val_3_reg_700   |   32   |
|    max_val_4_reg_687   |   32   |
|    max_val_5_reg_705   |   32   |
|         reg_248        |   32   |
|       sub_reg_726      |   32   |
|      sum_1_reg_737     |   32   |
|       sum_reg_197      |   32   |
|       tmp_reg_732      |   32   |
|vec_local_addr_1_reg_654|    9   |
|vec_local_addr_2_reg_663|    9   |
|vec_local_addr_3_reg_672|    9   |
|vec_local_addr_4_reg_719|    9   |
|vec_local_addr_5_reg_756|    9   |
|  vec_size_read_reg_626 |   32   |
|    zext_ln34_reg_751   |   64   |
|    zext_ln9_reg_644    |   64   |
+------------------------+--------+
|          Total         |   820  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_75 |  p0  |   3  |   9  |   27   ||    0    ||    16   |
| grp_access_fu_87 |  p0  |   7  |   9  |   63   ||    0    ||    48   |
| grp_access_fu_87 |  p2  |   5  |   0  |    0   ||    0    ||    3    |
|    i_1_reg_153   |  p0  |   2  |  31  |   62   ||    0    ||    32   |
|    sum_reg_197   |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|    grp_fu_236    |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|    grp_fu_236    |  p1  |   2  |  32  |   64   ||    0    ||    32   |
|      reg_248     |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   408  ||  3.746  ||    0    ||   227   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   294  |  1285  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    0   |   227  |    -   |
|  Register |    -   |    -   |    -   |   820  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    3   |  1114  |  1512  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
