

================================================================
== Vitis HLS Report for 'ClefiaDecrypt_1'
================================================================
* Date:           Tue Dec  6 19:11:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|        ?|  1.260 us|         ?|  126|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80     |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1    |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88     |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96   |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125  |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110    |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1    |       56|        ?|   0.560 us|          ?|   56|    ?|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126  |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127  |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     11|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     693|   2668|    -|
|Memory           |        0|    -|      56|      8|    0|
|Multiplexer      |        -|    -|       -|    528|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     782|   3215|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80     |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1    |        0|   0|   12|    60|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125  |        0|   0|   12|    60|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126  |        0|   0|   12|    60|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127  |        0|   0|   12|    60|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88     |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1    |        0|   0|   81|   134|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96   |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124  |        0|   0|   80|   134|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128  |        0|   0|    9|    87|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129  |        0|   0|   10|    87|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110    |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1    |        4|   0|  465|  1986|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                   |                                             |        4|   0|  693|  2668|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fin_U   |ClefiaDecrypt_1_fin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |fout_U  |ClefiaDecrypt_1_fin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |rin_U   |ClefiaDecrypt_1_rin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |rout_U  |ClefiaDecrypt_1_rout_RAM_AUTO_1R1W  |        0|   8|   2|    0|    16|    8|     1|          128|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                    |        0|  56|   8|    0|    64|   32|     4|          512|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln230_fu_162_p2              |      icmp|   0|  0|   9|           5|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  11|           6|           2|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |Clefia_dec_address0  |  20|          4|    4|         16|
    |Clefia_dec_ce0       |  20|          4|    1|          4|
    |Clefia_dec_d0        |  20|          4|    8|         32|
    |Clefia_dec_we0       |  20|          4|    1|          4|
    |ap_NS_fsm            |  93|         19|    1|         19|
    |fin_address0         |  14|          3|    4|         12|
    |fin_ce0              |  14|          3|    1|          3|
    |fin_ce1              |   9|          2|    1|          2|
    |fin_d0               |  14|          3|    8|         24|
    |fin_we0              |  14|          3|    1|          3|
    |fin_we1              |   9|          2|    1|          2|
    |fout_address0        |  14|          3|    4|         12|
    |fout_ce0             |  14|          3|    1|          3|
    |fout_ce1             |   9|          2|    1|          2|
    |fout_we0             |   9|          2|    1|          2|
    |fout_we1             |   9|          2|    1|          2|
    |rin_address0         |  25|          5|    4|         20|
    |rin_address1         |  14|          3|    4|         12|
    |rin_ce0              |  25|          5|    1|          5|
    |rin_ce1              |  14|          3|    1|          3|
    |rin_d0               |  20|          4|    8|         32|
    |rin_we0              |  20|          4|    1|          4|
    |rk_address0          |  31|          6|    8|         48|
    |rk_ce0               |  31|          6|    1|          6|
    |rk_ce1               |   9|          2|    1|          2|
    |rout_address0        |  14|          3|    4|         12|
    |rout_ce0             |  14|          3|    1|          3|
    |rout_we0             |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 528|        109|   74|        291|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  18|   0|   18|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg     |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg   |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg     |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln230_reg_180                                                   |   1|   0|    1|          0|
    |shl_ln_reg_173                                                       |   5|   0|    8|          3|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  33|   0|   36|          3|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|Clefia_dec_address0  |  out|    4|   ap_memory|       Clefia_dec|         array|
|Clefia_dec_ce0       |  out|    1|   ap_memory|       Clefia_dec|         array|
|Clefia_dec_we0       |  out|    1|   ap_memory|       Clefia_dec|         array|
|Clefia_dec_d0        |  out|    8|   ap_memory|       Clefia_dec|         array|
|Clefia_dec_q0        |   in|    8|   ap_memory|       Clefia_dec|         array|
|ct_address0          |  out|    4|   ap_memory|               ct|         array|
|ct_ce0               |  out|    1|   ap_memory|               ct|         array|
|ct_q0                |   in|    8|   ap_memory|               ct|         array|
|rk_address0          |  out|    8|   ap_memory|               rk|         array|
|rk_ce0               |  out|    1|   ap_memory|               rk|         array|
|rk_q0                |   in|    8|   ap_memory|               rk|         array|
|rk_address1          |  out|    8|   ap_memory|               rk|         array|
|rk_ce1               |  out|    1|   ap_memory|               rk|         array|
|rk_q1                |   in|    8|   ap_memory|               rk|         array|
|r                    |   in|    5|     ap_none|                r|        scalar|
+---------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 10 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%fin = alloca i64 1" [clefia.c:226]   --->   Operation 19 'alloca' 'fin' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%fout = alloca i64 1" [clefia.c:226]   --->   Operation 20 'alloca' 'fout' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%rin = alloca i64 1" [clefia.c:428]   --->   Operation 21 'alloca' 'rin' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%rout = alloca i64 1" [clefia.c:428]   --->   Operation 22 'alloca' 'rout' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1, i8 %ct, i8 %rin"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1, i8 %ct, i8 %rin"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %r"   --->   Operation 25 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %r_read, i3 0" [clefia.c:432]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1, i8 %shl_ln, i8 %rk, i8 %rin" [clefia.c:432]   --->   Operation 27 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1, i8 %shl_ln, i8 %rk, i8 %rin" [clefia.c:432]   --->   Operation 28 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124, i8 %shl_ln, i8 %rk, i8 %rin" [clefia.c:432]   --->   Operation 29 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124, i8 %shl_ln, i8 %rk, i8 %rin" [clefia.c:432]   --->   Operation 30 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125, i8 %rin, i8 %fin"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.36>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125, i8 %rin, i8 %fin"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 35 [1/1] (1.36ns)   --->   "%icmp_ln230 = icmp_eq  i5 %r_read, i5 0" [clefia.c:230]   --->   Operation 35 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %while.body.i29.preheader, void %while.end.i" [clefia.c:230]   --->   Operation 36 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 37 [2/2] (1.58ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1, i5 %r_read, i8 %fin, i8 %fout, i8 %shl_ln, i8 %rk, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:432]   --->   Operation 37 'call' 'call_ln432' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln432 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1, i5 %r_read, i8 %fin, i8 %fout, i8 %shl_ln, i8 %rk, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:432]   --->   Operation 38 'call' 'call_ln432' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126, i8 %fout, i8 %rout"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126, i8 %fout, i8 %rout"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127, i8 %rout, i8 %Clefia_dec"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127, i8 %rout, i8 %Clefia_dec"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128, i8 %rk, i8 %Clefia_dec"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128, i8 %rk, i8 %Clefia_dec"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129, i8 %rk, i8 %Clefia_dec"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129, i8 %rk, i8 %Clefia_dec"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln441 = ret" [clefia.c:441]   --->   Operation 48 'ret' 'ret_ln441' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Clefia_dec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ ct]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fin               (alloca        ) [ 0011111111100000000]
fout              (alloca        ) [ 0011111111111000000]
rin               (alloca        ) [ 0011111110000000000]
rout              (alloca        ) [ 0011111111111110000]
call_ln0          (call          ) [ 0000000000000000000]
r_read            (read          ) [ 0000111111100000000]
shl_ln            (bitconcatenate) [ 0000111111100000000]
call_ln432        (call          ) [ 0000000000000000000]
call_ln432        (call          ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore   ) [ 0000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000]
call_ln0          (call          ) [ 0000000000000000000]
icmp_ln230        (icmp          ) [ 0000000011100000000]
br_ln230          (br            ) [ 0000000000000000000]
call_ln432        (call          ) [ 0000000000000000000]
br_ln0            (br            ) [ 0000000000000000000]
call_ln0          (call          ) [ 0000000000000000000]
call_ln0          (call          ) [ 0000000000000000000]
call_ln0          (call          ) [ 0000000000000000000]
call_ln0          (call          ) [ 0000000000000000000]
ret_ln441         (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Clefia_dec">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Clefia_dec"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ct">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="clefia_s0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="clefia_s1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="fin_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="fout_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fout/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="rin_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rin/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rout_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rout/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="r_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln432/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln432/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="6"/>
<pin id="113" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="4" bw="8" slack="6"/>
<pin id="116" dir="0" index="5" bw="8" slack="0"/>
<pin id="117" dir="0" index="6" bw="8" slack="0"/>
<pin id="118" dir="0" index="7" bw="8" slack="0"/>
<pin id="119" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln432/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shl_ln_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln230_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="5"/>
<pin id="164" dir="0" index="1" bw="5" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/8 "/>
</bind>
</comp>

<comp id="167" class="1005" name="r_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="5"/>
<pin id="169" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="shl_ln_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="180" class="1005" name="icmp_ln230_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="2"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln230 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="66" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="74" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="74" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="176"><net_src comp="153" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="110" pin=4"/></net>

<net id="183"><net_src comp="162" pin="2"/><net_sink comp="180" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Clefia_dec | {13 14 15 16 17 18 }
	Port: clefia_s0 | {}
	Port: clefia_s1 | {}
 - Input state : 
	Port: ClefiaDecrypt.1 : Clefia_dec | {15 16 17 18 }
	Port: ClefiaDecrypt.1 : ct | {1 2 }
	Port: ClefiaDecrypt.1 : rk | {3 4 5 6 9 10 15 16 17 18 }
	Port: ClefiaDecrypt.1 : r | {3 }
	Port: ClefiaDecrypt.1 : clefia_s0 | {9 10 }
	Port: ClefiaDecrypt.1 : clefia_s1 | {9 10 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln432 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		br_ln230 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |   grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80  |  1.588  |    73   |    31   |
|          |   grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88  |  3.176  |    96   |    96   |
|          |  grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96 |  3.176  |    96   |    96   |
|          | grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104 |  1.588  |    73   |    31   |
|   call   |  grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110  | 48.2872 |   642   |   1574  |
|          | grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124 |  1.588  |    73   |    31   |
|          | grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130 |  1.588  |    73   |    31   |
|          | grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137 |  3.176  |    15   |    48   |
|          | grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145 |  3.176  |    15   |    48   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   icmp   |                    icmp_ln230_fu_162                   |    0    |    0    |    9    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   read   |                    r_read_read_fu_74                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                      shl_ln_fu_153                     |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   Total  |                                                        | 67.3432 |   1156  |   1995  |
|----------|--------------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| fin|    0   |   16   |    2   |    0   |
|fout|    0   |   16   |    2   |    0   |
| rin|    0   |   16   |    2   |    0   |
|rout|    0   |    8   |    2   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   56   |    8   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln230_reg_180|    1   |
|  r_read_reg_167  |    5   |
|  shl_ln_reg_173  |    8   |
+------------------+--------+
|       Total      |   14   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 |  p1  |   2  |   8  |   16   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   16   ||  1.588  ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   67   |  1156  |  1995  |    -   |
|   Memory  |    0   |    -   |   56   |    8   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   14   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   68   |  1226  |  2012  |    0   |
+-----------+--------+--------+--------+--------+--------+
