Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module Lab_0_wrapper.Lab_0_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: axi_iic configured for SDA inertial delay of 0 clocks.
Time: 0 ps  Iteration: 0  Process: /Lab_0_wrapper/Lab_0_i/axi_iic_0/U0/X_IIC/FILTER_I/line__5035  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd
Note: axi_iic configured for SCL inertial delay of 0 clocks.
Time: 0 ps  Iteration: 0  Process: /Lab_0_wrapper/Lab_0_i/axi_iic_0/U0/X_IIC/FILTER_I/line__5009  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd
