{
  "profiles": {
    "IntelliVerilog.Core": {
      "commandName": "Project",
      "nativeDebugging": true,
      "hotReloadEnabled": false
    }
  }
}