$date
	Thu Apr 29 22:16:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mul_wrapper $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 16 % p [15:0] $end
$scope module u_mul $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 16 ( p [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bz '
bz &
b0 %
1$
1#
bz "
bz !
$end
#5000
0#
#10000
1#
#15000
0#
#20000
1#
#25000
0#
#30000
1#
#35000
0#
#40000
1#
#45000
0#
#50000
1#
#55000
0#
#60000
1#
#65000
0#
#70000
1#
#75000
0#
#80000
1#
#85000
0#
#90000
0$
1#
#95000
b11100001 !
b11100001 &
b1110101 "
b1110101 '
0#
#100000
b110011011010101 %
b110011011010101 (
1#
#105000
b10010000 !
b10010000 &
b10100101 "
b10100101 '
0#
#110000
b101110011010000 %
b101110011010000 (
1#
#115000
b1000001 !
b1000001 &
b10 "
b10 '
0#
#120000
b10000010 %
b10000010 (
1#
#125000
b11011110 !
b11011110 &
b11100010 "
b11100010 '
0#
#130000
b1100001111111100 %
b1100001111111100 (
1#
#135000
b10110100 !
b10110100 &
b10011111 "
b10011111 '
0#
#140000
b110111111001100 %
b110111111001100 (
1#
#145000
b1101 !
b1101 &
b110010 "
b110010 '
0#
#150000
b1010001010 %
b1010001010 (
1#
#155000
b11010001 !
b11010001 &
b10100001 "
b10100001 '
0#
#160000
b1000001101110001 %
b1000001101110001 (
1#
#165000
b10 !
b10 &
b10001011 "
b10001011 '
0#
#170000
b100010110 %
b100010110 (
1#
#175000
b1110111 !
b1110111 &
b1010100 "
b1010100 '
0#
#180000
b10011100001100 %
b10011100001100 (
1#
#185000
b1100001 !
b1100001 &
b11110111 "
b11110111 '
0#
#190000
b101110110010111 %
b101110110010111 (
1#
#195000
0#
#195001
