{
	"cts__timing__setup__tns__pre_repair": -1.4600,
	"cts__timing__setup__ws__pre_repair": -0.1600,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.0451,
	"cts__timing__drv__max_slew__pre_repair": 1,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.5607,
	"cts__timing__drv__max_cap__pre_repair": 14,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 2,
	"cts__timing__drv__hold_violation_count__pre_repair": 1,
	"cts__design__io__pre_repair": 477,
	"cts__design__instance__count__pre_repair": 68282,
	"cts__design__instance__area__pre_repair": 139506.8906,
	"cts__design__instance__count__stdcell__pre_repair": 68282,
	"cts__design__instance__area__stdcell__pre_repair": 139506.8906,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0.0000,
	"cts__design__instance__utilization__pre_repair": 0.5869,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.5869,
	"cts__timing__setup__tns__post_repair": -1.4600,
	"cts__timing__setup__ws__post_repair": -0.1600,
	"cts__timing__drv__max_slew_limit__post_repair": -0.0451,
	"cts__timing__drv__max_slew__post_repair": 1,
	"cts__timing__drv__max_cap_limit__post_repair": -0.5607,
	"cts__timing__drv__max_cap__post_repair": 14,
	"cts__timing__drv__max_fanout_limit__post_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 2,
	"cts__timing__drv__hold_violation_count__post_repair": 1,
	"cts__design__io__post_repair": 477,
	"cts__design__instance__count__post_repair": 68282,
	"cts__design__instance__area__post_repair": 139506.8906,
	"cts__design__instance__count__stdcell__post_repair": 68282,
	"cts__design__instance__area__stdcell__post_repair": 139506.8906,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0.0000,
	"cts__design__instance__utilization__post_repair": 0.5869,
	"cts__design__instance__utilization__stdcell__post_repair": 0.5869,
	"cts__design__instance__displacement__total": 203203.9185,
	"cts__design__instance__displacement__mean": 2.9755,
	"cts__design__instance__displacement__max": 31.9500,
	"cts__route__wirelength__estimated": 702468.4645,
	"cts__design__instance__count__hold_buffer": 738,
	"cts__design__instance__displacement__total": 12826.7165,
	"cts__design__instance__displacement__mean": 0.1855,
	"cts__design__instance__displacement__max": 29.2100,
	"cts__route__wirelength__estimated": 718259.2720,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0.0000,
	"cts__timing__setup__ws": 0.0000,
	"cts__timing__drv__max_slew_limit": -0.0452,
	"cts__timing__drv__max_slew": 1,
	"cts__timing__drv__max_cap_limit": -0.5608,
	"cts__timing__drv__max_cap": 14,
	"cts__timing__drv__max_fanout_limit": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 1,
	"cts__design__io": 477,
	"cts__design__instance__count": 69025,
	"cts__design__instance__area": 140517.4219,
	"cts__design__instance__count__stdcell": 69025,
	"cts__design__instance__area__stdcell": 140517.4219,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0.0000,
	"cts__design__instance__utilization": 0.5911,
	"cts__design__instance__utilization__stdcell": 0.5911
}