#OPTIONS:"|-layerid|0|-orig_srs|J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\impl\\synthesize\\rev_1\\synwork\\gw2a18_test_comp.srs|-top|top|-prodtype|synplify_pro|-primux|-fixsmult|-sdff_counter|-nram|-divnmod|-nostructver|-gowin|-infer_seqShift|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-y|D:\\Gowin\\Gowin_V1.9.6.01Beta\\IDE\\simlib\\hardware_core\\gw2a\\prim_syn.v|-I|J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\impl\\synthesize\\|-I|D:\\Gowin\\Gowin_V1.9.6.01Beta\\SynplifyPro\\lib|-sysv|-devicelib|D:\\Gowin\\Gowin_V1.9.6.01Beta\\SynplifyPro\\lib\\generic\\gw2a.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"D:\\Gowin\\Gowin_V1.9.6.01Beta\\SynplifyPro\\bin64\\c_ver.exe":1589223566
#CUR:"D:\\Gowin\\Gowin_V1.9.6.01Beta\\SynplifyPro\\lib\\generic\\gw2a.v":1592563594
#CUR:"D:\\Gowin\\Gowin_V1.9.6.01Beta\\SynplifyPro\\lib\\vlog\\hypermods.v":1589223772
#CUR:"D:\\Gowin\\Gowin_V1.9.6.01Beta\\SynplifyPro\\lib\\vlog\\umr_capim.v":1589223772
#CUR:"D:\\Gowin\\Gowin_V1.9.6.01Beta\\SynplifyPro\\lib\\vlog\\scemi_objects.v":1589223772
#CUR:"D:\\Gowin\\Gowin_V1.9.6.01Beta\\SynplifyPro\\lib\\vlog\\scemi_pipes.svh":1589223772
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\btn_ctl.v":1596799202
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\btn_deb.v":1593425763
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\gowin_rpll\\rpll.v":1596704141
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\hdmi_out_top.v":1597200059
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\key_ctl.v":1596799202
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\lcd_rpll\\lcd_rpll.v":1597048037
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\led.v":1593425865
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\outputserdes.v":1596799202
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\pattern_vg.v":1593479723
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\rgb2dvi.v":1596195485
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\sync_vg.v":1596712167
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\tmds_encoder.v":1593479723
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\top.v":1597197718
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\uart\\uart_data_gen.v":1597057205
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\uart\\uart_rx.v":1597057230
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\uart\\uart_top.v":1597056944
#CUR:"J:\\Source_bac\\Gowin_board\\GW2A_LV18PG484\\test_prj\\gw2a18_test\\src\\uart\\uart_tx.v":1578314721
#CUR:"D:\\Gowin\\Gowin_V1.9.6.01Beta\\IDE\\simlib\\hardware_core\\gw2a\\prim_syn.v":1591252256
#numinternalfiles:5
#defaultlanguage:verilog
0			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v" verilog
1			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_deb.v" verilog
2			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\gowin_rpll\rpll.v" verilog
3			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\hdmi_out_top.v" verilog
4			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\key_ctl.v" verilog
5			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\lcd_rpll\lcd_rpll.v" verilog
6			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\led.v" verilog
7			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\outputserdes.v" verilog
8			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\pattern_vg.v" verilog
9			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\rgb2dvi.v" verilog
10			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v" verilog
11			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\tmds_encoder.v" verilog
12			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v" verilog
13			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_data_gen.v" verilog
14			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_rx.v" verilog
15			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_top.v" verilog
16			"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_tx.v" verilog
17		+	"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\simlib\hardware_core\gw2a\prim_syn.v" verilog
#Dependency Lists(Uses List)
0 1
1 -1
2 17
3 2 5 0 10 8 9
4 1
5 17
6 -1
7 -1
8 -1
9 7 11
10 -1
11 -1
12 15 4 6 3
13 -1
14 -1
15 13 16 14
16 -1
17 -1
#Dependency Lists(Users Of)
0 3
1 0 4
2 3
3 12
4 12
5 3
6 12
7 9
8 3
9 3
10 3
11 9
12 -1
13 15
14 15
15 12
16 15
17 2 5
#Design Unit to File Association
module work btn_ctl 0
module work btn_deb 1
module work TMDS_pll 2
module work rPLL 17
module work hdmi_out_top 3
module work lcd_pll 5
module work sync_vg 10
module work pattern_vg 8
module work rgb2dvi 9
module work key_ctl 4
module work led 6
module work outputserdes 7
module work tmds_encoder 11
module work top 12
module work uart_top 15
module work uart_data_gen 13
module work uart_rx 14
module work uart_tx 16
module work CLKDIV2 17
module work IODELAYA 17
