### How to constrain a DDR / RGMII interface


- https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/horizontal/exm-tse-rgmii-phy.html
- https://support.xilinx.com/s/question/0D52E00006hpKWvSAM/timing-constraints-for-rgmii?language=en_US
- https://support.xilinx.com/s/question/0D54U00006wFOuWSAW/rgmiitx-constraints-check?language=en_US
- https://docs.amd.com/r/en-US/ug903-vivado-using-constraints/Use-of-set_output_delay-Command-Options