[2021-09-09 09:42:20,066]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-09 09:42:20,067]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:20,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; ".

Peak memory: 14356480 bytes

[2021-09-09 09:42:20,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:20,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34799616 bytes

[2021-09-09 09:42:20,454]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 09:42:20,454]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:20,485]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 7172096 bytes

[2021-09-09 09:42:20,485]mapper_test.py:220:[INFO]: area: 46 level: 4
[2021-09-09 11:33:07,121]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-09 11:33:07,122]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:33:07,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; ".

Peak memory: 14245888 bytes

[2021-09-09 11:33:07,398]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:33:07,568]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34357248 bytes

[2021-09-09 11:33:07,569]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 11:33:07,569]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:33:09,368]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :45
score:100
	Report mapping result:
		klut_size()     :74
		klut.num_gates():45
		max delay       :3
		max area        :45
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14737408 bytes

[2021-09-09 11:33:09,369]mapper_test.py:220:[INFO]: area: 45 level: 3
[2021-09-09 13:03:57,312]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-09 13:03:57,312]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:03:57,575]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; ".

Peak memory: 14372864 bytes

[2021-09-09 13:03:57,575]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:03:57,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34820096 bytes

[2021-09-09 13:03:57,700]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 13:03:57,700]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:03:59,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :50
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14745600 bytes

[2021-09-09 13:03:59,444]mapper_test.py:220:[INFO]: area: 46 level: 4
[2021-09-09 14:56:35,291]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-09 14:56:35,291]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:35,291]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:35,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34570240 bytes

[2021-09-09 14:56:35,462]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 14:56:35,463]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:37,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14790656 bytes

[2021-09-09 14:56:37,433]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-09 15:25:38,700]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-09 15:25:38,701]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:38,701]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:38,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34377728 bytes

[2021-09-09 15:25:38,834]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 15:25:38,834]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:40,800]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14651392 bytes

[2021-09-09 15:25:40,801]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-09 16:03:40,852]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-09 16:03:40,852]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:40,853]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:40,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34668544 bytes

[2021-09-09 16:03:40,984]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 16:03:40,984]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:42,961]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14786560 bytes

[2021-09-09 16:03:42,961]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-09 16:38:21,345]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-09 16:38:21,345]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:21,346]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:21,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34349056 bytes

[2021-09-09 16:38:21,481]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 16:38:21,482]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:23,461]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14782464 bytes

[2021-09-09 16:38:23,461]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-09 17:14:56,521]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-09 17:14:56,521]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:14:56,522]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:14:56,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34635776 bytes

[2021-09-09 17:14:56,656]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 17:14:56,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:14:58,620]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14692352 bytes

[2021-09-09 17:14:58,620]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-13 23:21:56,902]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-13 23:21:56,902]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:21:56,903]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:21:57,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34512896 bytes

[2021-09-13 23:21:57,034]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-13 23:21:57,035]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:21:58,833]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11739136 bytes

[2021-09-13 23:21:58,834]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-13 23:40:38,558]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-13 23:40:38,558]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:38,559]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:38,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34586624 bytes

[2021-09-13 23:40:38,724]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-13 23:40:38,725]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:38,759]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6856704 bytes

[2021-09-13 23:40:38,760]mapper_test.py:220:[INFO]: area: 46 level: 4
[2021-09-14 08:50:56,375]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-14 08:50:56,375]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:50:56,375]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:50:56,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34353152 bytes

[2021-09-14 08:50:56,500]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-14 08:50:56,500]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:50:58,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14700544 bytes

[2021-09-14 08:50:58,214]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-14 09:19:34,907]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-14 09:19:34,908]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:34,908]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:35,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34455552 bytes

[2021-09-14 09:19:35,029]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-14 09:19:35,030]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:35,064]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 7114752 bytes

[2021-09-14 09:19:35,064]mapper_test.py:220:[INFO]: area: 46 level: 4
[2021-09-15 15:25:53,342]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-15 15:25:53,343]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:25:53,344]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:25:53,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34246656 bytes

[2021-09-15 15:25:53,452]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-15 15:25:53,453]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:25:55,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 14041088 bytes

[2021-09-15 15:25:55,080]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-15 15:53:09,918]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-15 15:53:09,918]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:09,918]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:10,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34242560 bytes

[2021-09-15 15:53:10,032]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-15 15:53:10,032]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:10,066]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6656000 bytes

[2021-09-15 15:53:10,067]mapper_test.py:220:[INFO]: area: 46 level: 4
[2021-09-18 13:56:37,210]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-18 13:56:37,211]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:37,211]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:37,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34246656 bytes

[2021-09-18 13:56:37,379]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-18 13:56:37,380]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:38,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 12132352 bytes

[2021-09-18 13:56:38,956]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-18 16:21:22,138]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-18 16:21:22,138]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:22,139]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:22,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34328576 bytes

[2021-09-18 16:21:22,295]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-18 16:21:22,296]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:23,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11710464 bytes

[2021-09-18 16:21:23,892]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-22 08:54:39,897]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-22 08:54:39,898]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:39,898]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:40,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34586624 bytes

[2021-09-22 08:54:40,064]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-22 08:54:40,064]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:40,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11431936 bytes

[2021-09-22 08:54:40,867]mapper_test.py:220:[INFO]: area: 46 level: 4
[2021-09-22 11:20:04,261]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-22 11:20:04,261]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:04,261]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:04,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34201600 bytes

[2021-09-22 11:20:04,380]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-22 11:20:04,380]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:05,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11743232 bytes

[2021-09-22 11:20:05,954]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-23 16:38:25,610]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-23 16:38:25,612]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:25,612]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:25,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34136064 bytes

[2021-09-23 16:38:25,723]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-23 16:38:25,724]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:27,330]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-09-23 16:38:27,331]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-23 17:02:05,436]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-23 17:02:05,436]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:05,436]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:05,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34320384 bytes

[2021-09-23 17:02:05,592]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-23 17:02:05,593]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:07,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-09-23 17:02:07,187]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-23 18:03:04,949]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-23 18:03:04,949]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:04,949]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:05,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34521088 bytes

[2021-09-23 18:03:05,067]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-23 18:03:05,067]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:06,659]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11575296 bytes

[2021-09-23 18:03:06,660]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-27 16:30:23,692]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-27 16:30:23,696]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:23,696]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:23,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34226176 bytes

[2021-09-27 16:30:23,814]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-27 16:30:23,814]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:25,382]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 12345344 bytes

[2021-09-27 16:30:25,383]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-27 17:37:11,235]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-27 17:37:11,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:11,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:11,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34058240 bytes

[2021-09-27 17:37:11,408]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-27 17:37:11,408]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:12,993]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 12189696 bytes

[2021-09-27 17:37:12,993]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-28 02:03:25,526]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-28 02:03:25,526]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:25,526]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:25,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34062336 bytes

[2021-09-28 02:03:25,647]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-28 02:03:25,648]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:27,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 12218368 bytes

[2021-09-28 02:03:27,283]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-28 16:43:11,965]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-28 16:43:11,966]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:11,966]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:12,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34652160 bytes

[2021-09-28 16:43:12,131]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-28 16:43:12,131]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:13,709]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11776000 bytes

[2021-09-28 16:43:13,710]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-28 17:22:09,643]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-09-28 17:22:09,643]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:09,643]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:09,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34099200 bytes

[2021-09-28 17:22:09,758]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-28 17:22:09,758]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:11,349]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 12324864 bytes

[2021-09-28 17:22:11,350]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-10-09 10:39:01,031]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-09 10:39:01,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:01,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:01,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34070528 bytes

[2021-10-09 10:39:01,141]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-09 10:39:01,141]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:01,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6922240 bytes

[2021-10-09 10:39:01,188]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-09 11:21:40,116]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-09 11:21:40,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:40,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:40,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34254848 bytes

[2021-10-09 11:21:40,227]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-09 11:21:40,227]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:40,264]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6905856 bytes

[2021-10-09 11:21:40,264]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-09 16:29:37,672]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-09 16:29:37,672]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:37,673]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:37,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34205696 bytes

[2021-10-09 16:29:37,842]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-09 16:29:37,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:38,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-09 16:29:38,734]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-10-09 16:46:48,310]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-09 16:46:48,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:48,310]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:48,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34377728 bytes

[2021-10-09 16:46:48,474]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-09 16:46:48,474]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:49,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-10-09 16:46:49,366]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-10-12 10:53:05,896]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-12 10:53:05,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:05,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:06,012]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34213888 bytes

[2021-10-12 10:53:06,013]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 10:53:06,013]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:07,759]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11489280 bytes

[2021-10-12 10:53:07,760]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-12 11:15:39,809]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-12 11:15:39,809]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:39,810]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:39,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34193408 bytes

[2021-10-12 11:15:39,982]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 11:15:39,983]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:40,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6615040 bytes

[2021-10-12 11:15:40,030]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-12 13:28:31,759]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-12 13:28:31,759]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:31,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:31,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34074624 bytes

[2021-10-12 13:28:31,917]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 13:28:31,918]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:33,660]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-10-12 13:28:33,661]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-12 14:59:08,783]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-12 14:59:08,783]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:08,783]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:08,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34312192 bytes

[2021-10-12 14:59:08,942]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 14:59:08,942]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:10,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11182080 bytes

[2021-10-12 14:59:10,604]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-12 18:43:54,655]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-12 18:43:54,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:43:54,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:43:54,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34357248 bytes

[2021-10-12 18:43:54,815]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 18:43:54,815]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:43:56,487]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11546624 bytes

[2021-10-12 18:43:56,487]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-18 11:37:21,889]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-18 11:37:21,890]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:21,890]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:22,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34332672 bytes

[2021-10-18 11:37:22,015]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-18 11:37:22,015]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:23,736]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-10-18 11:37:23,737]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-18 12:02:59,724]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-18 12:02:59,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:59,725]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:59,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34058240 bytes

[2021-10-18 12:02:59,848]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-18 12:02:59,848]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:59,875]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 5980160 bytes

[2021-10-18 12:02:59,876]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-10-19 14:10:57,164]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-19 14:10:57,164]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:57,165]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:57,280]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34312192 bytes

[2021-10-19 14:10:57,281]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-19 14:10:57,282]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:57,301]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6033408 bytes

[2021-10-19 14:10:57,301]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-10-22 13:29:50,692]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-22 13:29:50,693]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:50,693]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:50,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34082816 bytes

[2021-10-22 13:29:50,808]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-22 13:29:50,808]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:50,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 8806400 bytes

[2021-10-22 13:29:50,863]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-10-22 13:50:43,645]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-22 13:50:43,645]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:43,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:43,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34095104 bytes

[2021-10-22 13:50:43,762]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-22 13:50:43,762]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:43,817]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 8884224 bytes

[2021-10-22 13:50:43,818]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-10-22 14:01:18,193]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-22 14:01:18,193]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:18,193]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:18,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34164736 bytes

[2021-10-22 14:01:18,316]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-22 14:01:18,316]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:18,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 5898240 bytes

[2021-10-22 14:01:18,343]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-10-22 14:04:38,837]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-22 14:04:38,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:38,838]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:38,996]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34385920 bytes

[2021-10-22 14:04:38,997]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-22 14:04:38,997]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:39,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-22 14:04:39,023]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-10-23 13:27:19,865]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-23 13:27:19,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:19,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:19,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34263040 bytes

[2021-10-23 13:27:19,980]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-23 13:27:19,981]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:21,619]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :48
score:100
	Report mapping result:
		klut_size()     :77
		klut.num_gates():48
		max delay       :3
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11546624 bytes

[2021-10-23 13:27:21,619]mapper_test.py:224:[INFO]: area: 48 level: 3
[2021-10-24 17:38:42,440]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-24 17:38:42,440]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:42,440]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:42,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34246656 bytes

[2021-10-24 17:38:42,563]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-24 17:38:42,563]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:44,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :48
score:100
	Report mapping result:
		klut_size()     :77
		klut.num_gates():48
		max delay       :3
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-10-24 17:38:44,225]mapper_test.py:224:[INFO]: area: 48 level: 3
[2021-10-24 17:59:08,996]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-24 17:59:08,996]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:08,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:09,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34185216 bytes

[2021-10-24 17:59:09,166]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-24 17:59:09,166]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:10,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11481088 bytes

[2021-10-24 17:59:10,812]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-26 10:24:37,590]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-26 10:24:37,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:37,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:37,705]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34394112 bytes

[2021-10-26 10:24:37,707]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 10:24:37,707]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:37,739]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:10
	Report mapping result:
		klut_size()     :65
		klut.num_gates():36
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 5906432 bytes

[2021-10-26 10:24:37,740]mapper_test.py:224:[INFO]: area: 36 level: 4
[2021-10-26 10:56:43,381]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-26 10:56:43,381]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:43,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:43,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34304000 bytes

[2021-10-26 10:56:43,496]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 10:56:43,497]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:45,172]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-26 10:56:45,173]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-26 11:18:04,305]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-26 11:18:04,306]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:04,306]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:04,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34156544 bytes

[2021-10-26 11:18:04,427]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 11:18:04,427]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:06,076]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11354112 bytes

[2021-10-26 11:18:06,077]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-26 12:16:13,139]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-26 12:16:13,139]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:13,140]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:13,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34250752 bytes

[2021-10-26 12:16:13,257]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 12:16:13,257]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:14,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 11264000 bytes

[2021-10-26 12:16:14,908]mapper_test.py:224:[INFO]: area: 51 level: 3
[2021-10-26 14:12:13,106]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-26 14:12:13,106]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:13,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:13,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34304000 bytes

[2021-10-26 14:12:13,227]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 14:12:13,228]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:13,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :65
		klut.num_gates():36
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6025216 bytes

[2021-10-26 14:12:13,256]mapper_test.py:224:[INFO]: area: 36 level: 4
[2021-10-29 16:09:17,312]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-10-29 16:09:17,312]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:17,313]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:17,481]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34209792 bytes

[2021-10-29 16:09:17,482]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-29 16:09:17,482]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:17,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :81
		klut.num_gates():52
		max delay       :5
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :19
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
Peak memory: 6012928 bytes

[2021-10-29 16:09:17,512]mapper_test.py:224:[INFO]: area: 52 level: 5
[2021-11-03 09:50:33,900]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-03 09:50:33,901]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:33,901]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:34,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34385920 bytes

[2021-11-03 09:50:34,018]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-03 09:50:34,018]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:34,046]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :81
		klut.num_gates():52
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :19
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig_output.v
	Peak memory: 5935104 bytes

[2021-11-03 09:50:34,047]mapper_test.py:226:[INFO]: area: 52 level: 4
[2021-11-03 10:02:38,940]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-03 10:02:38,940]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:38,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:39,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34086912 bytes

[2021-11-03 10:02:39,105]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-03 10:02:39,105]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:39,135]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():47
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :21
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig_output.v
	Peak memory: 5705728 bytes

[2021-11-03 10:02:39,135]mapper_test.py:226:[INFO]: area: 47 level: 4
[2021-11-03 13:42:38,491]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-03 13:42:38,491]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:38,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:38,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34066432 bytes

[2021-11-03 13:42:38,611]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-03 13:42:38,611]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:38,648]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():47
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :21
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig_output.v
	Peak memory: 5931008 bytes

[2021-11-03 13:42:38,649]mapper_test.py:226:[INFO]: area: 47 level: 4
[2021-11-03 13:48:54,350]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-03 13:48:54,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:54,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:54,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34324480 bytes

[2021-11-03 13:48:54,473]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-03 13:48:54,474]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:54,495]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():47
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :21
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig_output.v
	Peak memory: 5959680 bytes

[2021-11-03 13:48:54,496]mapper_test.py:226:[INFO]: area: 47 level: 4
[2021-11-04 15:55:45,209]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-04 15:55:45,210]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:45,210]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:45,334]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34250752 bytes

[2021-11-04 15:55:45,335]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-04 15:55:45,335]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:45,373]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :66
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :18
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig_output.v
	Peak memory: 5926912 bytes

[2021-11-04 15:55:45,374]mapper_test.py:226:[INFO]: area: 37 level: 4
[2021-11-16 12:27:18,985]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-16 12:27:18,985]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:18,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:19,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34238464 bytes

[2021-11-16 12:27:19,151]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-16 12:27:19,151]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:19,179]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.001387 secs
	Report mapping result:
		klut_size()     :66
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-16 12:27:19,180]mapper_test.py:228:[INFO]: area: 37 level: 4
[2021-11-16 14:16:14,366]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-16 14:16:14,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:14,367]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:14,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34287616 bytes

[2021-11-16 14:16:14,490]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-16 14:16:14,490]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:14,509]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.001454 secs
	Report mapping result:
		klut_size()     :66
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-16 14:16:14,509]mapper_test.py:228:[INFO]: area: 37 level: 4
[2021-11-16 14:22:34,376]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-16 14:22:34,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:34,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:34,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34037760 bytes

[2021-11-16 14:22:34,555]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-16 14:22:34,556]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:34,583]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.001387 secs
	Report mapping result:
		klut_size()     :66
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5967872 bytes

[2021-11-16 14:22:34,584]mapper_test.py:228:[INFO]: area: 37 level: 4
[2021-11-17 16:35:13,805]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-17 16:35:13,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:13,806]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:13,944]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34140160 bytes

[2021-11-17 16:35:13,945]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-17 16:35:13,945]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:13,971]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.001477 secs
	Report mapping result:
		klut_size()     :66
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5910528 bytes

[2021-11-17 16:35:13,972]mapper_test.py:228:[INFO]: area: 37 level: 4
[2021-11-18 10:17:41,800]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-18 10:17:41,800]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:41,800]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:41,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34131968 bytes

[2021-11-18 10:17:41,921]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-18 10:17:41,921]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:41,943]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.004282 secs
	Report mapping result:
		klut_size()     :66
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-18 10:17:41,944]mapper_test.py:228:[INFO]: area: 37 level: 4
[2021-11-23 16:10:32,416]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-23 16:10:32,417]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:32,417]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:32,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34312192 bytes

[2021-11-23 16:10:32,595]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-23 16:10:32,595]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:32,618]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.003644 secs
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 6119424 bytes

[2021-11-23 16:10:32,618]mapper_test.py:228:[INFO]: area: 46 level: 4
[2021-11-23 16:41:30,380]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-23 16:41:30,381]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:30,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:30,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34320384 bytes

[2021-11-23 16:41:30,500]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-23 16:41:30,500]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:30,528]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.003698 secs
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 6012928 bytes

[2021-11-23 16:41:30,528]mapper_test.py:228:[INFO]: area: 46 level: 4
[2021-11-24 11:38:09,176]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-24 11:38:09,177]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:09,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:09,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34377728 bytes

[2021-11-24 11:38:09,298]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 11:38:09,298]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:09,317]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.00014 secs
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5836800 bytes

[2021-11-24 11:38:09,318]mapper_test.py:228:[INFO]: area: 46 level: 4
[2021-11-24 12:01:23,721]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-24 12:01:23,721]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:23,721]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:23,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34177024 bytes

[2021-11-24 12:01:23,836]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 12:01:23,837]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:23,860]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.000106 secs
	Report mapping result:
		klut_size()     :75
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5844992 bytes

[2021-11-24 12:01:23,860]mapper_test.py:228:[INFO]: area: 46 level: 4
[2021-11-24 12:04:56,592]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-24 12:04:56,592]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:56,593]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:56,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34258944 bytes

[2021-11-24 12:04:56,712]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 12:04:56,712]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:56,732]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.001322 secs
	Report mapping result:
		klut_size()     :66
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5922816 bytes

[2021-11-24 12:04:56,732]mapper_test.py:228:[INFO]: area: 37 level: 4
[2021-11-24 12:10:43,728]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-24 12:10:43,728]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:43,728]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:43,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34164736 bytes

[2021-11-24 12:10:43,852]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 12:10:43,852]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:43,870]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00077 secs
	Report mapping result:
		klut_size()     :63
		klut.num_gates():34
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5664768 bytes

[2021-11-24 12:10:43,870]mapper_test.py:228:[INFO]: area: 34 level: 5
[2021-11-24 12:56:55,041]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-24 12:56:55,042]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:55,042]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:55,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34304000 bytes

[2021-11-24 12:56:55,162]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 12:56:55,163]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:55,195]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.002061 secs
	Report mapping result:
		klut_size()     :66
		klut.num_gates():37
		max delay       :4
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 5885952 bytes

[2021-11-24 12:56:55,195]mapper_test.py:228:[INFO]: area: 37 level: 4
[2021-11-24 13:04:04,850]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-24 13:04:04,850]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:04,850]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:05,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34189312 bytes

[2021-11-24 13:04:05,012]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 13:04:05,012]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:06,669]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 0.001273 secs
Mapping time: 0.001712 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 11194368 bytes

[2021-11-24 13:04:06,669]mapper_test.py:228:[INFO]: area: 51 level: 3
[2021-11-24 13:27:29,385]mapper_test.py:79:[INFO]: run case "pcler8_cl_comb"
[2021-11-24 13:27:29,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:29,386]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:29,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      68.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      46.0.  Edge =      135.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
P:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      108.  Cut =      345.  T =     0.00 sec
F:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      118.  Cut =      252.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      101.  Cut =      244.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34287616 bytes

[2021-11-24 13:27:29,561]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 13:27:29,562]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:31,294]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
Mapping time: 9.3e-05 secs
Mapping time: 0.000128 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v
	Peak memory: 11157504 bytes

[2021-11-24 13:27:31,294]mapper_test.py:228:[INFO]: area: 51 level: 3
