#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5f5f4863cf30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f5f486983f0 .scope module, "test_ptw" "test_ptw" 3 6;
 .timescale 0 0;
v0x5f5f486f55a0_0 .var "clk", 0 0;
v0x5f5f486f5660 .array "expected_ptes", 9 0, 31 0;
v0x5f5f486f5700_0 .var/i "i", 31 0;
v0x5f5f486f57c0_0 .net "mem_addr_o", 31 0, v0x5f5f486f36c0_0;  1 drivers
v0x5f5f486f58b0_0 .var "mem_data_i", 31 0;
v0x5f5f486f59a0_0 .var "mem_req_ready_i", 0 0;
v0x5f5f486f5a70_0 .net "mem_req_valid_o", 0 0, v0x5f5f486f3940_0;  1 drivers
v0x5f5f486f5b40_0 .net "mem_resp_ready_o", 0 0, v0x5f5f486f3a00_0;  1 drivers
v0x5f5f486f5c10_0 .var "mem_resp_valid_i", 0 0;
v0x5f5f486f5ce0_0 .net "ptw_pte_o", 31 0, v0x5f5f486f3c60_0;  1 drivers
v0x5f5f486f5db0_0 .net "ptw_req_ready_o", 0 0, v0x5f5f486f3d40_0;  1 drivers
v0x5f5f486f5e80_0 .var "ptw_req_valid_i", 0 0;
v0x5f5f486f5f50_0 .var "ptw_resp_ready_i", 0 0;
v0x5f5f486f6020_0 .net "ptw_resp_valid_o", 0 0, v0x5f5f486f3f80_0;  1 drivers
v0x5f5f486f60f0_0 .var "ptw_vaddr_i", 31 0;
v0x5f5f486f61c0_0 .var "received_pte", 31 0;
v0x5f5f486f6260_0 .var "rst", 0 0;
v0x5f5f486f6330 .array "sim_mem", 1023 0, 31 0;
v0x5f5f486f63d0_0 .var/i "test_failed", 31 0;
v0x5f5f486f6470_0 .var/i "test_passed", 31 0;
v0x5f5f486f6510 .array "test_vaddrs", 9 0, 31 0;
E_0x5f5f486d24c0 .event edge, v0x5f5f486f3f80_0;
E_0x5f5f486d2c10 .event edge, v0x5f5f486f3a00_0;
S_0x5f5f48698580 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 61, 3 61 0, S_0x5f5f486983f0;
 .timescale 0 0;
v0x5f5f4866ac60_0 .var/i "i", 31 0;
S_0x5f5f486f24a0 .scope module, "dut" "ptw" 3 37, 4 4 0, S_0x5f5f486983f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ptw_req_valid_i";
    .port_info 3 /OUTPUT 1 "ptw_req_ready_o";
    .port_info 4 /INPUT 32 "ptw_vaddr_i";
    .port_info 5 /OUTPUT 1 "ptw_resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_resp_ready_i";
    .port_info 7 /OUTPUT 32 "ptw_pte_o";
    .port_info 8 /OUTPUT 1 "mem_req_valid_o";
    .port_info 9 /INPUT 1 "mem_req_ready_i";
    .port_info 10 /OUTPUT 32 "mem_addr_o";
    .port_info 11 /INPUT 1 "mem_resp_valid_i";
    .port_info 12 /OUTPUT 1 "mem_resp_ready_o";
    .port_info 13 /INPUT 32 "mem_data_i";
P_0x5f5f4863ec40 .param/l "ACCEPT_REQ" 0 4 34, C4<000>;
P_0x5f5f4863ec80 .param/l "READ_LEVEL1" 0 4 35, C4<001>;
P_0x5f5f4863ecc0 .param/l "READ_LEVEL2" 0 4 37, C4<011>;
P_0x5f5f4863ed00 .param/l "RESPOND" 0 4 39, C4<101>;
P_0x5f5f4863ed40 .param/l "SATP_PPN" 0 4 31, C4<00000000000000000000010000000000>;
P_0x5f5f4863ed80 .param/l "WAIT_LEVEL1" 0 4 36, C4<010>;
P_0x5f5f4863edc0 .param/l "WAIT_LEVEL2" 0 4 38, C4<100>;
v0x5f5f4866b0c0_0 .net *"_ivl_10", 31 0, L_0x5f5f48706960;  1 drivers
L_0x7b9f71ad00a8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f5f4866b520_0 .net *"_ivl_13", 19 0, L_0x7b9f71ad00a8;  1 drivers
v0x5f5f4866b730_0 .net *"_ivl_17", 21 0, L_0x5f5f48706c10;  1 drivers
L_0x7b9f71ad00f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5f5f4866ba80_0 .net/2u *"_ivl_18", 9 0, L_0x7b9f71ad00f0;  1 drivers
v0x5f5f486b2b50_0 .net *"_ivl_20", 31 0, L_0x5f5f48706cf0;  1 drivers
L_0x7b9f71ad0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f5f486b9250_0 .net/2u *"_ivl_22", 1 0, L_0x7b9f71ad0138;  1 drivers
v0x5f5f486f2d40_0 .net *"_ivl_24", 11 0, L_0x5f5f48706eb0;  1 drivers
v0x5f5f486f2e20_0 .net *"_ivl_26", 31 0, L_0x5f5f48707040;  1 drivers
L_0x7b9f71ad0180 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f5f486f2f00_0 .net *"_ivl_29", 19 0, L_0x7b9f71ad0180;  1 drivers
L_0x7b9f71ad0018 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5f5f486f2fe0_0 .net/2u *"_ivl_4", 31 0, L_0x7b9f71ad0018;  1 drivers
L_0x7b9f71ad0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f5f486f30c0_0 .net/2u *"_ivl_6", 1 0, L_0x7b9f71ad0060;  1 drivers
v0x5f5f486f31a0_0 .net *"_ivl_8", 11 0, L_0x5f5f487067f0;  1 drivers
v0x5f5f486f3280_0 .net "clk", 0 0, v0x5f5f486f55a0_0;  1 drivers
v0x5f5f486f3340_0 .var "level1_pte", 31 0;
v0x5f5f486f3420_0 .net "level1_pte_addr", 31 0, L_0x5f5f48706ad0;  1 drivers
v0x5f5f486f3500_0 .var "level2_pte", 31 0;
v0x5f5f486f35e0_0 .net "level2_pte_addr", 31 0, L_0x5f5f48707180;  1 drivers
v0x5f5f486f36c0_0 .var "mem_addr_o", 31 0;
v0x5f5f486f37a0_0 .net "mem_data_i", 31 0, v0x5f5f486f58b0_0;  1 drivers
v0x5f5f486f3880_0 .net "mem_req_ready_i", 0 0, v0x5f5f486f59a0_0;  1 drivers
v0x5f5f486f3940_0 .var "mem_req_valid_o", 0 0;
v0x5f5f486f3a00_0 .var "mem_resp_ready_o", 0 0;
v0x5f5f486f3ac0_0 .net "mem_resp_valid_i", 0 0, v0x5f5f486f5c10_0;  1 drivers
v0x5f5f486f3b80_0 .var "next_state", 2 0;
v0x5f5f486f3c60_0 .var "ptw_pte_o", 31 0;
v0x5f5f486f3d40_0 .var "ptw_req_ready_o", 0 0;
v0x5f5f486f3e00_0 .net "ptw_req_valid_i", 0 0, v0x5f5f486f5e80_0;  1 drivers
v0x5f5f486f3ec0_0 .net "ptw_resp_ready_i", 0 0, v0x5f5f486f5f50_0;  1 drivers
v0x5f5f486f3f80_0 .var "ptw_resp_valid_o", 0 0;
v0x5f5f486f4040_0 .net "ptw_vaddr_i", 31 0, v0x5f5f486f60f0_0;  1 drivers
v0x5f5f486f4120_0 .net "rst", 0 0, v0x5f5f486f6260_0;  1 drivers
v0x5f5f486f41e0_0 .var "state", 2 0;
v0x5f5f486f42c0_0 .var "vaddr_reg", 31 0;
v0x5f5f486f43a0_0 .net "vpn0", 9 0, L_0x5f5f486f66b0;  1 drivers
v0x5f5f486f4480_0 .net "vpn1", 9 0, L_0x5f5f486f65b0;  1 drivers
E_0x5f5f486d2c50 .event posedge, v0x5f5f486f3280_0;
E_0x5f5f486d2c90/0 .event edge, v0x5f5f486f41e0_0, v0x5f5f486f3e00_0, v0x5f5f486f3d40_0, v0x5f5f486f3880_0;
E_0x5f5f486d2c90/1 .event edge, v0x5f5f486f3940_0, v0x5f5f486f3ac0_0, v0x5f5f486f3a00_0, v0x5f5f486f37a0_0;
E_0x5f5f486d2c90/2 .event edge, v0x5f5f486f3ec0_0, v0x5f5f486f3f80_0;
E_0x5f5f486d2c90 .event/or E_0x5f5f486d2c90/0, E_0x5f5f486d2c90/1, E_0x5f5f486d2c90/2;
L_0x5f5f486f65b0 .part v0x5f5f486f42c0_0, 22, 10;
L_0x5f5f486f66b0 .part v0x5f5f486f42c0_0, 12, 10;
L_0x5f5f487067f0 .concat [ 2 10 0 0], L_0x7b9f71ad0060, L_0x5f5f486f65b0;
L_0x5f5f48706960 .concat [ 12 20 0 0], L_0x5f5f487067f0, L_0x7b9f71ad00a8;
L_0x5f5f48706ad0 .arith/sum 32, L_0x7b9f71ad0018, L_0x5f5f48706960;
L_0x5f5f48706c10 .part v0x5f5f486f3340_0, 10, 22;
L_0x5f5f48706cf0 .concat [ 10 22 0 0], L_0x7b9f71ad00f0, L_0x5f5f48706c10;
L_0x5f5f48706eb0 .concat [ 2 10 0 0], L_0x7b9f71ad0138, L_0x5f5f486f66b0;
L_0x5f5f48707040 .concat [ 12 20 0 0], L_0x5f5f48706eb0, L_0x7b9f71ad0180;
L_0x5f5f48707180 .arith/sum 32, L_0x5f5f48706cf0, L_0x5f5f48707040;
S_0x5f5f486f4720 .scope task, "ptw_translate" "ptw_translate" 3 125, 3 125 0, S_0x5f5f486983f0;
 .timescale 0 0;
v0x5f5f486f48b0_0 .var "pte_result", 31 0;
v0x5f5f486f4990_0 .var "vaddr", 31 0;
TD_test_ptw.ptw_translate ;
    %vpi_call/w 3 130 "$display", "  [PTW] Starting translation for vaddr=0x%08h", v0x5f5f486f4990_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x5f5f486f5db0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5f5f486d2c50;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f5f486f5e80_0, 0, 1;
    %load/vec4 v0x5f5f486f4990_0;
    %store/vec4 v0x5f5f486f60f0_0, 0, 32;
T_0.2 ;
    %wait E_0x5f5f486d2c50;
    %load/vec4 v0x5f5f486f5db0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f5f486f5e80_0, 0, 1;
T_0.3 ;
    %load/vec4 v0x5f5f486f6020_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_0x5f5f486d2c50;
    %jmp T_0.3;
T_0.4 ;
    %load/vec4 v0x5f5f486f5ce0_0;
    %store/vec4 v0x5f5f486f48b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f5f486f5f50_0, 0, 1;
    %wait E_0x5f5f486d2c50;
    %wait E_0x5f5f486d2c50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f5f486f5f50_0, 0, 1;
    %wait E_0x5f5f486d2c50;
    %vpi_call/w 3 152 "$display", "  [PTW] Translation complete: pte=0x%08h", v0x5f5f486f48b0_0 {0 0 0};
    %end;
S_0x5f5f486f4a70 .scope task, "reset_dut" "reset_dut" 3 110, 3 110 0, S_0x5f5f486983f0;
 .timescale 0 0;
TD_test_ptw.reset_dut ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f5f486f6260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f5f486f5e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f5f486f5f50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f60f0_0, 0, 32;
    %wait E_0x5f5f486d2c50;
    %wait E_0x5f5f486d2c50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f5f486f6260_0, 0, 1;
    %wait E_0x5f5f486d2c50;
    %vpi_call/w 3 120 "$display", "PTW reset completed" {0 0 0};
    %end;
S_0x5f5f486f4c50 .scope task, "verify_result" "verify_result" 3 200, 3 200 0, S_0x5f5f486983f0;
 .timescale 0 0;
v0x5f5f486f4e80_0 .var "exp_pte", 31 0;
v0x5f5f486f4f80_0 .var "got_pte", 31 0;
v0x5f5f486f5060_0 .var "test_name", 255 0;
TD_test_ptw.verify_result ;
    %load/vec4 v0x5f5f486f4f80_0;
    %load/vec4 v0x5f5f486f4e80_0;
    %cmp/ne;
    %jmp/0xz  T_2.5, 6;
    %vpi_call/w 3 207 "$display", "ERROR [%s]: PTE mismatch", v0x5f5f486f5060_0 {0 0 0};
    %vpi_call/w 3 208 "$display", "  Expected: 0x%08h", v0x5f5f486f4e80_0 {0 0 0};
    %vpi_call/w 3 209 "$display", "  Got:      0x%08h", v0x5f5f486f4f80_0 {0 0 0};
    %load/vec4 v0x5f5f486f63d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f63d0_0, 0, 32;
    %jmp T_2.6;
T_2.5 ;
    %vpi_call/w 3 212 "$display", "PASS [%s]: pte=0x%08h", v0x5f5f486f5060_0, v0x5f5f486f4f80_0 {0 0 0};
    %load/vec4 v0x5f5f486f6470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f6470_0, 0, 32;
T_2.6 ;
    %end;
S_0x5f5f486f5120 .scope task, "verify_translation" "verify_translation" 3 218, 3 218 0, S_0x5f5f486983f0;
 .timescale 0 0;
v0x5f5f486f5300_0 .var "exp_pte", 31 0;
v0x5f5f486f5400_0 .var "test_name", 255 0;
v0x5f5f486f54e0_0 .var "vaddr", 31 0;
TD_test_ptw.verify_translation ;
    %vpi_call/w 3 224 "$display", "Testing [%s]: vaddr=0x%08h", v0x5f5f486f5400_0, v0x5f5f486f54e0_0 {0 0 0};
    %load/vec4 v0x5f5f486f54e0_0;
    %store/vec4 v0x5f5f486f4990_0, 0, 32;
    %fork TD_test_ptw.ptw_translate, S_0x5f5f486f4720;
    %join;
    %load/vec4 v0x5f5f486f48b0_0;
    %store/vec4 v0x5f5f486f61c0_0, 0, 32;
    %load/vec4 v0x5f5f486f61c0_0;
    %load/vec4 v0x5f5f486f5300_0;
    %cmp/ne;
    %jmp/0xz  T_3.7, 6;
    %vpi_call/w 3 227 "$display", "ERROR [%s]: Translation mismatch", v0x5f5f486f5400_0 {0 0 0};
    %vpi_call/w 3 228 "$display", "  VAddr:    0x%08h", v0x5f5f486f54e0_0 {0 0 0};
    %vpi_call/w 3 229 "$display", "  Expected: 0x%08h", v0x5f5f486f5300_0 {0 0 0};
    %vpi_call/w 3 230 "$display", "  Got:      0x%08h", v0x5f5f486f61c0_0 {0 0 0};
    %load/vec4 v0x5f5f486f63d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f63d0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %vpi_call/w 3 233 "$display", "PASS [%s]: vaddr=0x%08h -> pte=0x%08h", v0x5f5f486f5400_0, v0x5f5f486f54e0_0, v0x5f5f486f61c0_0 {0 0 0};
    %load/vec4 v0x5f5f486f6470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f6470_0, 0, 32;
T_3.8 ;
    %vpi_call/w 3 236 "$display", "\000" {0 0 0};
    %end;
    .scope S_0x5f5f486f24a0;
T_4 ;
    %wait E_0x5f5f486d2c50;
    %load/vec4 v0x5f5f486f4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f5f486f41e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5f5f486f3b80_0;
    %assign/vec4 v0x5f5f486f41e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f5f486f24a0;
T_5 ;
    %wait E_0x5f5f486d2c90;
    %load/vec4 v0x5f5f486f41e0_0;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
    %load/vec4 v0x5f5f486f41e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x5f5f486f3e00_0;
    %load/vec4 v0x5f5f486f3d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
T_5.8 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x5f5f486f3880_0;
    %load/vec4 v0x5f5f486f3940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
T_5.10 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x5f5f486f3ac0_0;
    %load/vec4 v0x5f5f486f3a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x5f5f486f37a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
T_5.15 ;
T_5.12 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x5f5f486f3880_0;
    %load/vec4 v0x5f5f486f3940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
T_5.16 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x5f5f486f3ac0_0;
    %load/vec4 v0x5f5f486f3a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
T_5.18 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x5f5f486f3ec0_0;
    %load/vec4 v0x5f5f486f3f80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f5f486f3b80_0, 0, 3;
T_5.20 ;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5f5f486f24a0;
T_6 ;
    %wait E_0x5f5f486d2c50;
    %load/vec4 v0x5f5f486f4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f36c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f42c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f3340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f3500_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5f5f486f41e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3a00_0, 0;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x5f5f486f3e00_0;
    %load/vec4 v0x5f5f486f3d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5f5f486f4040_0;
    %assign/vec4 v0x5f5f486f42c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3d40_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3d40_0, 0;
T_6.11 ;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x5f5f486f3880_0;
    %load/vec4 v0x5f5f486f3940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3a00_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x5f5f486f3420_0;
    %assign/vec4 v0x5f5f486f36c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3940_0, 0;
T_6.13 ;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5f5f486f3ac0_0;
    %load/vec4 v0x5f5f486f3a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x5f5f486f37a0_0;
    %assign/vec4 v0x5f5f486f3340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3a00_0, 0;
    %load/vec4 v0x5f5f486f37a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f3c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3f80_0, 0;
T_6.16 ;
T_6.14 ;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5f5f486f3880_0;
    %load/vec4 v0x5f5f486f3940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3a00_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x5f5f486f35e0_0;
    %assign/vec4 v0x5f5f486f36c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3940_0, 0;
T_6.19 ;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x5f5f486f3ac0_0;
    %load/vec4 v0x5f5f486f3a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x5f5f486f37a0_0;
    %assign/vec4 v0x5f5f486f3500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3a00_0, 0;
    %load/vec4 v0x5f5f486f37a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f3c60_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0x5f5f486f37a0_0;
    %assign/vec4 v0x5f5f486f3c60_0, 0;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3f80_0, 0;
T_6.20 ;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x5f5f486f3ec0_0;
    %load/vec4 v0x5f5f486f3f80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f3f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f3d40_0, 0;
T_6.24 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5f5f486f24a0;
T_7 ;
    %wait E_0x5f5f486d2c50;
    %load/vec4 v0x5f5f486f3e00_0;
    %load/vec4 v0x5f5f486f3d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call/w 4 239 "$display", "[PTW] Request: vaddr=0x%08h, vpn1=%d, vpn0=%d", v0x5f5f486f4040_0, &PV<v0x5f5f486f4040_0, 22, 10>, &PV<v0x5f5f486f4040_0, 12, 10> {0 0 0};
T_7.0 ;
    %load/vec4 v0x5f5f486f3940_0;
    %load/vec4 v0x5f5f486f3880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call/w 4 242 "$display", "[PTW] Memory Request: addr=0x%08h", v0x5f5f486f36c0_0 {0 0 0};
T_7.2 ;
    %load/vec4 v0x5f5f486f3ac0_0;
    %load/vec4 v0x5f5f486f3a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call/w 4 245 "$display", "[PTW] Memory Response: data=0x%08h", v0x5f5f486f37a0_0 {0 0 0};
T_7.4 ;
    %load/vec4 v0x5f5f486f3f80_0;
    %load/vec4 v0x5f5f486f3ec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %vpi_call/w 4 248 "$display", "[PTW] Response: pte=0x%08h", v0x5f5f486f3c60_0 {0 0 0};
T_7.6 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5f5f486983f0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x5f5f486f55a0_0;
    %inv;
    %store/vec4 v0x5f5f486f55a0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5f5f486983f0;
T_9 ;
    %fork t_1, S_0x5f5f48698580;
    %jmp t_0;
    .scope S_0x5f5f48698580;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f4866ac60_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5f5f4866ac60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5f5f4866ac60_0;
    %store/vec4a v0x5f5f486f6330, 4, 0;
    %load/vec4 v0x5f5f4866ac60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f4866ac60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 2049, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6330, 4, 0;
    %pushi/vec4 305397767, 0, 32;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6330, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6330, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6330, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6330, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 514, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6330, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 515, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6330, 4, 0;
    %end;
    .scope S_0x5f5f486983f0;
t_0 %join;
    %end;
    .thread T_9;
    .scope S_0x5f5f486983f0;
T_10 ;
    %wait E_0x5f5f486d2c50;
    %load/vec4 v0x5f5f486f6260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f5c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f58b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f59a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5f5f486f5a70_0;
    %load/vec4 v0x5f5f486f59a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f59a0_0, 0;
    %wait E_0x5f5f486d2c50;
    %load/vec4 v0x5f5f486f57c0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x5f5f486f57c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5f5f486f6330, 4;
    %assign/vec4 v0x5f5f486f58b0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f5f486f58b0_0, 0;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f5c10_0, 0;
T_10.6 ;
    %load/vec4 v0x5f5f486f5b40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.7, 6;
    %wait E_0x5f5f486d2c10;
    %jmp T_10.6;
T_10.7 ;
    %wait E_0x5f5f486d2c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5f486f5c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5f486f59a0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5f5f486983f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f5f486f55a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f6470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f63d0_0, 0, 32;
    %vpi_call/w 3 250 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 251 "$display", "PTW Unit Test Starting" {0 0 0};
    %vpi_call/w 3 252 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 255 "$display", "\012=== Test 1: Reset Functionality ===" {0 0 0};
    %fork TD_test_ptw.reset_dut, S_0x5f5f486f4a70;
    %join;
    %load/vec4 v0x5f5f486f5db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call/w 3 258 "$display", "ERROR: PTW not ready after reset" {0 0 0};
    %load/vec4 v0x5f5f486f63d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f63d0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 261 "$display", "PASS: PTW ready after reset" {0 0 0};
    %load/vec4 v0x5f5f486f6470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f6470_0, 0, 32;
T_11.1 ;
    %vpi_call/w 3 266 "$display", "\012=== Test 2: Two-Level Page Table Walk ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3427104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828310, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3427104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828310, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3427104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828310, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %vpi_call/w 3 277 "$display", "\012=== Test 4: Invalid Page Table Entries ===" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278287973, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278353509, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %vpi_call/w 3 285 "$display", "\012=== Test 5: Address Decomposition Test ===" {0 0 0};
    %vpi_call/w 3 286 "$display", "Testing VPN extraction:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 22096, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311849776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 740316752, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 22096, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311849776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 740316752, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %vpi_call/w 3 295 "$display", "\012=== Test 6: Edge Cases ===" {0 0 0};
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5005683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1948284513, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278353509, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %vpi_call/w 3 301 "$display", "\012=== Test 7: Back-to-Back Translations ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16993, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667968372, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1865245281, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667964977, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5f5f486f54e0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5f5f486f5300_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16993, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667968372, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1865245281, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667964978, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5400_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f5f486f5120;
    %join;
    %vpi_call/w 3 306 "$display", "\012=== Test 8: Response Delay Handling ===" {0 0 0};
    %fork t_3, S_0x5f5f486983f0;
    %fork t_4, S_0x5f5f486983f0;
    %join;
    %join;
    %jmp t_2;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f4990_0, 0, 32;
    %fork TD_test_ptw.ptw_translate, S_0x5f5f486f4720;
    %join;
    %load/vec4 v0x5f5f486f48b0_0;
    %store/vec4 v0x5f5f486f61c0_0, 0, 32;
    %load/vec4 v0x5f5f486f61c0_0;
    %store/vec4 v0x5f5f486f4f80_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5f5f486f4e80_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1147497569, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2036687904, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919251312, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869509477, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f5f486f5060_0, 0, 256;
    %fork TD_test_ptw.verify_result, S_0x5f5f486f4c50;
    %join;
    %end;
t_4 ;
T_11.2 ;
    %load/vec4 v0x5f5f486f6020_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.3, 6;
    %wait E_0x5f5f486d24c0;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 3, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5f486d2c50;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f5f486983f0;
t_2 ;
    %vpi_call/w 3 320 "$display", "\012=== Test 9: Rapid Sequential Translations ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6510, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f5660, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6510, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f5660, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f6510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f5f486f5660, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5f486f5700_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x5f5f486f5700_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.7, 5;
    %ix/getv/s 4, v0x5f5f486f5700_0;
    %load/vec4a v0x5f5f486f6510, 4;
    %store/vec4 v0x5f5f486f4990_0, 0, 32;
    %fork TD_test_ptw.ptw_translate, S_0x5f5f486f4720;
    %join;
    %load/vec4 v0x5f5f486f48b0_0;
    %store/vec4 v0x5f5f486f61c0_0, 0, 32;
    %load/vec4 v0x5f5f486f61c0_0;
    %ix/getv/s 4, v0x5f5f486f5700_0;
    %load/vec4a v0x5f5f486f5660, 4;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %vpi_call/w 3 329 "$display", "ERROR: Rapid test %d failed. vaddr=0x%08h, exp=0x%08h, got=0x%08h", v0x5f5f486f5700_0, &A<v0x5f5f486f6510, v0x5f5f486f5700_0 >, &A<v0x5f5f486f5660, v0x5f5f486f5700_0 >, v0x5f5f486f61c0_0 {0 0 0};
    %load/vec4 v0x5f5f486f63d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f63d0_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 333 "$display", "PASS: Rapid test %d: vaddr=0x%08h -> pte=0x%08h", v0x5f5f486f5700_0, &A<v0x5f5f486f6510, v0x5f5f486f5700_0 >, v0x5f5f486f61c0_0 {0 0 0};
    %load/vec4 v0x5f5f486f6470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f6470_0, 0, 32;
T_11.9 ;
    %load/vec4 v0x5f5f486f5700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f5f486f5700_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %delay 100, 0;
    %vpi_call/w 3 397 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 398 "$display", "PTW Test Summary:" {0 0 0};
    %vpi_call/w 3 399 "$display", "  Tests Passed: %d", v0x5f5f486f6470_0 {0 0 0};
    %vpi_call/w 3 400 "$display", "  Tests Failed: %d", v0x5f5f486f63d0_0 {0 0 0};
    %load/vec4 v0x5f5f486f63d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_call/w 3 403 "$display", "ALL TESTS PASSED!" {0 0 0};
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 405 "$display", "SOME TESTS FAILED!" {0 0 0};
T_11.11 ;
    %vpi_call/w 3 407 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 409 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5f5f486983f0;
T_12 ;
    %delay 100000, 0;
    %vpi_call/w 3 415 "$display", "ERROR: PTW test timeout!" {0 0 0};
    %vpi_call/w 3 416 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5f5f486983f0;
T_13 ;
    %wait E_0x5f5f486d2c50;
    %load/vec4 v0x5f5f486f5e80_0;
    %load/vec4 v0x5f5f486f5db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call/w 3 422 "$display", "  [DEBUG] PTW request: vaddr=0x%08h, VPN1=%d, VPN0=%d", v0x5f5f486f60f0_0, &PV<v0x5f5f486f60f0_0, 22, 10>, &PV<v0x5f5f486f60f0_0, 12, 10> {0 0 0};
T_13.0 ;
    %load/vec4 v0x5f5f486f5a70_0;
    %load/vec4 v0x5f5f486f59a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call/w 3 426 "$display", "  [DEBUG] Memory request: addr=0x%08h", v0x5f5f486f57c0_0 {0 0 0};
T_13.2 ;
    %load/vec4 v0x5f5f486f5c10_0;
    %load/vec4 v0x5f5f486f5b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call/w 3 429 "$display", "  [DEBUG] Memory response: data=0x%08h", v0x5f5f486f58b0_0 {0 0 0};
T_13.4 ;
    %load/vec4 v0x5f5f486f6020_0;
    %load/vec4 v0x5f5f486f5f50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %vpi_call/w 3 432 "$display", "  [DEBUG] PTW response: pte=0x%08h", v0x5f5f486f5ce0_0 {0 0 0};
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5f5f486983f0;
T_14 ;
    %wait E_0x5f5f486d2c50;
    %load/vec4 v0x5f5f486f41e0_0;
    %load/vec4 v0x5f5f486f3b80_0;
    %cmp/ne;
    %jmp/0xz  T_14.0, 4;
    %vpi_call/w 3 438 "$display", "[%0t] PTW State: %d -> %d", $time, v0x5f5f486f41e0_0, v0x5f5f486f3b80_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test_ptw.v";
    "ptw.v";
