xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/AIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf AIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Cmod_S6_master.ucf -uc GPIO.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf -ucf GPIO.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
xst -intstyle ise -ifn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.xst" -ofn "D:/git/opentekhnia/Tio/FPGA/GPIO/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc GPIO.ucf -uc Cmod_S6_master.ucf -p xc6slx4-cpg196-2 Top.ngc Top.ngd  
map -intstyle ise -p xc6slx4-cpg196-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf Cmod_S6_master.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
